
ProjektSM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb24  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000524  0800ccf8  0800ccf8  0001ccf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d21c  0800d21c  00020240  2**0
                  CONTENTS
  4 .ARM          00000008  0800d21c  0800d21c  0001d21c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d224  0800d224  00020240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d224  0800d224  0001d224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d228  0800d228  0001d228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000240  20000000  0800d22c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000678  20000240  0800d46c  00020240  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008b8  0800d46c  000208b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bcdf  00000000  00000000  00020270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d20  00000000  00000000  0003bf4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  0003fc70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001400  00000000  00000000  00041240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029e54  00000000  00000000  00042640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cd54  00000000  00000000  0006c494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8711  00000000  00000000  000891e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001818f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f1c  00000000  00000000  0018194c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000240 	.word	0x20000240
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ccdc 	.word	0x0800ccdc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000244 	.word	0x20000244
 800020c:	0800ccdc 	.word	0x0800ccdc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f000 fa47 	bl	80014d4 <null_ptr_check>
 8001046:	4603      	mov	r3, r0
 8001048:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 800104a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d117      	bne.n	8001082 <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8001052:	6879      	ldr	r1, [r7, #4]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2201      	movs	r2, #1
 8001058:	20d0      	movs	r0, #208	; 0xd0
 800105a:	f000 f818 	bl	800108e <bmp2_get_regs>
 800105e:	4603      	mov	r3, r0
 8001060:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 8001062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d10b      	bne.n	8001082 <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	2b58      	cmp	r3, #88	; 0x58
 8001070:	d105      	bne.n	800107e <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f000 fa79 	bl	800156a <get_calib_param>
 8001078:	4603      	mov	r3, r0
 800107a:	73fb      	strb	r3, [r7, #15]
 800107c:	e001      	b.n	8001082 <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 800107e:	23fc      	movs	r3, #252	; 0xfc
 8001080:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8001082:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001086:	4618      	mov	r0, r3
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 800108e:	b590      	push	{r4, r7, lr}
 8001090:	b087      	sub	sp, #28
 8001092:	af00      	add	r7, sp, #0
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	607a      	str	r2, [r7, #4]
 8001098:	603b      	str	r3, [r7, #0]
 800109a:	4603      	mov	r3, r0
 800109c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800109e:	6838      	ldr	r0, [r7, #0]
 80010a0:	f000 fa18 	bl	80014d4 <null_ptr_check>
 80010a4:	4603      	mov	r3, r0
 80010a6:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 80010a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d11e      	bne.n	80010ee <bmp2_get_regs+0x60>
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d01b      	beq.n	80010ee <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	785b      	ldrb	r3, [r3, #1]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d103      	bne.n	80010c6 <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 80010be:	7bfb      	ldrb	r3, [r7, #15]
 80010c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010c4:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	68dc      	ldr	r4, [r3, #12]
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	7bf8      	ldrb	r0, [r7, #15]
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	68b9      	ldr	r1, [r7, #8]
 80010d4:	47a0      	blx	r4
 80010d6:	4603      	mov	r3, r0
 80010d8:	461a      	mov	r2, r3
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d004      	beq.n	80010f2 <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 80010e8:	23fe      	movs	r3, #254	; 0xfe
 80010ea:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010ec:	e001      	b.n	80010f2 <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80010ee:	23ff      	movs	r3, #255	; 0xff
 80010f0:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80010f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	371c      	adds	r7, #28
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd90      	pop	{r4, r7, pc}

080010fe <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 80010fe:	b590      	push	{r4, r7, lr}
 8001100:	b08b      	sub	sp, #44	; 0x2c
 8001102:	af00      	add	r7, sp, #0
 8001104:	60f8      	str	r0, [r7, #12]
 8001106:	60b9      	str	r1, [r7, #8]
 8001108:	607a      	str	r2, [r7, #4]
 800110a:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2b04      	cmp	r3, #4
 8001110:	d901      	bls.n	8001116 <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 8001112:	2304      	movs	r3, #4
 8001114:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8001116:	6838      	ldr	r0, [r7, #0]
 8001118:	f000 f9dc 	bl	80014d4 <null_ptr_check>
 800111c:	4603      	mov	r3, r0
 800111e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8001122:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001126:	2b00      	cmp	r3, #0
 8001128:	d150      	bne.n	80011cc <bmp2_set_regs+0xce>
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d04d      	beq.n	80011cc <bmp2_set_regs+0xce>
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d04a      	beq.n	80011cc <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d043      	beq.n	80011c4 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	785b      	ldrb	r3, [r3, #1]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d114      	bne.n	8001174 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800114a:	2300      	movs	r3, #0
 800114c:	77fb      	strb	r3, [r7, #31]
 800114e:	e00d      	b.n	800116c <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 8001150:	7ffb      	ldrb	r3, [r7, #31]
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	4413      	add	r3, r2
 8001156:	781a      	ldrb	r2, [r3, #0]
 8001158:	7ffb      	ldrb	r3, [r7, #31]
 800115a:	68f9      	ldr	r1, [r7, #12]
 800115c:	440b      	add	r3, r1
 800115e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001162:	b2d2      	uxtb	r2, r2
 8001164:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001166:	7ffb      	ldrb	r3, [r7, #31]
 8001168:	3301      	adds	r3, #1
 800116a:	77fb      	strb	r3, [r7, #31]
 800116c:	7ffb      	ldrb	r3, [r7, #31]
 800116e:	687a      	ldr	r2, [r7, #4]
 8001170:	429a      	cmp	r2, r3
 8001172:	d8ed      	bhi.n	8001150 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2b01      	cmp	r3, #1
 8001178:	d90b      	bls.n	8001192 <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 800117a:	f107 0114 	add.w	r1, r7, #20
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	68ba      	ldr	r2, [r7, #8]
 8001182:	68f8      	ldr	r0, [r7, #12]
 8001184:	f000 f9c6 	bl	8001514 <interleave_data>
                temp_len = ((len * 2) - 1);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	3b01      	subs	r3, #1
 800118e:	623b      	str	r3, [r7, #32]
 8001190:	e001      	b.n	8001196 <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	691c      	ldr	r4, [r3, #16]
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	7818      	ldrb	r0, [r3, #0]
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f107 0114 	add.w	r1, r7, #20
 80011a6:	6a3a      	ldr	r2, [r7, #32]
 80011a8:	47a0      	blx	r4
 80011aa:	4603      	mov	r3, r0
 80011ac:	461a      	mov	r2, r3
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d00b      	beq.n	80011d4 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 80011bc:	23fe      	movs	r3, #254	; 0xfe
 80011be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 80011c2:	e007      	b.n	80011d4 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 80011c4:	23fd      	movs	r3, #253	; 0xfd
 80011c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 80011ca:	e003      	b.n	80011d4 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80011cc:	23ff      	movs	r3, #255	; 0xff
 80011ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80011d2:	e000      	b.n	80011d6 <bmp2_set_regs+0xd8>
        if (len > 0)
 80011d4:	bf00      	nop
    }

    return rslt;
 80011d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80011da:	4618      	mov	r0, r3
 80011dc:	372c      	adds	r7, #44	; 0x2c
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd90      	pop	{r4, r7, pc}

080011e2 <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b084      	sub	sp, #16
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 80011ea:	23e0      	movs	r3, #224	; 0xe0
 80011ec:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 80011ee:	23b6      	movs	r3, #182	; 0xb6
 80011f0:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80011f2:	f107 010d 	add.w	r1, r7, #13
 80011f6:	f107 000e 	add.w	r0, r7, #14
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2201      	movs	r2, #1
 80011fe:	f7ff ff7e 	bl	80010fe <bmp2_set_regs>
 8001202:	4603      	mov	r3, r0
 8001204:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8001206:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800120a:	4618      	mov	r0, r3
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	b084      	sub	sp, #16
 8001216:	af00      	add	r7, sp, #0
 8001218:	6078      	str	r0, [r7, #4]
 800121a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800121c:	2300      	movs	r3, #0
 800121e:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d02d      	beq.n	8001282 <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001226:	f107 010c 	add.w	r1, r7, #12
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	2202      	movs	r2, #2
 800122e:	20f4      	movs	r0, #244	; 0xf4
 8001230:	f7ff ff2d 	bl	800108e <bmp2_get_regs>
 8001234:	4603      	mov	r3, r0
 8001236:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001238:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d122      	bne.n	8001286 <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 8001240:	7b3b      	ldrb	r3, [r7, #12]
 8001242:	095b      	lsrs	r3, r3, #5
 8001244:	b2da      	uxtb	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 800124a:	7b3b      	ldrb	r3, [r7, #12]
 800124c:	109b      	asrs	r3, r3, #2
 800124e:	b2db      	uxtb	r3, r3
 8001250:	f003 0307 	and.w	r3, r3, #7
 8001254:	b2da      	uxtb	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 800125a:	7b7b      	ldrb	r3, [r7, #13]
 800125c:	095b      	lsrs	r3, r3, #5
 800125e:	b2da      	uxtb	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 8001264:	7b7b      	ldrb	r3, [r7, #13]
 8001266:	109b      	asrs	r3, r3, #2
 8001268:	b2db      	uxtb	r3, r3
 800126a:	f003 0307 	and.w	r3, r3, #7
 800126e:	b2da      	uxtb	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 8001274:	7b7b      	ldrb	r3, [r7, #13]
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	b2da      	uxtb	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	715a      	strb	r2, [r3, #5]
 8001280:	e001      	b.n	8001286 <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001282:	23ff      	movs	r3, #255	; 0xff
 8001284:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001286:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800128a:	4618      	mov	r0, r3
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}

08001292 <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	b082      	sub	sp, #8
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
 800129a:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 800129c:	683a      	ldr	r2, [r7, #0]
 800129e:	6879      	ldr	r1, [r7, #4]
 80012a0:	2000      	movs	r0, #0
 80012a2:	f000 f9fd 	bl	80016a0 <conf_sensor>
 80012a6:	4603      	mov	r3, r0
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d01b      	beq.n	80012f8 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 80012c0:	f107 010e 	add.w	r1, r7, #14
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	2201      	movs	r2, #1
 80012c8:	20f3      	movs	r0, #243	; 0xf3
 80012ca:	f7ff fee0 	bl	800108e <bmp2_get_regs>
 80012ce:	4603      	mov	r3, r0
 80012d0:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 80012d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d110      	bne.n	80012fc <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 80012da:	7bbb      	ldrb	r3, [r7, #14]
 80012dc:	10db      	asrs	r3, r3, #3
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	f003 0301 	and.w	r3, r3, #1
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 80012ea:	7bbb      	ldrb	r3, [r7, #14]
 80012ec:	f003 0301 	and.w	r3, r3, #1
 80012f0:	b2da      	uxtb	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	705a      	strb	r2, [r3, #1]
 80012f6:	e001      	b.n	80012fc <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80012f8:	23ff      	movs	r3, #255	; 0xff
 80012fa:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80012fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001300:	4618      	mov	r0, r3
 8001302:	3710      	adds	r7, #16
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	60b9      	str	r1, [r7, #8]
 8001312:	607a      	str	r2, [r7, #4]
 8001314:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	68b9      	ldr	r1, [r7, #8]
 800131c:	4618      	mov	r0, r3
 800131e:	f000 f9bf 	bl	80016a0 <conf_sensor>
 8001322:	4603      	mov	r3, r0
 8001324:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8001326:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800132a:	4618      	mov	r0, r3
 800132c:	3718      	adds	r7, #24
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b086      	sub	sp, #24
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
 800133a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 800133c:	2300      	movs	r3, #0
 800133e:	613b      	str	r3, [r7, #16]
 8001340:	2300      	movs	r3, #0
 8001342:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8001344:	f107 0308 	add.w	r3, r7, #8
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d024      	beq.n	800139e <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8001354:	f107 0110 	add.w	r1, r7, #16
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	2206      	movs	r2, #6
 800135c:	20f7      	movs	r0, #247	; 0xf7
 800135e:	f7ff fe96 	bl	800108e <bmp2_get_regs>
 8001362:	4603      	mov	r3, r0
 8001364:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001366:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d119      	bne.n	80013a2 <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 800136e:	f107 0208 	add.w	r2, r7, #8
 8001372:	f107 0310 	add.w	r3, r7, #16
 8001376:	4611      	mov	r1, r2
 8001378:	4618      	mov	r0, r3
 800137a:	f000 fab9 	bl	80018f0 <parse_sensor_data>
 800137e:	4603      	mov	r3, r0
 8001380:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8001382:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d10b      	bne.n	80013a2 <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 800138a:	f107 0308 	add.w	r3, r7, #8
 800138e:	683a      	ldr	r2, [r7, #0]
 8001390:	6879      	ldr	r1, [r7, #4]
 8001392:	4618      	mov	r0, r3
 8001394:	f000 f80b 	bl	80013ae <bmp2_compensate_data>
 8001398:	4603      	mov	r3, r0
 800139a:	75fb      	strb	r3, [r7, #23]
 800139c:	e001      	b.n	80013a2 <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800139e:	23ff      	movs	r3, #255	; 0xff
 80013a0:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80013a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3718      	adds	r7, #24
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b086      	sub	sp, #24
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	60f8      	str	r0, [r7, #12]
 80013b6:	60b9      	str	r1, [r7, #8]
 80013b8:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f000 f88a 	bl	80014d4 <null_ptr_check>
 80013c0:	4603      	mov	r3, r0
 80013c2:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 80013c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d129      	bne.n	8001420 <bmp2_compensate_data+0x72>
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d026      	beq.n	8001420 <bmp2_compensate_data+0x72>
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d023      	beq.n	8001420 <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 80013d8:	68b9      	ldr	r1, [r7, #8]
 80013da:	f04f 0200 	mov.w	r2, #0
 80013de:	f04f 0300 	mov.w	r3, #0
 80013e2:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 80013e6:	68b9      	ldr	r1, [r7, #8]
 80013e8:	f04f 0200 	mov.w	r2, #0
 80013ec:	f04f 0300 	mov.w	r3, #0
 80013f0:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	3308      	adds	r3, #8
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	68f9      	ldr	r1, [r7, #12]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f000 fabb 	bl	8001978 <compensate_temperature>
 8001402:	4603      	mov	r3, r0
 8001404:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001406:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d10a      	bne.n	8001424 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	68f9      	ldr	r1, [r7, #12]
 8001414:	4618      	mov	r0, r3
 8001416:	f000 fba7 	bl	8001b68 <compensate_pressure>
 800141a:	4603      	mov	r3, r0
 800141c:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 800141e:	e001      	b.n	8001424 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001420:	23ff      	movs	r3, #255	; 0xff
 8001422:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001424:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001428:	4618      	mov	r0, r3
 800142a:	3718      	adds	r7, #24
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}

08001430 <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8001430:	b5b0      	push	{r4, r5, r7, lr}
 8001432:	b092      	sub	sp, #72	; 0x48
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 800143c:	4b23      	ldr	r3, [pc, #140]	; (80014cc <bmp2_compute_meas_time+0x9c>)
 800143e:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8001442:	461d      	mov	r5, r3
 8001444:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001446:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001448:	682b      	ldr	r3, [r5, #0]
 800144a:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 800144c:	4b20      	ldr	r3, [pc, #128]	; (80014d0 <bmp2_compute_meas_time+0xa0>)
 800144e:	f107 0410 	add.w	r4, r7, #16
 8001452:	461d      	mov	r5, r3
 8001454:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001456:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001458:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800145c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f000 f837 	bl	80014d4 <null_ptr_check>
 8001466:	4603      	mov	r3, r0
 8001468:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 800146c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001470:	2b00      	cmp	r3, #0
 8001472:	d122      	bne.n	80014ba <bmp2_compute_meas_time+0x8a>
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d01f      	beq.n	80014ba <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	7e1b      	ldrb	r3, [r3, #24]
 800147e:	2b03      	cmp	r3, #3
 8001480:	d111      	bne.n	80014a6 <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	78db      	ldrb	r3, [r3, #3]
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	3348      	adds	r3, #72	; 0x48
 800148a:	443b      	add	r3, r7
 800148c:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	789b      	ldrb	r3, [r3, #2]
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	3348      	adds	r3, #72	; 0x48
 8001498:	443b      	add	r3, r7
 800149a:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800149e:	441a      	add	r2, r3
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80014a4:	e00c      	b.n	80014c0 <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	78db      	ldrb	r3, [r3, #3]
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	3348      	adds	r3, #72	; 0x48
 80014ae:	443b      	add	r3, r7
 80014b0:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80014b8:	e002      	b.n	80014c0 <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80014ba:	23ff      	movs	r3, #255	; 0xff
 80014bc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }

    return rslt;
 80014c0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3748      	adds	r7, #72	; 0x48
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bdb0      	pop	{r4, r5, r7, pc}
 80014cc:	0800ccf8 	.word	0x0800ccf8
 80014d0:	0800cd0c 	.word	0x0800cd0c

080014d4 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d00b      	beq.n	80014fa <null_ptr_check+0x26>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	68db      	ldr	r3, [r3, #12]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d007      	beq.n	80014fa <null_ptr_check+0x26>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	691b      	ldr	r3, [r3, #16]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d003      	beq.n	80014fa <null_ptr_check+0x26>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	695b      	ldr	r3, [r3, #20]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d102      	bne.n	8001500 <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 80014fa:	23ff      	movs	r3, #255	; 0xff
 80014fc:	73fb      	strb	r3, [r7, #15]
 80014fe:	e001      	b.n	8001504 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 8001500:	2300      	movs	r3, #0
 8001502:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001504:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001508:	4618      	mov	r0, r3
 800150a:	3714      	adds	r7, #20
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8001514:	b480      	push	{r7}
 8001516:	b087      	sub	sp, #28
 8001518:	af00      	add	r7, sp, #0
 800151a:	60f8      	str	r0, [r7, #12]
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	607a      	str	r2, [r7, #4]
 8001520:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8001522:	2301      	movs	r3, #1
 8001524:	617b      	str	r3, [r7, #20]
 8001526:	e015      	b.n	8001554 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001528:	68fa      	ldr	r2, [r7, #12]
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	441a      	add	r2, r3
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	3b01      	subs	r3, #1
 8001534:	68b9      	ldr	r1, [r7, #8]
 8001536:	440b      	add	r3, r1
 8001538:	7812      	ldrb	r2, [r2, #0]
 800153a:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 800153c:	687a      	ldr	r2, [r7, #4]
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	441a      	add	r2, r3
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	68b9      	ldr	r1, [r7, #8]
 8001548:	440b      	add	r3, r1
 800154a:	7812      	ldrb	r2, [r2, #0]
 800154c:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	3301      	adds	r3, #1
 8001552:	617b      	str	r3, [r7, #20]
 8001554:	697a      	ldr	r2, [r7, #20]
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	429a      	cmp	r2, r3
 800155a:	d3e5      	bcc.n	8001528 <interleave_data+0x14>
    }
}
 800155c:	bf00      	nop
 800155e:	bf00      	nop
 8001560:	371c      	adds	r7, #28
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 800156a:	b580      	push	{r7, lr}
 800156c:	b08a      	sub	sp, #40	; 0x28
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	f107 0310 	add.w	r3, r7, #16
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	609a      	str	r2, [r3, #8]
 8001582:	60da      	str	r2, [r3, #12]
 8001584:	611a      	str	r2, [r3, #16]
 8001586:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 8001588:	f107 010c 	add.w	r1, r7, #12
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2219      	movs	r2, #25
 8001590:	2088      	movs	r0, #136	; 0x88
 8001592:	f7ff fd7c 	bl	800108e <bmp2_get_regs>
 8001596:	4603      	mov	r3, r0
 8001598:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (rslt == BMP2_OK)
 800159c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d177      	bne.n	8001694 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 80015a4:	7b7b      	ldrb	r3, [r7, #13]
 80015a6:	021b      	lsls	r3, r3, #8
 80015a8:	b21a      	sxth	r2, r3
 80015aa:	7b3b      	ldrb	r3, [r7, #12]
 80015ac:	b21b      	sxth	r3, r3
 80015ae:	4313      	orrs	r3, r2
 80015b0:	b21b      	sxth	r3, r3
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 80015b8:	7bfb      	ldrb	r3, [r7, #15]
 80015ba:	021b      	lsls	r3, r3, #8
 80015bc:	b21a      	sxth	r2, r3
 80015be:	7bbb      	ldrb	r3, [r7, #14]
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	4313      	orrs	r3, r2
 80015c4:	b21a      	sxth	r2, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 80015ca:	7c7b      	ldrb	r3, [r7, #17]
 80015cc:	021b      	lsls	r3, r3, #8
 80015ce:	b21a      	sxth	r2, r3
 80015d0:	7c3b      	ldrb	r3, [r7, #16]
 80015d2:	b21b      	sxth	r3, r3
 80015d4:	4313      	orrs	r3, r2
 80015d6:	b21a      	sxth	r2, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 80015dc:	7cfb      	ldrb	r3, [r7, #19]
 80015de:	021b      	lsls	r3, r3, #8
 80015e0:	b21a      	sxth	r2, r3
 80015e2:	7cbb      	ldrb	r3, [r7, #18]
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	4313      	orrs	r3, r2
 80015e8:	b21b      	sxth	r3, r3
 80015ea:	b29a      	uxth	r2, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	845a      	strh	r2, [r3, #34]	; 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 80015f0:	7d7b      	ldrb	r3, [r7, #21]
 80015f2:	021b      	lsls	r3, r3, #8
 80015f4:	b21a      	sxth	r2, r3
 80015f6:	7d3b      	ldrb	r3, [r7, #20]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	4313      	orrs	r3, r2
 80015fc:	b21a      	sxth	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	849a      	strh	r2, [r3, #36]	; 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 8001602:	7dfb      	ldrb	r3, [r7, #23]
 8001604:	021b      	lsls	r3, r3, #8
 8001606:	b21a      	sxth	r2, r3
 8001608:	7dbb      	ldrb	r3, [r7, #22]
 800160a:	b21b      	sxth	r3, r3
 800160c:	4313      	orrs	r3, r2
 800160e:	b21a      	sxth	r2, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	84da      	strh	r2, [r3, #38]	; 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8001614:	7e7b      	ldrb	r3, [r7, #25]
 8001616:	021b      	lsls	r3, r3, #8
 8001618:	b21a      	sxth	r2, r3
 800161a:	7e3b      	ldrb	r3, [r7, #24]
 800161c:	b21b      	sxth	r3, r3
 800161e:	4313      	orrs	r3, r2
 8001620:	b21a      	sxth	r2, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	851a      	strh	r2, [r3, #40]	; 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8001626:	7efb      	ldrb	r3, [r7, #27]
 8001628:	021b      	lsls	r3, r3, #8
 800162a:	b21a      	sxth	r2, r3
 800162c:	7ebb      	ldrb	r3, [r7, #26]
 800162e:	b21b      	sxth	r3, r3
 8001630:	4313      	orrs	r3, r2
 8001632:	b21a      	sxth	r2, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	855a      	strh	r2, [r3, #42]	; 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 8001638:	7f7b      	ldrb	r3, [r7, #29]
 800163a:	021b      	lsls	r3, r3, #8
 800163c:	b21a      	sxth	r2, r3
 800163e:	7f3b      	ldrb	r3, [r7, #28]
 8001640:	b21b      	sxth	r3, r3
 8001642:	4313      	orrs	r3, r2
 8001644:	b21a      	sxth	r2, r3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	859a      	strh	r2, [r3, #44]	; 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 800164a:	7ffb      	ldrb	r3, [r7, #31]
 800164c:	021b      	lsls	r3, r3, #8
 800164e:	b21a      	sxth	r2, r3
 8001650:	7fbb      	ldrb	r3, [r7, #30]
 8001652:	b21b      	sxth	r3, r3
 8001654:	4313      	orrs	r3, r2
 8001656:	b21a      	sxth	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	85da      	strh	r2, [r3, #46]	; 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 800165c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001660:	021b      	lsls	r3, r3, #8
 8001662:	b21a      	sxth	r2, r3
 8001664:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001668:	b21b      	sxth	r3, r3
 800166a:	4313      	orrs	r3, r2
 800166c:	b21a      	sxth	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	861a      	strh	r2, [r3, #48]	; 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 8001672:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001676:	021b      	lsls	r3, r3, #8
 8001678:	b21a      	sxth	r2, r3
 800167a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800167e:	b21b      	sxth	r3, r3
 8001680:	4313      	orrs	r3, r2
 8001682:	b21a      	sxth	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	865a      	strh	r2, [r3, #50]	; 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 8001688:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800168c:	b25a      	sxtb	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    return rslt;
 8001694:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001698:	4618      	mov	r0, r3
 800169a:	3728      	adds	r7, #40	; 0x28
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}

080016a0 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
 80016ac:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 80016ae:	2300      	movs	r3, #0
 80016b0:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 80016b2:	f24f 53f4 	movw	r3, #62964	; 0xf5f4
 80016b6:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d074      	beq.n	80017a8 <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 80016be:	f107 0114 	add.w	r1, r7, #20
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2202      	movs	r2, #2
 80016c6:	20f4      	movs	r0, #244	; 0xf4
 80016c8:	f7ff fce1 	bl	800108e <bmp2_get_regs>
 80016cc:	4603      	mov	r3, r0
 80016ce:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80016d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d169      	bne.n	80017ac <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f7ff fd82 	bl	80011e2 <bmp2_soft_reset>
 80016de:	4603      	mov	r3, r0
 80016e0:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80016e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d160      	bne.n	80017ac <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 80016ea:	f107 0314 	add.w	r3, r7, #20
 80016ee:	68b9      	ldr	r1, [r7, #8]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f000 f861 	bl	80017b8 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 80016f6:	7d7b      	ldrb	r3, [r7, #21]
 80016f8:	b25b      	sxtb	r3, r3
 80016fa:	f003 031f 	and.w	r3, r3, #31
 80016fe:	b25a      	sxtb	r2, r3
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	789b      	ldrb	r3, [r3, #2]
 8001704:	015b      	lsls	r3, r3, #5
 8001706:	b25b      	sxtb	r3, r3
 8001708:	4313      	orrs	r3, r2
 800170a:	b25b      	sxtb	r3, r3
 800170c:	b2db      	uxtb	r3, r3
 800170e:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 8001710:	7d7b      	ldrb	r3, [r7, #21]
 8001712:	b25b      	sxtb	r3, r3
 8001714:	f023 031c 	bic.w	r3, r3, #28
 8001718:	b25a      	sxtb	r2, r3
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	791b      	ldrb	r3, [r3, #4]
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	b25b      	sxtb	r3, r3
 8001722:	f003 031c 	and.w	r3, r3, #28
 8001726:	b25b      	sxtb	r3, r3
 8001728:	4313      	orrs	r3, r2
 800172a:	b25b      	sxtb	r3, r3
 800172c:	b2db      	uxtb	r3, r3
 800172e:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 8001730:	7d7b      	ldrb	r3, [r7, #21]
 8001732:	b25b      	sxtb	r3, r3
 8001734:	f023 0301 	bic.w	r3, r3, #1
 8001738:	b25a      	sxtb	r2, r3
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	795b      	ldrb	r3, [r3, #5]
 800173e:	b25b      	sxtb	r3, r3
 8001740:	f003 0301 	and.w	r3, r3, #1
 8001744:	b25b      	sxtb	r3, r3
 8001746:	4313      	orrs	r3, r2
 8001748:	b25b      	sxtb	r3, r3
 800174a:	b2db      	uxtb	r3, r3
 800174c:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 800174e:	f107 0114 	add.w	r1, r7, #20
 8001752:	f107 0010 	add.w	r0, r7, #16
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2202      	movs	r2, #2
 800175a:	f7ff fcd0 	bl	80010fe <bmp2_set_regs>
 800175e:	4603      	mov	r3, r0
 8001760:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 8001762:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d120      	bne.n	80017ac <conf_sensor+0x10c>
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d01d      	beq.n	80017ac <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	7bfa      	ldrb	r2, [r7, #15]
 8001774:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 8001776:	7d3b      	ldrb	r3, [r7, #20]
 8001778:	b25b      	sxtb	r3, r3
 800177a:	f023 0303 	bic.w	r3, r3, #3
 800177e:	b25a      	sxtb	r2, r3
 8001780:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001784:	f003 0303 	and.w	r3, r3, #3
 8001788:	b25b      	sxtb	r3, r3
 800178a:	4313      	orrs	r3, r2
 800178c:	b25b      	sxtb	r3, r3
 800178e:	b2db      	uxtb	r3, r3
 8001790:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 8001792:	f107 0114 	add.w	r1, r7, #20
 8001796:	f107 0010 	add.w	r0, r7, #16
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2201      	movs	r2, #1
 800179e:	f7ff fcae 	bl	80010fe <bmp2_set_regs>
 80017a2:	4603      	mov	r3, r0
 80017a4:	75fb      	strb	r3, [r7, #23]
 80017a6:	e001      	b.n	80017ac <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80017a8:	23ff      	movs	r3, #255	; 0xff
 80017aa:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80017ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3718      	adds	r7, #24
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}

080017b8 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	78db      	ldrb	r3, [r3, #3]
 80017c6:	2b04      	cmp	r3, #4
 80017c8:	f200 808b 	bhi.w	80018e2 <set_os_mode+0x12a>
 80017cc:	a201      	add	r2, pc, #4	; (adr r2, 80017d4 <set_os_mode+0x1c>)
 80017ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017d2:	bf00      	nop
 80017d4:	080017e9 	.word	0x080017e9
 80017d8:	0800181b 	.word	0x0800181b
 80017dc:	0800184d 	.word	0x0800184d
 80017e0:	0800187f 	.word	0x0800187f
 80017e4:	080018b1 	.word	0x080018b1
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	b25b      	sxtb	r3, r3
 80017ee:	f003 031f 	and.w	r3, r3, #31
 80017f2:	b25b      	sxtb	r3, r3
 80017f4:	f043 0320 	orr.w	r3, r3, #32
 80017f8:	b25b      	sxtb	r3, r3
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	b25b      	sxtb	r3, r3
 8001806:	f023 031c 	bic.w	r3, r3, #28
 800180a:	b25b      	sxtb	r3, r3
 800180c:	f043 0304 	orr.w	r3, r3, #4
 8001810:	b25b      	sxtb	r3, r3
 8001812:	b2da      	uxtb	r2, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	701a      	strb	r2, [r3, #0]
            break;
 8001818:	e064      	b.n	80018e4 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	b25b      	sxtb	r3, r3
 8001820:	f003 031f 	and.w	r3, r3, #31
 8001824:	b25b      	sxtb	r3, r3
 8001826:	f043 0320 	orr.w	r3, r3, #32
 800182a:	b25b      	sxtb	r3, r3
 800182c:	b2da      	uxtb	r2, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	b25b      	sxtb	r3, r3
 8001838:	f023 031c 	bic.w	r3, r3, #28
 800183c:	b25b      	sxtb	r3, r3
 800183e:	f043 0308 	orr.w	r3, r3, #8
 8001842:	b25b      	sxtb	r3, r3
 8001844:	b2da      	uxtb	r2, r3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	701a      	strb	r2, [r3, #0]
            break;
 800184a:	e04b      	b.n	80018e4 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	b25b      	sxtb	r3, r3
 8001852:	f003 031f 	and.w	r3, r3, #31
 8001856:	b25b      	sxtb	r3, r3
 8001858:	f043 0320 	orr.w	r3, r3, #32
 800185c:	b25b      	sxtb	r3, r3
 800185e:	b2da      	uxtb	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	b25b      	sxtb	r3, r3
 800186a:	f023 031c 	bic.w	r3, r3, #28
 800186e:	b25b      	sxtb	r3, r3
 8001870:	f043 030c 	orr.w	r3, r3, #12
 8001874:	b25b      	sxtb	r3, r3
 8001876:	b2da      	uxtb	r2, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	701a      	strb	r2, [r3, #0]
            break;
 800187c:	e032      	b.n	80018e4 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	b25b      	sxtb	r3, r3
 8001884:	f003 031f 	and.w	r3, r3, #31
 8001888:	b25b      	sxtb	r3, r3
 800188a:	f043 0320 	orr.w	r3, r3, #32
 800188e:	b25b      	sxtb	r3, r3
 8001890:	b2da      	uxtb	r2, r3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	b25b      	sxtb	r3, r3
 800189c:	f023 031c 	bic.w	r3, r3, #28
 80018a0:	b25b      	sxtb	r3, r3
 80018a2:	f043 0310 	orr.w	r3, r3, #16
 80018a6:	b25b      	sxtb	r3, r3
 80018a8:	b2da      	uxtb	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	701a      	strb	r2, [r3, #0]
            break;
 80018ae:	e019      	b.n	80018e4 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	b25b      	sxtb	r3, r3
 80018b6:	f003 031f 	and.w	r3, r3, #31
 80018ba:	b25b      	sxtb	r3, r3
 80018bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018c0:	b25b      	sxtb	r3, r3
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	b25b      	sxtb	r3, r3
 80018ce:	f023 031c 	bic.w	r3, r3, #28
 80018d2:	b25b      	sxtb	r3, r3
 80018d4:	f043 0314 	orr.w	r3, r3, #20
 80018d8:	b25b      	sxtb	r3, r3
 80018da:	b2da      	uxtb	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	701a      	strb	r2, [r3, #0]
            break;
 80018e0:	e000      	b.n	80018e4 <set_os_mode+0x12c>
        default:
            break;
 80018e2:	bf00      	nop
    }
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b086      	sub	sp, #24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	031b      	lsls	r3, r3, #12
 8001900:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	3301      	adds	r3, #1
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	011b      	lsls	r3, r3, #4
 800190a:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	3302      	adds	r3, #2
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	091b      	lsrs	r3, r3, #4
 8001914:	b2db      	uxtb	r3, r3
 8001916:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001918:	697a      	ldr	r2, [r7, #20]
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	431a      	orrs	r2, r3
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	431a      	orrs	r2, r3
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	3303      	adds	r3, #3
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	031b      	lsls	r3, r3, #12
 800192e:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	3304      	adds	r3, #4
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	011b      	lsls	r3, r3, #4
 8001938:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	3305      	adds	r3, #5
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	091b      	lsrs	r3, r3, #4
 8001942:	b2db      	uxtb	r3, r3
 8001944:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 8001946:	697a      	ldr	r2, [r7, #20]
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	431a      	orrs	r2, r3
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	4313      	orrs	r3, r2
 8001950:	461a      	mov	r2, r3
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	4619      	mov	r1, r3
 8001960:	4610      	mov	r0, r2
 8001962:	f000 fae5 	bl	8001f30 <st_check_boundaries>
 8001966:	4603      	mov	r3, r0
 8001968:	72fb      	strb	r3, [r7, #11]

    return rslt;
 800196a:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800196e:	4618      	mov	r0, r3
 8001970:	3718      	adds	r7, #24
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
	...

08001978 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001978:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800197c:	b08c      	sub	sp, #48	; 0x30
 800197e:	af00      	add	r7, sp, #0
 8001980:	60f8      	str	r0, [r7, #12]
 8001982:	60b9      	str	r1, [r7, #8]
 8001984:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001986:	2300      	movs	r3, #0
 8001988:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4618      	mov	r0, r3
 8001992:	f7fe fde7 	bl	8000564 <__aeabi_i2d>
 8001996:	f04f 0200 	mov.w	r2, #0
 800199a:	4b6c      	ldr	r3, [pc, #432]	; (8001b4c <compensate_temperature+0x1d4>)
 800199c:	f7fe ff76 	bl	800088c <__aeabi_ddiv>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	4614      	mov	r4, r2
 80019a6:	461d      	mov	r5, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	8b9b      	ldrh	r3, [r3, #28]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7fe fdc9 	bl	8000544 <__aeabi_ui2d>
 80019b2:	f04f 0200 	mov.w	r2, #0
 80019b6:	4b66      	ldr	r3, [pc, #408]	; (8001b50 <compensate_temperature+0x1d8>)
 80019b8:	f7fe ff68 	bl	800088c <__aeabi_ddiv>
 80019bc:	4602      	mov	r2, r0
 80019be:	460b      	mov	r3, r1
 80019c0:	4620      	mov	r0, r4
 80019c2:	4629      	mov	r1, r5
 80019c4:	f7fe fc80 	bl	80002c8 <__aeabi_dsub>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
 80019cc:	4614      	mov	r4, r2
 80019ce:	461d      	mov	r5, r3
           ((double) dev->calib_param.dig_t2);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7fe fdc4 	bl	8000564 <__aeabi_i2d>
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80019e0:	4620      	mov	r0, r4
 80019e2:	4629      	mov	r1, r5
 80019e4:	f7fe fe28 	bl	8000638 <__aeabi_dmul>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7fe fdb5 	bl	8000564 <__aeabi_i2d>
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001a02:	f7fe ff43 	bl	800088c <__aeabi_ddiv>
 8001a06:	4602      	mov	r2, r0
 8001a08:	460b      	mov	r3, r1
 8001a0a:	4614      	mov	r4, r2
 8001a0c:	461d      	mov	r5, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	8b9b      	ldrh	r3, [r3, #28]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe fd96 	bl	8000544 <__aeabi_ui2d>
 8001a18:	f04f 0200 	mov.w	r2, #0
 8001a1c:	4b4d      	ldr	r3, [pc, #308]	; (8001b54 <compensate_temperature+0x1dc>)
 8001a1e:	f7fe ff35 	bl	800088c <__aeabi_ddiv>
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	4620      	mov	r0, r4
 8001a28:	4629      	mov	r1, r5
 8001a2a:	f7fe fc4d 	bl	80002c8 <__aeabi_dsub>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	4614      	mov	r4, r2
 8001a34:	461d      	mov	r5, r3
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7fe fd92 	bl	8000564 <__aeabi_i2d>
 8001a40:	f04f 0200 	mov.w	r2, #0
 8001a44:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001a48:	f7fe ff20 	bl	800088c <__aeabi_ddiv>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4690      	mov	r8, r2
 8001a52:	4699      	mov	r9, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	8b9b      	ldrh	r3, [r3, #28]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7fe fd73 	bl	8000544 <__aeabi_ui2d>
 8001a5e:	f04f 0200 	mov.w	r2, #0
 8001a62:	4b3c      	ldr	r3, [pc, #240]	; (8001b54 <compensate_temperature+0x1dc>)
 8001a64:	f7fe ff12 	bl	800088c <__aeabi_ddiv>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	4640      	mov	r0, r8
 8001a6e:	4649      	mov	r1, r9
 8001a70:	f7fe fc2a 	bl	80002c8 <__aeabi_dsub>
 8001a74:	4602      	mov	r2, r0
 8001a76:	460b      	mov	r3, r1
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001a78:	4620      	mov	r0, r4
 8001a7a:	4629      	mov	r1, r5
 8001a7c:	f7fe fddc 	bl	8000638 <__aeabi_dmul>
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
 8001a84:	4614      	mov	r4, r2
 8001a86:	461d      	mov	r5, r3
        ((double) dev->calib_param.dig_t3);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7fe fd68 	bl	8000564 <__aeabi_i2d>
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
    var2 =
 8001a98:	4620      	mov	r0, r4
 8001a9a:	4629      	mov	r1, r5
 8001a9c:	f7fe fdcc 	bl	8000638 <__aeabi_dmul>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	e9c7 2304 	strd	r2, r3, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8001aa8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001aac:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ab0:	f7fe fc0c 	bl	80002cc <__adddf3>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	4610      	mov	r0, r2
 8001aba:	4619      	mov	r1, r3
 8001abc:	f7ff f86c 	bl	8000b98 <__aeabi_d2iz>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	639a      	str	r2, [r3, #56]	; 0x38
    temperature = (var1 + var2) / 5120.0;
 8001ac6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001aca:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ace:	f7fe fbfd 	bl	80002cc <__adddf3>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4610      	mov	r0, r2
 8001ad8:	4619      	mov	r1, r3
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	4b1e      	ldr	r3, [pc, #120]	; (8001b58 <compensate_temperature+0x1e0>)
 8001ae0:	f7fe fed4 	bl	800088c <__aeabi_ddiv>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	4b1a      	ldr	r3, [pc, #104]	; (8001b5c <compensate_temperature+0x1e4>)
 8001af2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001af6:	f7ff f811 	bl	8000b1c <__aeabi_dcmplt>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d007      	beq.n	8001b10 <compensate_temperature+0x198>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001b00:	f04f 0200 	mov.w	r2, #0
 8001b04:	4b15      	ldr	r3, [pc, #84]	; (8001b5c <compensate_temperature+0x1e4>)
 8001b06:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <compensate_temperature+0x1e8>)
 8001b16:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b1a:	f7ff f81d 	bl	8000b58 <__aeabi_dcmpgt>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d007      	beq.n	8001b34 <compensate_temperature+0x1bc>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001b24:	f04f 0200 	mov.w	r2, #0
 8001b28:	4b0d      	ldr	r3, [pc, #52]	; (8001b60 <compensate_temperature+0x1e8>)
 8001b2a:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    (*comp_temperature) = temperature;
 8001b34:	68f9      	ldr	r1, [r7, #12]
 8001b36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001b3a:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001b3e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3730      	adds	r7, #48	; 0x30
 8001b46:	46bd      	mov	sp, r7
 8001b48:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b4c:	40d00000 	.word	0x40d00000
 8001b50:	40900000 	.word	0x40900000
 8001b54:	40c00000 	.word	0x40c00000
 8001b58:	40b40000 	.word	0x40b40000
 8001b5c:	c0440000 	.word	0xc0440000
 8001b60:	40554000 	.word	0x40554000
 8001b64:	00000000 	.word	0x00000000

08001b68 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001b68:	b5b0      	push	{r4, r5, r7, lr}
 8001b6a:	b08c      	sub	sp, #48	; 0x30
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001b74:	2300      	movs	r3, #0
 8001b76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001b7a:	f04f 0200 	mov.w	r2, #0
 8001b7e:	f04f 0300 	mov.w	r3, #0
 8001b82:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7fe fcea 	bl	8000564 <__aeabi_i2d>
 8001b90:	f04f 0200 	mov.w	r2, #0
 8001b94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b98:	f7fe fe78 	bl	800088c <__aeabi_ddiv>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	4610      	mov	r0, r2
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	f04f 0200 	mov.w	r2, #0
 8001ba8:	4bcb      	ldr	r3, [pc, #812]	; (8001ed8 <compensate_pressure+0x370>)
 8001baa:	f7fe fb8d 	bl	80002c8 <__aeabi_dsub>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001bb6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bba:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001bbe:	f7fe fd3b 	bl	8000638 <__aeabi_dmul>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	4614      	mov	r4, r2
 8001bc8:	461d      	mov	r5, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7fe fcc7 	bl	8000564 <__aeabi_i2d>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	460b      	mov	r3, r1
 8001bda:	4620      	mov	r0, r4
 8001bdc:	4629      	mov	r1, r5
 8001bde:	f7fe fd2b 	bl	8000638 <__aeabi_dmul>
 8001be2:	4602      	mov	r2, r0
 8001be4:	460b      	mov	r3, r1
 8001be6:	4610      	mov	r0, r2
 8001be8:	4619      	mov	r1, r3
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	4bbb      	ldr	r3, [pc, #748]	; (8001edc <compensate_pressure+0x374>)
 8001bf0:	f7fe fe4c 	bl	800088c <__aeabi_ddiv>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7fe fcae 	bl	8000564 <__aeabi_i2d>
 8001c08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c0c:	f7fe fd14 	bl	8000638 <__aeabi_dmul>
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	4610      	mov	r0, r2
 8001c16:	4619      	mov	r1, r3
 8001c18:	4602      	mov	r2, r0
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	f7fe fb56 	bl	80002cc <__adddf3>
 8001c20:	4602      	mov	r2, r0
 8001c22:	460b      	mov	r3, r1
 8001c24:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c28:	f7fe fb50 	bl	80002cc <__adddf3>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	460b      	mov	r3, r1
 8001c30:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001c34:	f04f 0200 	mov.w	r2, #0
 8001c38:	4ba9      	ldr	r3, [pc, #676]	; (8001ee0 <compensate_pressure+0x378>)
 8001c3a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c3e:	f7fe fe25 	bl	800088c <__aeabi_ddiv>
 8001c42:	4602      	mov	r2, r0
 8001c44:	460b      	mov	r3, r1
 8001c46:	4614      	mov	r4, r2
 8001c48:	461d      	mov	r5, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7fe fc87 	bl	8000564 <__aeabi_i2d>
 8001c56:	f04f 0200 	mov.w	r2, #0
 8001c5a:	4ba2      	ldr	r3, [pc, #648]	; (8001ee4 <compensate_pressure+0x37c>)
 8001c5c:	f7fe fcec 	bl	8000638 <__aeabi_dmul>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	4620      	mov	r0, r4
 8001c66:	4629      	mov	r1, r5
 8001c68:	f7fe fb30 	bl	80002cc <__adddf3>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7fe fc72 	bl	8000564 <__aeabi_i2d>
 8001c80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c84:	f7fe fcd8 	bl	8000638 <__aeabi_dmul>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	4610      	mov	r0, r2
 8001c8e:	4619      	mov	r1, r3
 8001c90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c94:	f7fe fcd0 	bl	8000638 <__aeabi_dmul>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	f04f 0200 	mov.w	r2, #0
 8001ca4:	4b90      	ldr	r3, [pc, #576]	; (8001ee8 <compensate_pressure+0x380>)
 8001ca6:	f7fe fdf1 	bl	800088c <__aeabi_ddiv>
 8001caa:	4602      	mov	r2, r0
 8001cac:	460b      	mov	r3, r1
 8001cae:	4614      	mov	r4, r2
 8001cb0:	461d      	mov	r5, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7fe fc53 	bl	8000564 <__aeabi_i2d>
 8001cbe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001cc2:	f7fe fcb9 	bl	8000638 <__aeabi_dmul>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	4620      	mov	r0, r4
 8001ccc:	4629      	mov	r1, r5
 8001cce:	f7fe fafd 	bl	80002cc <__adddf3>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	4610      	mov	r0, r2
 8001cd8:	4619      	mov	r1, r3
 8001cda:	f04f 0200 	mov.w	r2, #0
 8001cde:	4b82      	ldr	r3, [pc, #520]	; (8001ee8 <compensate_pressure+0x380>)
 8001ce0:	f7fe fdd4 	bl	800088c <__aeabi_ddiv>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	e9c7 2306 	strd	r2, r3, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001cec:	f04f 0200 	mov.w	r2, #0
 8001cf0:	4b7a      	ldr	r3, [pc, #488]	; (8001edc <compensate_pressure+0x374>)
 8001cf2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cf6:	f7fe fdc9 	bl	800088c <__aeabi_ddiv>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	4610      	mov	r0, r2
 8001d00:	4619      	mov	r1, r3
 8001d02:	f04f 0200 	mov.w	r2, #0
 8001d06:	4b79      	ldr	r3, [pc, #484]	; (8001eec <compensate_pressure+0x384>)
 8001d08:	f7fe fae0 	bl	80002cc <__adddf3>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	460b      	mov	r3, r1
 8001d10:	4614      	mov	r4, r2
 8001d12:	461d      	mov	r5, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7fe fc13 	bl	8000544 <__aeabi_ui2d>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	4620      	mov	r0, r4
 8001d24:	4629      	mov	r1, r5
 8001d26:	f7fe fc87 	bl	8000638 <__aeabi_dmul>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001d32:	f04f 0200 	mov.w	r2, #0
 8001d36:	f04f 0300 	mov.w	r3, #0
 8001d3a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d3e:	f7fe feed 	bl	8000b1c <__aeabi_dcmplt>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d10b      	bne.n	8001d60 <compensate_pressure+0x1f8>
 8001d48:	f04f 0200 	mov.w	r2, #0
 8001d4c:	f04f 0300 	mov.w	r3, #0
 8001d50:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d54:	f7fe ff00 	bl	8000b58 <__aeabi_dcmpgt>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	f000 80de 	beq.w	8001f1c <compensate_pressure+0x3b4>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7fe fbed 	bl	8000544 <__aeabi_ui2d>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	f04f 0000 	mov.w	r0, #0
 8001d72:	495f      	ldr	r1, [pc, #380]	; (8001ef0 <compensate_pressure+0x388>)
 8001d74:	f7fe faa8 	bl	80002c8 <__aeabi_dsub>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	e9c7 2308 	strd	r2, r3, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001d80:	f04f 0200 	mov.w	r2, #0
 8001d84:	4b5b      	ldr	r3, [pc, #364]	; (8001ef4 <compensate_pressure+0x38c>)
 8001d86:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d8a:	f7fe fd7f 	bl	800088c <__aeabi_ddiv>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	460b      	mov	r3, r1
 8001d92:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d96:	f7fe fa97 	bl	80002c8 <__aeabi_dsub>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	4610      	mov	r0, r2
 8001da0:	4619      	mov	r1, r3
 8001da2:	a347      	add	r3, pc, #284	; (adr r3, 8001ec0 <compensate_pressure+0x358>)
 8001da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da8:	f7fe fc46 	bl	8000638 <__aeabi_dmul>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4610      	mov	r0, r2
 8001db2:	4619      	mov	r1, r3
 8001db4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001db8:	f7fe fd68 	bl	800088c <__aeabi_ddiv>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	e9c7 2308 	strd	r2, r3, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7fe fbca 	bl	8000564 <__aeabi_i2d>
 8001dd0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dd4:	f7fe fc30 	bl	8000638 <__aeabi_dmul>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	4610      	mov	r0, r2
 8001dde:	4619      	mov	r1, r3
 8001de0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001de4:	f7fe fc28 	bl	8000638 <__aeabi_dmul>
 8001de8:	4602      	mov	r2, r0
 8001dea:	460b      	mov	r3, r1
 8001dec:	4610      	mov	r0, r2
 8001dee:	4619      	mov	r1, r3
 8001df0:	f04f 0200 	mov.w	r2, #0
 8001df4:	4b40      	ldr	r3, [pc, #256]	; (8001ef8 <compensate_pressure+0x390>)
 8001df6:	f7fe fd49 	bl	800088c <__aeabi_ddiv>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	460b      	mov	r3, r1
 8001dfe:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7fe fbab 	bl	8000564 <__aeabi_i2d>
 8001e0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e12:	f7fe fc11 	bl	8000638 <__aeabi_dmul>
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	4610      	mov	r0, r2
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	f04f 0200 	mov.w	r2, #0
 8001e22:	4b2e      	ldr	r3, [pc, #184]	; (8001edc <compensate_pressure+0x374>)
 8001e24:	f7fe fd32 	bl	800088c <__aeabi_ddiv>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	e9c7 2304 	strd	r2, r3, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001e30:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e34:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e38:	f7fe fa48 	bl	80002cc <__adddf3>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	4614      	mov	r4, r2
 8001e42:	461d      	mov	r5, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7fe fb8a 	bl	8000564 <__aeabi_i2d>
 8001e50:	4602      	mov	r2, r0
 8001e52:	460b      	mov	r3, r1
 8001e54:	4620      	mov	r0, r4
 8001e56:	4629      	mov	r1, r5
 8001e58:	f7fe fa38 	bl	80002cc <__adddf3>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	460b      	mov	r3, r1
 8001e60:	4610      	mov	r0, r2
 8001e62:	4619      	mov	r1, r3
 8001e64:	f04f 0200 	mov.w	r2, #0
 8001e68:	4b24      	ldr	r3, [pc, #144]	; (8001efc <compensate_pressure+0x394>)
 8001e6a:	f7fe fd0f 	bl	800088c <__aeabi_ddiv>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	460b      	mov	r3, r1
 8001e72:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e76:	f7fe fa29 	bl	80002cc <__adddf3>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8001e82:	a311      	add	r3, pc, #68	; (adr r3, 8001ec8 <compensate_pressure+0x360>)
 8001e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e88:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e8c:	f7fe fe46 	bl	8000b1c <__aeabi_dcmplt>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d007      	beq.n	8001ea6 <compensate_pressure+0x33e>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8001e96:	a30c      	add	r3, pc, #48	; (adr r3, 8001ec8 <compensate_pressure+0x360>)
 8001e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e9c:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8001ea6:	a30a      	add	r3, pc, #40	; (adr r3, 8001ed0 <compensate_pressure+0x368>)
 8001ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eac:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001eb0:	f7fe fe52 	bl	8000b58 <__aeabi_dcmpgt>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	e022      	b.n	8001f00 <compensate_pressure+0x398>
 8001eba:	bf00      	nop
 8001ebc:	f3af 8000 	nop.w
 8001ec0:	00000000 	.word	0x00000000
 8001ec4:	40b86a00 	.word	0x40b86a00
 8001ec8:	00000000 	.word	0x00000000
 8001ecc:	40dd4c00 	.word	0x40dd4c00
 8001ed0:	00000000 	.word	0x00000000
 8001ed4:	40fadb00 	.word	0x40fadb00
 8001ed8:	40ef4000 	.word	0x40ef4000
 8001edc:	40e00000 	.word	0x40e00000
 8001ee0:	40100000 	.word	0x40100000
 8001ee4:	40f00000 	.word	0x40f00000
 8001ee8:	41200000 	.word	0x41200000
 8001eec:	3ff00000 	.word	0x3ff00000
 8001ef0:	41300000 	.word	0x41300000
 8001ef4:	40b00000 	.word	0x40b00000
 8001ef8:	41e00000 	.word	0x41e00000
 8001efc:	40300000 	.word	0x40300000
 8001f00:	d007      	beq.n	8001f12 <compensate_pressure+0x3aa>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001f02:	a309      	add	r3, pc, #36	; (adr r3, 8001f28 <compensate_pressure+0x3c0>)
 8001f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f08:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 8001f0c:	2304      	movs	r3, #4
 8001f0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        (*comp_pressure) = pressure;
 8001f12:	68f9      	ldr	r1, [r7, #12]
 8001f14:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f18:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001f1c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3730      	adds	r7, #48	; 0x30
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bdb0      	pop	{r4, r5, r7, pc}
 8001f28:	00000000 	.word	0x00000000
 8001f2c:	40fadb00 	.word	0x40fadb00

08001f30 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	db03      	blt.n	8001f4c <st_check_boundaries+0x1c>
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	4a1c      	ldr	r2, [pc, #112]	; (8001fb8 <st_check_boundaries+0x88>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	dd09      	ble.n	8001f60 <st_check_boundaries+0x30>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	db06      	blt.n	8001f60 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a18      	ldr	r2, [pc, #96]	; (8001fb8 <st_check_boundaries+0x88>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	dc02      	bgt.n	8001f60 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8001f5a:	23fa      	movs	r3, #250	; 0xfa
 8001f5c:	73fb      	strb	r3, [r7, #15]
 8001f5e:	e023      	b.n	8001fa8 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	db03      	blt.n	8001f6e <st_check_boundaries+0x3e>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a13      	ldr	r2, [pc, #76]	; (8001fb8 <st_check_boundaries+0x88>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	dd09      	ble.n	8001f82 <st_check_boundaries+0x52>
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	db06      	blt.n	8001f82 <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	4a10      	ldr	r2, [pc, #64]	; (8001fb8 <st_check_boundaries+0x88>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	dc02      	bgt.n	8001f82 <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8001f7c:	23fb      	movs	r3, #251	; 0xfb
 8001f7e:	73fb      	strb	r3, [r7, #15]
 8001f80:	e012      	b.n	8001fa8 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	db03      	blt.n	8001f90 <st_check_boundaries+0x60>
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	4a0b      	ldr	r2, [pc, #44]	; (8001fb8 <st_check_boundaries+0x88>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	dd09      	ble.n	8001fa4 <st_check_boundaries+0x74>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	db03      	blt.n	8001f9e <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a07      	ldr	r2, [pc, #28]	; (8001fb8 <st_check_boundaries+0x88>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	dd02      	ble.n	8001fa4 <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8001f9e:	23f9      	movs	r3, #249	; 0xf9
 8001fa0:	73fb      	strb	r3, [r7, #15]
 8001fa2:	e001      	b.n	8001fa8 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001fa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3714      	adds	r7, #20
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	000ffff0 	.word	0x000ffff0

08001fbc <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f7ff f837 	bl	8001038 <bmp2_init>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001fce:	f107 0308 	add.w	r3, r7, #8
 8001fd2:	6879      	ldr	r1, [r7, #4]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff f91c 	bl	8001212 <bmp2_get_config>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_OFF;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001fea:	f107 0308 	add.w	r3, r7, #8
 8001fee:	6879      	ldr	r1, [r7, #4]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff f94e 	bl	8001292 <bmp2_set_config>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001ffa:	f107 0308 	add.w	r3, r7, #8
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	4619      	mov	r1, r3
 8002002:	2003      	movs	r0, #3
 8002004:	f7ff f980 	bl	8001308 <bmp2_set_power_mode>
 8002008:	4603      	mov	r3, r0
 800200a:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 800200c:	f107 0108 	add.w	r1, r7, #8
 8002010:	f107 0310 	add.w	r3, r7, #16
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff fa0a 	bl	8001430 <bmp2_compute_meas_time>
 800201c:	4603      	mov	r3, r0
 800201e:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8002020:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002024:	4618      	mov	r0, r3
 8002026:	3718      	adds	r7, #24
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b08e      	sub	sp, #56	; 0x38
 8002030:	af00      	add	r7, sp, #0
 8002032:	60b9      	str	r1, [r7, #8]
 8002034:	607a      	str	r2, [r7, #4]
 8002036:	603b      	str	r3, [r7, #0]
 8002038:	4603      	mov	r3, r0
 800203a:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 800203c:	2300      	movs	r3, #0
 800203e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8002042:	2300      	movs	r3, #0
 8002044:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	633b      	str	r3, [r7, #48]	; 0x30

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 800204c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800204e:	6858      	ldr	r0, [r3, #4]
 8002050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002052:	891b      	ldrh	r3, [r3, #8]
 8002054:	2200      	movs	r2, #0
 8002056:	4619      	mov	r1, r3
 8002058:	f001 fbd4 	bl	8003804 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 800205c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800205e:	6818      	ldr	r0, [r3, #0]
 8002060:	f107 010f 	add.w	r1, r7, #15
 8002064:	2305      	movs	r3, #5
 8002066:	2201      	movs	r2, #1
 8002068:	f002 fef3 	bl	8004e52 <HAL_SPI_Transmit>
 800206c:	4603      	mov	r3, r0
 800206e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 8002072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002074:	6818      	ldr	r0, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	b29a      	uxth	r2, r3
 800207a:	2305      	movs	r3, #5
 800207c:	68b9      	ldr	r1, [r7, #8]
 800207e:	f003 f856 	bl	800512e <HAL_SPI_Receive>
 8002082:	4603      	mov	r3, r0
 8002084:	461a      	mov	r2, r3
 8002086:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800208a:	4413      	add	r3, r2
 800208c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8002090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002092:	6858      	ldr	r0, [r3, #4]
 8002094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002096:	891b      	ldrh	r3, [r3, #8]
 8002098:	2201      	movs	r2, #1
 800209a:	4619      	mov	r1, r3
 800209c:	f001 fbb2 	bl	8003804 <HAL_GPIO_WritePin>

#ifdef DEBUG
  uint8_t data[BMP2_SPI_BUFFER_LEN] = {0,};
 80020a0:	2300      	movs	r3, #0
 80020a2:	617b      	str	r3, [r7, #20]
 80020a4:	f107 0318 	add.w	r3, r7, #24
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	60da      	str	r2, [r3, #12]
 80020b2:	611a      	str	r2, [r3, #16]
 80020b4:	615a      	str	r2, [r3, #20]
  memcpy(data, reg_data, length);
 80020b6:	f107 0314 	add.w	r3, r7, #20
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	68b9      	ldr	r1, [r7, #8]
 80020be:	4618      	mov	r0, r3
 80020c0:	f006 fbd0 	bl	8008864 <memcpy>
#endif

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 80020c4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d002      	beq.n	80020d2 <bmp2_spi_read+0xa6>
    iError = -1;
 80020cc:	23ff      	movs	r3, #255	; 0xff
 80020ce:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  return iError;
 80020d2:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3738      	adds	r7, #56	; 0x38
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 80020de:	b580      	push	{r7, lr}
 80020e0:	b08e      	sub	sp, #56	; 0x38
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
 80020e8:	603b      	str	r3, [r7, #0]
 80020ea:	4603      	mov	r3, r0
 80020ec:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 80020ee:	2300      	movs	r3, #0
 80020f0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 80020f4:	2300      	movs	r3, #0
 80020f6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	633b      	str	r3, [r7, #48]	; 0x30

#ifdef DEBUG
  uint8_t data[BMP2_SPI_BUFFER_LEN] = {0,};
 80020fe:	2300      	movs	r3, #0
 8002100:	617b      	str	r3, [r7, #20]
 8002102:	f107 0318 	add.w	r3, r7, #24
 8002106:	2200      	movs	r2, #0
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	605a      	str	r2, [r3, #4]
 800210c:	609a      	str	r2, [r3, #8]
 800210e:	60da      	str	r2, [r3, #12]
 8002110:	611a      	str	r2, [r3, #16]
 8002112:	615a      	str	r2, [r3, #20]
  memcpy(data, reg_data, length);
 8002114:	f107 0314 	add.w	r3, r7, #20
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	68b9      	ldr	r1, [r7, #8]
 800211c:	4618      	mov	r0, r3
 800211e:	f006 fba1 	bl	8008864 <memcpy>
#endif

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002124:	6858      	ldr	r0, [r3, #4]
 8002126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002128:	891b      	ldrh	r3, [r3, #8]
 800212a:	2200      	movs	r2, #0
 800212c:	4619      	mov	r1, r3
 800212e:	f001 fb69 	bl	8003804 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8002132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002134:	6818      	ldr	r0, [r3, #0]
 8002136:	f107 010f 	add.w	r1, r7, #15
 800213a:	2305      	movs	r3, #5
 800213c:	2201      	movs	r2, #1
 800213e:	f002 fe88 	bl	8004e52 <HAL_SPI_Transmit>
 8002142:	4603      	mov	r3, r0
 8002144:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 8002148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800214a:	6818      	ldr	r0, [r3, #0]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	b29a      	uxth	r2, r3
 8002150:	2305      	movs	r3, #5
 8002152:	68b9      	ldr	r1, [r7, #8]
 8002154:	f002 fe7d 	bl	8004e52 <HAL_SPI_Transmit>
 8002158:	4603      	mov	r3, r0
 800215a:	461a      	mov	r2, r3
 800215c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002160:	4413      	add	r3, r2
 8002162:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8002166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002168:	6858      	ldr	r0, [r3, #4]
 800216a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800216c:	891b      	ldrh	r3, [r3, #8]
 800216e:	2201      	movs	r2, #1
 8002170:	4619      	mov	r1, r3
 8002172:	f001 fb47 	bl	8003804 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8002176:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800217a:	2b00      	cmp	r3, #0
 800217c:	d002      	beq.n	8002184 <bmp2_spi_write+0xa6>
    iError = -1;
 800217e:	23ff      	movs	r3, #255	; 0xff
 8002180:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  return iError;
 8002184:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 8002188:	4618      	mov	r0, r3
 800218a:	3738      	adds	r7, #56	; 0x38
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4a05      	ldr	r2, [pc, #20]	; (80021b4 <bmp2_delay_us+0x24>)
 800219e:	fba2 2303 	umull	r2, r3, r2, r3
 80021a2:	099b      	lsrs	r3, r3, #6
 80021a4:	4618      	mov	r0, r3
 80021a6:	f000 ffb9 	bl	800311c <HAL_Delay>
}
 80021aa:	bf00      	nop
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	10624dd3 	.word	0x10624dd3

080021b8 <BMP2_ReadTemperature_degC>:
 *  @param[in]  dev   : BMP2xx device structure
 *
 *  @return Temperature measurement [degC]
 */
double BMP2_ReadTemperature_degC(struct bmp2_dev *dev)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b08c      	sub	sp, #48	; 0x30
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 80021c0:	23ff      	movs	r3, #255	; 0xff
 80021c2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  struct bmp2_status status;
  struct bmp2_data comp_data;
  double temp = -1.0;
 80021c6:	f04f 0200 	mov.w	r2, #0
 80021ca:	4b1d      	ldr	r3, [pc, #116]	; (8002240 <BMP2_ReadTemperature_degC+0x88>)
 80021cc:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int8_t try = 10;
 80021d0:	230a      	movs	r3, #10
 80021d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 80021d6:	f107 031c 	add.w	r3, r7, #28
 80021da:	6879      	ldr	r1, [r7, #4]
 80021dc:	4618      	mov	r0, r3
 80021de:	f7ff f867 	bl	80012b0 <bmp2_get_status>
 80021e2:	4603      	mov	r3, r0
 80021e4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 80021e8:	f107 0308 	add.w	r3, r7, #8
 80021ec:	6879      	ldr	r1, [r7, #4]
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7ff f89f 	bl	8001332 <bmp2_get_sensor_data>
 80021f4:	4603      	mov	r3, r0
 80021f6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    temp = comp_data.temperature;
 80021fa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80021fe:	e9c7 2308 	strd	r2, r3, [r7, #32]
    try--;
 8002202:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8002206:	b2db      	uxtb	r3, r3
 8002208:	3b01      	subs	r3, #1
 800220a:	b2db      	uxtb	r3, r3
 800220c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8002210:	7f3b      	ldrb	r3, [r7, #28]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d003      	beq.n	800221e <BMP2_ReadTemperature_degC+0x66>
 8002216:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800221a:	2b00      	cmp	r3, #0
 800221c:	dcdb      	bgt.n	80021d6 <BMP2_ReadTemperature_degC+0x1e>

  /* Save reading result in sensor handler */
  ((BMP2_HandleTypeDef*)(dev->intf_ptr))->LastExecutionStatus = rslt;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8002226:	729a      	strb	r2, [r3, #10]

  return temp;
 8002228:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800222c:	ec43 2b17 	vmov	d7, r2, r3
}
 8002230:	eeb0 0a47 	vmov.f32	s0, s14
 8002234:	eef0 0a67 	vmov.f32	s1, s15
 8002238:	3730      	adds	r7, #48	; 0x30
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	bff00000 	.word	0xbff00000

08002244 <HEATER_PWM_Init>:
  * @brief Initialize PWM heater control
  * @param[in] hhtr   : Heater PWM handler
  * @retval None
  */
void HEATER_PWM_Init(HEATER_PWM_Handle_TypeDef* hhtr)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  hhtr->Output.Duty = (hhtr->ActiveState == HEATER_ON_HIGH) ? (hhtr->Output.Duty) : (100.0f - hhtr->Output.Duty);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	7b1b      	ldrb	r3, [r3, #12]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d103      	bne.n	800225c <HEATER_PWM_Init+0x18>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	edd3 7a02 	vldr	s15, [r3, #8]
 800225a:	e006      	b.n	800226a <HEATER_PWM_Init+0x26>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002262:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002280 <HEATER_PWM_Init+0x3c>
 8002266:	ee77 7a67 	vsub.f32	s15, s14, s15
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_Init(&(hhtr->Output));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4618      	mov	r0, r3
 8002274:	f000 f82c 	bl	80022d0 <PWM_Init>
}
 8002278:	bf00      	nop
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	42c80000 	.word	0x42c80000

08002284 <HEATER_PWM_WriteDuty>:
  * @param[in/out] hhtr   : Heater PWM handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void HEATER_PWM_WriteDuty(HEATER_PWM_Handle_TypeDef* hhtr, float duty)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	ed87 0a00 	vstr	s0, [r7]
  hhtr->Output.Duty = (hhtr->ActiveState == HEATER_ON_HIGH) ? (duty) : (100.0f - duty);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	7b1b      	ldrb	r3, [r3, #12]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d006      	beq.n	80022a6 <HEATER_PWM_WriteDuty+0x22>
 8002298:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80022cc <HEATER_PWM_WriteDuty+0x48>
 800229c:	edd7 7a00 	vldr	s15, [r7]
 80022a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022a4:	e001      	b.n	80022aa <HEATER_PWM_WriteDuty+0x26>
 80022a6:	edd7 7a00 	vldr	s15, [r7]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_WriteDuty(&(hhtr->Output), hhtr->Output.Duty);
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80022b8:	eeb0 0a67 	vmov.f32	s0, s15
 80022bc:	4610      	mov	r0, r2
 80022be:	f000 f81f 	bl	8002300 <PWM_WriteDuty>
}
 80022c2:	bf00      	nop
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	42c80000 	.word	0x42c80000

080022d0 <PWM_Init>:
  * @brief Initialize PWM output
  * @param[in/out] hpwm   : PWM output handler
  * @retval None
  */
void PWM_Init(PWM_Handle_TypeDef* hpwm)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  PWM_WriteDuty(hpwm, hpwm->Duty);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	edd3 7a02 	vldr	s15, [r3, #8]
 80022de:	eeb0 0a67 	vmov.f32	s0, s15
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f000 f80c 	bl	8002300 <PWM_WriteDuty>
  HAL_TIM_PWM_Start(hpwm->Timer, hpwm->Channel);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	4619      	mov	r1, r3
 80022f2:	4610      	mov	r0, r2
 80022f4:	f003 fd1a 	bl	8005d2c <HAL_TIM_PWM_Start>
}
 80022f8:	bf00      	nop
 80022fa:	3708      	adds	r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <PWM_WriteDuty>:
  * @param[in/out] hpwm   : PWM output handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void PWM_WriteDuty(PWM_Handle_TypeDef* hpwm, float duty)
{
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	ed87 0a00 	vstr	s0, [r7]
  // Saturate duty cycle value
  if(duty < 0.0f)
 800230c:	edd7 7a00 	vldr	s15, [r7]
 8002310:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002318:	d503      	bpl.n	8002322 <PWM_WriteDuty+0x22>
    duty = 0.0;
 800231a:	f04f 0300 	mov.w	r3, #0
 800231e:	603b      	str	r3, [r7, #0]
 8002320:	e00a      	b.n	8002338 <PWM_WriteDuty+0x38>
  else if(duty > 100.0f)
 8002322:	edd7 7a00 	vldr	s15, [r7]
 8002326:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80023e4 <PWM_WriteDuty+0xe4>
 800232a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800232e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002332:	dd01      	ble.n	8002338 <PWM_WriteDuty+0x38>
    duty = 100.0f;
 8002334:	4b2c      	ldr	r3, [pc, #176]	; (80023e8 <PWM_WriteDuty+0xe8>)
 8002336:	603b      	str	r3, [r7, #0]
  // Write duty to handle field
  hpwm->Duty = duty;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	683a      	ldr	r2, [r7, #0]
 800233c:	609a      	str	r2, [r3, #8]
  // Compute Capture/Compare Register value
  int COMPARE = (duty * (__HAL_TIM_GET_AUTORELOAD(hpwm->Timer)+1)) / 100;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002346:	3301      	adds	r3, #1
 8002348:	ee07 3a90 	vmov	s15, r3
 800234c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002350:	edd7 7a00 	vldr	s15, [r7]
 8002354:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002358:	eddf 6a22 	vldr	s13, [pc, #136]	; 80023e4 <PWM_WriteDuty+0xe4>
 800235c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002360:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002364:	ee17 3a90 	vmov	r3, s15
 8002368:	60fb      	str	r3, [r7, #12]
  // Write value to register
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d105      	bne.n	800237e <PWM_WriteDuty+0x7e>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	68fa      	ldr	r2, [r7, #12]
 800237a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800237c:	e02c      	b.n	80023d8 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	2b04      	cmp	r3, #4
 8002384:	d105      	bne.n	8002392 <PWM_WriteDuty+0x92>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002390:	e022      	b.n	80023d8 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	2b08      	cmp	r3, #8
 8002398:	d105      	bne.n	80023a6 <PWM_WriteDuty+0xa6>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80023a4:	e018      	b.n	80023d8 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	2b0c      	cmp	r3, #12
 80023ac:	d105      	bne.n	80023ba <PWM_WriteDuty+0xba>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6413      	str	r3, [r2, #64]	; 0x40
}
 80023b8:	e00e      	b.n	80023d8 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2b10      	cmp	r3, #16
 80023c0:	d105      	bne.n	80023ce <PWM_WriteDuty+0xce>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	6593      	str	r3, [r2, #88]	; 0x58
}
 80023cc:	e004      	b.n	80023d8 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 80023d8:	bf00      	nop
 80023da:	3714      	adds	r7, #20
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr
 80023e4:	42c80000 	.word	0x42c80000
 80023e8:	42c80000 	.word	0x42c80000

080023ec <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b08c      	sub	sp, #48	; 0x30
 80023f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f2:	f107 031c 	add.w	r3, r7, #28
 80023f6:	2200      	movs	r2, #0
 80023f8:	601a      	str	r2, [r3, #0]
 80023fa:	605a      	str	r2, [r3, #4]
 80023fc:	609a      	str	r2, [r3, #8]
 80023fe:	60da      	str	r2, [r3, #12]
 8002400:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002402:	4b77      	ldr	r3, [pc, #476]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002406:	4a76      	ldr	r2, [pc, #472]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002408:	f043 0310 	orr.w	r3, r3, #16
 800240c:	6313      	str	r3, [r2, #48]	; 0x30
 800240e:	4b74      	ldr	r3, [pc, #464]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	f003 0310 	and.w	r3, r3, #16
 8002416:	61bb      	str	r3, [r7, #24]
 8002418:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800241a:	4b71      	ldr	r3, [pc, #452]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	4a70      	ldr	r2, [pc, #448]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002420:	f043 0304 	orr.w	r3, r3, #4
 8002424:	6313      	str	r3, [r2, #48]	; 0x30
 8002426:	4b6e      	ldr	r3, [pc, #440]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242a:	f003 0304 	and.w	r3, r3, #4
 800242e:	617b      	str	r3, [r7, #20]
 8002430:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002432:	4b6b      	ldr	r3, [pc, #428]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002436:	4a6a      	ldr	r2, [pc, #424]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002438:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800243c:	6313      	str	r3, [r2, #48]	; 0x30
 800243e:	4b68      	ldr	r3, [pc, #416]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002442:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002446:	613b      	str	r3, [r7, #16]
 8002448:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800244a:	4b65      	ldr	r3, [pc, #404]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 800244c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244e:	4a64      	ldr	r2, [pc, #400]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002450:	f043 0301 	orr.w	r3, r3, #1
 8002454:	6313      	str	r3, [r2, #48]	; 0x30
 8002456:	4b62      	ldr	r3, [pc, #392]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	60fb      	str	r3, [r7, #12]
 8002460:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002462:	4b5f      	ldr	r3, [pc, #380]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002466:	4a5e      	ldr	r2, [pc, #376]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002468:	f043 0302 	orr.w	r3, r3, #2
 800246c:	6313      	str	r3, [r2, #48]	; 0x30
 800246e:	4b5c      	ldr	r3, [pc, #368]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	60bb      	str	r3, [r7, #8]
 8002478:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800247a:	4b59      	ldr	r3, [pc, #356]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247e:	4a58      	ldr	r2, [pc, #352]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002480:	f043 0308 	orr.w	r3, r3, #8
 8002484:	6313      	str	r3, [r2, #48]	; 0x30
 8002486:	4b56      	ldr	r3, [pc, #344]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248a:	f003 0308 	and.w	r3, r3, #8
 800248e:	607b      	str	r3, [r7, #4]
 8002490:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002492:	4b53      	ldr	r3, [pc, #332]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002496:	4a52      	ldr	r2, [pc, #328]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 8002498:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800249c:	6313      	str	r3, [r2, #48]	; 0x30
 800249e:	4b50      	ldr	r3, [pc, #320]	; (80025e0 <MX_GPIO_Init+0x1f4>)
 80024a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024a6:	603b      	str	r3, [r7, #0]
 80024a8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_RESET);
 80024aa:	2200      	movs	r2, #0
 80024ac:	2110      	movs	r1, #16
 80024ae:	484d      	ldr	r0, [pc, #308]	; (80025e4 <MX_GPIO_Init+0x1f8>)
 80024b0:	f001 f9a8 	bl	8003804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80024b4:	2200      	movs	r2, #0
 80024b6:	f244 0181 	movw	r1, #16513	; 0x4081
 80024ba:	484b      	ldr	r0, [pc, #300]	; (80025e8 <MX_GPIO_Init+0x1fc>)
 80024bc:	f001 f9a2 	bl	8003804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80024c0:	2200      	movs	r2, #0
 80024c2:	2140      	movs	r1, #64	; 0x40
 80024c4:	4849      	ldr	r0, [pc, #292]	; (80025ec <MX_GPIO_Init+0x200>)
 80024c6:	f001 f99d 	bl	8003804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI4_CS_Pin;
 80024ca:	2310      	movs	r3, #16
 80024cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ce:	2301      	movs	r3, #1
 80024d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d2:	2300      	movs	r3, #0
 80024d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d6:	2300      	movs	r3, #0
 80024d8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI4_CS_GPIO_Port, &GPIO_InitStruct);
 80024da:	f107 031c 	add.w	r3, r7, #28
 80024de:	4619      	mov	r1, r3
 80024e0:	4840      	ldr	r0, [pc, #256]	; (80025e4 <MX_GPIO_Init+0x1f8>)
 80024e2:	f000 ffe3 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80024e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024ec:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80024f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f2:	2300      	movs	r3, #0
 80024f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80024f6:	f107 031c 	add.w	r3, r7, #28
 80024fa:	4619      	mov	r1, r3
 80024fc:	483c      	ldr	r0, [pc, #240]	; (80025f0 <MX_GPIO_Init+0x204>)
 80024fe:	f000 ffd5 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002502:	2332      	movs	r3, #50	; 0x32
 8002504:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002506:	2302      	movs	r3, #2
 8002508:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250a:	2300      	movs	r3, #0
 800250c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800250e:	2303      	movs	r3, #3
 8002510:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002512:	230b      	movs	r3, #11
 8002514:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002516:	f107 031c 	add.w	r3, r7, #28
 800251a:	4619      	mov	r1, r3
 800251c:	4834      	ldr	r0, [pc, #208]	; (80025f0 <MX_GPIO_Init+0x204>)
 800251e:	f000 ffc5 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002522:	2386      	movs	r3, #134	; 0x86
 8002524:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002526:	2302      	movs	r3, #2
 8002528:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252a:	2300      	movs	r3, #0
 800252c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800252e:	2303      	movs	r3, #3
 8002530:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002532:	230b      	movs	r3, #11
 8002534:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002536:	f107 031c 	add.w	r3, r7, #28
 800253a:	4619      	mov	r1, r3
 800253c:	482d      	ldr	r0, [pc, #180]	; (80025f4 <MX_GPIO_Init+0x208>)
 800253e:	f000 ffb5 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002542:	f244 0381 	movw	r3, #16513	; 0x4081
 8002546:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002548:	2301      	movs	r3, #1
 800254a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254c:	2300      	movs	r3, #0
 800254e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002550:	2300      	movs	r3, #0
 8002552:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002554:	f107 031c 	add.w	r3, r7, #28
 8002558:	4619      	mov	r1, r3
 800255a:	4823      	ldr	r0, [pc, #140]	; (80025e8 <MX_GPIO_Init+0x1fc>)
 800255c:	f000 ffa6 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002560:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002564:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002566:	2302      	movs	r3, #2
 8002568:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256a:	2300      	movs	r3, #0
 800256c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800256e:	2303      	movs	r3, #3
 8002570:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002572:	230b      	movs	r3, #11
 8002574:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002576:	f107 031c 	add.w	r3, r7, #28
 800257a:	4619      	mov	r1, r3
 800257c:	481a      	ldr	r0, [pc, #104]	; (80025e8 <MX_GPIO_Init+0x1fc>)
 800257e:	f000 ff95 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002582:	2340      	movs	r3, #64	; 0x40
 8002584:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002586:	2301      	movs	r3, #1
 8002588:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258a:	2300      	movs	r3, #0
 800258c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800258e:	2300      	movs	r3, #0
 8002590:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002592:	f107 031c 	add.w	r3, r7, #28
 8002596:	4619      	mov	r1, r3
 8002598:	4814      	ldr	r0, [pc, #80]	; (80025ec <MX_GPIO_Init+0x200>)
 800259a:	f000 ff87 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800259e:	2380      	movs	r3, #128	; 0x80
 80025a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025a2:	2300      	movs	r3, #0
 80025a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a6:	2300      	movs	r3, #0
 80025a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80025aa:	f107 031c 	add.w	r3, r7, #28
 80025ae:	4619      	mov	r1, r3
 80025b0:	480e      	ldr	r0, [pc, #56]	; (80025ec <MX_GPIO_Init+0x200>)
 80025b2:	f000 ff7b 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80025b6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80025ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025bc:	2302      	movs	r3, #2
 80025be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c0:	2300      	movs	r3, #0
 80025c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025c4:	2303      	movs	r3, #3
 80025c6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80025c8:	230b      	movs	r3, #11
 80025ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80025cc:	f107 031c 	add.w	r3, r7, #28
 80025d0:	4619      	mov	r1, r3
 80025d2:	4806      	ldr	r0, [pc, #24]	; (80025ec <MX_GPIO_Init+0x200>)
 80025d4:	f000 ff6a 	bl	80034ac <HAL_GPIO_Init>

}
 80025d8:	bf00      	nop
 80025da:	3730      	adds	r7, #48	; 0x30
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	40023800 	.word	0x40023800
 80025e4:	40021000 	.word	0x40021000
 80025e8:	40020400 	.word	0x40020400
 80025ec:	40021800 	.word	0x40021800
 80025f0:	40020800 	.word	0x40020800
 80025f4:	40020000 	.word	0x40020000

080025f8 <HAL_UART_RxCpltCallback>:
		}
	}
}*/

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  if(huart == &huart3)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	4a11      	ldr	r2, [pc, #68]	; (8002648 <HAL_UART_RxCpltCallback+0x50>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d11a      	bne.n	800263e <HAL_UART_RxCpltCallback+0x46>
  {
		reference = strtof(msg_rec, NULL);
 8002608:	2100      	movs	r1, #0
 800260a:	4810      	ldr	r0, [pc, #64]	; (800264c <HAL_UART_RxCpltCallback+0x54>)
 800260c:	f007 fbee 	bl	8009dec <strtof>
 8002610:	eef0 7a40 	vmov.f32	s15, s0
 8002614:	4b0e      	ldr	r3, [pc, #56]	; (8002650 <HAL_UART_RxCpltCallback+0x58>)
 8002616:	edc3 7a00 	vstr	s15, [r3]
		if (reference > 40.f)
 800261a:	4b0d      	ldr	r3, [pc, #52]	; (8002650 <HAL_UART_RxCpltCallback+0x58>)
 800261c:	edd3 7a00 	vldr	s15, [r3]
 8002620:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8002654 <HAL_UART_RxCpltCallback+0x5c>
 8002624:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800262c:	dd02      	ble.n	8002634 <HAL_UART_RxCpltCallback+0x3c>
			reference = 40.f;
 800262e:	4b08      	ldr	r3, [pc, #32]	; (8002650 <HAL_UART_RxCpltCallback+0x58>)
 8002630:	4a09      	ldr	r2, [pc, #36]	; (8002658 <HAL_UART_RxCpltCallback+0x60>)
 8002632:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart3, (uint8_t*)&msg_rec, 2);
 8002634:	2202      	movs	r2, #2
 8002636:	4905      	ldr	r1, [pc, #20]	; (800264c <HAL_UART_RxCpltCallback+0x54>)
 8002638:	4803      	ldr	r0, [pc, #12]	; (8002648 <HAL_UART_RxCpltCallback+0x50>)
 800263a:	f004 fbea 	bl	8006e12 <HAL_UART_Receive_IT>
  }
}
 800263e:	bf00      	nop
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	20000314 	.word	0x20000314
 800264c:	2000025c 	.word	0x2000025c
 8002650:	2000005c 	.word	0x2000005c
 8002654:	42200000 	.word	0x42200000
 8002658:	42200000 	.word	0x42200000

0800265c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b09a      	sub	sp, #104	; 0x68
 8002660:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002662:	f000 fcfe 	bl	8003062 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002666:	f000 f869 	bl	800273c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800266a:	f7ff febf 	bl	80023ec <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800266e:	f000 fb8f 	bl	8002d90 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8002672:	f000 fc25 	bl	8002ec0 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI4_Init();
 8002676:	f000 f8d5 	bl	8002824 <MX_SPI4_Init>
  MX_TIM1_Init();
 800267a:	f000 fa85 	bl	8002b88 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  BMP2_Init(&bmp2dev_1);
 800267e:	4827      	ldr	r0, [pc, #156]	; (800271c <main+0xc0>)
 8002680:	f7ff fc9c 	bl	8001fbc <BMP2_Init>
  HEATER_PWM_Init(&hheater);
 8002684:	4826      	ldr	r0, [pc, #152]	; (8002720 <main+0xc4>)
 8002686:	f7ff fddd 	bl	8002244 <HEATER_PWM_Init>

	HAL_UART_Receive_IT(&huart3, (uint8_t*)msg_rec, 2);
 800268a:	2202      	movs	r2, #2
 800268c:	4925      	ldr	r1, [pc, #148]	; (8002724 <main+0xc8>)
 800268e:	4826      	ldr	r0, [pc, #152]	; (8002728 <main+0xcc>)
 8002690:	f004 fbbf 	bl	8006e12 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	double reading = BMP2_ReadTemperature_degC(&bmp2dev_1);
 8002694:	4821      	ldr	r0, [pc, #132]	; (800271c <main+0xc0>)
 8002696:	f7ff fd8f 	bl	80021b8 <BMP2_ReadTemperature_degC>
 800269a:	ed87 0b12 	vstr	d0, [r7, #72]	; 0x48

	float duty = 50.f;
 800269e:	4b23      	ldr	r3, [pc, #140]	; (800272c <main+0xd0>)
 80026a0:	657b      	str	r3, [r7, #84]	; 0x54
	if (reading > 30.f)
 80026a2:	f04f 0200 	mov.w	r2, #0
 80026a6:	4b22      	ldr	r3, [pc, #136]	; (8002730 <main+0xd4>)
 80026a8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80026ac:	f7fe fa54 	bl	8000b58 <__aeabi_dcmpgt>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d002      	beq.n	80026bc <main+0x60>
		duty = 0;
 80026b6:	f04f 0300 	mov.w	r3, #0
 80026ba:	657b      	str	r3, [r7, #84]	; 0x54
    HEATER_PWM_WriteDuty(&hheater, duty);
 80026bc:	ed97 0a15 	vldr	s0, [r7, #84]	; 0x54
 80026c0:	4817      	ldr	r0, [pc, #92]	; (8002720 <main+0xc4>)
 80026c2:	f7ff fddf 	bl	8002284 <HEATER_PWM_WriteDuty>

	char msg[64] = {0, };
 80026c6:	2300      	movs	r3, #0
 80026c8:	607b      	str	r3, [r7, #4]
 80026ca:	f107 0308 	add.w	r3, r7, #8
 80026ce:	223c      	movs	r2, #60	; 0x3c
 80026d0:	2100      	movs	r1, #0
 80026d2:	4618      	mov	r0, r3
 80026d4:	f006 f8d4 	bl	8008880 <memset>
	int msg_len = sprintf(msg, "temperature: %.4gC,    reference: %.4gC,    duty: %i%%\r\n", reading, reference, (int)duty);
 80026d8:	4b16      	ldr	r3, [pc, #88]	; (8002734 <main+0xd8>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7fd ff53 	bl	8000588 <__aeabi_f2d>
 80026e2:	4602      	mov	r2, r0
 80026e4:	460b      	mov	r3, r1
 80026e6:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80026ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026ee:	ee17 1a90 	vmov	r1, s15
 80026f2:	1d38      	adds	r0, r7, #4
 80026f4:	9102      	str	r1, [sp, #8]
 80026f6:	e9cd 2300 	strd	r2, r3, [sp]
 80026fa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80026fe:	490e      	ldr	r1, [pc, #56]	; (8002738 <main+0xdc>)
 8002700:	f006 fd30 	bl	8009164 <siprintf>
 8002704:	6478      	str	r0, [r7, #68]	; 0x44
	HAL_UART_Transmit(&huart3, (uint8_t*)msg, msg_len, 100);
 8002706:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002708:	b29a      	uxth	r2, r3
 800270a:	1d39      	adds	r1, r7, #4
 800270c:	2364      	movs	r3, #100	; 0x64
 800270e:	4806      	ldr	r0, [pc, #24]	; (8002728 <main+0xcc>)
 8002710:	f004 fafc 	bl	8006d0c <HAL_UART_Transmit>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_Delay(100);
 8002714:	2064      	movs	r0, #100	; 0x64
 8002716:	f000 fd01 	bl	800311c <HAL_Delay>
  {
 800271a:	e7bb      	b.n	8002694 <main+0x38>
 800271c:	20000010 	.word	0x20000010
 8002720:	2000004c 	.word	0x2000004c
 8002724:	2000025c 	.word	0x2000025c
 8002728:	20000314 	.word	0x20000314
 800272c:	42480000 	.word	0x42480000
 8002730:	403e0000 	.word	0x403e0000
 8002734:	2000005c 	.word	0x2000005c
 8002738:	0800cd2c 	.word	0x0800cd2c

0800273c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b094      	sub	sp, #80	; 0x50
 8002740:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002742:	f107 0320 	add.w	r3, r7, #32
 8002746:	2230      	movs	r2, #48	; 0x30
 8002748:	2100      	movs	r1, #0
 800274a:	4618      	mov	r0, r3
 800274c:	f006 f898 	bl	8008880 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002750:	f107 030c 	add.w	r3, r7, #12
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
 8002758:	605a      	str	r2, [r3, #4]
 800275a:	609a      	str	r2, [r3, #8]
 800275c:	60da      	str	r2, [r3, #12]
 800275e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002760:	f001 f9b2 	bl	8003ac8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002764:	4b2a      	ldr	r3, [pc, #168]	; (8002810 <SystemClock_Config+0xd4>)
 8002766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002768:	4a29      	ldr	r2, [pc, #164]	; (8002810 <SystemClock_Config+0xd4>)
 800276a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800276e:	6413      	str	r3, [r2, #64]	; 0x40
 8002770:	4b27      	ldr	r3, [pc, #156]	; (8002810 <SystemClock_Config+0xd4>)
 8002772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002778:	60bb      	str	r3, [r7, #8]
 800277a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800277c:	4b25      	ldr	r3, [pc, #148]	; (8002814 <SystemClock_Config+0xd8>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a24      	ldr	r2, [pc, #144]	; (8002814 <SystemClock_Config+0xd8>)
 8002782:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002786:	6013      	str	r3, [r2, #0]
 8002788:	4b22      	ldr	r3, [pc, #136]	; (8002814 <SystemClock_Config+0xd8>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002790:	607b      	str	r3, [r7, #4]
 8002792:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002794:	2301      	movs	r3, #1
 8002796:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002798:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800279c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800279e:	2302      	movs	r3, #2
 80027a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80027a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80027a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80027a8:	2304      	movs	r3, #4
 80027aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80027ac:	23d8      	movs	r3, #216	; 0xd8
 80027ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80027b0:	2302      	movs	r3, #2
 80027b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80027b4:	2309      	movs	r3, #9
 80027b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027b8:	f107 0320 	add.w	r3, r7, #32
 80027bc:	4618      	mov	r0, r3
 80027be:	f001 f9e3 	bl	8003b88 <HAL_RCC_OscConfig>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <SystemClock_Config+0x90>
  {
    Error_Handler();
 80027c8:	f000 f826 	bl	8002818 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80027cc:	f001 f98c 	bl	8003ae8 <HAL_PWREx_EnableOverDrive>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80027d6:	f000 f81f 	bl	8002818 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027da:	230f      	movs	r3, #15
 80027dc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80027de:	2302      	movs	r3, #2
 80027e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027e2:	2300      	movs	r3, #0
 80027e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80027e6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80027ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80027ec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80027f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80027f2:	f107 030c 	add.w	r3, r7, #12
 80027f6:	2107      	movs	r1, #7
 80027f8:	4618      	mov	r0, r3
 80027fa:	f001 fc69 	bl	80040d0 <HAL_RCC_ClockConfig>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002804:	f000 f808 	bl	8002818 <Error_Handler>
  }
}
 8002808:	bf00      	nop
 800280a:	3750      	adds	r7, #80	; 0x50
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	40023800 	.word	0x40023800
 8002814:	40007000 	.word	0x40007000

08002818 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800281c:	b672      	cpsid	i
}
 800281e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002820:	e7fe      	b.n	8002820 <Error_Handler+0x8>
	...

08002824 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8002828:	4b1b      	ldr	r3, [pc, #108]	; (8002898 <MX_SPI4_Init+0x74>)
 800282a:	4a1c      	ldr	r2, [pc, #112]	; (800289c <MX_SPI4_Init+0x78>)
 800282c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800282e:	4b1a      	ldr	r3, [pc, #104]	; (8002898 <MX_SPI4_Init+0x74>)
 8002830:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002834:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002836:	4b18      	ldr	r3, [pc, #96]	; (8002898 <MX_SPI4_Init+0x74>)
 8002838:	2200      	movs	r2, #0
 800283a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800283c:	4b16      	ldr	r3, [pc, #88]	; (8002898 <MX_SPI4_Init+0x74>)
 800283e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002842:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002844:	4b14      	ldr	r3, [pc, #80]	; (8002898 <MX_SPI4_Init+0x74>)
 8002846:	2202      	movs	r2, #2
 8002848:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 800284a:	4b13      	ldr	r3, [pc, #76]	; (8002898 <MX_SPI4_Init+0x74>)
 800284c:	2201      	movs	r2, #1
 800284e:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002850:	4b11      	ldr	r3, [pc, #68]	; (8002898 <MX_SPI4_Init+0x74>)
 8002852:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002856:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002858:	4b0f      	ldr	r3, [pc, #60]	; (8002898 <MX_SPI4_Init+0x74>)
 800285a:	2218      	movs	r2, #24
 800285c:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800285e:	4b0e      	ldr	r3, [pc, #56]	; (8002898 <MX_SPI4_Init+0x74>)
 8002860:	2200      	movs	r2, #0
 8002862:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002864:	4b0c      	ldr	r3, [pc, #48]	; (8002898 <MX_SPI4_Init+0x74>)
 8002866:	2200      	movs	r2, #0
 8002868:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800286a:	4b0b      	ldr	r3, [pc, #44]	; (8002898 <MX_SPI4_Init+0x74>)
 800286c:	2200      	movs	r2, #0
 800286e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002870:	4b09      	ldr	r3, [pc, #36]	; (8002898 <MX_SPI4_Init+0x74>)
 8002872:	2207      	movs	r2, #7
 8002874:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002876:	4b08      	ldr	r3, [pc, #32]	; (8002898 <MX_SPI4_Init+0x74>)
 8002878:	2200      	movs	r2, #0
 800287a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800287c:	4b06      	ldr	r3, [pc, #24]	; (8002898 <MX_SPI4_Init+0x74>)
 800287e:	2200      	movs	r2, #0
 8002880:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002882:	4805      	ldr	r0, [pc, #20]	; (8002898 <MX_SPI4_Init+0x74>)
 8002884:	f002 fa3a 	bl	8004cfc <HAL_SPI_Init>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 800288e:	f7ff ffc3 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002892:	bf00      	nop
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	20000260 	.word	0x20000260
 800289c:	40013400 	.word	0x40013400

080028a0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b08a      	sub	sp, #40	; 0x28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a8:	f107 0314 	add.w	r3, r7, #20
 80028ac:	2200      	movs	r2, #0
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	605a      	str	r2, [r3, #4]
 80028b2:	609a      	str	r2, [r3, #8]
 80028b4:	60da      	str	r2, [r3, #12]
 80028b6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a17      	ldr	r2, [pc, #92]	; (800291c <HAL_SPI_MspInit+0x7c>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d127      	bne.n	8002912 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80028c2:	4b17      	ldr	r3, [pc, #92]	; (8002920 <HAL_SPI_MspInit+0x80>)
 80028c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c6:	4a16      	ldr	r2, [pc, #88]	; (8002920 <HAL_SPI_MspInit+0x80>)
 80028c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80028cc:	6453      	str	r3, [r2, #68]	; 0x44
 80028ce:	4b14      	ldr	r3, [pc, #80]	; (8002920 <HAL_SPI_MspInit+0x80>)
 80028d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028d6:	613b      	str	r3, [r7, #16]
 80028d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80028da:	4b11      	ldr	r3, [pc, #68]	; (8002920 <HAL_SPI_MspInit+0x80>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028de:	4a10      	ldr	r2, [pc, #64]	; (8002920 <HAL_SPI_MspInit+0x80>)
 80028e0:	f043 0310 	orr.w	r3, r3, #16
 80028e4:	6313      	str	r3, [r2, #48]	; 0x30
 80028e6:	4b0e      	ldr	r3, [pc, #56]	; (8002920 <HAL_SPI_MspInit+0x80>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	f003 0310 	and.w	r3, r3, #16
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 80028f2:	2364      	movs	r3, #100	; 0x64
 80028f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f6:	2302      	movs	r3, #2
 80028f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fa:	2300      	movs	r3, #0
 80028fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028fe:	2303      	movs	r3, #3
 8002900:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002902:	2305      	movs	r3, #5
 8002904:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002906:	f107 0314 	add.w	r3, r7, #20
 800290a:	4619      	mov	r1, r3
 800290c:	4805      	ldr	r0, [pc, #20]	; (8002924 <HAL_SPI_MspInit+0x84>)
 800290e:	f000 fdcd 	bl	80034ac <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8002912:	bf00      	nop
 8002914:	3728      	adds	r7, #40	; 0x28
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	40013400 	.word	0x40013400
 8002920:	40023800 	.word	0x40023800
 8002924:	40021000 	.word	0x40021000

08002928 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800292e:	4b0f      	ldr	r3, [pc, #60]	; (800296c <HAL_MspInit+0x44>)
 8002930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002932:	4a0e      	ldr	r2, [pc, #56]	; (800296c <HAL_MspInit+0x44>)
 8002934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002938:	6413      	str	r3, [r2, #64]	; 0x40
 800293a:	4b0c      	ldr	r3, [pc, #48]	; (800296c <HAL_MspInit+0x44>)
 800293c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002942:	607b      	str	r3, [r7, #4]
 8002944:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002946:	4b09      	ldr	r3, [pc, #36]	; (800296c <HAL_MspInit+0x44>)
 8002948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800294a:	4a08      	ldr	r2, [pc, #32]	; (800296c <HAL_MspInit+0x44>)
 800294c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002950:	6453      	str	r3, [r2, #68]	; 0x44
 8002952:	4b06      	ldr	r3, [pc, #24]	; (800296c <HAL_MspInit+0x44>)
 8002954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002956:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800295a:	603b      	str	r3, [r7, #0]
 800295c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	40023800 	.word	0x40023800

08002970 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002974:	e7fe      	b.n	8002974 <NMI_Handler+0x4>

08002976 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002976:	b480      	push	{r7}
 8002978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800297a:	e7fe      	b.n	800297a <HardFault_Handler+0x4>

0800297c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002980:	e7fe      	b.n	8002980 <MemManage_Handler+0x4>

08002982 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002982:	b480      	push	{r7}
 8002984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002986:	e7fe      	b.n	8002986 <BusFault_Handler+0x4>

08002988 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800298c:	e7fe      	b.n	800298c <UsageFault_Handler+0x4>

0800298e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800298e:	b480      	push	{r7}
 8002990:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002992:	bf00      	nop
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr

0800299c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029a0:	bf00      	nop
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr

080029aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029aa:	b480      	push	{r7}
 80029ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029ae:	bf00      	nop
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029bc:	f000 fb8e 	bl	80030dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029c0:	bf00      	nop
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80029c8:	4802      	ldr	r0, [pc, #8]	; (80029d4 <USART3_IRQHandler+0x10>)
 80029ca:	f004 fa67 	bl	8006e9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80029ce:	bf00      	nop
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	20000314 	.word	0x20000314

080029d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0
  return 1;
 80029dc:	2301      	movs	r3, #1
}
 80029de:	4618      	mov	r0, r3
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr

080029e8 <_kill>:

int _kill(int pid, int sig)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80029f2:	f005 ff0d 	bl	8008810 <__errno>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2216      	movs	r2, #22
 80029fa:	601a      	str	r2, [r3, #0]
  return -1;
 80029fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3708      	adds	r7, #8
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <_exit>:

void _exit (int status)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a10:	f04f 31ff 	mov.w	r1, #4294967295
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f7ff ffe7 	bl	80029e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a1a:	e7fe      	b.n	8002a1a <_exit+0x12>

08002a1c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b086      	sub	sp, #24
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a28:	2300      	movs	r3, #0
 8002a2a:	617b      	str	r3, [r7, #20]
 8002a2c:	e00a      	b.n	8002a44 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a2e:	f3af 8000 	nop.w
 8002a32:	4601      	mov	r1, r0
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	1c5a      	adds	r2, r3, #1
 8002a38:	60ba      	str	r2, [r7, #8]
 8002a3a:	b2ca      	uxtb	r2, r1
 8002a3c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	3301      	adds	r3, #1
 8002a42:	617b      	str	r3, [r7, #20]
 8002a44:	697a      	ldr	r2, [r7, #20]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	dbf0      	blt.n	8002a2e <_read+0x12>
  }

  return len;
 8002a4c:	687b      	ldr	r3, [r7, #4]
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3718      	adds	r7, #24
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b086      	sub	sp, #24
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	60f8      	str	r0, [r7, #12]
 8002a5e:	60b9      	str	r1, [r7, #8]
 8002a60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a62:	2300      	movs	r3, #0
 8002a64:	617b      	str	r3, [r7, #20]
 8002a66:	e009      	b.n	8002a7c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	1c5a      	adds	r2, r3, #1
 8002a6c:	60ba      	str	r2, [r7, #8]
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	4618      	mov	r0, r3
 8002a72:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	3301      	adds	r3, #1
 8002a7a:	617b      	str	r3, [r7, #20]
 8002a7c:	697a      	ldr	r2, [r7, #20]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	dbf1      	blt.n	8002a68 <_write+0x12>
  }
  return len;
 8002a84:	687b      	ldr	r3, [r7, #4]
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3718      	adds	r7, #24
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <_close>:

int _close(int file)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b083      	sub	sp, #12
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	370c      	adds	r7, #12
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr

08002aa6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002aa6:	b480      	push	{r7}
 8002aa8:	b083      	sub	sp, #12
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
 8002aae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ab6:	605a      	str	r2, [r3, #4]
  return 0;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr

08002ac6 <_isatty>:

int _isatty(int file)
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	b083      	sub	sp, #12
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ace:	2301      	movs	r3, #1
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b085      	sub	sp, #20
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3714      	adds	r7, #20
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
	...

08002af8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b00:	4a14      	ldr	r2, [pc, #80]	; (8002b54 <_sbrk+0x5c>)
 8002b02:	4b15      	ldr	r3, [pc, #84]	; (8002b58 <_sbrk+0x60>)
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b0c:	4b13      	ldr	r3, [pc, #76]	; (8002b5c <_sbrk+0x64>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d102      	bne.n	8002b1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b14:	4b11      	ldr	r3, [pc, #68]	; (8002b5c <_sbrk+0x64>)
 8002b16:	4a12      	ldr	r2, [pc, #72]	; (8002b60 <_sbrk+0x68>)
 8002b18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b1a:	4b10      	ldr	r3, [pc, #64]	; (8002b5c <_sbrk+0x64>)
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4413      	add	r3, r2
 8002b22:	693a      	ldr	r2, [r7, #16]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d207      	bcs.n	8002b38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b28:	f005 fe72 	bl	8008810 <__errno>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	220c      	movs	r2, #12
 8002b30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b32:	f04f 33ff 	mov.w	r3, #4294967295
 8002b36:	e009      	b.n	8002b4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b38:	4b08      	ldr	r3, [pc, #32]	; (8002b5c <_sbrk+0x64>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b3e:	4b07      	ldr	r3, [pc, #28]	; (8002b5c <_sbrk+0x64>)
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4413      	add	r3, r2
 8002b46:	4a05      	ldr	r2, [pc, #20]	; (8002b5c <_sbrk+0x64>)
 8002b48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3718      	adds	r7, #24
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	20050000 	.word	0x20050000
 8002b58:	00000400 	.word	0x00000400
 8002b5c:	200002c4 	.word	0x200002c4
 8002b60:	200008b8 	.word	0x200008b8

08002b64 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b68:	4b06      	ldr	r3, [pc, #24]	; (8002b84 <SystemInit+0x20>)
 8002b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b6e:	4a05      	ldr	r2, [pc, #20]	; (8002b84 <SystemInit+0x20>)
 8002b70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b78:	bf00      	nop
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	e000ed00 	.word	0xe000ed00

08002b88 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b09a      	sub	sp, #104	; 0x68
 8002b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b8e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002b92:	2200      	movs	r2, #0
 8002b94:	601a      	str	r2, [r3, #0]
 8002b96:	605a      	str	r2, [r3, #4]
 8002b98:	609a      	str	r2, [r3, #8]
 8002b9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b9c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	605a      	str	r2, [r3, #4]
 8002ba6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ba8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002bac:	2200      	movs	r2, #0
 8002bae:	601a      	str	r2, [r3, #0]
 8002bb0:	605a      	str	r2, [r3, #4]
 8002bb2:	609a      	str	r2, [r3, #8]
 8002bb4:	60da      	str	r2, [r3, #12]
 8002bb6:	611a      	str	r2, [r3, #16]
 8002bb8:	615a      	str	r2, [r3, #20]
 8002bba:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002bbc:	1d3b      	adds	r3, r7, #4
 8002bbe:	222c      	movs	r2, #44	; 0x2c
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f005 fe5c 	bl	8008880 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002bc8:	4b43      	ldr	r3, [pc, #268]	; (8002cd8 <MX_TIM1_Init+0x150>)
 8002bca:	4a44      	ldr	r2, [pc, #272]	; (8002cdc <MX_TIM1_Init+0x154>)
 8002bcc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 107;
 8002bce:	4b42      	ldr	r3, [pc, #264]	; (8002cd8 <MX_TIM1_Init+0x150>)
 8002bd0:	226b      	movs	r2, #107	; 0x6b
 8002bd2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bd4:	4b40      	ldr	r3, [pc, #256]	; (8002cd8 <MX_TIM1_Init+0x150>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8002bda:	4b3f      	ldr	r3, [pc, #252]	; (8002cd8 <MX_TIM1_Init+0x150>)
 8002bdc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002be0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002be2:	4b3d      	ldr	r3, [pc, #244]	; (8002cd8 <MX_TIM1_Init+0x150>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002be8:	4b3b      	ldr	r3, [pc, #236]	; (8002cd8 <MX_TIM1_Init+0x150>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bee:	4b3a      	ldr	r3, [pc, #232]	; (8002cd8 <MX_TIM1_Init+0x150>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002bf4:	4838      	ldr	r0, [pc, #224]	; (8002cd8 <MX_TIM1_Init+0x150>)
 8002bf6:	f002 ffe1 	bl	8005bbc <HAL_TIM_Base_Init>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002c00:	f7ff fe0a 	bl	8002818 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c08:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002c0a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002c0e:	4619      	mov	r1, r3
 8002c10:	4831      	ldr	r0, [pc, #196]	; (8002cd8 <MX_TIM1_Init+0x150>)
 8002c12:	f003 fa99 	bl	8006148 <HAL_TIM_ConfigClockSource>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d001      	beq.n	8002c20 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002c1c:	f7ff fdfc 	bl	8002818 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002c20:	482d      	ldr	r0, [pc, #180]	; (8002cd8 <MX_TIM1_Init+0x150>)
 8002c22:	f003 f822 	bl	8005c6a <HAL_TIM_PWM_Init>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d001      	beq.n	8002c30 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002c2c:	f7ff fdf4 	bl	8002818 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c30:	2300      	movs	r3, #0
 8002c32:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002c34:	2300      	movs	r3, #0
 8002c36:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002c3c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c40:	4619      	mov	r1, r3
 8002c42:	4825      	ldr	r0, [pc, #148]	; (8002cd8 <MX_TIM1_Init+0x150>)
 8002c44:	f003 ff08 	bl	8006a58 <HAL_TIMEx_MasterConfigSynchronization>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8002c4e:	f7ff fde3 	bl	8002818 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c52:	2360      	movs	r3, #96	; 0x60
 8002c54:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002c56:	2300      	movs	r3, #0
 8002c58:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c62:	2300      	movs	r3, #0
 8002c64:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002c66:	2300      	movs	r3, #0
 8002c68:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002c6e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c72:	2208      	movs	r2, #8
 8002c74:	4619      	mov	r1, r3
 8002c76:	4818      	ldr	r0, [pc, #96]	; (8002cd8 <MX_TIM1_Init+0x150>)
 8002c78:	f003 f952 	bl	8005f20 <HAL_TIM_PWM_ConfigChannel>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8002c82:	f7ff fdc9 	bl	8002818 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c86:	2300      	movs	r3, #0
 8002c88:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002c92:	2300      	movs	r3, #0
 8002c94:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002c96:	2300      	movs	r3, #0
 8002c98:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002c9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c9e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002ca8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002cac:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002cb6:	1d3b      	adds	r3, r7, #4
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4807      	ldr	r0, [pc, #28]	; (8002cd8 <MX_TIM1_Init+0x150>)
 8002cbc:	f003 ff5a 	bl	8006b74 <HAL_TIMEx_ConfigBreakDeadTime>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8002cc6:	f7ff fda7 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002cca:	4803      	ldr	r0, [pc, #12]	; (8002cd8 <MX_TIM1_Init+0x150>)
 8002ccc:	f000 f828 	bl	8002d20 <HAL_TIM_MspPostInit>

}
 8002cd0:	bf00      	nop
 8002cd2:	3768      	adds	r7, #104	; 0x68
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	200002c8 	.word	0x200002c8
 8002cdc:	40010000 	.word	0x40010000

08002ce0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b085      	sub	sp, #20
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a0a      	ldr	r2, [pc, #40]	; (8002d18 <HAL_TIM_Base_MspInit+0x38>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d10b      	bne.n	8002d0a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002cf2:	4b0a      	ldr	r3, [pc, #40]	; (8002d1c <HAL_TIM_Base_MspInit+0x3c>)
 8002cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf6:	4a09      	ldr	r2, [pc, #36]	; (8002d1c <HAL_TIM_Base_MspInit+0x3c>)
 8002cf8:	f043 0301 	orr.w	r3, r3, #1
 8002cfc:	6453      	str	r3, [r2, #68]	; 0x44
 8002cfe:	4b07      	ldr	r3, [pc, #28]	; (8002d1c <HAL_TIM_Base_MspInit+0x3c>)
 8002d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d02:	f003 0301 	and.w	r3, r3, #1
 8002d06:	60fb      	str	r3, [r7, #12]
 8002d08:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002d0a:	bf00      	nop
 8002d0c:	3714      	adds	r7, #20
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	40010000 	.word	0x40010000
 8002d1c:	40023800 	.word	0x40023800

08002d20 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b088      	sub	sp, #32
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d28:	f107 030c 	add.w	r3, r7, #12
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	605a      	str	r2, [r3, #4]
 8002d32:	609a      	str	r2, [r3, #8]
 8002d34:	60da      	str	r2, [r3, #12]
 8002d36:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a11      	ldr	r2, [pc, #68]	; (8002d84 <HAL_TIM_MspPostInit+0x64>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d11c      	bne.n	8002d7c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d42:	4b11      	ldr	r3, [pc, #68]	; (8002d88 <HAL_TIM_MspPostInit+0x68>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	4a10      	ldr	r2, [pc, #64]	; (8002d88 <HAL_TIM_MspPostInit+0x68>)
 8002d48:	f043 0310 	orr.w	r3, r3, #16
 8002d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d4e:	4b0e      	ldr	r3, [pc, #56]	; (8002d88 <HAL_TIM_MspPostInit+0x68>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d52:	f003 0310 	and.w	r3, r3, #16
 8002d56:	60bb      	str	r3, [r7, #8]
 8002d58:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002d5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d5e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d60:	2302      	movs	r3, #2
 8002d62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d64:	2300      	movs	r3, #0
 8002d66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d70:	f107 030c 	add.w	r3, r7, #12
 8002d74:	4619      	mov	r1, r3
 8002d76:	4805      	ldr	r0, [pc, #20]	; (8002d8c <HAL_TIM_MspPostInit+0x6c>)
 8002d78:	f000 fb98 	bl	80034ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002d7c:	bf00      	nop
 8002d7e:	3720      	adds	r7, #32
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	40010000 	.word	0x40010000
 8002d88:	40023800 	.word	0x40023800
 8002d8c:	40021000 	.word	0x40021000

08002d90 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002d94:	4b14      	ldr	r3, [pc, #80]	; (8002de8 <MX_USART3_UART_Init+0x58>)
 8002d96:	4a15      	ldr	r2, [pc, #84]	; (8002dec <MX_USART3_UART_Init+0x5c>)
 8002d98:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002d9a:	4b13      	ldr	r3, [pc, #76]	; (8002de8 <MX_USART3_UART_Init+0x58>)
 8002d9c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002da0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002da2:	4b11      	ldr	r3, [pc, #68]	; (8002de8 <MX_USART3_UART_Init+0x58>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002da8:	4b0f      	ldr	r3, [pc, #60]	; (8002de8 <MX_USART3_UART_Init+0x58>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002dae:	4b0e      	ldr	r3, [pc, #56]	; (8002de8 <MX_USART3_UART_Init+0x58>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002db4:	4b0c      	ldr	r3, [pc, #48]	; (8002de8 <MX_USART3_UART_Init+0x58>)
 8002db6:	220c      	movs	r2, #12
 8002db8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dba:	4b0b      	ldr	r3, [pc, #44]	; (8002de8 <MX_USART3_UART_Init+0x58>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dc0:	4b09      	ldr	r3, [pc, #36]	; (8002de8 <MX_USART3_UART_Init+0x58>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dc6:	4b08      	ldr	r3, [pc, #32]	; (8002de8 <MX_USART3_UART_Init+0x58>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002dcc:	4b06      	ldr	r3, [pc, #24]	; (8002de8 <MX_USART3_UART_Init+0x58>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002dd2:	4805      	ldr	r0, [pc, #20]	; (8002de8 <MX_USART3_UART_Init+0x58>)
 8002dd4:	f003 ff4c 	bl	8006c70 <HAL_UART_Init>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002dde:	f7ff fd1b 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	20000314 	.word	0x20000314
 8002dec:	40004800 	.word	0x40004800

08002df0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b0aa      	sub	sp, #168	; 0xa8
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	601a      	str	r2, [r3, #0]
 8002e00:	605a      	str	r2, [r3, #4]
 8002e02:	609a      	str	r2, [r3, #8]
 8002e04:	60da      	str	r2, [r3, #12]
 8002e06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e08:	f107 0310 	add.w	r3, r7, #16
 8002e0c:	2284      	movs	r2, #132	; 0x84
 8002e0e:	2100      	movs	r1, #0
 8002e10:	4618      	mov	r0, r3
 8002e12:	f005 fd35 	bl	8008880 <memset>
  if(uartHandle->Instance==USART3)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a26      	ldr	r2, [pc, #152]	; (8002eb4 <HAL_UART_MspInit+0xc4>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d144      	bne.n	8002eaa <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002e20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e24:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002e26:	2300      	movs	r3, #0
 8002e28:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e2a:	f107 0310 	add.w	r3, r7, #16
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f001 fb74 	bl	800451c <HAL_RCCEx_PeriphCLKConfig>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002e3a:	f7ff fced 	bl	8002818 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002e3e:	4b1e      	ldr	r3, [pc, #120]	; (8002eb8 <HAL_UART_MspInit+0xc8>)
 8002e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e42:	4a1d      	ldr	r2, [pc, #116]	; (8002eb8 <HAL_UART_MspInit+0xc8>)
 8002e44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e48:	6413      	str	r3, [r2, #64]	; 0x40
 8002e4a:	4b1b      	ldr	r3, [pc, #108]	; (8002eb8 <HAL_UART_MspInit+0xc8>)
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e52:	60fb      	str	r3, [r7, #12]
 8002e54:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e56:	4b18      	ldr	r3, [pc, #96]	; (8002eb8 <HAL_UART_MspInit+0xc8>)
 8002e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5a:	4a17      	ldr	r2, [pc, #92]	; (8002eb8 <HAL_UART_MspInit+0xc8>)
 8002e5c:	f043 0308 	orr.w	r3, r3, #8
 8002e60:	6313      	str	r3, [r2, #48]	; 0x30
 8002e62:	4b15      	ldr	r3, [pc, #84]	; (8002eb8 <HAL_UART_MspInit+0xc8>)
 8002e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e66:	f003 0308 	and.w	r3, r3, #8
 8002e6a:	60bb      	str	r3, [r7, #8]
 8002e6c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002e6e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e72:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e76:	2302      	movs	r3, #2
 8002e78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e82:	2303      	movs	r3, #3
 8002e84:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002e88:	2307      	movs	r3, #7
 8002e8a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e8e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002e92:	4619      	mov	r1, r3
 8002e94:	4809      	ldr	r0, [pc, #36]	; (8002ebc <HAL_UART_MspInit+0xcc>)
 8002e96:	f000 fb09 	bl	80034ac <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	2027      	movs	r0, #39	; 0x27
 8002ea0:	f000 fa3b 	bl	800331a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002ea4:	2027      	movs	r0, #39	; 0x27
 8002ea6:	f000 fa54 	bl	8003352 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002eaa:	bf00      	nop
 8002eac:	37a8      	adds	r7, #168	; 0xa8
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	40004800 	.word	0x40004800
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	40020c00 	.word	0x40020c00

08002ec0 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002ec4:	4b14      	ldr	r3, [pc, #80]	; (8002f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ec6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002eca:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002ecc:	4b12      	ldr	r3, [pc, #72]	; (8002f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ece:	2206      	movs	r2, #6
 8002ed0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002ed2:	4b11      	ldr	r3, [pc, #68]	; (8002f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ed4:	2202      	movs	r2, #2
 8002ed6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002ed8:	4b0f      	ldr	r3, [pc, #60]	; (8002f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002ede:	4b0e      	ldr	r3, [pc, #56]	; (8002f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ee0:	2202      	movs	r2, #2
 8002ee2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002ee4:	4b0c      	ldr	r3, [pc, #48]	; (8002f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002eea:	4b0b      	ldr	r3, [pc, #44]	; (8002f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002ef0:	4b09      	ldr	r3, [pc, #36]	; (8002f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002ef6:	4b08      	ldr	r3, [pc, #32]	; (8002f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ef8:	2201      	movs	r2, #1
 8002efa:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002efc:	4b06      	ldr	r3, [pc, #24]	; (8002f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002f02:	4805      	ldr	r0, [pc, #20]	; (8002f18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002f04:	f000 fc97 	bl	8003836 <HAL_PCD_Init>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8002f0e:	f7ff fc83 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002f12:	bf00      	nop
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	2000039c 	.word	0x2000039c

08002f1c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b0ac      	sub	sp, #176	; 0xb0
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f24:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002f28:	2200      	movs	r2, #0
 8002f2a:	601a      	str	r2, [r3, #0]
 8002f2c:	605a      	str	r2, [r3, #4]
 8002f2e:	609a      	str	r2, [r3, #8]
 8002f30:	60da      	str	r2, [r3, #12]
 8002f32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f34:	f107 0318 	add.w	r3, r7, #24
 8002f38:	2284      	movs	r2, #132	; 0x84
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f005 fc9f 	bl	8008880 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f4a:	d159      	bne.n	8003000 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002f4c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002f50:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002f52:	2300      	movs	r3, #0
 8002f54:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f58:	f107 0318 	add.w	r3, r7, #24
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f001 fadd 	bl	800451c <HAL_RCCEx_PeriphCLKConfig>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d001      	beq.n	8002f6c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002f68:	f7ff fc56 	bl	8002818 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f6c:	4b26      	ldr	r3, [pc, #152]	; (8003008 <HAL_PCD_MspInit+0xec>)
 8002f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f70:	4a25      	ldr	r2, [pc, #148]	; (8003008 <HAL_PCD_MspInit+0xec>)
 8002f72:	f043 0301 	orr.w	r3, r3, #1
 8002f76:	6313      	str	r3, [r2, #48]	; 0x30
 8002f78:	4b23      	ldr	r3, [pc, #140]	; (8003008 <HAL_PCD_MspInit+0xec>)
 8002f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7c:	f003 0301 	and.w	r3, r3, #1
 8002f80:	617b      	str	r3, [r7, #20]
 8002f82:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002f84:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002f88:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f92:	2300      	movs	r3, #0
 8002f94:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002f9e:	230a      	movs	r3, #10
 8002fa0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fa4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002fa8:	4619      	mov	r1, r3
 8002faa:	4818      	ldr	r0, [pc, #96]	; (800300c <HAL_PCD_MspInit+0xf0>)
 8002fac:	f000 fa7e 	bl	80034ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002fb0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002fb4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002fc4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002fc8:	4619      	mov	r1, r3
 8002fca:	4810      	ldr	r0, [pc, #64]	; (800300c <HAL_PCD_MspInit+0xf0>)
 8002fcc:	f000 fa6e 	bl	80034ac <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002fd0:	4b0d      	ldr	r3, [pc, #52]	; (8003008 <HAL_PCD_MspInit+0xec>)
 8002fd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fd4:	4a0c      	ldr	r2, [pc, #48]	; (8003008 <HAL_PCD_MspInit+0xec>)
 8002fd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fda:	6353      	str	r3, [r2, #52]	; 0x34
 8002fdc:	4b0a      	ldr	r3, [pc, #40]	; (8003008 <HAL_PCD_MspInit+0xec>)
 8002fde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fe0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fe4:	613b      	str	r3, [r7, #16]
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	4b07      	ldr	r3, [pc, #28]	; (8003008 <HAL_PCD_MspInit+0xec>)
 8002fea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fec:	4a06      	ldr	r2, [pc, #24]	; (8003008 <HAL_PCD_MspInit+0xec>)
 8002fee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ff2:	6453      	str	r3, [r2, #68]	; 0x44
 8002ff4:	4b04      	ldr	r3, [pc, #16]	; (8003008 <HAL_PCD_MspInit+0xec>)
 8002ff6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ffc:	60fb      	str	r3, [r7, #12]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8003000:	bf00      	nop
 8003002:	37b0      	adds	r7, #176	; 0xb0
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	40023800 	.word	0x40023800
 800300c:	40020000 	.word	0x40020000

08003010 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003010:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003048 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003014:	480d      	ldr	r0, [pc, #52]	; (800304c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003016:	490e      	ldr	r1, [pc, #56]	; (8003050 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003018:	4a0e      	ldr	r2, [pc, #56]	; (8003054 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800301a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800301c:	e002      	b.n	8003024 <LoopCopyDataInit>

0800301e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800301e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003020:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003022:	3304      	adds	r3, #4

08003024 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003024:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003026:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003028:	d3f9      	bcc.n	800301e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800302a:	4a0b      	ldr	r2, [pc, #44]	; (8003058 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800302c:	4c0b      	ldr	r4, [pc, #44]	; (800305c <LoopFillZerobss+0x26>)
  movs r3, #0
 800302e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003030:	e001      	b.n	8003036 <LoopFillZerobss>

08003032 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003032:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003034:	3204      	adds	r2, #4

08003036 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003036:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003038:	d3fb      	bcc.n	8003032 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800303a:	f7ff fd93 	bl	8002b64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800303e:	f005 fbed 	bl	800881c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003042:	f7ff fb0b 	bl	800265c <main>
  bx  lr    
 8003046:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003048:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800304c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003050:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 8003054:	0800d22c 	.word	0x0800d22c
  ldr r2, =_sbss
 8003058:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 800305c:	200008b8 	.word	0x200008b8

08003060 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003060:	e7fe      	b.n	8003060 <ADC_IRQHandler>

08003062 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003062:	b580      	push	{r7, lr}
 8003064:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003066:	2003      	movs	r0, #3
 8003068:	f000 f94c 	bl	8003304 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800306c:	2000      	movs	r0, #0
 800306e:	f000 f805 	bl	800307c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003072:	f7ff fc59 	bl	8002928 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003076:	2300      	movs	r3, #0
}
 8003078:	4618      	mov	r0, r3
 800307a:	bd80      	pop	{r7, pc}

0800307c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003084:	4b12      	ldr	r3, [pc, #72]	; (80030d0 <HAL_InitTick+0x54>)
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	4b12      	ldr	r3, [pc, #72]	; (80030d4 <HAL_InitTick+0x58>)
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	4619      	mov	r1, r3
 800308e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003092:	fbb3 f3f1 	udiv	r3, r3, r1
 8003096:	fbb2 f3f3 	udiv	r3, r2, r3
 800309a:	4618      	mov	r0, r3
 800309c:	f000 f967 	bl	800336e <HAL_SYSTICK_Config>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d001      	beq.n	80030aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e00e      	b.n	80030c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2b0f      	cmp	r3, #15
 80030ae:	d80a      	bhi.n	80030c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030b0:	2200      	movs	r2, #0
 80030b2:	6879      	ldr	r1, [r7, #4]
 80030b4:	f04f 30ff 	mov.w	r0, #4294967295
 80030b8:	f000 f92f 	bl	800331a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030bc:	4a06      	ldr	r2, [pc, #24]	; (80030d8 <HAL_InitTick+0x5c>)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030c2:	2300      	movs	r3, #0
 80030c4:	e000      	b.n	80030c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3708      	adds	r7, #8
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}
 80030d0:	20000060 	.word	0x20000060
 80030d4:	20000068 	.word	0x20000068
 80030d8:	20000064 	.word	0x20000064

080030dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030e0:	4b06      	ldr	r3, [pc, #24]	; (80030fc <HAL_IncTick+0x20>)
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	461a      	mov	r2, r3
 80030e6:	4b06      	ldr	r3, [pc, #24]	; (8003100 <HAL_IncTick+0x24>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4413      	add	r3, r2
 80030ec:	4a04      	ldr	r2, [pc, #16]	; (8003100 <HAL_IncTick+0x24>)
 80030ee:	6013      	str	r3, [r2, #0]
}
 80030f0:	bf00      	nop
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	20000068 	.word	0x20000068
 8003100:	200008a4 	.word	0x200008a4

08003104 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  return uwTick;
 8003108:	4b03      	ldr	r3, [pc, #12]	; (8003118 <HAL_GetTick+0x14>)
 800310a:	681b      	ldr	r3, [r3, #0]
}
 800310c:	4618      	mov	r0, r3
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	200008a4 	.word	0x200008a4

0800311c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003124:	f7ff ffee 	bl	8003104 <HAL_GetTick>
 8003128:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003134:	d005      	beq.n	8003142 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003136:	4b0a      	ldr	r3, [pc, #40]	; (8003160 <HAL_Delay+0x44>)
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	461a      	mov	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	4413      	add	r3, r2
 8003140:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003142:	bf00      	nop
 8003144:	f7ff ffde 	bl	8003104 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	68fa      	ldr	r2, [r7, #12]
 8003150:	429a      	cmp	r2, r3
 8003152:	d8f7      	bhi.n	8003144 <HAL_Delay+0x28>
  {
  }
}
 8003154:	bf00      	nop
 8003156:	bf00      	nop
 8003158:	3710      	adds	r7, #16
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	20000068 	.word	0x20000068

08003164 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f003 0307 	and.w	r3, r3, #7
 8003172:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003174:	4b0b      	ldr	r3, [pc, #44]	; (80031a4 <__NVIC_SetPriorityGrouping+0x40>)
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800317a:	68ba      	ldr	r2, [r7, #8]
 800317c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003180:	4013      	ands	r3, r2
 8003182:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800318c:	4b06      	ldr	r3, [pc, #24]	; (80031a8 <__NVIC_SetPriorityGrouping+0x44>)
 800318e:	4313      	orrs	r3, r2
 8003190:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003192:	4a04      	ldr	r2, [pc, #16]	; (80031a4 <__NVIC_SetPriorityGrouping+0x40>)
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	60d3      	str	r3, [r2, #12]
}
 8003198:	bf00      	nop
 800319a:	3714      	adds	r7, #20
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr
 80031a4:	e000ed00 	.word	0xe000ed00
 80031a8:	05fa0000 	.word	0x05fa0000

080031ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031ac:	b480      	push	{r7}
 80031ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031b0:	4b04      	ldr	r3, [pc, #16]	; (80031c4 <__NVIC_GetPriorityGrouping+0x18>)
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	0a1b      	lsrs	r3, r3, #8
 80031b6:	f003 0307 	and.w	r3, r3, #7
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	e000ed00 	.word	0xe000ed00

080031c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	4603      	mov	r3, r0
 80031d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	db0b      	blt.n	80031f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031da:	79fb      	ldrb	r3, [r7, #7]
 80031dc:	f003 021f 	and.w	r2, r3, #31
 80031e0:	4907      	ldr	r1, [pc, #28]	; (8003200 <__NVIC_EnableIRQ+0x38>)
 80031e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e6:	095b      	lsrs	r3, r3, #5
 80031e8:	2001      	movs	r0, #1
 80031ea:	fa00 f202 	lsl.w	r2, r0, r2
 80031ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031f2:	bf00      	nop
 80031f4:	370c      	adds	r7, #12
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	e000e100 	.word	0xe000e100

08003204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	4603      	mov	r3, r0
 800320c:	6039      	str	r1, [r7, #0]
 800320e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003214:	2b00      	cmp	r3, #0
 8003216:	db0a      	blt.n	800322e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	b2da      	uxtb	r2, r3
 800321c:	490c      	ldr	r1, [pc, #48]	; (8003250 <__NVIC_SetPriority+0x4c>)
 800321e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003222:	0112      	lsls	r2, r2, #4
 8003224:	b2d2      	uxtb	r2, r2
 8003226:	440b      	add	r3, r1
 8003228:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800322c:	e00a      	b.n	8003244 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	b2da      	uxtb	r2, r3
 8003232:	4908      	ldr	r1, [pc, #32]	; (8003254 <__NVIC_SetPriority+0x50>)
 8003234:	79fb      	ldrb	r3, [r7, #7]
 8003236:	f003 030f 	and.w	r3, r3, #15
 800323a:	3b04      	subs	r3, #4
 800323c:	0112      	lsls	r2, r2, #4
 800323e:	b2d2      	uxtb	r2, r2
 8003240:	440b      	add	r3, r1
 8003242:	761a      	strb	r2, [r3, #24]
}
 8003244:	bf00      	nop
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr
 8003250:	e000e100 	.word	0xe000e100
 8003254:	e000ed00 	.word	0xe000ed00

08003258 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003258:	b480      	push	{r7}
 800325a:	b089      	sub	sp, #36	; 0x24
 800325c:	af00      	add	r7, sp, #0
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	60b9      	str	r1, [r7, #8]
 8003262:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	f003 0307 	and.w	r3, r3, #7
 800326a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	f1c3 0307 	rsb	r3, r3, #7
 8003272:	2b04      	cmp	r3, #4
 8003274:	bf28      	it	cs
 8003276:	2304      	movcs	r3, #4
 8003278:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	3304      	adds	r3, #4
 800327e:	2b06      	cmp	r3, #6
 8003280:	d902      	bls.n	8003288 <NVIC_EncodePriority+0x30>
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	3b03      	subs	r3, #3
 8003286:	e000      	b.n	800328a <NVIC_EncodePriority+0x32>
 8003288:	2300      	movs	r3, #0
 800328a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800328c:	f04f 32ff 	mov.w	r2, #4294967295
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	fa02 f303 	lsl.w	r3, r2, r3
 8003296:	43da      	mvns	r2, r3
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	401a      	ands	r2, r3
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032a0:	f04f 31ff 	mov.w	r1, #4294967295
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	fa01 f303 	lsl.w	r3, r1, r3
 80032aa:	43d9      	mvns	r1, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032b0:	4313      	orrs	r3, r2
         );
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3724      	adds	r7, #36	; 0x24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
	...

080032c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	3b01      	subs	r3, #1
 80032cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032d0:	d301      	bcc.n	80032d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032d2:	2301      	movs	r3, #1
 80032d4:	e00f      	b.n	80032f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032d6:	4a0a      	ldr	r2, [pc, #40]	; (8003300 <SysTick_Config+0x40>)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	3b01      	subs	r3, #1
 80032dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032de:	210f      	movs	r1, #15
 80032e0:	f04f 30ff 	mov.w	r0, #4294967295
 80032e4:	f7ff ff8e 	bl	8003204 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032e8:	4b05      	ldr	r3, [pc, #20]	; (8003300 <SysTick_Config+0x40>)
 80032ea:	2200      	movs	r2, #0
 80032ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032ee:	4b04      	ldr	r3, [pc, #16]	; (8003300 <SysTick_Config+0x40>)
 80032f0:	2207      	movs	r2, #7
 80032f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3708      	adds	r7, #8
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	e000e010 	.word	0xe000e010

08003304 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f7ff ff29 	bl	8003164 <__NVIC_SetPriorityGrouping>
}
 8003312:	bf00      	nop
 8003314:	3708      	adds	r7, #8
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}

0800331a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800331a:	b580      	push	{r7, lr}
 800331c:	b086      	sub	sp, #24
 800331e:	af00      	add	r7, sp, #0
 8003320:	4603      	mov	r3, r0
 8003322:	60b9      	str	r1, [r7, #8]
 8003324:	607a      	str	r2, [r7, #4]
 8003326:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003328:	2300      	movs	r3, #0
 800332a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800332c:	f7ff ff3e 	bl	80031ac <__NVIC_GetPriorityGrouping>
 8003330:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	68b9      	ldr	r1, [r7, #8]
 8003336:	6978      	ldr	r0, [r7, #20]
 8003338:	f7ff ff8e 	bl	8003258 <NVIC_EncodePriority>
 800333c:	4602      	mov	r2, r0
 800333e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003342:	4611      	mov	r1, r2
 8003344:	4618      	mov	r0, r3
 8003346:	f7ff ff5d 	bl	8003204 <__NVIC_SetPriority>
}
 800334a:	bf00      	nop
 800334c:	3718      	adds	r7, #24
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b082      	sub	sp, #8
 8003356:	af00      	add	r7, sp, #0
 8003358:	4603      	mov	r3, r0
 800335a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800335c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003360:	4618      	mov	r0, r3
 8003362:	f7ff ff31 	bl	80031c8 <__NVIC_EnableIRQ>
}
 8003366:	bf00      	nop
 8003368:	3708      	adds	r7, #8
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}

0800336e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800336e:	b580      	push	{r7, lr}
 8003370:	b082      	sub	sp, #8
 8003372:	af00      	add	r7, sp, #0
 8003374:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f7ff ffa2 	bl	80032c0 <SysTick_Config>
 800337c:	4603      	mov	r3, r0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3708      	adds	r7, #8
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b084      	sub	sp, #16
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003392:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003394:	f7ff feb6 	bl	8003104 <HAL_GetTick>
 8003398:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	d008      	beq.n	80033b8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2280      	movs	r2, #128	; 0x80
 80033aa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e052      	b.n	800345e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f022 0216 	bic.w	r2, r2, #22
 80033c6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	695a      	ldr	r2, [r3, #20]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033d6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d103      	bne.n	80033e8 <HAL_DMA_Abort+0x62>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d007      	beq.n	80033f8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f022 0208 	bic.w	r2, r2, #8
 80033f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f022 0201 	bic.w	r2, r2, #1
 8003406:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003408:	e013      	b.n	8003432 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800340a:	f7ff fe7b 	bl	8003104 <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b05      	cmp	r3, #5
 8003416:	d90c      	bls.n	8003432 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2220      	movs	r2, #32
 800341c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2203      	movs	r2, #3
 8003422:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e015      	b.n	800345e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0301 	and.w	r3, r3, #1
 800343c:	2b00      	cmp	r3, #0
 800343e:	d1e4      	bne.n	800340a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003444:	223f      	movs	r2, #63	; 0x3f
 8003446:	409a      	lsls	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	3710      	adds	r7, #16
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003466:	b480      	push	{r7}
 8003468:	b083      	sub	sp, #12
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003474:	b2db      	uxtb	r3, r3
 8003476:	2b02      	cmp	r3, #2
 8003478:	d004      	beq.n	8003484 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2280      	movs	r2, #128	; 0x80
 800347e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e00c      	b.n	800349e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2205      	movs	r2, #5
 8003488:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f022 0201 	bic.w	r2, r2, #1
 800349a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
	...

080034ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b089      	sub	sp, #36	; 0x24
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80034b6:	2300      	movs	r3, #0
 80034b8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80034ba:	2300      	movs	r3, #0
 80034bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80034be:	2300      	movs	r3, #0
 80034c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80034c2:	2300      	movs	r3, #0
 80034c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80034c6:	2300      	movs	r3, #0
 80034c8:	61fb      	str	r3, [r7, #28]
 80034ca:	e175      	b.n	80037b8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80034cc:	2201      	movs	r2, #1
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	697a      	ldr	r2, [r7, #20]
 80034dc:	4013      	ands	r3, r2
 80034de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034e0:	693a      	ldr	r2, [r7, #16]
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	f040 8164 	bne.w	80037b2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f003 0303 	and.w	r3, r3, #3
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d005      	beq.n	8003502 <HAL_GPIO_Init+0x56>
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f003 0303 	and.w	r3, r3, #3
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d130      	bne.n	8003564 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	005b      	lsls	r3, r3, #1
 800350c:	2203      	movs	r2, #3
 800350e:	fa02 f303 	lsl.w	r3, r2, r3
 8003512:	43db      	mvns	r3, r3
 8003514:	69ba      	ldr	r2, [r7, #24]
 8003516:	4013      	ands	r3, r2
 8003518:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	68da      	ldr	r2, [r3, #12]
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	fa02 f303 	lsl.w	r3, r2, r3
 8003526:	69ba      	ldr	r2, [r7, #24]
 8003528:	4313      	orrs	r3, r2
 800352a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003538:	2201      	movs	r2, #1
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	43db      	mvns	r3, r3
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	4013      	ands	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	091b      	lsrs	r3, r3, #4
 800354e:	f003 0201 	and.w	r2, r3, #1
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	69ba      	ldr	r2, [r7, #24]
 800355a:	4313      	orrs	r3, r2
 800355c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f003 0303 	and.w	r3, r3, #3
 800356c:	2b03      	cmp	r3, #3
 800356e:	d017      	beq.n	80035a0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	2203      	movs	r2, #3
 800357c:	fa02 f303 	lsl.w	r3, r2, r3
 8003580:	43db      	mvns	r3, r3
 8003582:	69ba      	ldr	r2, [r7, #24]
 8003584:	4013      	ands	r3, r2
 8003586:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	689a      	ldr	r2, [r3, #8]
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	fa02 f303 	lsl.w	r3, r2, r3
 8003594:	69ba      	ldr	r2, [r7, #24]
 8003596:	4313      	orrs	r3, r2
 8003598:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f003 0303 	and.w	r3, r3, #3
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d123      	bne.n	80035f4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	08da      	lsrs	r2, r3, #3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	3208      	adds	r2, #8
 80035b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	f003 0307 	and.w	r3, r3, #7
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	220f      	movs	r2, #15
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	43db      	mvns	r3, r3
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	4013      	ands	r3, r2
 80035ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	691a      	ldr	r2, [r3, #16]
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	08da      	lsrs	r2, r3, #3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	3208      	adds	r2, #8
 80035ee:	69b9      	ldr	r1, [r7, #24]
 80035f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	005b      	lsls	r3, r3, #1
 80035fe:	2203      	movs	r2, #3
 8003600:	fa02 f303 	lsl.w	r3, r2, r3
 8003604:	43db      	mvns	r3, r3
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	4013      	ands	r3, r2
 800360a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f003 0203 	and.w	r2, r3, #3
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	005b      	lsls	r3, r3, #1
 8003618:	fa02 f303 	lsl.w	r3, r2, r3
 800361c:	69ba      	ldr	r2, [r7, #24]
 800361e:	4313      	orrs	r3, r2
 8003620:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003630:	2b00      	cmp	r3, #0
 8003632:	f000 80be 	beq.w	80037b2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003636:	4b66      	ldr	r3, [pc, #408]	; (80037d0 <HAL_GPIO_Init+0x324>)
 8003638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800363a:	4a65      	ldr	r2, [pc, #404]	; (80037d0 <HAL_GPIO_Init+0x324>)
 800363c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003640:	6453      	str	r3, [r2, #68]	; 0x44
 8003642:	4b63      	ldr	r3, [pc, #396]	; (80037d0 <HAL_GPIO_Init+0x324>)
 8003644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003646:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800364a:	60fb      	str	r3, [r7, #12]
 800364c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800364e:	4a61      	ldr	r2, [pc, #388]	; (80037d4 <HAL_GPIO_Init+0x328>)
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	089b      	lsrs	r3, r3, #2
 8003654:	3302      	adds	r3, #2
 8003656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800365a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	f003 0303 	and.w	r3, r3, #3
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	220f      	movs	r2, #15
 8003666:	fa02 f303 	lsl.w	r3, r2, r3
 800366a:	43db      	mvns	r3, r3
 800366c:	69ba      	ldr	r2, [r7, #24]
 800366e:	4013      	ands	r3, r2
 8003670:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a58      	ldr	r2, [pc, #352]	; (80037d8 <HAL_GPIO_Init+0x32c>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d037      	beq.n	80036ea <HAL_GPIO_Init+0x23e>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a57      	ldr	r2, [pc, #348]	; (80037dc <HAL_GPIO_Init+0x330>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d031      	beq.n	80036e6 <HAL_GPIO_Init+0x23a>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a56      	ldr	r2, [pc, #344]	; (80037e0 <HAL_GPIO_Init+0x334>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d02b      	beq.n	80036e2 <HAL_GPIO_Init+0x236>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4a55      	ldr	r2, [pc, #340]	; (80037e4 <HAL_GPIO_Init+0x338>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d025      	beq.n	80036de <HAL_GPIO_Init+0x232>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a54      	ldr	r2, [pc, #336]	; (80037e8 <HAL_GPIO_Init+0x33c>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d01f      	beq.n	80036da <HAL_GPIO_Init+0x22e>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a53      	ldr	r2, [pc, #332]	; (80037ec <HAL_GPIO_Init+0x340>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d019      	beq.n	80036d6 <HAL_GPIO_Init+0x22a>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a52      	ldr	r2, [pc, #328]	; (80037f0 <HAL_GPIO_Init+0x344>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d013      	beq.n	80036d2 <HAL_GPIO_Init+0x226>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a51      	ldr	r2, [pc, #324]	; (80037f4 <HAL_GPIO_Init+0x348>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d00d      	beq.n	80036ce <HAL_GPIO_Init+0x222>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a50      	ldr	r2, [pc, #320]	; (80037f8 <HAL_GPIO_Init+0x34c>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d007      	beq.n	80036ca <HAL_GPIO_Init+0x21e>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a4f      	ldr	r2, [pc, #316]	; (80037fc <HAL_GPIO_Init+0x350>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d101      	bne.n	80036c6 <HAL_GPIO_Init+0x21a>
 80036c2:	2309      	movs	r3, #9
 80036c4:	e012      	b.n	80036ec <HAL_GPIO_Init+0x240>
 80036c6:	230a      	movs	r3, #10
 80036c8:	e010      	b.n	80036ec <HAL_GPIO_Init+0x240>
 80036ca:	2308      	movs	r3, #8
 80036cc:	e00e      	b.n	80036ec <HAL_GPIO_Init+0x240>
 80036ce:	2307      	movs	r3, #7
 80036d0:	e00c      	b.n	80036ec <HAL_GPIO_Init+0x240>
 80036d2:	2306      	movs	r3, #6
 80036d4:	e00a      	b.n	80036ec <HAL_GPIO_Init+0x240>
 80036d6:	2305      	movs	r3, #5
 80036d8:	e008      	b.n	80036ec <HAL_GPIO_Init+0x240>
 80036da:	2304      	movs	r3, #4
 80036dc:	e006      	b.n	80036ec <HAL_GPIO_Init+0x240>
 80036de:	2303      	movs	r3, #3
 80036e0:	e004      	b.n	80036ec <HAL_GPIO_Init+0x240>
 80036e2:	2302      	movs	r3, #2
 80036e4:	e002      	b.n	80036ec <HAL_GPIO_Init+0x240>
 80036e6:	2301      	movs	r3, #1
 80036e8:	e000      	b.n	80036ec <HAL_GPIO_Init+0x240>
 80036ea:	2300      	movs	r3, #0
 80036ec:	69fa      	ldr	r2, [r7, #28]
 80036ee:	f002 0203 	and.w	r2, r2, #3
 80036f2:	0092      	lsls	r2, r2, #2
 80036f4:	4093      	lsls	r3, r2
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80036fc:	4935      	ldr	r1, [pc, #212]	; (80037d4 <HAL_GPIO_Init+0x328>)
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	089b      	lsrs	r3, r3, #2
 8003702:	3302      	adds	r3, #2
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800370a:	4b3d      	ldr	r3, [pc, #244]	; (8003800 <HAL_GPIO_Init+0x354>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	43db      	mvns	r3, r3
 8003714:	69ba      	ldr	r2, [r7, #24]
 8003716:	4013      	ands	r3, r2
 8003718:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d003      	beq.n	800372e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003726:	69ba      	ldr	r2, [r7, #24]
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	4313      	orrs	r3, r2
 800372c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800372e:	4a34      	ldr	r2, [pc, #208]	; (8003800 <HAL_GPIO_Init+0x354>)
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003734:	4b32      	ldr	r3, [pc, #200]	; (8003800 <HAL_GPIO_Init+0x354>)
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	43db      	mvns	r3, r3
 800373e:	69ba      	ldr	r2, [r7, #24]
 8003740:	4013      	ands	r3, r2
 8003742:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d003      	beq.n	8003758 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	4313      	orrs	r3, r2
 8003756:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003758:	4a29      	ldr	r2, [pc, #164]	; (8003800 <HAL_GPIO_Init+0x354>)
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800375e:	4b28      	ldr	r3, [pc, #160]	; (8003800 <HAL_GPIO_Init+0x354>)
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	43db      	mvns	r3, r3
 8003768:	69ba      	ldr	r2, [r7, #24]
 800376a:	4013      	ands	r3, r2
 800376c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d003      	beq.n	8003782 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800377a:	69ba      	ldr	r2, [r7, #24]
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	4313      	orrs	r3, r2
 8003780:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003782:	4a1f      	ldr	r2, [pc, #124]	; (8003800 <HAL_GPIO_Init+0x354>)
 8003784:	69bb      	ldr	r3, [r7, #24]
 8003786:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003788:	4b1d      	ldr	r3, [pc, #116]	; (8003800 <HAL_GPIO_Init+0x354>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	43db      	mvns	r3, r3
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	4013      	ands	r3, r2
 8003796:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d003      	beq.n	80037ac <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80037a4:	69ba      	ldr	r2, [r7, #24]
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037ac:	4a14      	ldr	r2, [pc, #80]	; (8003800 <HAL_GPIO_Init+0x354>)
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	3301      	adds	r3, #1
 80037b6:	61fb      	str	r3, [r7, #28]
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	2b0f      	cmp	r3, #15
 80037bc:	f67f ae86 	bls.w	80034cc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80037c0:	bf00      	nop
 80037c2:	bf00      	nop
 80037c4:	3724      	adds	r7, #36	; 0x24
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	40023800 	.word	0x40023800
 80037d4:	40013800 	.word	0x40013800
 80037d8:	40020000 	.word	0x40020000
 80037dc:	40020400 	.word	0x40020400
 80037e0:	40020800 	.word	0x40020800
 80037e4:	40020c00 	.word	0x40020c00
 80037e8:	40021000 	.word	0x40021000
 80037ec:	40021400 	.word	0x40021400
 80037f0:	40021800 	.word	0x40021800
 80037f4:	40021c00 	.word	0x40021c00
 80037f8:	40022000 	.word	0x40022000
 80037fc:	40022400 	.word	0x40022400
 8003800:	40013c00 	.word	0x40013c00

08003804 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
 800380c:	460b      	mov	r3, r1
 800380e:	807b      	strh	r3, [r7, #2]
 8003810:	4613      	mov	r3, r2
 8003812:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003814:	787b      	ldrb	r3, [r7, #1]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d003      	beq.n	8003822 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800381a:	887a      	ldrh	r2, [r7, #2]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003820:	e003      	b.n	800382a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003822:	887b      	ldrh	r3, [r7, #2]
 8003824:	041a      	lsls	r2, r3, #16
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	619a      	str	r2, [r3, #24]
}
 800382a:	bf00      	nop
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003836:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003838:	b08f      	sub	sp, #60	; 0x3c
 800383a:	af0a      	add	r7, sp, #40	; 0x28
 800383c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d101      	bne.n	8003848 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e116      	b.n	8003a76 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d106      	bne.n	8003868 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f7ff fb5a 	bl	8002f1c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2203      	movs	r2, #3
 800386c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003878:	2b00      	cmp	r3, #0
 800387a:	d102      	bne.n	8003882 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4618      	mov	r0, r3
 8003888:	f004 fd26 	bl	80082d8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	603b      	str	r3, [r7, #0]
 8003892:	687e      	ldr	r6, [r7, #4]
 8003894:	466d      	mov	r5, sp
 8003896:	f106 0410 	add.w	r4, r6, #16
 800389a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800389c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800389e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038a2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80038a6:	e885 0003 	stmia.w	r5, {r0, r1}
 80038aa:	1d33      	adds	r3, r6, #4
 80038ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038ae:	6838      	ldr	r0, [r7, #0]
 80038b0:	f004 fcba 	bl	8008228 <USB_CoreInit>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d005      	beq.n	80038c6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2202      	movs	r2, #2
 80038be:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e0d7      	b.n	8003a76 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2100      	movs	r1, #0
 80038cc:	4618      	mov	r0, r3
 80038ce:	f004 fd14 	bl	80082fa <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038d2:	2300      	movs	r3, #0
 80038d4:	73fb      	strb	r3, [r7, #15]
 80038d6:	e04a      	b.n	800396e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80038d8:	7bfa      	ldrb	r2, [r7, #15]
 80038da:	6879      	ldr	r1, [r7, #4]
 80038dc:	4613      	mov	r3, r2
 80038de:	00db      	lsls	r3, r3, #3
 80038e0:	4413      	add	r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	440b      	add	r3, r1
 80038e6:	333d      	adds	r3, #61	; 0x3d
 80038e8:	2201      	movs	r2, #1
 80038ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80038ec:	7bfa      	ldrb	r2, [r7, #15]
 80038ee:	6879      	ldr	r1, [r7, #4]
 80038f0:	4613      	mov	r3, r2
 80038f2:	00db      	lsls	r3, r3, #3
 80038f4:	4413      	add	r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	440b      	add	r3, r1
 80038fa:	333c      	adds	r3, #60	; 0x3c
 80038fc:	7bfa      	ldrb	r2, [r7, #15]
 80038fe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003900:	7bfa      	ldrb	r2, [r7, #15]
 8003902:	7bfb      	ldrb	r3, [r7, #15]
 8003904:	b298      	uxth	r0, r3
 8003906:	6879      	ldr	r1, [r7, #4]
 8003908:	4613      	mov	r3, r2
 800390a:	00db      	lsls	r3, r3, #3
 800390c:	4413      	add	r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	440b      	add	r3, r1
 8003912:	3344      	adds	r3, #68	; 0x44
 8003914:	4602      	mov	r2, r0
 8003916:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003918:	7bfa      	ldrb	r2, [r7, #15]
 800391a:	6879      	ldr	r1, [r7, #4]
 800391c:	4613      	mov	r3, r2
 800391e:	00db      	lsls	r3, r3, #3
 8003920:	4413      	add	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	440b      	add	r3, r1
 8003926:	3340      	adds	r3, #64	; 0x40
 8003928:	2200      	movs	r2, #0
 800392a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800392c:	7bfa      	ldrb	r2, [r7, #15]
 800392e:	6879      	ldr	r1, [r7, #4]
 8003930:	4613      	mov	r3, r2
 8003932:	00db      	lsls	r3, r3, #3
 8003934:	4413      	add	r3, r2
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	440b      	add	r3, r1
 800393a:	3348      	adds	r3, #72	; 0x48
 800393c:	2200      	movs	r2, #0
 800393e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003940:	7bfa      	ldrb	r2, [r7, #15]
 8003942:	6879      	ldr	r1, [r7, #4]
 8003944:	4613      	mov	r3, r2
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	4413      	add	r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	440b      	add	r3, r1
 800394e:	334c      	adds	r3, #76	; 0x4c
 8003950:	2200      	movs	r2, #0
 8003952:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003954:	7bfa      	ldrb	r2, [r7, #15]
 8003956:	6879      	ldr	r1, [r7, #4]
 8003958:	4613      	mov	r3, r2
 800395a:	00db      	lsls	r3, r3, #3
 800395c:	4413      	add	r3, r2
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	440b      	add	r3, r1
 8003962:	3354      	adds	r3, #84	; 0x54
 8003964:	2200      	movs	r2, #0
 8003966:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003968:	7bfb      	ldrb	r3, [r7, #15]
 800396a:	3301      	adds	r3, #1
 800396c:	73fb      	strb	r3, [r7, #15]
 800396e:	7bfa      	ldrb	r2, [r7, #15]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	429a      	cmp	r2, r3
 8003976:	d3af      	bcc.n	80038d8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003978:	2300      	movs	r3, #0
 800397a:	73fb      	strb	r3, [r7, #15]
 800397c:	e044      	b.n	8003a08 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800397e:	7bfa      	ldrb	r2, [r7, #15]
 8003980:	6879      	ldr	r1, [r7, #4]
 8003982:	4613      	mov	r3, r2
 8003984:	00db      	lsls	r3, r3, #3
 8003986:	4413      	add	r3, r2
 8003988:	009b      	lsls	r3, r3, #2
 800398a:	440b      	add	r3, r1
 800398c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003990:	2200      	movs	r2, #0
 8003992:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003994:	7bfa      	ldrb	r2, [r7, #15]
 8003996:	6879      	ldr	r1, [r7, #4]
 8003998:	4613      	mov	r3, r2
 800399a:	00db      	lsls	r3, r3, #3
 800399c:	4413      	add	r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	440b      	add	r3, r1
 80039a2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80039a6:	7bfa      	ldrb	r2, [r7, #15]
 80039a8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80039aa:	7bfa      	ldrb	r2, [r7, #15]
 80039ac:	6879      	ldr	r1, [r7, #4]
 80039ae:	4613      	mov	r3, r2
 80039b0:	00db      	lsls	r3, r3, #3
 80039b2:	4413      	add	r3, r2
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	440b      	add	r3, r1
 80039b8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80039bc:	2200      	movs	r2, #0
 80039be:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80039c0:	7bfa      	ldrb	r2, [r7, #15]
 80039c2:	6879      	ldr	r1, [r7, #4]
 80039c4:	4613      	mov	r3, r2
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	4413      	add	r3, r2
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	440b      	add	r3, r1
 80039ce:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80039d2:	2200      	movs	r2, #0
 80039d4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80039d6:	7bfa      	ldrb	r2, [r7, #15]
 80039d8:	6879      	ldr	r1, [r7, #4]
 80039da:	4613      	mov	r3, r2
 80039dc:	00db      	lsls	r3, r3, #3
 80039de:	4413      	add	r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	440b      	add	r3, r1
 80039e4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80039e8:	2200      	movs	r2, #0
 80039ea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80039ec:	7bfa      	ldrb	r2, [r7, #15]
 80039ee:	6879      	ldr	r1, [r7, #4]
 80039f0:	4613      	mov	r3, r2
 80039f2:	00db      	lsls	r3, r3, #3
 80039f4:	4413      	add	r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	440b      	add	r3, r1
 80039fa:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80039fe:	2200      	movs	r2, #0
 8003a00:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a02:	7bfb      	ldrb	r3, [r7, #15]
 8003a04:	3301      	adds	r3, #1
 8003a06:	73fb      	strb	r3, [r7, #15]
 8003a08:	7bfa      	ldrb	r2, [r7, #15]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d3b5      	bcc.n	800397e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	603b      	str	r3, [r7, #0]
 8003a18:	687e      	ldr	r6, [r7, #4]
 8003a1a:	466d      	mov	r5, sp
 8003a1c:	f106 0410 	add.w	r4, r6, #16
 8003a20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a28:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003a2c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003a30:	1d33      	adds	r3, r6, #4
 8003a32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a34:	6838      	ldr	r0, [r7, #0]
 8003a36:	f004 fcad 	bl	8008394 <USB_DevInit>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d005      	beq.n	8003a4c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2202      	movs	r2, #2
 8003a44:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e014      	b.n	8003a76 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d102      	bne.n	8003a6a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	f000 f80b 	bl	8003a80 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f004 fe6b 	bl	800874a <USB_DevDisconnect>

  return HAL_OK;
 8003a74:	2300      	movs	r3, #0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3714      	adds	r7, #20
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003a80 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2201      	movs	r2, #1
 8003a92:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003aae:	4b05      	ldr	r3, [pc, #20]	; (8003ac4 <HAL_PCDEx_ActivateLPM+0x44>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003ab6:	2300      	movs	r3, #0
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3714      	adds	r7, #20
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr
 8003ac4:	10000003 	.word	0x10000003

08003ac8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003acc:	4b05      	ldr	r3, [pc, #20]	; (8003ae4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a04      	ldr	r2, [pc, #16]	; (8003ae4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003ad2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ad6:	6013      	str	r3, [r2, #0]
}
 8003ad8:	bf00      	nop
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	40007000 	.word	0x40007000

08003ae8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003aee:	2300      	movs	r3, #0
 8003af0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003af2:	4b23      	ldr	r3, [pc, #140]	; (8003b80 <HAL_PWREx_EnableOverDrive+0x98>)
 8003af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af6:	4a22      	ldr	r2, [pc, #136]	; (8003b80 <HAL_PWREx_EnableOverDrive+0x98>)
 8003af8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003afc:	6413      	str	r3, [r2, #64]	; 0x40
 8003afe:	4b20      	ldr	r3, [pc, #128]	; (8003b80 <HAL_PWREx_EnableOverDrive+0x98>)
 8003b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b06:	603b      	str	r3, [r7, #0]
 8003b08:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003b0a:	4b1e      	ldr	r3, [pc, #120]	; (8003b84 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a1d      	ldr	r2, [pc, #116]	; (8003b84 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b14:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b16:	f7ff faf5 	bl	8003104 <HAL_GetTick>
 8003b1a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003b1c:	e009      	b.n	8003b32 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003b1e:	f7ff faf1 	bl	8003104 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b2c:	d901      	bls.n	8003b32 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e022      	b.n	8003b78 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003b32:	4b14      	ldr	r3, [pc, #80]	; (8003b84 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b3e:	d1ee      	bne.n	8003b1e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003b40:	4b10      	ldr	r3, [pc, #64]	; (8003b84 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a0f      	ldr	r2, [pc, #60]	; (8003b84 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b4a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b4c:	f7ff fada 	bl	8003104 <HAL_GetTick>
 8003b50:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003b52:	e009      	b.n	8003b68 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003b54:	f7ff fad6 	bl	8003104 <HAL_GetTick>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b62:	d901      	bls.n	8003b68 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e007      	b.n	8003b78 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003b68:	4b06      	ldr	r3, [pc, #24]	; (8003b84 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b70:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003b74:	d1ee      	bne.n	8003b54 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003b76:	2300      	movs	r3, #0
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3708      	adds	r7, #8
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	40023800 	.word	0x40023800
 8003b84:	40007000 	.word	0x40007000

08003b88 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b086      	sub	sp, #24
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003b90:	2300      	movs	r3, #0
 8003b92:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e291      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	f000 8087 	beq.w	8003cba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003bac:	4b96      	ldr	r3, [pc, #600]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	f003 030c 	and.w	r3, r3, #12
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d00c      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bb8:	4b93      	ldr	r3, [pc, #588]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f003 030c 	and.w	r3, r3, #12
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d112      	bne.n	8003bea <HAL_RCC_OscConfig+0x62>
 8003bc4:	4b90      	ldr	r3, [pc, #576]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bcc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bd0:	d10b      	bne.n	8003bea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bd2:	4b8d      	ldr	r3, [pc, #564]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d06c      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x130>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d168      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e26b      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bf2:	d106      	bne.n	8003c02 <HAL_RCC_OscConfig+0x7a>
 8003bf4:	4b84      	ldr	r3, [pc, #528]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a83      	ldr	r2, [pc, #524]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003bfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bfe:	6013      	str	r3, [r2, #0]
 8003c00:	e02e      	b.n	8003c60 <HAL_RCC_OscConfig+0xd8>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d10c      	bne.n	8003c24 <HAL_RCC_OscConfig+0x9c>
 8003c0a:	4b7f      	ldr	r3, [pc, #508]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a7e      	ldr	r2, [pc, #504]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003c10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c14:	6013      	str	r3, [r2, #0]
 8003c16:	4b7c      	ldr	r3, [pc, #496]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a7b      	ldr	r2, [pc, #492]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003c1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c20:	6013      	str	r3, [r2, #0]
 8003c22:	e01d      	b.n	8003c60 <HAL_RCC_OscConfig+0xd8>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c2c:	d10c      	bne.n	8003c48 <HAL_RCC_OscConfig+0xc0>
 8003c2e:	4b76      	ldr	r3, [pc, #472]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a75      	ldr	r2, [pc, #468]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003c34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c38:	6013      	str	r3, [r2, #0]
 8003c3a:	4b73      	ldr	r3, [pc, #460]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a72      	ldr	r2, [pc, #456]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003c40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c44:	6013      	str	r3, [r2, #0]
 8003c46:	e00b      	b.n	8003c60 <HAL_RCC_OscConfig+0xd8>
 8003c48:	4b6f      	ldr	r3, [pc, #444]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a6e      	ldr	r2, [pc, #440]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003c4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c52:	6013      	str	r3, [r2, #0]
 8003c54:	4b6c      	ldr	r3, [pc, #432]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a6b      	ldr	r2, [pc, #428]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003c5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d013      	beq.n	8003c90 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c68:	f7ff fa4c 	bl	8003104 <HAL_GetTick>
 8003c6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c6e:	e008      	b.n	8003c82 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c70:	f7ff fa48 	bl	8003104 <HAL_GetTick>
 8003c74:	4602      	mov	r2, r0
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	2b64      	cmp	r3, #100	; 0x64
 8003c7c:	d901      	bls.n	8003c82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e21f      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c82:	4b61      	ldr	r3, [pc, #388]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d0f0      	beq.n	8003c70 <HAL_RCC_OscConfig+0xe8>
 8003c8e:	e014      	b.n	8003cba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c90:	f7ff fa38 	bl	8003104 <HAL_GetTick>
 8003c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c96:	e008      	b.n	8003caa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c98:	f7ff fa34 	bl	8003104 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b64      	cmp	r3, #100	; 0x64
 8003ca4:	d901      	bls.n	8003caa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e20b      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003caa:	4b57      	ldr	r3, [pc, #348]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d1f0      	bne.n	8003c98 <HAL_RCC_OscConfig+0x110>
 8003cb6:	e000      	b.n	8003cba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0302 	and.w	r3, r3, #2
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d069      	beq.n	8003d9a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cc6:	4b50      	ldr	r3, [pc, #320]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	f003 030c 	and.w	r3, r3, #12
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d00b      	beq.n	8003cea <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cd2:	4b4d      	ldr	r3, [pc, #308]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	f003 030c 	and.w	r3, r3, #12
 8003cda:	2b08      	cmp	r3, #8
 8003cdc:	d11c      	bne.n	8003d18 <HAL_RCC_OscConfig+0x190>
 8003cde:	4b4a      	ldr	r3, [pc, #296]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d116      	bne.n	8003d18 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cea:	4b47      	ldr	r3, [pc, #284]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0302 	and.w	r3, r3, #2
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d005      	beq.n	8003d02 <HAL_RCC_OscConfig+0x17a>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d001      	beq.n	8003d02 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e1df      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d02:	4b41      	ldr	r3, [pc, #260]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	00db      	lsls	r3, r3, #3
 8003d10:	493d      	ldr	r1, [pc, #244]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003d12:	4313      	orrs	r3, r2
 8003d14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d16:	e040      	b.n	8003d9a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d023      	beq.n	8003d68 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d20:	4b39      	ldr	r3, [pc, #228]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a38      	ldr	r2, [pc, #224]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003d26:	f043 0301 	orr.w	r3, r3, #1
 8003d2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d2c:	f7ff f9ea 	bl	8003104 <HAL_GetTick>
 8003d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d32:	e008      	b.n	8003d46 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d34:	f7ff f9e6 	bl	8003104 <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d901      	bls.n	8003d46 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e1bd      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d46:	4b30      	ldr	r3, [pc, #192]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0302 	and.w	r3, r3, #2
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d0f0      	beq.n	8003d34 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d52:	4b2d      	ldr	r3, [pc, #180]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	691b      	ldr	r3, [r3, #16]
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	4929      	ldr	r1, [pc, #164]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003d62:	4313      	orrs	r3, r2
 8003d64:	600b      	str	r3, [r1, #0]
 8003d66:	e018      	b.n	8003d9a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d68:	4b27      	ldr	r3, [pc, #156]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a26      	ldr	r2, [pc, #152]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003d6e:	f023 0301 	bic.w	r3, r3, #1
 8003d72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d74:	f7ff f9c6 	bl	8003104 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d7c:	f7ff f9c2 	bl	8003104 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e199      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d8e:	4b1e      	ldr	r3, [pc, #120]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d1f0      	bne.n	8003d7c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0308 	and.w	r3, r3, #8
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d038      	beq.n	8003e18 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	695b      	ldr	r3, [r3, #20]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d019      	beq.n	8003de2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dae:	4b16      	ldr	r3, [pc, #88]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003db0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003db2:	4a15      	ldr	r2, [pc, #84]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003db4:	f043 0301 	orr.w	r3, r3, #1
 8003db8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dba:	f7ff f9a3 	bl	8003104 <HAL_GetTick>
 8003dbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dc0:	e008      	b.n	8003dd4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dc2:	f7ff f99f 	bl	8003104 <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d901      	bls.n	8003dd4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e176      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dd4:	4b0c      	ldr	r3, [pc, #48]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003dd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dd8:	f003 0302 	and.w	r3, r3, #2
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d0f0      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x23a>
 8003de0:	e01a      	b.n	8003e18 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003de2:	4b09      	ldr	r3, [pc, #36]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003de4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003de6:	4a08      	ldr	r2, [pc, #32]	; (8003e08 <HAL_RCC_OscConfig+0x280>)
 8003de8:	f023 0301 	bic.w	r3, r3, #1
 8003dec:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dee:	f7ff f989 	bl	8003104 <HAL_GetTick>
 8003df2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003df4:	e00a      	b.n	8003e0c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003df6:	f7ff f985 	bl	8003104 <HAL_GetTick>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d903      	bls.n	8003e0c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003e04:	2303      	movs	r3, #3
 8003e06:	e15c      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>
 8003e08:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e0c:	4b91      	ldr	r3, [pc, #580]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003e0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e10:	f003 0302 	and.w	r3, r3, #2
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d1ee      	bne.n	8003df6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0304 	and.w	r3, r3, #4
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	f000 80a4 	beq.w	8003f6e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e26:	4b8b      	ldr	r3, [pc, #556]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d10d      	bne.n	8003e4e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e32:	4b88      	ldr	r3, [pc, #544]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e36:	4a87      	ldr	r2, [pc, #540]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003e38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e3c:	6413      	str	r3, [r2, #64]	; 0x40
 8003e3e:	4b85      	ldr	r3, [pc, #532]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e46:	60bb      	str	r3, [r7, #8]
 8003e48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e4e:	4b82      	ldr	r3, [pc, #520]	; (8004058 <HAL_RCC_OscConfig+0x4d0>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d118      	bne.n	8003e8c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003e5a:	4b7f      	ldr	r3, [pc, #508]	; (8004058 <HAL_RCC_OscConfig+0x4d0>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a7e      	ldr	r2, [pc, #504]	; (8004058 <HAL_RCC_OscConfig+0x4d0>)
 8003e60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e66:	f7ff f94d 	bl	8003104 <HAL_GetTick>
 8003e6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e6c:	e008      	b.n	8003e80 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e6e:	f7ff f949 	bl	8003104 <HAL_GetTick>
 8003e72:	4602      	mov	r2, r0
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	2b64      	cmp	r3, #100	; 0x64
 8003e7a:	d901      	bls.n	8003e80 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003e7c:	2303      	movs	r3, #3
 8003e7e:	e120      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e80:	4b75      	ldr	r3, [pc, #468]	; (8004058 <HAL_RCC_OscConfig+0x4d0>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d0f0      	beq.n	8003e6e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d106      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x31a>
 8003e94:	4b6f      	ldr	r3, [pc, #444]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003e96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e98:	4a6e      	ldr	r2, [pc, #440]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003e9a:	f043 0301 	orr.w	r3, r3, #1
 8003e9e:	6713      	str	r3, [r2, #112]	; 0x70
 8003ea0:	e02d      	b.n	8003efe <HAL_RCC_OscConfig+0x376>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d10c      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x33c>
 8003eaa:	4b6a      	ldr	r3, [pc, #424]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003eac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eae:	4a69      	ldr	r2, [pc, #420]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003eb0:	f023 0301 	bic.w	r3, r3, #1
 8003eb4:	6713      	str	r3, [r2, #112]	; 0x70
 8003eb6:	4b67      	ldr	r3, [pc, #412]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003eb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eba:	4a66      	ldr	r2, [pc, #408]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003ebc:	f023 0304 	bic.w	r3, r3, #4
 8003ec0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ec2:	e01c      	b.n	8003efe <HAL_RCC_OscConfig+0x376>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	2b05      	cmp	r3, #5
 8003eca:	d10c      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x35e>
 8003ecc:	4b61      	ldr	r3, [pc, #388]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003ece:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ed0:	4a60      	ldr	r2, [pc, #384]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003ed2:	f043 0304 	orr.w	r3, r3, #4
 8003ed6:	6713      	str	r3, [r2, #112]	; 0x70
 8003ed8:	4b5e      	ldr	r3, [pc, #376]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003eda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003edc:	4a5d      	ldr	r2, [pc, #372]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003ede:	f043 0301 	orr.w	r3, r3, #1
 8003ee2:	6713      	str	r3, [r2, #112]	; 0x70
 8003ee4:	e00b      	b.n	8003efe <HAL_RCC_OscConfig+0x376>
 8003ee6:	4b5b      	ldr	r3, [pc, #364]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eea:	4a5a      	ldr	r2, [pc, #360]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003eec:	f023 0301 	bic.w	r3, r3, #1
 8003ef0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ef2:	4b58      	ldr	r3, [pc, #352]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef6:	4a57      	ldr	r2, [pc, #348]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003ef8:	f023 0304 	bic.w	r3, r3, #4
 8003efc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d015      	beq.n	8003f32 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f06:	f7ff f8fd 	bl	8003104 <HAL_GetTick>
 8003f0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f0c:	e00a      	b.n	8003f24 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f0e:	f7ff f8f9 	bl	8003104 <HAL_GetTick>
 8003f12:	4602      	mov	r2, r0
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d901      	bls.n	8003f24 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e0ce      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f24:	4b4b      	ldr	r3, [pc, #300]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003f26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d0ee      	beq.n	8003f0e <HAL_RCC_OscConfig+0x386>
 8003f30:	e014      	b.n	8003f5c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f32:	f7ff f8e7 	bl	8003104 <HAL_GetTick>
 8003f36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f38:	e00a      	b.n	8003f50 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f3a:	f7ff f8e3 	bl	8003104 <HAL_GetTick>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d901      	bls.n	8003f50 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e0b8      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f50:	4b40      	ldr	r3, [pc, #256]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f54:	f003 0302 	and.w	r3, r3, #2
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d1ee      	bne.n	8003f3a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f5c:	7dfb      	ldrb	r3, [r7, #23]
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d105      	bne.n	8003f6e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f62:	4b3c      	ldr	r3, [pc, #240]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f66:	4a3b      	ldr	r2, [pc, #236]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003f68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f6c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	699b      	ldr	r3, [r3, #24]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	f000 80a4 	beq.w	80040c0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f78:	4b36      	ldr	r3, [pc, #216]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f003 030c 	and.w	r3, r3, #12
 8003f80:	2b08      	cmp	r3, #8
 8003f82:	d06b      	beq.n	800405c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d149      	bne.n	8004020 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f8c:	4b31      	ldr	r3, [pc, #196]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a30      	ldr	r2, [pc, #192]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003f92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f98:	f7ff f8b4 	bl	8003104 <HAL_GetTick>
 8003f9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f9e:	e008      	b.n	8003fb2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa0:	f7ff f8b0 	bl	8003104 <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e087      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fb2:	4b28      	ldr	r3, [pc, #160]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1f0      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	69da      	ldr	r2, [r3, #28]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
 8003fc6:	431a      	orrs	r2, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fcc:	019b      	lsls	r3, r3, #6
 8003fce:	431a      	orrs	r2, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd4:	085b      	lsrs	r3, r3, #1
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	041b      	lsls	r3, r3, #16
 8003fda:	431a      	orrs	r2, r3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe0:	061b      	lsls	r3, r3, #24
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	4a1b      	ldr	r2, [pc, #108]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003fe6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003fea:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fec:	4b19      	ldr	r3, [pc, #100]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a18      	ldr	r2, [pc, #96]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8003ff2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ff6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff8:	f7ff f884 	bl	8003104 <HAL_GetTick>
 8003ffc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ffe:	e008      	b.n	8004012 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004000:	f7ff f880 	bl	8003104 <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	2b02      	cmp	r3, #2
 800400c:	d901      	bls.n	8004012 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e057      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004012:	4b10      	ldr	r3, [pc, #64]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d0f0      	beq.n	8004000 <HAL_RCC_OscConfig+0x478>
 800401e:	e04f      	b.n	80040c0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004020:	4b0c      	ldr	r3, [pc, #48]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a0b      	ldr	r2, [pc, #44]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8004026:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800402a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800402c:	f7ff f86a 	bl	8003104 <HAL_GetTick>
 8004030:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004032:	e008      	b.n	8004046 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004034:	f7ff f866 	bl	8003104 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b02      	cmp	r3, #2
 8004040:	d901      	bls.n	8004046 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e03d      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004046:	4b03      	ldr	r3, [pc, #12]	; (8004054 <HAL_RCC_OscConfig+0x4cc>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1f0      	bne.n	8004034 <HAL_RCC_OscConfig+0x4ac>
 8004052:	e035      	b.n	80040c0 <HAL_RCC_OscConfig+0x538>
 8004054:	40023800 	.word	0x40023800
 8004058:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800405c:	4b1b      	ldr	r3, [pc, #108]	; (80040cc <HAL_RCC_OscConfig+0x544>)
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	2b01      	cmp	r3, #1
 8004068:	d028      	beq.n	80040bc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004074:	429a      	cmp	r2, r3
 8004076:	d121      	bne.n	80040bc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004082:	429a      	cmp	r2, r3
 8004084:	d11a      	bne.n	80040bc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800408c:	4013      	ands	r3, r2
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004092:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004094:	4293      	cmp	r3, r2
 8004096:	d111      	bne.n	80040bc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040a2:	085b      	lsrs	r3, r3, #1
 80040a4:	3b01      	subs	r3, #1
 80040a6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d107      	bne.n	80040bc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d001      	beq.n	80040c0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e000      	b.n	80040c2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3718      	adds	r7, #24
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	40023800 	.word	0x40023800

080040d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80040da:	2300      	movs	r3, #0
 80040dc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d101      	bne.n	80040e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e0d0      	b.n	800428a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040e8:	4b6a      	ldr	r3, [pc, #424]	; (8004294 <HAL_RCC_ClockConfig+0x1c4>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 030f 	and.w	r3, r3, #15
 80040f0:	683a      	ldr	r2, [r7, #0]
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d910      	bls.n	8004118 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040f6:	4b67      	ldr	r3, [pc, #412]	; (8004294 <HAL_RCC_ClockConfig+0x1c4>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f023 020f 	bic.w	r2, r3, #15
 80040fe:	4965      	ldr	r1, [pc, #404]	; (8004294 <HAL_RCC_ClockConfig+0x1c4>)
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	4313      	orrs	r3, r2
 8004104:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004106:	4b63      	ldr	r3, [pc, #396]	; (8004294 <HAL_RCC_ClockConfig+0x1c4>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 030f 	and.w	r3, r3, #15
 800410e:	683a      	ldr	r2, [r7, #0]
 8004110:	429a      	cmp	r2, r3
 8004112:	d001      	beq.n	8004118 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e0b8      	b.n	800428a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	2b00      	cmp	r3, #0
 8004122:	d020      	beq.n	8004166 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0304 	and.w	r3, r3, #4
 800412c:	2b00      	cmp	r3, #0
 800412e:	d005      	beq.n	800413c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004130:	4b59      	ldr	r3, [pc, #356]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	4a58      	ldr	r2, [pc, #352]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 8004136:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800413a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0308 	and.w	r3, r3, #8
 8004144:	2b00      	cmp	r3, #0
 8004146:	d005      	beq.n	8004154 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004148:	4b53      	ldr	r3, [pc, #332]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	4a52      	ldr	r2, [pc, #328]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 800414e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004152:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004154:	4b50      	ldr	r3, [pc, #320]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	494d      	ldr	r1, [pc, #308]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 8004162:	4313      	orrs	r3, r2
 8004164:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	2b00      	cmp	r3, #0
 8004170:	d040      	beq.n	80041f4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	2b01      	cmp	r3, #1
 8004178:	d107      	bne.n	800418a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800417a:	4b47      	ldr	r3, [pc, #284]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d115      	bne.n	80041b2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e07f      	b.n	800428a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	2b02      	cmp	r3, #2
 8004190:	d107      	bne.n	80041a2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004192:	4b41      	ldr	r3, [pc, #260]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800419a:	2b00      	cmp	r3, #0
 800419c:	d109      	bne.n	80041b2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e073      	b.n	800428a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041a2:	4b3d      	ldr	r3, [pc, #244]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 0302 	and.w	r3, r3, #2
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d101      	bne.n	80041b2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e06b      	b.n	800428a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041b2:	4b39      	ldr	r3, [pc, #228]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f023 0203 	bic.w	r2, r3, #3
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	4936      	ldr	r1, [pc, #216]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 80041c0:	4313      	orrs	r3, r2
 80041c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041c4:	f7fe ff9e 	bl	8003104 <HAL_GetTick>
 80041c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041ca:	e00a      	b.n	80041e2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041cc:	f7fe ff9a 	bl	8003104 <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80041da:	4293      	cmp	r3, r2
 80041dc:	d901      	bls.n	80041e2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e053      	b.n	800428a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041e2:	4b2d      	ldr	r3, [pc, #180]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f003 020c 	and.w	r2, r3, #12
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d1eb      	bne.n	80041cc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041f4:	4b27      	ldr	r3, [pc, #156]	; (8004294 <HAL_RCC_ClockConfig+0x1c4>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 030f 	and.w	r3, r3, #15
 80041fc:	683a      	ldr	r2, [r7, #0]
 80041fe:	429a      	cmp	r2, r3
 8004200:	d210      	bcs.n	8004224 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004202:	4b24      	ldr	r3, [pc, #144]	; (8004294 <HAL_RCC_ClockConfig+0x1c4>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f023 020f 	bic.w	r2, r3, #15
 800420a:	4922      	ldr	r1, [pc, #136]	; (8004294 <HAL_RCC_ClockConfig+0x1c4>)
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	4313      	orrs	r3, r2
 8004210:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004212:	4b20      	ldr	r3, [pc, #128]	; (8004294 <HAL_RCC_ClockConfig+0x1c4>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 030f 	and.w	r3, r3, #15
 800421a:	683a      	ldr	r2, [r7, #0]
 800421c:	429a      	cmp	r2, r3
 800421e:	d001      	beq.n	8004224 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e032      	b.n	800428a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0304 	and.w	r3, r3, #4
 800422c:	2b00      	cmp	r3, #0
 800422e:	d008      	beq.n	8004242 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004230:	4b19      	ldr	r3, [pc, #100]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	4916      	ldr	r1, [pc, #88]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 800423e:	4313      	orrs	r3, r2
 8004240:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0308 	and.w	r3, r3, #8
 800424a:	2b00      	cmp	r3, #0
 800424c:	d009      	beq.n	8004262 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800424e:	4b12      	ldr	r3, [pc, #72]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	00db      	lsls	r3, r3, #3
 800425c:	490e      	ldr	r1, [pc, #56]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 800425e:	4313      	orrs	r3, r2
 8004260:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004262:	f000 f821 	bl	80042a8 <HAL_RCC_GetSysClockFreq>
 8004266:	4602      	mov	r2, r0
 8004268:	4b0b      	ldr	r3, [pc, #44]	; (8004298 <HAL_RCC_ClockConfig+0x1c8>)
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	091b      	lsrs	r3, r3, #4
 800426e:	f003 030f 	and.w	r3, r3, #15
 8004272:	490a      	ldr	r1, [pc, #40]	; (800429c <HAL_RCC_ClockConfig+0x1cc>)
 8004274:	5ccb      	ldrb	r3, [r1, r3]
 8004276:	fa22 f303 	lsr.w	r3, r2, r3
 800427a:	4a09      	ldr	r2, [pc, #36]	; (80042a0 <HAL_RCC_ClockConfig+0x1d0>)
 800427c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800427e:	4b09      	ldr	r3, [pc, #36]	; (80042a4 <HAL_RCC_ClockConfig+0x1d4>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4618      	mov	r0, r3
 8004284:	f7fe fefa 	bl	800307c <HAL_InitTick>

  return HAL_OK;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	40023c00 	.word	0x40023c00
 8004298:	40023800 	.word	0x40023800
 800429c:	0800cd68 	.word	0x0800cd68
 80042a0:	20000060 	.word	0x20000060
 80042a4:	20000064 	.word	0x20000064

080042a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042ac:	b094      	sub	sp, #80	; 0x50
 80042ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80042b0:	2300      	movs	r3, #0
 80042b2:	647b      	str	r3, [r7, #68]	; 0x44
 80042b4:	2300      	movs	r3, #0
 80042b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042b8:	2300      	movs	r3, #0
 80042ba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80042bc:	2300      	movs	r3, #0
 80042be:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80042c0:	4b79      	ldr	r3, [pc, #484]	; (80044a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	f003 030c 	and.w	r3, r3, #12
 80042c8:	2b08      	cmp	r3, #8
 80042ca:	d00d      	beq.n	80042e8 <HAL_RCC_GetSysClockFreq+0x40>
 80042cc:	2b08      	cmp	r3, #8
 80042ce:	f200 80e1 	bhi.w	8004494 <HAL_RCC_GetSysClockFreq+0x1ec>
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d002      	beq.n	80042dc <HAL_RCC_GetSysClockFreq+0x34>
 80042d6:	2b04      	cmp	r3, #4
 80042d8:	d003      	beq.n	80042e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80042da:	e0db      	b.n	8004494 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80042dc:	4b73      	ldr	r3, [pc, #460]	; (80044ac <HAL_RCC_GetSysClockFreq+0x204>)
 80042de:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042e0:	e0db      	b.n	800449a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80042e2:	4b73      	ldr	r3, [pc, #460]	; (80044b0 <HAL_RCC_GetSysClockFreq+0x208>)
 80042e4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042e6:	e0d8      	b.n	800449a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042e8:	4b6f      	ldr	r3, [pc, #444]	; (80044a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042f0:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80042f2:	4b6d      	ldr	r3, [pc, #436]	; (80044a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d063      	beq.n	80043c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042fe:	4b6a      	ldr	r3, [pc, #424]	; (80044a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	099b      	lsrs	r3, r3, #6
 8004304:	2200      	movs	r2, #0
 8004306:	63bb      	str	r3, [r7, #56]	; 0x38
 8004308:	63fa      	str	r2, [r7, #60]	; 0x3c
 800430a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800430c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004310:	633b      	str	r3, [r7, #48]	; 0x30
 8004312:	2300      	movs	r3, #0
 8004314:	637b      	str	r3, [r7, #52]	; 0x34
 8004316:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800431a:	4622      	mov	r2, r4
 800431c:	462b      	mov	r3, r5
 800431e:	f04f 0000 	mov.w	r0, #0
 8004322:	f04f 0100 	mov.w	r1, #0
 8004326:	0159      	lsls	r1, r3, #5
 8004328:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800432c:	0150      	lsls	r0, r2, #5
 800432e:	4602      	mov	r2, r0
 8004330:	460b      	mov	r3, r1
 8004332:	4621      	mov	r1, r4
 8004334:	1a51      	subs	r1, r2, r1
 8004336:	6139      	str	r1, [r7, #16]
 8004338:	4629      	mov	r1, r5
 800433a:	eb63 0301 	sbc.w	r3, r3, r1
 800433e:	617b      	str	r3, [r7, #20]
 8004340:	f04f 0200 	mov.w	r2, #0
 8004344:	f04f 0300 	mov.w	r3, #0
 8004348:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800434c:	4659      	mov	r1, fp
 800434e:	018b      	lsls	r3, r1, #6
 8004350:	4651      	mov	r1, sl
 8004352:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004356:	4651      	mov	r1, sl
 8004358:	018a      	lsls	r2, r1, #6
 800435a:	4651      	mov	r1, sl
 800435c:	ebb2 0801 	subs.w	r8, r2, r1
 8004360:	4659      	mov	r1, fp
 8004362:	eb63 0901 	sbc.w	r9, r3, r1
 8004366:	f04f 0200 	mov.w	r2, #0
 800436a:	f04f 0300 	mov.w	r3, #0
 800436e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004372:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004376:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800437a:	4690      	mov	r8, r2
 800437c:	4699      	mov	r9, r3
 800437e:	4623      	mov	r3, r4
 8004380:	eb18 0303 	adds.w	r3, r8, r3
 8004384:	60bb      	str	r3, [r7, #8]
 8004386:	462b      	mov	r3, r5
 8004388:	eb49 0303 	adc.w	r3, r9, r3
 800438c:	60fb      	str	r3, [r7, #12]
 800438e:	f04f 0200 	mov.w	r2, #0
 8004392:	f04f 0300 	mov.w	r3, #0
 8004396:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800439a:	4629      	mov	r1, r5
 800439c:	024b      	lsls	r3, r1, #9
 800439e:	4621      	mov	r1, r4
 80043a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80043a4:	4621      	mov	r1, r4
 80043a6:	024a      	lsls	r2, r1, #9
 80043a8:	4610      	mov	r0, r2
 80043aa:	4619      	mov	r1, r3
 80043ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043ae:	2200      	movs	r2, #0
 80043b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80043b2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80043b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80043b8:	f7fc fc86 	bl	8000cc8 <__aeabi_uldivmod>
 80043bc:	4602      	mov	r2, r0
 80043be:	460b      	mov	r3, r1
 80043c0:	4613      	mov	r3, r2
 80043c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80043c4:	e058      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043c6:	4b38      	ldr	r3, [pc, #224]	; (80044a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	099b      	lsrs	r3, r3, #6
 80043cc:	2200      	movs	r2, #0
 80043ce:	4618      	mov	r0, r3
 80043d0:	4611      	mov	r1, r2
 80043d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80043d6:	623b      	str	r3, [r7, #32]
 80043d8:	2300      	movs	r3, #0
 80043da:	627b      	str	r3, [r7, #36]	; 0x24
 80043dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80043e0:	4642      	mov	r2, r8
 80043e2:	464b      	mov	r3, r9
 80043e4:	f04f 0000 	mov.w	r0, #0
 80043e8:	f04f 0100 	mov.w	r1, #0
 80043ec:	0159      	lsls	r1, r3, #5
 80043ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043f2:	0150      	lsls	r0, r2, #5
 80043f4:	4602      	mov	r2, r0
 80043f6:	460b      	mov	r3, r1
 80043f8:	4641      	mov	r1, r8
 80043fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80043fe:	4649      	mov	r1, r9
 8004400:	eb63 0b01 	sbc.w	fp, r3, r1
 8004404:	f04f 0200 	mov.w	r2, #0
 8004408:	f04f 0300 	mov.w	r3, #0
 800440c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004410:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004414:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004418:	ebb2 040a 	subs.w	r4, r2, sl
 800441c:	eb63 050b 	sbc.w	r5, r3, fp
 8004420:	f04f 0200 	mov.w	r2, #0
 8004424:	f04f 0300 	mov.w	r3, #0
 8004428:	00eb      	lsls	r3, r5, #3
 800442a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800442e:	00e2      	lsls	r2, r4, #3
 8004430:	4614      	mov	r4, r2
 8004432:	461d      	mov	r5, r3
 8004434:	4643      	mov	r3, r8
 8004436:	18e3      	adds	r3, r4, r3
 8004438:	603b      	str	r3, [r7, #0]
 800443a:	464b      	mov	r3, r9
 800443c:	eb45 0303 	adc.w	r3, r5, r3
 8004440:	607b      	str	r3, [r7, #4]
 8004442:	f04f 0200 	mov.w	r2, #0
 8004446:	f04f 0300 	mov.w	r3, #0
 800444a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800444e:	4629      	mov	r1, r5
 8004450:	028b      	lsls	r3, r1, #10
 8004452:	4621      	mov	r1, r4
 8004454:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004458:	4621      	mov	r1, r4
 800445a:	028a      	lsls	r2, r1, #10
 800445c:	4610      	mov	r0, r2
 800445e:	4619      	mov	r1, r3
 8004460:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004462:	2200      	movs	r2, #0
 8004464:	61bb      	str	r3, [r7, #24]
 8004466:	61fa      	str	r2, [r7, #28]
 8004468:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800446c:	f7fc fc2c 	bl	8000cc8 <__aeabi_uldivmod>
 8004470:	4602      	mov	r2, r0
 8004472:	460b      	mov	r3, r1
 8004474:	4613      	mov	r3, r2
 8004476:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004478:	4b0b      	ldr	r3, [pc, #44]	; (80044a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	0c1b      	lsrs	r3, r3, #16
 800447e:	f003 0303 	and.w	r3, r3, #3
 8004482:	3301      	adds	r3, #1
 8004484:	005b      	lsls	r3, r3, #1
 8004486:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004488:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800448a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800448c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004490:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004492:	e002      	b.n	800449a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004494:	4b05      	ldr	r3, [pc, #20]	; (80044ac <HAL_RCC_GetSysClockFreq+0x204>)
 8004496:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004498:	bf00      	nop
    }
  }
  return sysclockfreq;
 800449a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800449c:	4618      	mov	r0, r3
 800449e:	3750      	adds	r7, #80	; 0x50
 80044a0:	46bd      	mov	sp, r7
 80044a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044a6:	bf00      	nop
 80044a8:	40023800 	.word	0x40023800
 80044ac:	00f42400 	.word	0x00f42400
 80044b0:	007a1200 	.word	0x007a1200

080044b4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044b4:	b480      	push	{r7}
 80044b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044b8:	4b03      	ldr	r3, [pc, #12]	; (80044c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80044ba:	681b      	ldr	r3, [r3, #0]
}
 80044bc:	4618      	mov	r0, r3
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	20000060 	.word	0x20000060

080044cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044d0:	f7ff fff0 	bl	80044b4 <HAL_RCC_GetHCLKFreq>
 80044d4:	4602      	mov	r2, r0
 80044d6:	4b05      	ldr	r3, [pc, #20]	; (80044ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	0a9b      	lsrs	r3, r3, #10
 80044dc:	f003 0307 	and.w	r3, r3, #7
 80044e0:	4903      	ldr	r1, [pc, #12]	; (80044f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044e2:	5ccb      	ldrb	r3, [r1, r3]
 80044e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	40023800 	.word	0x40023800
 80044f0:	0800cd78 	.word	0x0800cd78

080044f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80044f8:	f7ff ffdc 	bl	80044b4 <HAL_RCC_GetHCLKFreq>
 80044fc:	4602      	mov	r2, r0
 80044fe:	4b05      	ldr	r3, [pc, #20]	; (8004514 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	0b5b      	lsrs	r3, r3, #13
 8004504:	f003 0307 	and.w	r3, r3, #7
 8004508:	4903      	ldr	r1, [pc, #12]	; (8004518 <HAL_RCC_GetPCLK2Freq+0x24>)
 800450a:	5ccb      	ldrb	r3, [r1, r3]
 800450c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004510:	4618      	mov	r0, r3
 8004512:	bd80      	pop	{r7, pc}
 8004514:	40023800 	.word	0x40023800
 8004518:	0800cd78 	.word	0x0800cd78

0800451c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b088      	sub	sp, #32
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004524:	2300      	movs	r3, #0
 8004526:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004528:	2300      	movs	r3, #0
 800452a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800452c:	2300      	movs	r3, #0
 800452e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004530:	2300      	movs	r3, #0
 8004532:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004534:	2300      	movs	r3, #0
 8004536:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0301 	and.w	r3, r3, #1
 8004540:	2b00      	cmp	r3, #0
 8004542:	d012      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004544:	4b69      	ldr	r3, [pc, #420]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	4a68      	ldr	r2, [pc, #416]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800454a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800454e:	6093      	str	r3, [r2, #8]
 8004550:	4b66      	ldr	r3, [pc, #408]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004552:	689a      	ldr	r2, [r3, #8]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004558:	4964      	ldr	r1, [pc, #400]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800455a:	4313      	orrs	r3, r2
 800455c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004562:	2b00      	cmp	r3, #0
 8004564:	d101      	bne.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004566:	2301      	movs	r3, #1
 8004568:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d017      	beq.n	80045a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004576:	4b5d      	ldr	r3, [pc, #372]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004578:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800457c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004584:	4959      	ldr	r1, [pc, #356]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004586:	4313      	orrs	r3, r2
 8004588:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004590:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004594:	d101      	bne.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004596:	2301      	movs	r3, #1
 8004598:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80045a2:	2301      	movs	r3, #1
 80045a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d017      	beq.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80045b2:	4b4e      	ldr	r3, [pc, #312]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045b8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c0:	494a      	ldr	r1, [pc, #296]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045c2:	4313      	orrs	r3, r2
 80045c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045d0:	d101      	bne.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80045d2:	2301      	movs	r3, #1
 80045d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80045de:	2301      	movs	r3, #1
 80045e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80045ee:	2301      	movs	r3, #1
 80045f0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0320 	and.w	r3, r3, #32
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	f000 808b 	beq.w	8004716 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004600:	4b3a      	ldr	r3, [pc, #232]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004604:	4a39      	ldr	r2, [pc, #228]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004606:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800460a:	6413      	str	r3, [r2, #64]	; 0x40
 800460c:	4b37      	ldr	r3, [pc, #220]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800460e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004614:	60bb      	str	r3, [r7, #8]
 8004616:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004618:	4b35      	ldr	r3, [pc, #212]	; (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a34      	ldr	r2, [pc, #208]	; (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800461e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004622:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004624:	f7fe fd6e 	bl	8003104 <HAL_GetTick>
 8004628:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800462a:	e008      	b.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800462c:	f7fe fd6a 	bl	8003104 <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	2b64      	cmp	r3, #100	; 0x64
 8004638:	d901      	bls.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e357      	b.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800463e:	4b2c      	ldr	r3, [pc, #176]	; (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004646:	2b00      	cmp	r3, #0
 8004648:	d0f0      	beq.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800464a:	4b28      	ldr	r3, [pc, #160]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800464c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800464e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004652:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d035      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004662:	693a      	ldr	r2, [r7, #16]
 8004664:	429a      	cmp	r2, r3
 8004666:	d02e      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004668:	4b20      	ldr	r3, [pc, #128]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800466a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800466c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004670:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004672:	4b1e      	ldr	r3, [pc, #120]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004676:	4a1d      	ldr	r2, [pc, #116]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004678:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800467c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800467e:	4b1b      	ldr	r3, [pc, #108]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004680:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004682:	4a1a      	ldr	r2, [pc, #104]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004684:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004688:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800468a:	4a18      	ldr	r2, [pc, #96]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004690:	4b16      	ldr	r3, [pc, #88]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004694:	f003 0301 	and.w	r3, r3, #1
 8004698:	2b01      	cmp	r3, #1
 800469a:	d114      	bne.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800469c:	f7fe fd32 	bl	8003104 <HAL_GetTick>
 80046a0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046a2:	e00a      	b.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046a4:	f7fe fd2e 	bl	8003104 <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d901      	bls.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e319      	b.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046ba:	4b0c      	ldr	r3, [pc, #48]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d0ee      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046d2:	d111      	bne.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80046d4:	4b05      	ldr	r3, [pc, #20]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80046e0:	4b04      	ldr	r3, [pc, #16]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80046e2:	400b      	ands	r3, r1
 80046e4:	4901      	ldr	r1, [pc, #4]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	608b      	str	r3, [r1, #8]
 80046ea:	e00b      	b.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80046ec:	40023800 	.word	0x40023800
 80046f0:	40007000 	.word	0x40007000
 80046f4:	0ffffcff 	.word	0x0ffffcff
 80046f8:	4baa      	ldr	r3, [pc, #680]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	4aa9      	ldr	r2, [pc, #676]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046fe:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004702:	6093      	str	r3, [r2, #8]
 8004704:	4ba7      	ldr	r3, [pc, #668]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004706:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800470c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004710:	49a4      	ldr	r1, [pc, #656]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004712:	4313      	orrs	r3, r2
 8004714:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0310 	and.w	r3, r3, #16
 800471e:	2b00      	cmp	r3, #0
 8004720:	d010      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004722:	4ba0      	ldr	r3, [pc, #640]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004724:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004728:	4a9e      	ldr	r2, [pc, #632]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800472a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800472e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004732:	4b9c      	ldr	r3, [pc, #624]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004734:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800473c:	4999      	ldr	r1, [pc, #612]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800473e:	4313      	orrs	r3, r2
 8004740:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00a      	beq.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004750:	4b94      	ldr	r3, [pc, #592]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004752:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004756:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800475e:	4991      	ldr	r1, [pc, #580]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004760:	4313      	orrs	r3, r2
 8004762:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800476e:	2b00      	cmp	r3, #0
 8004770:	d00a      	beq.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004772:	4b8c      	ldr	r3, [pc, #560]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004774:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004778:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004780:	4988      	ldr	r1, [pc, #544]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004782:	4313      	orrs	r3, r2
 8004784:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004790:	2b00      	cmp	r3, #0
 8004792:	d00a      	beq.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004794:	4b83      	ldr	r3, [pc, #524]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004796:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800479a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047a2:	4980      	ldr	r1, [pc, #512]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00a      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80047b6:	4b7b      	ldr	r3, [pc, #492]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047bc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047c4:	4977      	ldr	r1, [pc, #476]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047c6:	4313      	orrs	r3, r2
 80047c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d00a      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047d8:	4b72      	ldr	r3, [pc, #456]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047de:	f023 0203 	bic.w	r2, r3, #3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047e6:	496f      	ldr	r1, [pc, #444]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047e8:	4313      	orrs	r3, r2
 80047ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00a      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80047fa:	4b6a      	ldr	r3, [pc, #424]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004800:	f023 020c 	bic.w	r2, r3, #12
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004808:	4966      	ldr	r1, [pc, #408]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800480a:	4313      	orrs	r3, r2
 800480c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004818:	2b00      	cmp	r3, #0
 800481a:	d00a      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800481c:	4b61      	ldr	r3, [pc, #388]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800481e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004822:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800482a:	495e      	ldr	r1, [pc, #376]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800482c:	4313      	orrs	r3, r2
 800482e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800483a:	2b00      	cmp	r3, #0
 800483c:	d00a      	beq.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800483e:	4b59      	ldr	r3, [pc, #356]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004840:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004844:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800484c:	4955      	ldr	r1, [pc, #340]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800484e:	4313      	orrs	r3, r2
 8004850:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800485c:	2b00      	cmp	r3, #0
 800485e:	d00a      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004860:	4b50      	ldr	r3, [pc, #320]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004862:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004866:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800486e:	494d      	ldr	r1, [pc, #308]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004870:	4313      	orrs	r3, r2
 8004872:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00a      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004882:	4b48      	ldr	r3, [pc, #288]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004884:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004888:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004890:	4944      	ldr	r1, [pc, #272]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004892:	4313      	orrs	r3, r2
 8004894:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00a      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80048a4:	4b3f      	ldr	r3, [pc, #252]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048aa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b2:	493c      	ldr	r1, [pc, #240]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048b4:	4313      	orrs	r3, r2
 80048b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00a      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80048c6:	4b37      	ldr	r3, [pc, #220]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048cc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048d4:	4933      	ldr	r1, [pc, #204]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00a      	beq.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80048e8:	4b2e      	ldr	r3, [pc, #184]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ee:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80048f6:	492b      	ldr	r1, [pc, #172]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048f8:	4313      	orrs	r3, r2
 80048fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d011      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800490a:	4b26      	ldr	r3, [pc, #152]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800490c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004910:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004918:	4922      	ldr	r1, [pc, #136]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800491a:	4313      	orrs	r3, r2
 800491c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004924:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004928:	d101      	bne.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800492a:	2301      	movs	r3, #1
 800492c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0308 	and.w	r3, r3, #8
 8004936:	2b00      	cmp	r3, #0
 8004938:	d001      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800493a:	2301      	movs	r3, #1
 800493c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00a      	beq.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800494a:	4b16      	ldr	r3, [pc, #88]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800494c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004950:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004958:	4912      	ldr	r1, [pc, #72]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800495a:	4313      	orrs	r3, r2
 800495c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d00b      	beq.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800496c:	4b0d      	ldr	r3, [pc, #52]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800496e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004972:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800497c:	4909      	ldr	r1, [pc, #36]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800497e:	4313      	orrs	r3, r2
 8004980:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	2b01      	cmp	r3, #1
 8004988:	d006      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004992:	2b00      	cmp	r3, #0
 8004994:	f000 80d9 	beq.w	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004998:	4b02      	ldr	r3, [pc, #8]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a01      	ldr	r2, [pc, #4]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800499e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80049a2:	e001      	b.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80049a4:	40023800 	.word	0x40023800
 80049a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049aa:	f7fe fbab 	bl	8003104 <HAL_GetTick>
 80049ae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80049b0:	e008      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80049b2:	f7fe fba7 	bl	8003104 <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	2b64      	cmp	r3, #100	; 0x64
 80049be:	d901      	bls.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e194      	b.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80049c4:	4b6c      	ldr	r3, [pc, #432]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d1f0      	bne.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 0301 	and.w	r3, r3, #1
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d021      	beq.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d11d      	bne.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80049e4:	4b64      	ldr	r3, [pc, #400]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049ea:	0c1b      	lsrs	r3, r3, #16
 80049ec:	f003 0303 	and.w	r3, r3, #3
 80049f0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80049f2:	4b61      	ldr	r3, [pc, #388]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049f8:	0e1b      	lsrs	r3, r3, #24
 80049fa:	f003 030f 	and.w	r3, r3, #15
 80049fe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	019a      	lsls	r2, r3, #6
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	041b      	lsls	r3, r3, #16
 8004a0a:	431a      	orrs	r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	061b      	lsls	r3, r3, #24
 8004a10:	431a      	orrs	r2, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	071b      	lsls	r3, r3, #28
 8004a18:	4957      	ldr	r1, [pc, #348]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d004      	beq.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a34:	d00a      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d02e      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a4a:	d129      	bne.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004a4c:	4b4a      	ldr	r3, [pc, #296]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a52:	0c1b      	lsrs	r3, r3, #16
 8004a54:	f003 0303 	and.w	r3, r3, #3
 8004a58:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004a5a:	4b47      	ldr	r3, [pc, #284]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a60:	0f1b      	lsrs	r3, r3, #28
 8004a62:	f003 0307 	and.w	r3, r3, #7
 8004a66:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	019a      	lsls	r2, r3, #6
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	041b      	lsls	r3, r3, #16
 8004a72:	431a      	orrs	r2, r3
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	061b      	lsls	r3, r3, #24
 8004a7a:	431a      	orrs	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	071b      	lsls	r3, r3, #28
 8004a80:	493d      	ldr	r1, [pc, #244]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004a88:	4b3b      	ldr	r3, [pc, #236]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a8e:	f023 021f 	bic.w	r2, r3, #31
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a96:	3b01      	subs	r3, #1
 8004a98:	4937      	ldr	r1, [pc, #220]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d01d      	beq.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004aac:	4b32      	ldr	r3, [pc, #200]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004aae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ab2:	0e1b      	lsrs	r3, r3, #24
 8004ab4:	f003 030f 	and.w	r3, r3, #15
 8004ab8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004aba:	4b2f      	ldr	r3, [pc, #188]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004abc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ac0:	0f1b      	lsrs	r3, r3, #28
 8004ac2:	f003 0307 	and.w	r3, r3, #7
 8004ac6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	019a      	lsls	r2, r3, #6
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	041b      	lsls	r3, r3, #16
 8004ad4:	431a      	orrs	r2, r3
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	061b      	lsls	r3, r3, #24
 8004ada:	431a      	orrs	r2, r3
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	071b      	lsls	r3, r3, #28
 8004ae0:	4925      	ldr	r1, [pc, #148]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d011      	beq.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	019a      	lsls	r2, r3, #6
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	691b      	ldr	r3, [r3, #16]
 8004afe:	041b      	lsls	r3, r3, #16
 8004b00:	431a      	orrs	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	061b      	lsls	r3, r3, #24
 8004b08:	431a      	orrs	r2, r3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	071b      	lsls	r3, r3, #28
 8004b10:	4919      	ldr	r1, [pc, #100]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b12:	4313      	orrs	r3, r2
 8004b14:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004b18:	4b17      	ldr	r3, [pc, #92]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a16      	ldr	r2, [pc, #88]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b1e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004b22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b24:	f7fe faee 	bl	8003104 <HAL_GetTick>
 8004b28:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b2a:	e008      	b.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004b2c:	f7fe faea 	bl	8003104 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b64      	cmp	r3, #100	; 0x64
 8004b38:	d901      	bls.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e0d7      	b.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b3e:	4b0e      	ldr	r3, [pc, #56]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0f0      	beq.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	f040 80cd 	bne.w	8004cec <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004b52:	4b09      	ldr	r3, [pc, #36]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a08      	ldr	r2, [pc, #32]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b5e:	f7fe fad1 	bl	8003104 <HAL_GetTick>
 8004b62:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004b64:	e00a      	b.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004b66:	f7fe facd 	bl	8003104 <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b64      	cmp	r3, #100	; 0x64
 8004b72:	d903      	bls.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e0ba      	b.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004b78:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004b7c:	4b5e      	ldr	r3, [pc, #376]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b88:	d0ed      	beq.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d003      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d009      	beq.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d02e      	beq.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d12a      	bne.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004bb2:	4b51      	ldr	r3, [pc, #324]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bb8:	0c1b      	lsrs	r3, r3, #16
 8004bba:	f003 0303 	and.w	r3, r3, #3
 8004bbe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004bc0:	4b4d      	ldr	r3, [pc, #308]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bc6:	0f1b      	lsrs	r3, r3, #28
 8004bc8:	f003 0307 	and.w	r3, r3, #7
 8004bcc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	695b      	ldr	r3, [r3, #20]
 8004bd2:	019a      	lsls	r2, r3, #6
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	041b      	lsls	r3, r3, #16
 8004bd8:	431a      	orrs	r2, r3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	699b      	ldr	r3, [r3, #24]
 8004bde:	061b      	lsls	r3, r3, #24
 8004be0:	431a      	orrs	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	071b      	lsls	r3, r3, #28
 8004be6:	4944      	ldr	r1, [pc, #272]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004be8:	4313      	orrs	r3, r2
 8004bea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004bee:	4b42      	ldr	r3, [pc, #264]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004bf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bf4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	021b      	lsls	r3, r3, #8
 8004c00:	493d      	ldr	r1, [pc, #244]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c02:	4313      	orrs	r3, r2
 8004c04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d022      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c18:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c1c:	d11d      	bne.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004c1e:	4b36      	ldr	r3, [pc, #216]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c24:	0e1b      	lsrs	r3, r3, #24
 8004c26:	f003 030f 	and.w	r3, r3, #15
 8004c2a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004c2c:	4b32      	ldr	r3, [pc, #200]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c32:	0f1b      	lsrs	r3, r3, #28
 8004c34:	f003 0307 	and.w	r3, r3, #7
 8004c38:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	019a      	lsls	r2, r3, #6
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6a1b      	ldr	r3, [r3, #32]
 8004c44:	041b      	lsls	r3, r3, #16
 8004c46:	431a      	orrs	r2, r3
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	061b      	lsls	r3, r3, #24
 8004c4c:	431a      	orrs	r2, r3
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	071b      	lsls	r3, r3, #28
 8004c52:	4929      	ldr	r1, [pc, #164]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 0308 	and.w	r3, r3, #8
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d028      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004c66:	4b24      	ldr	r3, [pc, #144]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c6c:	0e1b      	lsrs	r3, r3, #24
 8004c6e:	f003 030f 	and.w	r3, r3, #15
 8004c72:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004c74:	4b20      	ldr	r3, [pc, #128]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c7a:	0c1b      	lsrs	r3, r3, #16
 8004c7c:	f003 0303 	and.w	r3, r3, #3
 8004c80:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	019a      	lsls	r2, r3, #6
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	041b      	lsls	r3, r3, #16
 8004c8c:	431a      	orrs	r2, r3
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	061b      	lsls	r3, r3, #24
 8004c92:	431a      	orrs	r2, r3
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	69db      	ldr	r3, [r3, #28]
 8004c98:	071b      	lsls	r3, r3, #28
 8004c9a:	4917      	ldr	r1, [pc, #92]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004ca2:	4b15      	ldr	r3, [pc, #84]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ca4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ca8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb0:	4911      	ldr	r1, [pc, #68]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004cb8:	4b0f      	ldr	r3, [pc, #60]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a0e      	ldr	r2, [pc, #56]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004cbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cc2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cc4:	f7fe fa1e 	bl	8003104 <HAL_GetTick>
 8004cc8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004cca:	e008      	b.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004ccc:	f7fe fa1a 	bl	8003104 <HAL_GetTick>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	2b64      	cmp	r3, #100	; 0x64
 8004cd8:	d901      	bls.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e007      	b.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004cde:	4b06      	ldr	r3, [pc, #24]	; (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ce6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004cea:	d1ef      	bne.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004cec:	2300      	movs	r3, #0
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3720      	adds	r7, #32
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	40023800 	.word	0x40023800

08004cfc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b084      	sub	sp, #16
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d101      	bne.n	8004d0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e09d      	b.n	8004e4a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d108      	bne.n	8004d28 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d1e:	d009      	beq.n	8004d34 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	61da      	str	r2, [r3, #28]
 8004d26:	e005      	b.n	8004d34 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d106      	bne.n	8004d54 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f7fd fda6 	bl	80028a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2202      	movs	r2, #2
 8004d58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d6a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d74:	d902      	bls.n	8004d7c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004d76:	2300      	movs	r3, #0
 8004d78:	60fb      	str	r3, [r7, #12]
 8004d7a:	e002      	b.n	8004d82 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004d7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004d80:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004d8a:	d007      	beq.n	8004d9c <HAL_SPI_Init+0xa0>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d94:	d002      	beq.n	8004d9c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004dac:	431a      	orrs	r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	691b      	ldr	r3, [r3, #16]
 8004db2:	f003 0302 	and.w	r3, r3, #2
 8004db6:	431a      	orrs	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	695b      	ldr	r3, [r3, #20]
 8004dbc:	f003 0301 	and.w	r3, r3, #1
 8004dc0:	431a      	orrs	r2, r3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	699b      	ldr	r3, [r3, #24]
 8004dc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004dca:	431a      	orrs	r2, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	69db      	ldr	r3, [r3, #28]
 8004dd0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004dd4:	431a      	orrs	r2, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dde:	ea42 0103 	orr.w	r1, r2, r3
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	430a      	orrs	r2, r1
 8004df0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	0c1b      	lsrs	r3, r3, #16
 8004df8:	f003 0204 	and.w	r2, r3, #4
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e00:	f003 0310 	and.w	r3, r3, #16
 8004e04:	431a      	orrs	r2, r3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e0a:	f003 0308 	and.w	r3, r3, #8
 8004e0e:	431a      	orrs	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004e18:	ea42 0103 	orr.w	r1, r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	430a      	orrs	r2, r1
 8004e28:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	69da      	ldr	r2, [r3, #28]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e38:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3710      	adds	r7, #16
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e52:	b580      	push	{r7, lr}
 8004e54:	b088      	sub	sp, #32
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	60f8      	str	r0, [r7, #12]
 8004e5a:	60b9      	str	r1, [r7, #8]
 8004e5c:	603b      	str	r3, [r7, #0]
 8004e5e:	4613      	mov	r3, r2
 8004e60:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004e62:	2300      	movs	r3, #0
 8004e64:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d101      	bne.n	8004e74 <HAL_SPI_Transmit+0x22>
 8004e70:	2302      	movs	r3, #2
 8004e72:	e158      	b.n	8005126 <HAL_SPI_Transmit+0x2d4>
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e7c:	f7fe f942 	bl	8003104 <HAL_GetTick>
 8004e80:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004e82:	88fb      	ldrh	r3, [r7, #6]
 8004e84:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d002      	beq.n	8004e98 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004e92:	2302      	movs	r3, #2
 8004e94:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004e96:	e13d      	b.n	8005114 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d002      	beq.n	8004ea4 <HAL_SPI_Transmit+0x52>
 8004e9e:	88fb      	ldrh	r3, [r7, #6]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d102      	bne.n	8004eaa <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004ea8:	e134      	b.n	8005114 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2203      	movs	r2, #3
 8004eae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	68ba      	ldr	r2, [r7, #8]
 8004ebc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	88fa      	ldrh	r2, [r7, #6]
 8004ec2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	88fa      	ldrh	r2, [r7, #6]
 8004ec8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ef4:	d10f      	bne.n	8004f16 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f04:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f14:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f20:	2b40      	cmp	r3, #64	; 0x40
 8004f22:	d007      	beq.n	8004f34 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f32:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f3c:	d94b      	bls.n	8004fd6 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d002      	beq.n	8004f4c <HAL_SPI_Transmit+0xfa>
 8004f46:	8afb      	ldrh	r3, [r7, #22]
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d13e      	bne.n	8004fca <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f50:	881a      	ldrh	r2, [r3, #0]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f5c:	1c9a      	adds	r2, r3, #2
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	3b01      	subs	r3, #1
 8004f6a:	b29a      	uxth	r2, r3
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004f70:	e02b      	b.n	8004fca <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	f003 0302 	and.w	r3, r3, #2
 8004f7c:	2b02      	cmp	r3, #2
 8004f7e:	d112      	bne.n	8004fa6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f84:	881a      	ldrh	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f90:	1c9a      	adds	r2, r3, #2
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	3b01      	subs	r3, #1
 8004f9e:	b29a      	uxth	r2, r3
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004fa4:	e011      	b.n	8004fca <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fa6:	f7fe f8ad 	bl	8003104 <HAL_GetTick>
 8004faa:	4602      	mov	r2, r0
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	683a      	ldr	r2, [r7, #0]
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d803      	bhi.n	8004fbe <HAL_SPI_Transmit+0x16c>
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fbc:	d102      	bne.n	8004fc4 <HAL_SPI_Transmit+0x172>
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d102      	bne.n	8004fca <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004fc8:	e0a4      	b.n	8005114 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d1ce      	bne.n	8004f72 <HAL_SPI_Transmit+0x120>
 8004fd4:	e07c      	b.n	80050d0 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d002      	beq.n	8004fe4 <HAL_SPI_Transmit+0x192>
 8004fde:	8afb      	ldrh	r3, [r7, #22]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d170      	bne.n	80050c6 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d912      	bls.n	8005014 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ff2:	881a      	ldrh	r2, [r3, #0]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ffe:	1c9a      	adds	r2, r3, #2
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005008:	b29b      	uxth	r3, r3
 800500a:	3b02      	subs	r3, #2
 800500c:	b29a      	uxth	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005012:	e058      	b.n	80050c6 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	330c      	adds	r3, #12
 800501e:	7812      	ldrb	r2, [r2, #0]
 8005020:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005026:	1c5a      	adds	r2, r3, #1
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005030:	b29b      	uxth	r3, r3
 8005032:	3b01      	subs	r3, #1
 8005034:	b29a      	uxth	r2, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800503a:	e044      	b.n	80050c6 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f003 0302 	and.w	r3, r3, #2
 8005046:	2b02      	cmp	r3, #2
 8005048:	d12b      	bne.n	80050a2 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800504e:	b29b      	uxth	r3, r3
 8005050:	2b01      	cmp	r3, #1
 8005052:	d912      	bls.n	800507a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005058:	881a      	ldrh	r2, [r3, #0]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005064:	1c9a      	adds	r2, r3, #2
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800506e:	b29b      	uxth	r3, r3
 8005070:	3b02      	subs	r3, #2
 8005072:	b29a      	uxth	r2, r3
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005078:	e025      	b.n	80050c6 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	330c      	adds	r3, #12
 8005084:	7812      	ldrb	r2, [r2, #0]
 8005086:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800508c:	1c5a      	adds	r2, r3, #1
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005096:	b29b      	uxth	r3, r3
 8005098:	3b01      	subs	r3, #1
 800509a:	b29a      	uxth	r2, r3
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80050a0:	e011      	b.n	80050c6 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050a2:	f7fe f82f 	bl	8003104 <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	69bb      	ldr	r3, [r7, #24]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	683a      	ldr	r2, [r7, #0]
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d803      	bhi.n	80050ba <HAL_SPI_Transmit+0x268>
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b8:	d102      	bne.n	80050c0 <HAL_SPI_Transmit+0x26e>
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d102      	bne.n	80050c6 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80050c0:	2303      	movs	r3, #3
 80050c2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80050c4:	e026      	b.n	8005114 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1b5      	bne.n	800503c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050d0:	69ba      	ldr	r2, [r7, #24]
 80050d2:	6839      	ldr	r1, [r7, #0]
 80050d4:	68f8      	ldr	r0, [r7, #12]
 80050d6:	f000 fd07 	bl	8005ae8 <SPI_EndRxTxTransaction>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d002      	beq.n	80050e6 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2220      	movs	r2, #32
 80050e4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d10a      	bne.n	8005104 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050ee:	2300      	movs	r3, #0
 80050f0:	613b      	str	r3, [r7, #16]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	613b      	str	r3, [r7, #16]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	613b      	str	r3, [r7, #16]
 8005102:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005108:	2b00      	cmp	r3, #0
 800510a:	d002      	beq.n	8005112 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	77fb      	strb	r3, [r7, #31]
 8005110:	e000      	b.n	8005114 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8005112:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005124:	7ffb      	ldrb	r3, [r7, #31]
}
 8005126:	4618      	mov	r0, r3
 8005128:	3720      	adds	r7, #32
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}

0800512e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800512e:	b580      	push	{r7, lr}
 8005130:	b088      	sub	sp, #32
 8005132:	af02      	add	r7, sp, #8
 8005134:	60f8      	str	r0, [r7, #12]
 8005136:	60b9      	str	r1, [r7, #8]
 8005138:	603b      	str	r3, [r7, #0]
 800513a:	4613      	mov	r3, r2
 800513c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800513e:	2300      	movs	r3, #0
 8005140:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800514a:	d112      	bne.n	8005172 <HAL_SPI_Receive+0x44>
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d10e      	bne.n	8005172 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2204      	movs	r2, #4
 8005158:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800515c:	88fa      	ldrh	r2, [r7, #6]
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	9300      	str	r3, [sp, #0]
 8005162:	4613      	mov	r3, r2
 8005164:	68ba      	ldr	r2, [r7, #8]
 8005166:	68b9      	ldr	r1, [r7, #8]
 8005168:	68f8      	ldr	r0, [r7, #12]
 800516a:	f000 f910 	bl	800538e <HAL_SPI_TransmitReceive>
 800516e:	4603      	mov	r3, r0
 8005170:	e109      	b.n	8005386 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005178:	2b01      	cmp	r3, #1
 800517a:	d101      	bne.n	8005180 <HAL_SPI_Receive+0x52>
 800517c:	2302      	movs	r3, #2
 800517e:	e102      	b.n	8005386 <HAL_SPI_Receive+0x258>
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005188:	f7fd ffbc 	bl	8003104 <HAL_GetTick>
 800518c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b01      	cmp	r3, #1
 8005198:	d002      	beq.n	80051a0 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800519a:	2302      	movs	r3, #2
 800519c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800519e:	e0e9      	b.n	8005374 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d002      	beq.n	80051ac <HAL_SPI_Receive+0x7e>
 80051a6:	88fb      	ldrh	r3, [r7, #6]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d102      	bne.n	80051b2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	75fb      	strb	r3, [r7, #23]
    goto error;
 80051b0:	e0e0      	b.n	8005374 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2204      	movs	r2, #4
 80051b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	68ba      	ldr	r2, [r7, #8]
 80051c4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	88fa      	ldrh	r2, [r7, #6]
 80051ca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	88fa      	ldrh	r2, [r7, #6]
 80051d2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2200      	movs	r2, #0
 80051e0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2200      	movs	r2, #0
 80051ec:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2200      	movs	r2, #0
 80051f2:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80051fc:	d908      	bls.n	8005210 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	685a      	ldr	r2, [r3, #4]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800520c:	605a      	str	r2, [r3, #4]
 800520e:	e007      	b.n	8005220 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	685a      	ldr	r2, [r3, #4]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800521e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005228:	d10f      	bne.n	800524a <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005238:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005248:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005254:	2b40      	cmp	r3, #64	; 0x40
 8005256:	d007      	beq.n	8005268 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005266:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005270:	d867      	bhi.n	8005342 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005272:	e030      	b.n	80052d6 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b01      	cmp	r3, #1
 8005280:	d117      	bne.n	80052b2 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f103 020c 	add.w	r2, r3, #12
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528e:	7812      	ldrb	r2, [r2, #0]
 8005290:	b2d2      	uxtb	r2, r2
 8005292:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005298:	1c5a      	adds	r2, r3, #1
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	3b01      	subs	r3, #1
 80052a8:	b29a      	uxth	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80052b0:	e011      	b.n	80052d6 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052b2:	f7fd ff27 	bl	8003104 <HAL_GetTick>
 80052b6:	4602      	mov	r2, r0
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	683a      	ldr	r2, [r7, #0]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d803      	bhi.n	80052ca <HAL_SPI_Receive+0x19c>
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c8:	d102      	bne.n	80052d0 <HAL_SPI_Receive+0x1a2>
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d102      	bne.n	80052d6 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80052d4:	e04e      	b.n	8005374 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80052dc:	b29b      	uxth	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d1c8      	bne.n	8005274 <HAL_SPI_Receive+0x146>
 80052e2:	e034      	b.n	800534e <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f003 0301 	and.w	r3, r3, #1
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d115      	bne.n	800531e <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68da      	ldr	r2, [r3, #12]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fc:	b292      	uxth	r2, r2
 80052fe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005304:	1c9a      	adds	r2, r3, #2
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005310:	b29b      	uxth	r3, r3
 8005312:	3b01      	subs	r3, #1
 8005314:	b29a      	uxth	r2, r3
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800531c:	e011      	b.n	8005342 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800531e:	f7fd fef1 	bl	8003104 <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	683a      	ldr	r2, [r7, #0]
 800532a:	429a      	cmp	r2, r3
 800532c:	d803      	bhi.n	8005336 <HAL_SPI_Receive+0x208>
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005334:	d102      	bne.n	800533c <HAL_SPI_Receive+0x20e>
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d102      	bne.n	8005342 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005340:	e018      	b.n	8005374 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005348:	b29b      	uxth	r3, r3
 800534a:	2b00      	cmp	r3, #0
 800534c:	d1ca      	bne.n	80052e4 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800534e:	693a      	ldr	r2, [r7, #16]
 8005350:	6839      	ldr	r1, [r7, #0]
 8005352:	68f8      	ldr	r0, [r7, #12]
 8005354:	f000 fb4c 	bl	80059f0 <SPI_EndRxTransaction>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d002      	beq.n	8005364 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2220      	movs	r2, #32
 8005362:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005368:	2b00      	cmp	r3, #0
 800536a:	d002      	beq.n	8005372 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	75fb      	strb	r3, [r7, #23]
 8005370:	e000      	b.n	8005374 <HAL_SPI_Receive+0x246>
  }

error :
 8005372:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005384:	7dfb      	ldrb	r3, [r7, #23]
}
 8005386:	4618      	mov	r0, r3
 8005388:	3718      	adds	r7, #24
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}

0800538e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800538e:	b580      	push	{r7, lr}
 8005390:	b08a      	sub	sp, #40	; 0x28
 8005392:	af00      	add	r7, sp, #0
 8005394:	60f8      	str	r0, [r7, #12]
 8005396:	60b9      	str	r1, [r7, #8]
 8005398:	607a      	str	r2, [r7, #4]
 800539a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800539c:	2301      	movs	r3, #1
 800539e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80053a0:	2300      	movs	r3, #0
 80053a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d101      	bne.n	80053b4 <HAL_SPI_TransmitReceive+0x26>
 80053b0:	2302      	movs	r3, #2
 80053b2:	e1fb      	b.n	80057ac <HAL_SPI_TransmitReceive+0x41e>
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2201      	movs	r2, #1
 80053b8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053bc:	f7fd fea2 	bl	8003104 <HAL_GetTick>
 80053c0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80053c8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80053d0:	887b      	ldrh	r3, [r7, #2]
 80053d2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80053d4:	887b      	ldrh	r3, [r7, #2]
 80053d6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80053d8:	7efb      	ldrb	r3, [r7, #27]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d00e      	beq.n	80053fc <HAL_SPI_TransmitReceive+0x6e>
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053e4:	d106      	bne.n	80053f4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d102      	bne.n	80053f4 <HAL_SPI_TransmitReceive+0x66>
 80053ee:	7efb      	ldrb	r3, [r7, #27]
 80053f0:	2b04      	cmp	r3, #4
 80053f2:	d003      	beq.n	80053fc <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80053f4:	2302      	movs	r3, #2
 80053f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80053fa:	e1cd      	b.n	8005798 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d005      	beq.n	800540e <HAL_SPI_TransmitReceive+0x80>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d002      	beq.n	800540e <HAL_SPI_TransmitReceive+0x80>
 8005408:	887b      	ldrh	r3, [r7, #2]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d103      	bne.n	8005416 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005414:	e1c0      	b.n	8005798 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800541c:	b2db      	uxtb	r3, r3
 800541e:	2b04      	cmp	r3, #4
 8005420:	d003      	beq.n	800542a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2205      	movs	r2, #5
 8005426:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2200      	movs	r2, #0
 800542e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	687a      	ldr	r2, [r7, #4]
 8005434:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	887a      	ldrh	r2, [r7, #2]
 800543a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	887a      	ldrh	r2, [r7, #2]
 8005442:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	68ba      	ldr	r2, [r7, #8]
 800544a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	887a      	ldrh	r2, [r7, #2]
 8005450:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	887a      	ldrh	r2, [r7, #2]
 8005456:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2200      	movs	r2, #0
 800545c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800546c:	d802      	bhi.n	8005474 <HAL_SPI_TransmitReceive+0xe6>
 800546e:	8a3b      	ldrh	r3, [r7, #16]
 8005470:	2b01      	cmp	r3, #1
 8005472:	d908      	bls.n	8005486 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	685a      	ldr	r2, [r3, #4]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005482:	605a      	str	r2, [r3, #4]
 8005484:	e007      	b.n	8005496 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	685a      	ldr	r2, [r3, #4]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005494:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054a0:	2b40      	cmp	r3, #64	; 0x40
 80054a2:	d007      	beq.n	80054b4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80054bc:	d97c      	bls.n	80055b8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d002      	beq.n	80054cc <HAL_SPI_TransmitReceive+0x13e>
 80054c6:	8a7b      	ldrh	r3, [r7, #18]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d169      	bne.n	80055a0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d0:	881a      	ldrh	r2, [r3, #0]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054dc:	1c9a      	adds	r2, r3, #2
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054e6:	b29b      	uxth	r3, r3
 80054e8:	3b01      	subs	r3, #1
 80054ea:	b29a      	uxth	r2, r3
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054f0:	e056      	b.n	80055a0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	f003 0302 	and.w	r3, r3, #2
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	d11b      	bne.n	8005538 <HAL_SPI_TransmitReceive+0x1aa>
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005504:	b29b      	uxth	r3, r3
 8005506:	2b00      	cmp	r3, #0
 8005508:	d016      	beq.n	8005538 <HAL_SPI_TransmitReceive+0x1aa>
 800550a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550c:	2b01      	cmp	r3, #1
 800550e:	d113      	bne.n	8005538 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005514:	881a      	ldrh	r2, [r3, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005520:	1c9a      	adds	r2, r3, #2
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800552a:	b29b      	uxth	r3, r3
 800552c:	3b01      	subs	r3, #1
 800552e:	b29a      	uxth	r2, r3
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005534:	2300      	movs	r3, #0
 8005536:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f003 0301 	and.w	r3, r3, #1
 8005542:	2b01      	cmp	r3, #1
 8005544:	d11c      	bne.n	8005580 <HAL_SPI_TransmitReceive+0x1f2>
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800554c:	b29b      	uxth	r3, r3
 800554e:	2b00      	cmp	r3, #0
 8005550:	d016      	beq.n	8005580 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	68da      	ldr	r2, [r3, #12]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555c:	b292      	uxth	r2, r2
 800555e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005564:	1c9a      	adds	r2, r3, #2
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005570:	b29b      	uxth	r3, r3
 8005572:	3b01      	subs	r3, #1
 8005574:	b29a      	uxth	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800557c:	2301      	movs	r3, #1
 800557e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005580:	f7fd fdc0 	bl	8003104 <HAL_GetTick>
 8005584:	4602      	mov	r2, r0
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	1ad3      	subs	r3, r2, r3
 800558a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800558c:	429a      	cmp	r2, r3
 800558e:	d807      	bhi.n	80055a0 <HAL_SPI_TransmitReceive+0x212>
 8005590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005596:	d003      	beq.n	80055a0 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800559e:	e0fb      	b.n	8005798 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1a3      	bne.n	80054f2 <HAL_SPI_TransmitReceive+0x164>
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d19d      	bne.n	80054f2 <HAL_SPI_TransmitReceive+0x164>
 80055b6:	e0df      	b.n	8005778 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d003      	beq.n	80055c8 <HAL_SPI_TransmitReceive+0x23a>
 80055c0:	8a7b      	ldrh	r3, [r7, #18]
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	f040 80cb 	bne.w	800575e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d912      	bls.n	80055f8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d6:	881a      	ldrh	r2, [r3, #0]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e2:	1c9a      	adds	r2, r3, #2
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	3b02      	subs	r3, #2
 80055f0:	b29a      	uxth	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80055f6:	e0b2      	b.n	800575e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	330c      	adds	r3, #12
 8005602:	7812      	ldrb	r2, [r2, #0]
 8005604:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800560a:	1c5a      	adds	r2, r3, #1
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005614:	b29b      	uxth	r3, r3
 8005616:	3b01      	subs	r3, #1
 8005618:	b29a      	uxth	r2, r3
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800561e:	e09e      	b.n	800575e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f003 0302 	and.w	r3, r3, #2
 800562a:	2b02      	cmp	r3, #2
 800562c:	d134      	bne.n	8005698 <HAL_SPI_TransmitReceive+0x30a>
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005632:	b29b      	uxth	r3, r3
 8005634:	2b00      	cmp	r3, #0
 8005636:	d02f      	beq.n	8005698 <HAL_SPI_TransmitReceive+0x30a>
 8005638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800563a:	2b01      	cmp	r3, #1
 800563c:	d12c      	bne.n	8005698 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005642:	b29b      	uxth	r3, r3
 8005644:	2b01      	cmp	r3, #1
 8005646:	d912      	bls.n	800566e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800564c:	881a      	ldrh	r2, [r3, #0]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005658:	1c9a      	adds	r2, r3, #2
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005662:	b29b      	uxth	r3, r3
 8005664:	3b02      	subs	r3, #2
 8005666:	b29a      	uxth	r2, r3
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800566c:	e012      	b.n	8005694 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	330c      	adds	r3, #12
 8005678:	7812      	ldrb	r2, [r2, #0]
 800567a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005680:	1c5a      	adds	r2, r3, #1
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800568a:	b29b      	uxth	r3, r3
 800568c:	3b01      	subs	r3, #1
 800568e:	b29a      	uxth	r2, r3
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005694:	2300      	movs	r3, #0
 8005696:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	f003 0301 	and.w	r3, r3, #1
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d148      	bne.n	8005738 <HAL_SPI_TransmitReceive+0x3aa>
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d042      	beq.n	8005738 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d923      	bls.n	8005706 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	68da      	ldr	r2, [r3, #12]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c8:	b292      	uxth	r2, r2
 80056ca:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d0:	1c9a      	adds	r2, r3, #2
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80056dc:	b29b      	uxth	r3, r3
 80056de:	3b02      	subs	r3, #2
 80056e0:	b29a      	uxth	r2, r3
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d81f      	bhi.n	8005734 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	685a      	ldr	r2, [r3, #4]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005702:	605a      	str	r2, [r3, #4]
 8005704:	e016      	b.n	8005734 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f103 020c 	add.w	r2, r3, #12
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005712:	7812      	ldrb	r2, [r2, #0]
 8005714:	b2d2      	uxtb	r2, r2
 8005716:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571c:	1c5a      	adds	r2, r3, #1
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005728:	b29b      	uxth	r3, r3
 800572a:	3b01      	subs	r3, #1
 800572c:	b29a      	uxth	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005734:	2301      	movs	r3, #1
 8005736:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005738:	f7fd fce4 	bl	8003104 <HAL_GetTick>
 800573c:	4602      	mov	r2, r0
 800573e:	69fb      	ldr	r3, [r7, #28]
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005744:	429a      	cmp	r2, r3
 8005746:	d803      	bhi.n	8005750 <HAL_SPI_TransmitReceive+0x3c2>
 8005748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800574a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800574e:	d102      	bne.n	8005756 <HAL_SPI_TransmitReceive+0x3c8>
 8005750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005752:	2b00      	cmp	r3, #0
 8005754:	d103      	bne.n	800575e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800575c:	e01c      	b.n	8005798 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005762:	b29b      	uxth	r3, r3
 8005764:	2b00      	cmp	r3, #0
 8005766:	f47f af5b 	bne.w	8005620 <HAL_SPI_TransmitReceive+0x292>
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005770:	b29b      	uxth	r3, r3
 8005772:	2b00      	cmp	r3, #0
 8005774:	f47f af54 	bne.w	8005620 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005778:	69fa      	ldr	r2, [r7, #28]
 800577a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	f000 f9b3 	bl	8005ae8 <SPI_EndRxTxTransaction>
 8005782:	4603      	mov	r3, r0
 8005784:	2b00      	cmp	r3, #0
 8005786:	d006      	beq.n	8005796 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2220      	movs	r2, #32
 8005792:	661a      	str	r2, [r3, #96]	; 0x60
 8005794:	e000      	b.n	8005798 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005796:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2200      	movs	r2, #0
 80057a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80057a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3728      	adds	r7, #40	; 0x28
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b088      	sub	sp, #32
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	60f8      	str	r0, [r7, #12]
 80057bc:	60b9      	str	r1, [r7, #8]
 80057be:	603b      	str	r3, [r7, #0]
 80057c0:	4613      	mov	r3, r2
 80057c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80057c4:	f7fd fc9e 	bl	8003104 <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057cc:	1a9b      	subs	r3, r3, r2
 80057ce:	683a      	ldr	r2, [r7, #0]
 80057d0:	4413      	add	r3, r2
 80057d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80057d4:	f7fd fc96 	bl	8003104 <HAL_GetTick>
 80057d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80057da:	4b39      	ldr	r3, [pc, #228]	; (80058c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	015b      	lsls	r3, r3, #5
 80057e0:	0d1b      	lsrs	r3, r3, #20
 80057e2:	69fa      	ldr	r2, [r7, #28]
 80057e4:	fb02 f303 	mul.w	r3, r2, r3
 80057e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057ea:	e054      	b.n	8005896 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f2:	d050      	beq.n	8005896 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80057f4:	f7fd fc86 	bl	8003104 <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	69bb      	ldr	r3, [r7, #24]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	69fa      	ldr	r2, [r7, #28]
 8005800:	429a      	cmp	r2, r3
 8005802:	d902      	bls.n	800580a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d13d      	bne.n	8005886 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	685a      	ldr	r2, [r3, #4]
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005818:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005822:	d111      	bne.n	8005848 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800582c:	d004      	beq.n	8005838 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005836:	d107      	bne.n	8005848 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005846:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800584c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005850:	d10f      	bne.n	8005872 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005860:	601a      	str	r2, [r3, #0]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005870:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2201      	movs	r2, #1
 8005876:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005882:	2303      	movs	r3, #3
 8005884:	e017      	b.n	80058b6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d101      	bne.n	8005890 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800588c:	2300      	movs	r3, #0
 800588e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	3b01      	subs	r3, #1
 8005894:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	689a      	ldr	r2, [r3, #8]
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	4013      	ands	r3, r2
 80058a0:	68ba      	ldr	r2, [r7, #8]
 80058a2:	429a      	cmp	r2, r3
 80058a4:	bf0c      	ite	eq
 80058a6:	2301      	moveq	r3, #1
 80058a8:	2300      	movne	r3, #0
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	461a      	mov	r2, r3
 80058ae:	79fb      	ldrb	r3, [r7, #7]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d19b      	bne.n	80057ec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80058b4:	2300      	movs	r3, #0
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3720      	adds	r7, #32
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	20000060 	.word	0x20000060

080058c4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b08a      	sub	sp, #40	; 0x28
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	607a      	str	r2, [r7, #4]
 80058d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80058d2:	2300      	movs	r3, #0
 80058d4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80058d6:	f7fd fc15 	bl	8003104 <HAL_GetTick>
 80058da:	4602      	mov	r2, r0
 80058dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058de:	1a9b      	subs	r3, r3, r2
 80058e0:	683a      	ldr	r2, [r7, #0]
 80058e2:	4413      	add	r3, r2
 80058e4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80058e6:	f7fd fc0d 	bl	8003104 <HAL_GetTick>
 80058ea:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	330c      	adds	r3, #12
 80058f2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80058f4:	4b3d      	ldr	r3, [pc, #244]	; (80059ec <SPI_WaitFifoStateUntilTimeout+0x128>)
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	4613      	mov	r3, r2
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	4413      	add	r3, r2
 80058fe:	00da      	lsls	r2, r3, #3
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	0d1b      	lsrs	r3, r3, #20
 8005904:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005906:	fb02 f303 	mul.w	r3, r2, r3
 800590a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800590c:	e060      	b.n	80059d0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005914:	d107      	bne.n	8005926 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d104      	bne.n	8005926 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	781b      	ldrb	r3, [r3, #0]
 8005920:	b2db      	uxtb	r3, r3
 8005922:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005924:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800592c:	d050      	beq.n	80059d0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800592e:	f7fd fbe9 	bl	8003104 <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	6a3b      	ldr	r3, [r7, #32]
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800593a:	429a      	cmp	r2, r3
 800593c:	d902      	bls.n	8005944 <SPI_WaitFifoStateUntilTimeout+0x80>
 800593e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005940:	2b00      	cmp	r3, #0
 8005942:	d13d      	bne.n	80059c0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	685a      	ldr	r2, [r3, #4]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005952:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800595c:	d111      	bne.n	8005982 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005966:	d004      	beq.n	8005972 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005970:	d107      	bne.n	8005982 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005980:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005986:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800598a:	d10f      	bne.n	80059ac <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800599a:	601a      	str	r2, [r3, #0]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80059aa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2201      	movs	r2, #1
 80059b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	e010      	b.n	80059e2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80059c0:	69bb      	ldr	r3, [r7, #24]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d101      	bne.n	80059ca <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80059c6:	2300      	movs	r3, #0
 80059c8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	3b01      	subs	r3, #1
 80059ce:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	689a      	ldr	r2, [r3, #8]
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	4013      	ands	r3, r2
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	429a      	cmp	r2, r3
 80059de:	d196      	bne.n	800590e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80059e0:	2300      	movs	r3, #0
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3728      	adds	r7, #40	; 0x28
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	20000060 	.word	0x20000060

080059f0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b088      	sub	sp, #32
 80059f4:	af02      	add	r7, sp, #8
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	60b9      	str	r1, [r7, #8]
 80059fa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a04:	d111      	bne.n	8005a2a <SPI_EndRxTransaction+0x3a>
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a0e:	d004      	beq.n	8005a1a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a18:	d107      	bne.n	8005a2a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a28:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a32:	d112      	bne.n	8005a5a <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	9300      	str	r3, [sp, #0]
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	2180      	movs	r1, #128	; 0x80
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f7ff feb8 	bl	80057b4 <SPI_WaitFlagStateUntilTimeout>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d021      	beq.n	8005a8e <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a4e:	f043 0220 	orr.w	r2, r3, #32
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	e03d      	b.n	8005ad6 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in s */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005a5a:	4b21      	ldr	r3, [pc, #132]	; (8005ae0 <SPI_EndRxTransaction+0xf0>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a21      	ldr	r2, [pc, #132]	; (8005ae4 <SPI_EndRxTransaction+0xf4>)
 8005a60:	fba2 2303 	umull	r2, r3, r2, r3
 8005a64:	0d5b      	lsrs	r3, r3, #21
 8005a66:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005a6a:	fb02 f303 	mul.w	r3, r2, r3
 8005a6e:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00a      	beq.n	8005a8c <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	3b01      	subs	r3, #1
 8005a7a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a86:	2b80      	cmp	r3, #128	; 0x80
 8005a88:	d0f2      	beq.n	8005a70 <SPI_EndRxTransaction+0x80>
 8005a8a:	e000      	b.n	8005a8e <SPI_EndRxTransaction+0x9e>
        break;
 8005a8c:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a96:	d11d      	bne.n	8005ad4 <SPI_EndRxTransaction+0xe4>
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005aa0:	d004      	beq.n	8005aac <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005aaa:	d113      	bne.n	8005ad4 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	9300      	str	r3, [sp, #0]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005ab8:	68f8      	ldr	r0, [r7, #12]
 8005aba:	f7ff ff03 	bl	80058c4 <SPI_WaitFifoStateUntilTimeout>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d007      	beq.n	8005ad4 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ac8:	f043 0220 	orr.w	r2, r3, #32
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005ad0:	2303      	movs	r3, #3
 8005ad2:	e000      	b.n	8005ad6 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8005ad4:	2300      	movs	r3, #0
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3718      	adds	r7, #24
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	20000060 	.word	0x20000060
 8005ae4:	165e9f81 	.word	0x165e9f81

08005ae8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b088      	sub	sp, #32
 8005aec:	af02      	add	r7, sp, #8
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	9300      	str	r3, [sp, #0]
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	2200      	movs	r2, #0
 8005afc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005b00:	68f8      	ldr	r0, [r7, #12]
 8005b02:	f7ff fedf 	bl	80058c4 <SPI_WaitFifoStateUntilTimeout>
 8005b06:	4603      	mov	r3, r0
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d007      	beq.n	8005b1c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b10:	f043 0220 	orr.w	r2, r3, #32
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005b18:	2303      	movs	r3, #3
 8005b1a:	e046      	b.n	8005baa <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005b1c:	4b25      	ldr	r3, [pc, #148]	; (8005bb4 <SPI_EndRxTxTransaction+0xcc>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a25      	ldr	r2, [pc, #148]	; (8005bb8 <SPI_EndRxTxTransaction+0xd0>)
 8005b22:	fba2 2303 	umull	r2, r3, r2, r3
 8005b26:	0d5b      	lsrs	r3, r3, #21
 8005b28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005b2c:	fb02 f303 	mul.w	r3, r2, r3
 8005b30:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b3a:	d112      	bne.n	8005b62 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	9300      	str	r3, [sp, #0]
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	2200      	movs	r2, #0
 8005b44:	2180      	movs	r1, #128	; 0x80
 8005b46:	68f8      	ldr	r0, [r7, #12]
 8005b48:	f7ff fe34 	bl	80057b4 <SPI_WaitFlagStateUntilTimeout>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d016      	beq.n	8005b80 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b56:	f043 0220 	orr.w	r2, r3, #32
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e023      	b.n	8005baa <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d00a      	beq.n	8005b7e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	3b01      	subs	r3, #1
 8005b6c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b78:	2b80      	cmp	r3, #128	; 0x80
 8005b7a:	d0f2      	beq.n	8005b62 <SPI_EndRxTxTransaction+0x7a>
 8005b7c:	e000      	b.n	8005b80 <SPI_EndRxTxTransaction+0x98>
        break;
 8005b7e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	9300      	str	r3, [sp, #0]
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005b8c:	68f8      	ldr	r0, [r7, #12]
 8005b8e:	f7ff fe99 	bl	80058c4 <SPI_WaitFifoStateUntilTimeout>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d007      	beq.n	8005ba8 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b9c:	f043 0220 	orr.w	r2, r3, #32
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	e000      	b.n	8005baa <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3718      	adds	r7, #24
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}
 8005bb2:	bf00      	nop
 8005bb4:	20000060 	.word	0x20000060
 8005bb8:	165e9f81 	.word	0x165e9f81

08005bbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d101      	bne.n	8005bce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e049      	b.n	8005c62 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d106      	bne.n	8005be8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f7fd f87c 	bl	8002ce0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2202      	movs	r2, #2
 8005bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	3304      	adds	r3, #4
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	4610      	mov	r0, r2
 8005bfc:	f000 fb6e 	bl	80062dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c60:	2300      	movs	r3, #0
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3708      	adds	r7, #8
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}

08005c6a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c6a:	b580      	push	{r7, lr}
 8005c6c:	b082      	sub	sp, #8
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d101      	bne.n	8005c7c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e049      	b.n	8005d10 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d106      	bne.n	8005c96 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f000 f841 	bl	8005d18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2202      	movs	r2, #2
 8005c9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	3304      	adds	r3, #4
 8005ca6:	4619      	mov	r1, r3
 8005ca8:	4610      	mov	r0, r2
 8005caa:	f000 fb17 	bl	80062dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2201      	movs	r2, #1
 8005cba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2201      	movs	r2, #1
 8005cda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d0e:	2300      	movs	r3, #0
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3708      	adds	r7, #8
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005d20:	bf00      	nop
 8005d22:	370c      	adds	r7, #12
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d109      	bne.n	8005d50 <HAL_TIM_PWM_Start+0x24>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	bf14      	ite	ne
 8005d48:	2301      	movne	r3, #1
 8005d4a:	2300      	moveq	r3, #0
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	e03c      	b.n	8005dca <HAL_TIM_PWM_Start+0x9e>
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	2b04      	cmp	r3, #4
 8005d54:	d109      	bne.n	8005d6a <HAL_TIM_PWM_Start+0x3e>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005d5c:	b2db      	uxtb	r3, r3
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	bf14      	ite	ne
 8005d62:	2301      	movne	r3, #1
 8005d64:	2300      	moveq	r3, #0
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	e02f      	b.n	8005dca <HAL_TIM_PWM_Start+0x9e>
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	2b08      	cmp	r3, #8
 8005d6e:	d109      	bne.n	8005d84 <HAL_TIM_PWM_Start+0x58>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	bf14      	ite	ne
 8005d7c:	2301      	movne	r3, #1
 8005d7e:	2300      	moveq	r3, #0
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	e022      	b.n	8005dca <HAL_TIM_PWM_Start+0x9e>
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	2b0c      	cmp	r3, #12
 8005d88:	d109      	bne.n	8005d9e <HAL_TIM_PWM_Start+0x72>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	bf14      	ite	ne
 8005d96:	2301      	movne	r3, #1
 8005d98:	2300      	moveq	r3, #0
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	e015      	b.n	8005dca <HAL_TIM_PWM_Start+0x9e>
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	2b10      	cmp	r3, #16
 8005da2:	d109      	bne.n	8005db8 <HAL_TIM_PWM_Start+0x8c>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	bf14      	ite	ne
 8005db0:	2301      	movne	r3, #1
 8005db2:	2300      	moveq	r3, #0
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	e008      	b.n	8005dca <HAL_TIM_PWM_Start+0x9e>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	bf14      	ite	ne
 8005dc4:	2301      	movne	r3, #1
 8005dc6:	2300      	moveq	r3, #0
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d001      	beq.n	8005dd2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e092      	b.n	8005ef8 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d104      	bne.n	8005de2 <HAL_TIM_PWM_Start+0xb6>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2202      	movs	r2, #2
 8005ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005de0:	e023      	b.n	8005e2a <HAL_TIM_PWM_Start+0xfe>
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	2b04      	cmp	r3, #4
 8005de6:	d104      	bne.n	8005df2 <HAL_TIM_PWM_Start+0xc6>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2202      	movs	r2, #2
 8005dec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005df0:	e01b      	b.n	8005e2a <HAL_TIM_PWM_Start+0xfe>
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	2b08      	cmp	r3, #8
 8005df6:	d104      	bne.n	8005e02 <HAL_TIM_PWM_Start+0xd6>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2202      	movs	r2, #2
 8005dfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e00:	e013      	b.n	8005e2a <HAL_TIM_PWM_Start+0xfe>
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	2b0c      	cmp	r3, #12
 8005e06:	d104      	bne.n	8005e12 <HAL_TIM_PWM_Start+0xe6>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2202      	movs	r2, #2
 8005e0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005e10:	e00b      	b.n	8005e2a <HAL_TIM_PWM_Start+0xfe>
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	2b10      	cmp	r3, #16
 8005e16:	d104      	bne.n	8005e22 <HAL_TIM_PWM_Start+0xf6>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2202      	movs	r2, #2
 8005e1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e20:	e003      	b.n	8005e2a <HAL_TIM_PWM_Start+0xfe>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2202      	movs	r2, #2
 8005e26:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	6839      	ldr	r1, [r7, #0]
 8005e32:	4618      	mov	r0, r3
 8005e34:	f000 fdea 	bl	8006a0c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a30      	ldr	r2, [pc, #192]	; (8005f00 <HAL_TIM_PWM_Start+0x1d4>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d004      	beq.n	8005e4c <HAL_TIM_PWM_Start+0x120>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a2f      	ldr	r2, [pc, #188]	; (8005f04 <HAL_TIM_PWM_Start+0x1d8>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d101      	bne.n	8005e50 <HAL_TIM_PWM_Start+0x124>
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e000      	b.n	8005e52 <HAL_TIM_PWM_Start+0x126>
 8005e50:	2300      	movs	r3, #0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d007      	beq.n	8005e66 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a25      	ldr	r2, [pc, #148]	; (8005f00 <HAL_TIM_PWM_Start+0x1d4>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d022      	beq.n	8005eb6 <HAL_TIM_PWM_Start+0x18a>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e78:	d01d      	beq.n	8005eb6 <HAL_TIM_PWM_Start+0x18a>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a22      	ldr	r2, [pc, #136]	; (8005f08 <HAL_TIM_PWM_Start+0x1dc>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d018      	beq.n	8005eb6 <HAL_TIM_PWM_Start+0x18a>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a20      	ldr	r2, [pc, #128]	; (8005f0c <HAL_TIM_PWM_Start+0x1e0>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d013      	beq.n	8005eb6 <HAL_TIM_PWM_Start+0x18a>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a1f      	ldr	r2, [pc, #124]	; (8005f10 <HAL_TIM_PWM_Start+0x1e4>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d00e      	beq.n	8005eb6 <HAL_TIM_PWM_Start+0x18a>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a19      	ldr	r2, [pc, #100]	; (8005f04 <HAL_TIM_PWM_Start+0x1d8>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d009      	beq.n	8005eb6 <HAL_TIM_PWM_Start+0x18a>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a1b      	ldr	r2, [pc, #108]	; (8005f14 <HAL_TIM_PWM_Start+0x1e8>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d004      	beq.n	8005eb6 <HAL_TIM_PWM_Start+0x18a>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a19      	ldr	r2, [pc, #100]	; (8005f18 <HAL_TIM_PWM_Start+0x1ec>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d115      	bne.n	8005ee2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	689a      	ldr	r2, [r3, #8]
 8005ebc:	4b17      	ldr	r3, [pc, #92]	; (8005f1c <HAL_TIM_PWM_Start+0x1f0>)
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2b06      	cmp	r3, #6
 8005ec6:	d015      	beq.n	8005ef4 <HAL_TIM_PWM_Start+0x1c8>
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ece:	d011      	beq.n	8005ef4 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f042 0201 	orr.w	r2, r2, #1
 8005ede:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ee0:	e008      	b.n	8005ef4 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f042 0201 	orr.w	r2, r2, #1
 8005ef0:	601a      	str	r2, [r3, #0]
 8005ef2:	e000      	b.n	8005ef6 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ef4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ef6:	2300      	movs	r3, #0
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	3710      	adds	r7, #16
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	40010000 	.word	0x40010000
 8005f04:	40010400 	.word	0x40010400
 8005f08:	40000400 	.word	0x40000400
 8005f0c:	40000800 	.word	0x40000800
 8005f10:	40000c00 	.word	0x40000c00
 8005f14:	40014000 	.word	0x40014000
 8005f18:	40001800 	.word	0x40001800
 8005f1c:	00010007 	.word	0x00010007

08005f20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b086      	sub	sp, #24
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d101      	bne.n	8005f3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f3a:	2302      	movs	r3, #2
 8005f3c:	e0ff      	b.n	800613e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2201      	movs	r2, #1
 8005f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2b14      	cmp	r3, #20
 8005f4a:	f200 80f0 	bhi.w	800612e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005f4e:	a201      	add	r2, pc, #4	; (adr r2, 8005f54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f54:	08005fa9 	.word	0x08005fa9
 8005f58:	0800612f 	.word	0x0800612f
 8005f5c:	0800612f 	.word	0x0800612f
 8005f60:	0800612f 	.word	0x0800612f
 8005f64:	08005fe9 	.word	0x08005fe9
 8005f68:	0800612f 	.word	0x0800612f
 8005f6c:	0800612f 	.word	0x0800612f
 8005f70:	0800612f 	.word	0x0800612f
 8005f74:	0800602b 	.word	0x0800602b
 8005f78:	0800612f 	.word	0x0800612f
 8005f7c:	0800612f 	.word	0x0800612f
 8005f80:	0800612f 	.word	0x0800612f
 8005f84:	0800606b 	.word	0x0800606b
 8005f88:	0800612f 	.word	0x0800612f
 8005f8c:	0800612f 	.word	0x0800612f
 8005f90:	0800612f 	.word	0x0800612f
 8005f94:	080060ad 	.word	0x080060ad
 8005f98:	0800612f 	.word	0x0800612f
 8005f9c:	0800612f 	.word	0x0800612f
 8005fa0:	0800612f 	.word	0x0800612f
 8005fa4:	080060ed 	.word	0x080060ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	68b9      	ldr	r1, [r7, #8]
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f000 fa34 	bl	800641c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	699a      	ldr	r2, [r3, #24]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f042 0208 	orr.w	r2, r2, #8
 8005fc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	699a      	ldr	r2, [r3, #24]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f022 0204 	bic.w	r2, r2, #4
 8005fd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	6999      	ldr	r1, [r3, #24]
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	691a      	ldr	r2, [r3, #16]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	430a      	orrs	r2, r1
 8005fe4:	619a      	str	r2, [r3, #24]
      break;
 8005fe6:	e0a5      	b.n	8006134 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68b9      	ldr	r1, [r7, #8]
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f000 fa86 	bl	8006500 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	699a      	ldr	r2, [r3, #24]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006002:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	699a      	ldr	r2, [r3, #24]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006012:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	6999      	ldr	r1, [r3, #24]
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	691b      	ldr	r3, [r3, #16]
 800601e:	021a      	lsls	r2, r3, #8
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	430a      	orrs	r2, r1
 8006026:	619a      	str	r2, [r3, #24]
      break;
 8006028:	e084      	b.n	8006134 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68b9      	ldr	r1, [r7, #8]
 8006030:	4618      	mov	r0, r3
 8006032:	f000 fadd 	bl	80065f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	69da      	ldr	r2, [r3, #28]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f042 0208 	orr.w	r2, r2, #8
 8006044:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	69da      	ldr	r2, [r3, #28]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f022 0204 	bic.w	r2, r2, #4
 8006054:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	69d9      	ldr	r1, [r3, #28]
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	691a      	ldr	r2, [r3, #16]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	430a      	orrs	r2, r1
 8006066:	61da      	str	r2, [r3, #28]
      break;
 8006068:	e064      	b.n	8006134 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68b9      	ldr	r1, [r7, #8]
 8006070:	4618      	mov	r0, r3
 8006072:	f000 fb33 	bl	80066dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	69da      	ldr	r2, [r3, #28]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006084:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	69da      	ldr	r2, [r3, #28]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006094:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	69d9      	ldr	r1, [r3, #28]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	691b      	ldr	r3, [r3, #16]
 80060a0:	021a      	lsls	r2, r3, #8
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	430a      	orrs	r2, r1
 80060a8:	61da      	str	r2, [r3, #28]
      break;
 80060aa:	e043      	b.n	8006134 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	68b9      	ldr	r1, [r7, #8]
 80060b2:	4618      	mov	r0, r3
 80060b4:	f000 fb6a 	bl	800678c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f042 0208 	orr.w	r2, r2, #8
 80060c6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f022 0204 	bic.w	r2, r2, #4
 80060d6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	691a      	ldr	r2, [r3, #16]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	430a      	orrs	r2, r1
 80060e8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80060ea:	e023      	b.n	8006134 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	68b9      	ldr	r1, [r7, #8]
 80060f2:	4618      	mov	r0, r3
 80060f4:	f000 fb9c 	bl	8006830 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006106:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006116:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	021a      	lsls	r2, r3, #8
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	430a      	orrs	r2, r1
 800612a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800612c:	e002      	b.n	8006134 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	75fb      	strb	r3, [r7, #23]
      break;
 8006132:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2200      	movs	r2, #0
 8006138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800613c:	7dfb      	ldrb	r3, [r7, #23]
}
 800613e:	4618      	mov	r0, r3
 8006140:	3718      	adds	r7, #24
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop

08006148 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006152:	2300      	movs	r3, #0
 8006154:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800615c:	2b01      	cmp	r3, #1
 800615e:	d101      	bne.n	8006164 <HAL_TIM_ConfigClockSource+0x1c>
 8006160:	2302      	movs	r3, #2
 8006162:	e0b4      	b.n	80062ce <HAL_TIM_ConfigClockSource+0x186>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2202      	movs	r2, #2
 8006170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800617c:	68ba      	ldr	r2, [r7, #8]
 800617e:	4b56      	ldr	r3, [pc, #344]	; (80062d8 <HAL_TIM_ConfigClockSource+0x190>)
 8006180:	4013      	ands	r3, r2
 8006182:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800618a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68ba      	ldr	r2, [r7, #8]
 8006192:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800619c:	d03e      	beq.n	800621c <HAL_TIM_ConfigClockSource+0xd4>
 800619e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061a2:	f200 8087 	bhi.w	80062b4 <HAL_TIM_ConfigClockSource+0x16c>
 80061a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061aa:	f000 8086 	beq.w	80062ba <HAL_TIM_ConfigClockSource+0x172>
 80061ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061b2:	d87f      	bhi.n	80062b4 <HAL_TIM_ConfigClockSource+0x16c>
 80061b4:	2b70      	cmp	r3, #112	; 0x70
 80061b6:	d01a      	beq.n	80061ee <HAL_TIM_ConfigClockSource+0xa6>
 80061b8:	2b70      	cmp	r3, #112	; 0x70
 80061ba:	d87b      	bhi.n	80062b4 <HAL_TIM_ConfigClockSource+0x16c>
 80061bc:	2b60      	cmp	r3, #96	; 0x60
 80061be:	d050      	beq.n	8006262 <HAL_TIM_ConfigClockSource+0x11a>
 80061c0:	2b60      	cmp	r3, #96	; 0x60
 80061c2:	d877      	bhi.n	80062b4 <HAL_TIM_ConfigClockSource+0x16c>
 80061c4:	2b50      	cmp	r3, #80	; 0x50
 80061c6:	d03c      	beq.n	8006242 <HAL_TIM_ConfigClockSource+0xfa>
 80061c8:	2b50      	cmp	r3, #80	; 0x50
 80061ca:	d873      	bhi.n	80062b4 <HAL_TIM_ConfigClockSource+0x16c>
 80061cc:	2b40      	cmp	r3, #64	; 0x40
 80061ce:	d058      	beq.n	8006282 <HAL_TIM_ConfigClockSource+0x13a>
 80061d0:	2b40      	cmp	r3, #64	; 0x40
 80061d2:	d86f      	bhi.n	80062b4 <HAL_TIM_ConfigClockSource+0x16c>
 80061d4:	2b30      	cmp	r3, #48	; 0x30
 80061d6:	d064      	beq.n	80062a2 <HAL_TIM_ConfigClockSource+0x15a>
 80061d8:	2b30      	cmp	r3, #48	; 0x30
 80061da:	d86b      	bhi.n	80062b4 <HAL_TIM_ConfigClockSource+0x16c>
 80061dc:	2b20      	cmp	r3, #32
 80061de:	d060      	beq.n	80062a2 <HAL_TIM_ConfigClockSource+0x15a>
 80061e0:	2b20      	cmp	r3, #32
 80061e2:	d867      	bhi.n	80062b4 <HAL_TIM_ConfigClockSource+0x16c>
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d05c      	beq.n	80062a2 <HAL_TIM_ConfigClockSource+0x15a>
 80061e8:	2b10      	cmp	r3, #16
 80061ea:	d05a      	beq.n	80062a2 <HAL_TIM_ConfigClockSource+0x15a>
 80061ec:	e062      	b.n	80062b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6818      	ldr	r0, [r3, #0]
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	6899      	ldr	r1, [r3, #8]
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	685a      	ldr	r2, [r3, #4]
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	68db      	ldr	r3, [r3, #12]
 80061fe:	f000 fbe5 	bl	80069cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	689b      	ldr	r3, [r3, #8]
 8006208:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006210:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	68ba      	ldr	r2, [r7, #8]
 8006218:	609a      	str	r2, [r3, #8]
      break;
 800621a:	e04f      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6818      	ldr	r0, [r3, #0]
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	6899      	ldr	r1, [r3, #8]
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	685a      	ldr	r2, [r3, #4]
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	f000 fbce 	bl	80069cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	689a      	ldr	r2, [r3, #8]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800623e:	609a      	str	r2, [r3, #8]
      break;
 8006240:	e03c      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6818      	ldr	r0, [r3, #0]
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	6859      	ldr	r1, [r3, #4]
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	461a      	mov	r2, r3
 8006250:	f000 fb42 	bl	80068d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	2150      	movs	r1, #80	; 0x50
 800625a:	4618      	mov	r0, r3
 800625c:	f000 fb9b 	bl	8006996 <TIM_ITRx_SetConfig>
      break;
 8006260:	e02c      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6818      	ldr	r0, [r3, #0]
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	6859      	ldr	r1, [r3, #4]
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	461a      	mov	r2, r3
 8006270:	f000 fb61 	bl	8006936 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2160      	movs	r1, #96	; 0x60
 800627a:	4618      	mov	r0, r3
 800627c:	f000 fb8b 	bl	8006996 <TIM_ITRx_SetConfig>
      break;
 8006280:	e01c      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6818      	ldr	r0, [r3, #0]
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	6859      	ldr	r1, [r3, #4]
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	68db      	ldr	r3, [r3, #12]
 800628e:	461a      	mov	r2, r3
 8006290:	f000 fb22 	bl	80068d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2140      	movs	r1, #64	; 0x40
 800629a:	4618      	mov	r0, r3
 800629c:	f000 fb7b 	bl	8006996 <TIM_ITRx_SetConfig>
      break;
 80062a0:	e00c      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681a      	ldr	r2, [r3, #0]
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4619      	mov	r1, r3
 80062ac:	4610      	mov	r0, r2
 80062ae:	f000 fb72 	bl	8006996 <TIM_ITRx_SetConfig>
      break;
 80062b2:	e003      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	73fb      	strb	r3, [r7, #15]
      break;
 80062b8:	e000      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80062ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80062cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3710      	adds	r7, #16
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}
 80062d6:	bf00      	nop
 80062d8:	fffeff88 	.word	0xfffeff88

080062dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80062dc:	b480      	push	{r7}
 80062de:	b085      	sub	sp, #20
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
 80062e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	4a40      	ldr	r2, [pc, #256]	; (80063f0 <TIM_Base_SetConfig+0x114>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d013      	beq.n	800631c <TIM_Base_SetConfig+0x40>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062fa:	d00f      	beq.n	800631c <TIM_Base_SetConfig+0x40>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	4a3d      	ldr	r2, [pc, #244]	; (80063f4 <TIM_Base_SetConfig+0x118>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d00b      	beq.n	800631c <TIM_Base_SetConfig+0x40>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	4a3c      	ldr	r2, [pc, #240]	; (80063f8 <TIM_Base_SetConfig+0x11c>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d007      	beq.n	800631c <TIM_Base_SetConfig+0x40>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	4a3b      	ldr	r2, [pc, #236]	; (80063fc <TIM_Base_SetConfig+0x120>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d003      	beq.n	800631c <TIM_Base_SetConfig+0x40>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4a3a      	ldr	r2, [pc, #232]	; (8006400 <TIM_Base_SetConfig+0x124>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d108      	bne.n	800632e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006322:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	68fa      	ldr	r2, [r7, #12]
 800632a:	4313      	orrs	r3, r2
 800632c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a2f      	ldr	r2, [pc, #188]	; (80063f0 <TIM_Base_SetConfig+0x114>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d02b      	beq.n	800638e <TIM_Base_SetConfig+0xb2>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800633c:	d027      	beq.n	800638e <TIM_Base_SetConfig+0xb2>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a2c      	ldr	r2, [pc, #176]	; (80063f4 <TIM_Base_SetConfig+0x118>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d023      	beq.n	800638e <TIM_Base_SetConfig+0xb2>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a2b      	ldr	r2, [pc, #172]	; (80063f8 <TIM_Base_SetConfig+0x11c>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d01f      	beq.n	800638e <TIM_Base_SetConfig+0xb2>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a2a      	ldr	r2, [pc, #168]	; (80063fc <TIM_Base_SetConfig+0x120>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d01b      	beq.n	800638e <TIM_Base_SetConfig+0xb2>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a29      	ldr	r2, [pc, #164]	; (8006400 <TIM_Base_SetConfig+0x124>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d017      	beq.n	800638e <TIM_Base_SetConfig+0xb2>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a28      	ldr	r2, [pc, #160]	; (8006404 <TIM_Base_SetConfig+0x128>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d013      	beq.n	800638e <TIM_Base_SetConfig+0xb2>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a27      	ldr	r2, [pc, #156]	; (8006408 <TIM_Base_SetConfig+0x12c>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d00f      	beq.n	800638e <TIM_Base_SetConfig+0xb2>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a26      	ldr	r2, [pc, #152]	; (800640c <TIM_Base_SetConfig+0x130>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d00b      	beq.n	800638e <TIM_Base_SetConfig+0xb2>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a25      	ldr	r2, [pc, #148]	; (8006410 <TIM_Base_SetConfig+0x134>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d007      	beq.n	800638e <TIM_Base_SetConfig+0xb2>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a24      	ldr	r2, [pc, #144]	; (8006414 <TIM_Base_SetConfig+0x138>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d003      	beq.n	800638e <TIM_Base_SetConfig+0xb2>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a23      	ldr	r2, [pc, #140]	; (8006418 <TIM_Base_SetConfig+0x13c>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d108      	bne.n	80063a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006394:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	4313      	orrs	r3, r2
 800639e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	68fa      	ldr	r2, [r7, #12]
 80063b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	689a      	ldr	r2, [r3, #8]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	4a0a      	ldr	r2, [pc, #40]	; (80063f0 <TIM_Base_SetConfig+0x114>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d003      	beq.n	80063d4 <TIM_Base_SetConfig+0xf8>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4a0c      	ldr	r2, [pc, #48]	; (8006400 <TIM_Base_SetConfig+0x124>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d103      	bne.n	80063dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	691a      	ldr	r2, [r3, #16]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	615a      	str	r2, [r3, #20]
}
 80063e2:	bf00      	nop
 80063e4:	3714      	adds	r7, #20
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	40010000 	.word	0x40010000
 80063f4:	40000400 	.word	0x40000400
 80063f8:	40000800 	.word	0x40000800
 80063fc:	40000c00 	.word	0x40000c00
 8006400:	40010400 	.word	0x40010400
 8006404:	40014000 	.word	0x40014000
 8006408:	40014400 	.word	0x40014400
 800640c:	40014800 	.word	0x40014800
 8006410:	40001800 	.word	0x40001800
 8006414:	40001c00 	.word	0x40001c00
 8006418:	40002000 	.word	0x40002000

0800641c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800641c:	b480      	push	{r7}
 800641e:	b087      	sub	sp, #28
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a1b      	ldr	r3, [r3, #32]
 800642a:	f023 0201 	bic.w	r2, r3, #1
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a1b      	ldr	r3, [r3, #32]
 8006436:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	699b      	ldr	r3, [r3, #24]
 8006442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006444:	68fa      	ldr	r2, [r7, #12]
 8006446:	4b2b      	ldr	r3, [pc, #172]	; (80064f4 <TIM_OC1_SetConfig+0xd8>)
 8006448:	4013      	ands	r3, r2
 800644a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f023 0303 	bic.w	r3, r3, #3
 8006452:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	68fa      	ldr	r2, [r7, #12]
 800645a:	4313      	orrs	r3, r2
 800645c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	f023 0302 	bic.w	r3, r3, #2
 8006464:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	697a      	ldr	r2, [r7, #20]
 800646c:	4313      	orrs	r3, r2
 800646e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	4a21      	ldr	r2, [pc, #132]	; (80064f8 <TIM_OC1_SetConfig+0xdc>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d003      	beq.n	8006480 <TIM_OC1_SetConfig+0x64>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	4a20      	ldr	r2, [pc, #128]	; (80064fc <TIM_OC1_SetConfig+0xe0>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d10c      	bne.n	800649a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	f023 0308 	bic.w	r3, r3, #8
 8006486:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	68db      	ldr	r3, [r3, #12]
 800648c:	697a      	ldr	r2, [r7, #20]
 800648e:	4313      	orrs	r3, r2
 8006490:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	f023 0304 	bic.w	r3, r3, #4
 8006498:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	4a16      	ldr	r2, [pc, #88]	; (80064f8 <TIM_OC1_SetConfig+0xdc>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d003      	beq.n	80064aa <TIM_OC1_SetConfig+0x8e>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	4a15      	ldr	r2, [pc, #84]	; (80064fc <TIM_OC1_SetConfig+0xe0>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d111      	bne.n	80064ce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80064b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	695b      	ldr	r3, [r3, #20]
 80064be:	693a      	ldr	r2, [r7, #16]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	699b      	ldr	r3, [r3, #24]
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	4313      	orrs	r3, r2
 80064cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	68fa      	ldr	r2, [r7, #12]
 80064d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	685a      	ldr	r2, [r3, #4]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	697a      	ldr	r2, [r7, #20]
 80064e6:	621a      	str	r2, [r3, #32]
}
 80064e8:	bf00      	nop
 80064ea:	371c      	adds	r7, #28
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr
 80064f4:	fffeff8f 	.word	0xfffeff8f
 80064f8:	40010000 	.word	0x40010000
 80064fc:	40010400 	.word	0x40010400

08006500 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006500:	b480      	push	{r7}
 8006502:	b087      	sub	sp, #28
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6a1b      	ldr	r3, [r3, #32]
 800650e:	f023 0210 	bic.w	r2, r3, #16
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	699b      	ldr	r3, [r3, #24]
 8006526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006528:	68fa      	ldr	r2, [r7, #12]
 800652a:	4b2e      	ldr	r3, [pc, #184]	; (80065e4 <TIM_OC2_SetConfig+0xe4>)
 800652c:	4013      	ands	r3, r2
 800652e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006536:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	021b      	lsls	r3, r3, #8
 800653e:	68fa      	ldr	r2, [r7, #12]
 8006540:	4313      	orrs	r3, r2
 8006542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	f023 0320 	bic.w	r3, r3, #32
 800654a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	011b      	lsls	r3, r3, #4
 8006552:	697a      	ldr	r2, [r7, #20]
 8006554:	4313      	orrs	r3, r2
 8006556:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a23      	ldr	r2, [pc, #140]	; (80065e8 <TIM_OC2_SetConfig+0xe8>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d003      	beq.n	8006568 <TIM_OC2_SetConfig+0x68>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a22      	ldr	r2, [pc, #136]	; (80065ec <TIM_OC2_SetConfig+0xec>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d10d      	bne.n	8006584 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800656e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	011b      	lsls	r3, r3, #4
 8006576:	697a      	ldr	r2, [r7, #20]
 8006578:	4313      	orrs	r3, r2
 800657a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006582:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	4a18      	ldr	r2, [pc, #96]	; (80065e8 <TIM_OC2_SetConfig+0xe8>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d003      	beq.n	8006594 <TIM_OC2_SetConfig+0x94>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4a17      	ldr	r2, [pc, #92]	; (80065ec <TIM_OC2_SetConfig+0xec>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d113      	bne.n	80065bc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800659a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80065a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	695b      	ldr	r3, [r3, #20]
 80065a8:	009b      	lsls	r3, r3, #2
 80065aa:	693a      	ldr	r2, [r7, #16]
 80065ac:	4313      	orrs	r3, r2
 80065ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	699b      	ldr	r3, [r3, #24]
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	693a      	ldr	r2, [r7, #16]
 80065b8:	4313      	orrs	r3, r2
 80065ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	693a      	ldr	r2, [r7, #16]
 80065c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	68fa      	ldr	r2, [r7, #12]
 80065c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	685a      	ldr	r2, [r3, #4]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	697a      	ldr	r2, [r7, #20]
 80065d4:	621a      	str	r2, [r3, #32]
}
 80065d6:	bf00      	nop
 80065d8:	371c      	adds	r7, #28
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr
 80065e2:	bf00      	nop
 80065e4:	feff8fff 	.word	0xfeff8fff
 80065e8:	40010000 	.word	0x40010000
 80065ec:	40010400 	.word	0x40010400

080065f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b087      	sub	sp, #28
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a1b      	ldr	r3, [r3, #32]
 80065fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a1b      	ldr	r3, [r3, #32]
 800660a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	69db      	ldr	r3, [r3, #28]
 8006616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006618:	68fa      	ldr	r2, [r7, #12]
 800661a:	4b2d      	ldr	r3, [pc, #180]	; (80066d0 <TIM_OC3_SetConfig+0xe0>)
 800661c:	4013      	ands	r3, r2
 800661e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f023 0303 	bic.w	r3, r3, #3
 8006626:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68fa      	ldr	r2, [r7, #12]
 800662e:	4313      	orrs	r3, r2
 8006630:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006638:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	021b      	lsls	r3, r3, #8
 8006640:	697a      	ldr	r2, [r7, #20]
 8006642:	4313      	orrs	r3, r2
 8006644:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	4a22      	ldr	r2, [pc, #136]	; (80066d4 <TIM_OC3_SetConfig+0xe4>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d003      	beq.n	8006656 <TIM_OC3_SetConfig+0x66>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	4a21      	ldr	r2, [pc, #132]	; (80066d8 <TIM_OC3_SetConfig+0xe8>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d10d      	bne.n	8006672 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800665c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	68db      	ldr	r3, [r3, #12]
 8006662:	021b      	lsls	r3, r3, #8
 8006664:	697a      	ldr	r2, [r7, #20]
 8006666:	4313      	orrs	r3, r2
 8006668:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006670:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a17      	ldr	r2, [pc, #92]	; (80066d4 <TIM_OC3_SetConfig+0xe4>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d003      	beq.n	8006682 <TIM_OC3_SetConfig+0x92>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a16      	ldr	r2, [pc, #88]	; (80066d8 <TIM_OC3_SetConfig+0xe8>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d113      	bne.n	80066aa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006688:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006690:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	695b      	ldr	r3, [r3, #20]
 8006696:	011b      	lsls	r3, r3, #4
 8006698:	693a      	ldr	r2, [r7, #16]
 800669a:	4313      	orrs	r3, r2
 800669c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	699b      	ldr	r3, [r3, #24]
 80066a2:	011b      	lsls	r3, r3, #4
 80066a4:	693a      	ldr	r2, [r7, #16]
 80066a6:	4313      	orrs	r3, r2
 80066a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	693a      	ldr	r2, [r7, #16]
 80066ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	68fa      	ldr	r2, [r7, #12]
 80066b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	685a      	ldr	r2, [r3, #4]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	697a      	ldr	r2, [r7, #20]
 80066c2:	621a      	str	r2, [r3, #32]
}
 80066c4:	bf00      	nop
 80066c6:	371c      	adds	r7, #28
 80066c8:	46bd      	mov	sp, r7
 80066ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ce:	4770      	bx	lr
 80066d0:	fffeff8f 	.word	0xfffeff8f
 80066d4:	40010000 	.word	0x40010000
 80066d8:	40010400 	.word	0x40010400

080066dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066dc:	b480      	push	{r7}
 80066de:	b087      	sub	sp, #28
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6a1b      	ldr	r3, [r3, #32]
 80066ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a1b      	ldr	r3, [r3, #32]
 80066f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	69db      	ldr	r3, [r3, #28]
 8006702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006704:	68fa      	ldr	r2, [r7, #12]
 8006706:	4b1e      	ldr	r3, [pc, #120]	; (8006780 <TIM_OC4_SetConfig+0xa4>)
 8006708:	4013      	ands	r3, r2
 800670a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006712:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	021b      	lsls	r3, r3, #8
 800671a:	68fa      	ldr	r2, [r7, #12]
 800671c:	4313      	orrs	r3, r2
 800671e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006726:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	031b      	lsls	r3, r3, #12
 800672e:	693a      	ldr	r2, [r7, #16]
 8006730:	4313      	orrs	r3, r2
 8006732:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a13      	ldr	r2, [pc, #76]	; (8006784 <TIM_OC4_SetConfig+0xa8>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d003      	beq.n	8006744 <TIM_OC4_SetConfig+0x68>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a12      	ldr	r2, [pc, #72]	; (8006788 <TIM_OC4_SetConfig+0xac>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d109      	bne.n	8006758 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800674a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	695b      	ldr	r3, [r3, #20]
 8006750:	019b      	lsls	r3, r3, #6
 8006752:	697a      	ldr	r2, [r7, #20]
 8006754:	4313      	orrs	r3, r2
 8006756:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	697a      	ldr	r2, [r7, #20]
 800675c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	68fa      	ldr	r2, [r7, #12]
 8006762:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	685a      	ldr	r2, [r3, #4]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	693a      	ldr	r2, [r7, #16]
 8006770:	621a      	str	r2, [r3, #32]
}
 8006772:	bf00      	nop
 8006774:	371c      	adds	r7, #28
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr
 800677e:	bf00      	nop
 8006780:	feff8fff 	.word	0xfeff8fff
 8006784:	40010000 	.word	0x40010000
 8006788:	40010400 	.word	0x40010400

0800678c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800678c:	b480      	push	{r7}
 800678e:	b087      	sub	sp, #28
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6a1b      	ldr	r3, [r3, #32]
 800679a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6a1b      	ldr	r3, [r3, #32]
 80067a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80067b4:	68fa      	ldr	r2, [r7, #12]
 80067b6:	4b1b      	ldr	r3, [pc, #108]	; (8006824 <TIM_OC5_SetConfig+0x98>)
 80067b8:	4013      	ands	r3, r2
 80067ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	68fa      	ldr	r2, [r7, #12]
 80067c2:	4313      	orrs	r3, r2
 80067c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80067cc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	041b      	lsls	r3, r3, #16
 80067d4:	693a      	ldr	r2, [r7, #16]
 80067d6:	4313      	orrs	r3, r2
 80067d8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a12      	ldr	r2, [pc, #72]	; (8006828 <TIM_OC5_SetConfig+0x9c>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d003      	beq.n	80067ea <TIM_OC5_SetConfig+0x5e>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a11      	ldr	r2, [pc, #68]	; (800682c <TIM_OC5_SetConfig+0xa0>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d109      	bne.n	80067fe <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067f0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	695b      	ldr	r3, [r3, #20]
 80067f6:	021b      	lsls	r3, r3, #8
 80067f8:	697a      	ldr	r2, [r7, #20]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	697a      	ldr	r2, [r7, #20]
 8006802:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	68fa      	ldr	r2, [r7, #12]
 8006808:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	685a      	ldr	r2, [r3, #4]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	693a      	ldr	r2, [r7, #16]
 8006816:	621a      	str	r2, [r3, #32]
}
 8006818:	bf00      	nop
 800681a:	371c      	adds	r7, #28
 800681c:	46bd      	mov	sp, r7
 800681e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006822:	4770      	bx	lr
 8006824:	fffeff8f 	.word	0xfffeff8f
 8006828:	40010000 	.word	0x40010000
 800682c:	40010400 	.word	0x40010400

08006830 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006830:	b480      	push	{r7}
 8006832:	b087      	sub	sp, #28
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6a1b      	ldr	r3, [r3, #32]
 800683e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a1b      	ldr	r3, [r3, #32]
 800684a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	4b1c      	ldr	r3, [pc, #112]	; (80068cc <TIM_OC6_SetConfig+0x9c>)
 800685c:	4013      	ands	r3, r2
 800685e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	021b      	lsls	r3, r3, #8
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	4313      	orrs	r3, r2
 800686a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006872:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	051b      	lsls	r3, r3, #20
 800687a:	693a      	ldr	r2, [r7, #16]
 800687c:	4313      	orrs	r3, r2
 800687e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a13      	ldr	r2, [pc, #76]	; (80068d0 <TIM_OC6_SetConfig+0xa0>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d003      	beq.n	8006890 <TIM_OC6_SetConfig+0x60>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	4a12      	ldr	r2, [pc, #72]	; (80068d4 <TIM_OC6_SetConfig+0xa4>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d109      	bne.n	80068a4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006896:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	695b      	ldr	r3, [r3, #20]
 800689c:	029b      	lsls	r3, r3, #10
 800689e:	697a      	ldr	r2, [r7, #20]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	697a      	ldr	r2, [r7, #20]
 80068a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	68fa      	ldr	r2, [r7, #12]
 80068ae:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	685a      	ldr	r2, [r3, #4]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	693a      	ldr	r2, [r7, #16]
 80068bc:	621a      	str	r2, [r3, #32]
}
 80068be:	bf00      	nop
 80068c0:	371c      	adds	r7, #28
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr
 80068ca:	bf00      	nop
 80068cc:	feff8fff 	.word	0xfeff8fff
 80068d0:	40010000 	.word	0x40010000
 80068d4:	40010400 	.word	0x40010400

080068d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068d8:	b480      	push	{r7}
 80068da:	b087      	sub	sp, #28
 80068dc:	af00      	add	r7, sp, #0
 80068de:	60f8      	str	r0, [r7, #12]
 80068e0:	60b9      	str	r1, [r7, #8]
 80068e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6a1b      	ldr	r3, [r3, #32]
 80068e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6a1b      	ldr	r3, [r3, #32]
 80068ee:	f023 0201 	bic.w	r2, r3, #1
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	699b      	ldr	r3, [r3, #24]
 80068fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006902:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	011b      	lsls	r3, r3, #4
 8006908:	693a      	ldr	r2, [r7, #16]
 800690a:	4313      	orrs	r3, r2
 800690c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	f023 030a 	bic.w	r3, r3, #10
 8006914:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006916:	697a      	ldr	r2, [r7, #20]
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	4313      	orrs	r3, r2
 800691c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	693a      	ldr	r2, [r7, #16]
 8006922:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	697a      	ldr	r2, [r7, #20]
 8006928:	621a      	str	r2, [r3, #32]
}
 800692a:	bf00      	nop
 800692c:	371c      	adds	r7, #28
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr

08006936 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006936:	b480      	push	{r7}
 8006938:	b087      	sub	sp, #28
 800693a:	af00      	add	r7, sp, #0
 800693c:	60f8      	str	r0, [r7, #12]
 800693e:	60b9      	str	r1, [r7, #8]
 8006940:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6a1b      	ldr	r3, [r3, #32]
 8006946:	f023 0210 	bic.w	r2, r3, #16
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	699b      	ldr	r3, [r3, #24]
 8006952:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	6a1b      	ldr	r3, [r3, #32]
 8006958:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006960:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	031b      	lsls	r3, r3, #12
 8006966:	697a      	ldr	r2, [r7, #20]
 8006968:	4313      	orrs	r3, r2
 800696a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006972:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	011b      	lsls	r3, r3, #4
 8006978:	693a      	ldr	r2, [r7, #16]
 800697a:	4313      	orrs	r3, r2
 800697c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	697a      	ldr	r2, [r7, #20]
 8006982:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	693a      	ldr	r2, [r7, #16]
 8006988:	621a      	str	r2, [r3, #32]
}
 800698a:	bf00      	nop
 800698c:	371c      	adds	r7, #28
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr

08006996 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006996:	b480      	push	{r7}
 8006998:	b085      	sub	sp, #20
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
 800699e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80069ae:	683a      	ldr	r2, [r7, #0]
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	4313      	orrs	r3, r2
 80069b4:	f043 0307 	orr.w	r3, r3, #7
 80069b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	68fa      	ldr	r2, [r7, #12]
 80069be:	609a      	str	r2, [r3, #8]
}
 80069c0:	bf00      	nop
 80069c2:	3714      	adds	r7, #20
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr

080069cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b087      	sub	sp, #28
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	60f8      	str	r0, [r7, #12]
 80069d4:	60b9      	str	r1, [r7, #8]
 80069d6:	607a      	str	r2, [r7, #4]
 80069d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80069e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	021a      	lsls	r2, r3, #8
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	431a      	orrs	r2, r3
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	697a      	ldr	r2, [r7, #20]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	697a      	ldr	r2, [r7, #20]
 80069fe:	609a      	str	r2, [r3, #8]
}
 8006a00:	bf00      	nop
 8006a02:	371c      	adds	r7, #28
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr

08006a0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b087      	sub	sp, #28
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	60f8      	str	r0, [r7, #12]
 8006a14:	60b9      	str	r1, [r7, #8]
 8006a16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	f003 031f 	and.w	r3, r3, #31
 8006a1e:	2201      	movs	r2, #1
 8006a20:	fa02 f303 	lsl.w	r3, r2, r3
 8006a24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	6a1a      	ldr	r2, [r3, #32]
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	43db      	mvns	r3, r3
 8006a2e:	401a      	ands	r2, r3
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6a1a      	ldr	r2, [r3, #32]
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	f003 031f 	and.w	r3, r3, #31
 8006a3e:	6879      	ldr	r1, [r7, #4]
 8006a40:	fa01 f303 	lsl.w	r3, r1, r3
 8006a44:	431a      	orrs	r2, r3
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	621a      	str	r2, [r3, #32]
}
 8006a4a:	bf00      	nop
 8006a4c:	371c      	adds	r7, #28
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr
	...

08006a58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b085      	sub	sp, #20
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a68:	2b01      	cmp	r3, #1
 8006a6a:	d101      	bne.n	8006a70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a6c:	2302      	movs	r3, #2
 8006a6e:	e06d      	b.n	8006b4c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2202      	movs	r2, #2
 8006a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	685b      	ldr	r3, [r3, #4]
 8006a86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a30      	ldr	r2, [pc, #192]	; (8006b58 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d004      	beq.n	8006aa4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a2f      	ldr	r2, [pc, #188]	; (8006b5c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d108      	bne.n	8006ab6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006aaa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	68fa      	ldr	r2, [r7, #12]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006abc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	68fa      	ldr	r2, [r7, #12]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	68fa      	ldr	r2, [r7, #12]
 8006ace:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a20      	ldr	r2, [pc, #128]	; (8006b58 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d022      	beq.n	8006b20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ae2:	d01d      	beq.n	8006b20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a1d      	ldr	r2, [pc, #116]	; (8006b60 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d018      	beq.n	8006b20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a1c      	ldr	r2, [pc, #112]	; (8006b64 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d013      	beq.n	8006b20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a1a      	ldr	r2, [pc, #104]	; (8006b68 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d00e      	beq.n	8006b20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a15      	ldr	r2, [pc, #84]	; (8006b5c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d009      	beq.n	8006b20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a16      	ldr	r2, [pc, #88]	; (8006b6c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d004      	beq.n	8006b20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a15      	ldr	r2, [pc, #84]	; (8006b70 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d10c      	bne.n	8006b3a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b26:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	68ba      	ldr	r2, [r7, #8]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68ba      	ldr	r2, [r7, #8]
 8006b38:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2200      	movs	r2, #0
 8006b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b4a:	2300      	movs	r3, #0
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3714      	adds	r7, #20
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr
 8006b58:	40010000 	.word	0x40010000
 8006b5c:	40010400 	.word	0x40010400
 8006b60:	40000400 	.word	0x40000400
 8006b64:	40000800 	.word	0x40000800
 8006b68:	40000c00 	.word	0x40000c00
 8006b6c:	40014000 	.word	0x40014000
 8006b70:	40001800 	.word	0x40001800

08006b74 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b085      	sub	sp, #20
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d101      	bne.n	8006b90 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006b8c:	2302      	movs	r3, #2
 8006b8e:	e065      	b.n	8006c5c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	68db      	ldr	r3, [r3, #12]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	691b      	ldr	r3, [r3, #16]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	695b      	ldr	r3, [r3, #20]
 8006be8:	4313      	orrs	r3, r2
 8006bea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	699b      	ldr	r3, [r3, #24]
 8006c04:	041b      	lsls	r3, r3, #16
 8006c06:	4313      	orrs	r3, r2
 8006c08:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a16      	ldr	r2, [pc, #88]	; (8006c68 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d004      	beq.n	8006c1e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	4a14      	ldr	r2, [pc, #80]	; (8006c6c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d115      	bne.n	8006c4a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c28:	051b      	lsls	r3, r3, #20
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	69db      	ldr	r3, [r3, #28]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	6a1b      	ldr	r3, [r3, #32]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	68fa      	ldr	r2, [r7, #12]
 8006c50:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2200      	movs	r2, #0
 8006c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c5a:	2300      	movs	r3, #0
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3714      	adds	r7, #20
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr
 8006c68:	40010000 	.word	0x40010000
 8006c6c:	40010400 	.word	0x40010400

08006c70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b082      	sub	sp, #8
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d101      	bne.n	8006c82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c7e:	2301      	movs	r3, #1
 8006c80:	e040      	b.n	8006d04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d106      	bne.n	8006c98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f7fc f8ac 	bl	8002df0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2224      	movs	r2, #36	; 0x24
 8006c9c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	681a      	ldr	r2, [r3, #0]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f022 0201 	bic.w	r2, r2, #1
 8006cac:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	f000 fbe6 	bl	8007480 <UART_SetConfig>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	d101      	bne.n	8006cbe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e022      	b.n	8006d04 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d002      	beq.n	8006ccc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f000 fe3e 	bl	8007948 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	685a      	ldr	r2, [r3, #4]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006cda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	689a      	ldr	r2, [r3, #8]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006cea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	681a      	ldr	r2, [r3, #0]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f042 0201 	orr.w	r2, r2, #1
 8006cfa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f000 fec5 	bl	8007a8c <UART_CheckIdleState>
 8006d02:	4603      	mov	r3, r0
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3708      	adds	r7, #8
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}

08006d0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b08a      	sub	sp, #40	; 0x28
 8006d10:	af02      	add	r7, sp, #8
 8006d12:	60f8      	str	r0, [r7, #12]
 8006d14:	60b9      	str	r1, [r7, #8]
 8006d16:	603b      	str	r3, [r7, #0]
 8006d18:	4613      	mov	r3, r2
 8006d1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006d20:	2b20      	cmp	r3, #32
 8006d22:	d171      	bne.n	8006e08 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d002      	beq.n	8006d30 <HAL_UART_Transmit+0x24>
 8006d2a:	88fb      	ldrh	r3, [r7, #6]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d101      	bne.n	8006d34 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	e06a      	b.n	8006e0a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2200      	movs	r2, #0
 8006d38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2221      	movs	r2, #33	; 0x21
 8006d40:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d42:	f7fc f9df 	bl	8003104 <HAL_GetTick>
 8006d46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	88fa      	ldrh	r2, [r7, #6]
 8006d4c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	88fa      	ldrh	r2, [r7, #6]
 8006d54:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d60:	d108      	bne.n	8006d74 <HAL_UART_Transmit+0x68>
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	691b      	ldr	r3, [r3, #16]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d104      	bne.n	8006d74 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	61bb      	str	r3, [r7, #24]
 8006d72:	e003      	b.n	8006d7c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d7c:	e02c      	b.n	8006dd8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	9300      	str	r3, [sp, #0]
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	2200      	movs	r2, #0
 8006d86:	2180      	movs	r1, #128	; 0x80
 8006d88:	68f8      	ldr	r0, [r7, #12]
 8006d8a:	f000 feb6 	bl	8007afa <UART_WaitOnFlagUntilTimeout>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d001      	beq.n	8006d98 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8006d94:	2303      	movs	r3, #3
 8006d96:	e038      	b.n	8006e0a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d10b      	bne.n	8006db6 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d9e:	69bb      	ldr	r3, [r7, #24]
 8006da0:	881b      	ldrh	r3, [r3, #0]
 8006da2:	461a      	mov	r2, r3
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dac:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006dae:	69bb      	ldr	r3, [r7, #24]
 8006db0:	3302      	adds	r3, #2
 8006db2:	61bb      	str	r3, [r7, #24]
 8006db4:	e007      	b.n	8006dc6 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006db6:	69fb      	ldr	r3, [r7, #28]
 8006db8:	781a      	ldrb	r2, [r3, #0]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006dc0:	69fb      	ldr	r3, [r7, #28]
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	3b01      	subs	r3, #1
 8006dd0:	b29a      	uxth	r2, r3
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d1cc      	bne.n	8006d7e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	9300      	str	r3, [sp, #0]
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	2200      	movs	r2, #0
 8006dec:	2140      	movs	r1, #64	; 0x40
 8006dee:	68f8      	ldr	r0, [r7, #12]
 8006df0:	f000 fe83 	bl	8007afa <UART_WaitOnFlagUntilTimeout>
 8006df4:	4603      	mov	r3, r0
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d001      	beq.n	8006dfe <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8006dfa:	2303      	movs	r3, #3
 8006dfc:	e005      	b.n	8006e0a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2220      	movs	r2, #32
 8006e02:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006e04:	2300      	movs	r3, #0
 8006e06:	e000      	b.n	8006e0a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8006e08:	2302      	movs	r3, #2
  }
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3720      	adds	r7, #32
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}

08006e12 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e12:	b580      	push	{r7, lr}
 8006e14:	b08a      	sub	sp, #40	; 0x28
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	60f8      	str	r0, [r7, #12]
 8006e1a:	60b9      	str	r1, [r7, #8]
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e26:	2b20      	cmp	r3, #32
 8006e28:	d132      	bne.n	8006e90 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d002      	beq.n	8006e36 <HAL_UART_Receive_IT+0x24>
 8006e30:	88fb      	ldrh	r3, [r7, #6]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d101      	bne.n	8006e3a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e02b      	b.n	8006e92 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d018      	beq.n	8006e80 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	e853 3f00 	ldrex	r3, [r3]
 8006e5a:	613b      	str	r3, [r7, #16]
   return(result);
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006e62:	627b      	str	r3, [r7, #36]	; 0x24
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	461a      	mov	r2, r3
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6c:	623b      	str	r3, [r7, #32]
 8006e6e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e70:	69f9      	ldr	r1, [r7, #28]
 8006e72:	6a3a      	ldr	r2, [r7, #32]
 8006e74:	e841 2300 	strex	r3, r2, [r1]
 8006e78:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e7a:	69bb      	ldr	r3, [r7, #24]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d1e6      	bne.n	8006e4e <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006e80:	88fb      	ldrh	r3, [r7, #6]
 8006e82:	461a      	mov	r2, r3
 8006e84:	68b9      	ldr	r1, [r7, #8]
 8006e86:	68f8      	ldr	r0, [r7, #12]
 8006e88:	f000 fefe 	bl	8007c88 <UART_Start_Receive_IT>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	e000      	b.n	8006e92 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8006e90:	2302      	movs	r3, #2
  }
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	3728      	adds	r7, #40	; 0x28
 8006e96:	46bd      	mov	sp, r7
 8006e98:	bd80      	pop	{r7, pc}
	...

08006e9c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b0ba      	sub	sp, #232	; 0xe8
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	69db      	ldr	r3, [r3, #28]
 8006eaa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006ec2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006ec6:	f640 030f 	movw	r3, #2063	; 0x80f
 8006eca:	4013      	ands	r3, r2
 8006ecc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006ed0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d115      	bne.n	8006f04 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006ed8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006edc:	f003 0320 	and.w	r3, r3, #32
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d00f      	beq.n	8006f04 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006ee4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ee8:	f003 0320 	and.w	r3, r3, #32
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d009      	beq.n	8006f04 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	f000 8297 	beq.w	8007428 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	4798      	blx	r3
      }
      return;
 8006f02:	e291      	b.n	8007428 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006f04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	f000 8117 	beq.w	800713c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006f0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f12:	f003 0301 	and.w	r3, r3, #1
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d106      	bne.n	8006f28 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006f1a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006f1e:	4b85      	ldr	r3, [pc, #532]	; (8007134 <HAL_UART_IRQHandler+0x298>)
 8006f20:	4013      	ands	r3, r2
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	f000 810a 	beq.w	800713c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f2c:	f003 0301 	and.w	r3, r3, #1
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d011      	beq.n	8006f58 <HAL_UART_IRQHandler+0xbc>
 8006f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00b      	beq.n	8006f58 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2201      	movs	r2, #1
 8006f46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f4e:	f043 0201 	orr.w	r2, r3, #1
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f5c:	f003 0302 	and.w	r3, r3, #2
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d011      	beq.n	8006f88 <HAL_UART_IRQHandler+0xec>
 8006f64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f68:	f003 0301 	and.w	r3, r3, #1
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d00b      	beq.n	8006f88 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	2202      	movs	r2, #2
 8006f76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f7e:	f043 0204 	orr.w	r2, r3, #4
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f8c:	f003 0304 	and.w	r3, r3, #4
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d011      	beq.n	8006fb8 <HAL_UART_IRQHandler+0x11c>
 8006f94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f98:	f003 0301 	and.w	r3, r3, #1
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d00b      	beq.n	8006fb8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	2204      	movs	r2, #4
 8006fa6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fae:	f043 0202 	orr.w	r2, r3, #2
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006fb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fbc:	f003 0308 	and.w	r3, r3, #8
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d017      	beq.n	8006ff4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006fc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fc8:	f003 0320 	and.w	r3, r3, #32
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d105      	bne.n	8006fdc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006fd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006fd4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d00b      	beq.n	8006ff4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2208      	movs	r2, #8
 8006fe2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fea:	f043 0208 	orr.w	r2, r3, #8
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ff8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d012      	beq.n	8007026 <HAL_UART_IRQHandler+0x18a>
 8007000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007004:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007008:	2b00      	cmp	r3, #0
 800700a:	d00c      	beq.n	8007026 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007014:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800701c:	f043 0220 	orr.w	r2, r3, #32
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800702c:	2b00      	cmp	r3, #0
 800702e:	f000 81fd 	beq.w	800742c <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007036:	f003 0320 	and.w	r3, r3, #32
 800703a:	2b00      	cmp	r3, #0
 800703c:	d00d      	beq.n	800705a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800703e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007042:	f003 0320 	and.w	r3, r3, #32
 8007046:	2b00      	cmp	r3, #0
 8007048:	d007      	beq.n	800705a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800704e:	2b00      	cmp	r3, #0
 8007050:	d003      	beq.n	800705a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007060:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	689b      	ldr	r3, [r3, #8]
 800706a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800706e:	2b40      	cmp	r3, #64	; 0x40
 8007070:	d005      	beq.n	800707e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007072:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007076:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800707a:	2b00      	cmp	r3, #0
 800707c:	d04f      	beq.n	800711e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 fec8 	bl	8007e14 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	689b      	ldr	r3, [r3, #8]
 800708a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800708e:	2b40      	cmp	r3, #64	; 0x40
 8007090:	d141      	bne.n	8007116 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	3308      	adds	r3, #8
 8007098:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800709c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070a0:	e853 3f00 	ldrex	r3, [r3]
 80070a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80070a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80070ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	3308      	adds	r3, #8
 80070ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80070be:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80070c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80070ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80070ce:	e841 2300 	strex	r3, r2, [r1]
 80070d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80070d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d1d9      	bne.n	8007092 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d013      	beq.n	800710e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070ea:	4a13      	ldr	r2, [pc, #76]	; (8007138 <HAL_UART_IRQHandler+0x29c>)
 80070ec:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070f2:	4618      	mov	r0, r3
 80070f4:	f7fc f9b7 	bl	8003466 <HAL_DMA_Abort_IT>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d017      	beq.n	800712e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007102:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007104:	687a      	ldr	r2, [r7, #4]
 8007106:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007108:	4610      	mov	r0, r2
 800710a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800710c:	e00f      	b.n	800712e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f000 f9a0 	bl	8007454 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007114:	e00b      	b.n	800712e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f000 f99c 	bl	8007454 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800711c:	e007      	b.n	800712e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 f998 	bl	8007454 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2200      	movs	r2, #0
 8007128:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800712c:	e17e      	b.n	800742c <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800712e:	bf00      	nop
    return;
 8007130:	e17c      	b.n	800742c <HAL_UART_IRQHandler+0x590>
 8007132:	bf00      	nop
 8007134:	04000120 	.word	0x04000120
 8007138:	08007edd 	.word	0x08007edd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007140:	2b01      	cmp	r3, #1
 8007142:	f040 814c 	bne.w	80073de <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800714a:	f003 0310 	and.w	r3, r3, #16
 800714e:	2b00      	cmp	r3, #0
 8007150:	f000 8145 	beq.w	80073de <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007158:	f003 0310 	and.w	r3, r3, #16
 800715c:	2b00      	cmp	r3, #0
 800715e:	f000 813e 	beq.w	80073de <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2210      	movs	r2, #16
 8007168:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007174:	2b40      	cmp	r3, #64	; 0x40
 8007176:	f040 80b6 	bne.w	80072e6 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007186:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800718a:	2b00      	cmp	r3, #0
 800718c:	f000 8150 	beq.w	8007430 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007196:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800719a:	429a      	cmp	r2, r3
 800719c:	f080 8148 	bcs.w	8007430 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80071a6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071ae:	69db      	ldr	r3, [r3, #28]
 80071b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071b4:	f000 8086 	beq.w	80072c4 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80071c4:	e853 3f00 	ldrex	r3, [r3]
 80071c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80071cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80071d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071d4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	461a      	mov	r2, r3
 80071de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80071e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80071e6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80071ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80071f2:	e841 2300 	strex	r3, r2, [r1]
 80071f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80071fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d1da      	bne.n	80071b8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	3308      	adds	r3, #8
 8007208:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800720a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800720c:	e853 3f00 	ldrex	r3, [r3]
 8007210:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007212:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007214:	f023 0301 	bic.w	r3, r3, #1
 8007218:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	3308      	adds	r3, #8
 8007222:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007226:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800722a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800722c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800722e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007232:	e841 2300 	strex	r3, r2, [r1]
 8007236:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007238:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1e1      	bne.n	8007202 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	3308      	adds	r3, #8
 8007244:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007246:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007248:	e853 3f00 	ldrex	r3, [r3]
 800724c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800724e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007250:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007254:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	3308      	adds	r3, #8
 800725e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007262:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007264:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007266:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007268:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800726a:	e841 2300 	strex	r3, r2, [r1]
 800726e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007270:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007272:	2b00      	cmp	r3, #0
 8007274:	d1e3      	bne.n	800723e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2220      	movs	r2, #32
 800727a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2200      	movs	r2, #0
 8007282:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800728a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800728c:	e853 3f00 	ldrex	r3, [r3]
 8007290:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007292:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007294:	f023 0310 	bic.w	r3, r3, #16
 8007298:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	461a      	mov	r2, r3
 80072a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80072a6:	65bb      	str	r3, [r7, #88]	; 0x58
 80072a8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072aa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80072ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80072ae:	e841 2300 	strex	r3, r2, [r1]
 80072b2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80072b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d1e4      	bne.n	8007284 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072be:	4618      	mov	r0, r3
 80072c0:	f7fc f861 	bl	8003386 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2202      	movs	r2, #2
 80072c8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	1ad3      	subs	r3, r2, r3
 80072da:	b29b      	uxth	r3, r3
 80072dc:	4619      	mov	r1, r3
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 f8c2 	bl	8007468 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80072e4:	e0a4      	b.n	8007430 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007300:	b29b      	uxth	r3, r3
 8007302:	2b00      	cmp	r3, #0
 8007304:	f000 8096 	beq.w	8007434 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8007308:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800730c:	2b00      	cmp	r3, #0
 800730e:	f000 8091 	beq.w	8007434 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800731a:	e853 3f00 	ldrex	r3, [r3]
 800731e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007322:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007326:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	461a      	mov	r2, r3
 8007330:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007334:	647b      	str	r3, [r7, #68]	; 0x44
 8007336:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007338:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800733a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800733c:	e841 2300 	strex	r3, r2, [r1]
 8007340:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007342:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007344:	2b00      	cmp	r3, #0
 8007346:	d1e4      	bne.n	8007312 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	3308      	adds	r3, #8
 800734e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007352:	e853 3f00 	ldrex	r3, [r3]
 8007356:	623b      	str	r3, [r7, #32]
   return(result);
 8007358:	6a3b      	ldr	r3, [r7, #32]
 800735a:	f023 0301 	bic.w	r3, r3, #1
 800735e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	3308      	adds	r3, #8
 8007368:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800736c:	633a      	str	r2, [r7, #48]	; 0x30
 800736e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007370:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007372:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007374:	e841 2300 	strex	r3, r2, [r1]
 8007378:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800737a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800737c:	2b00      	cmp	r3, #0
 800737e:	d1e3      	bne.n	8007348 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2220      	movs	r2, #32
 8007384:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2200      	movs	r2, #0
 8007392:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	e853 3f00 	ldrex	r3, [r3]
 80073a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	f023 0310 	bic.w	r3, r3, #16
 80073a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	461a      	mov	r2, r3
 80073b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80073b6:	61fb      	str	r3, [r7, #28]
 80073b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ba:	69b9      	ldr	r1, [r7, #24]
 80073bc:	69fa      	ldr	r2, [r7, #28]
 80073be:	e841 2300 	strex	r3, r2, [r1]
 80073c2:	617b      	str	r3, [r7, #20]
   return(result);
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d1e4      	bne.n	8007394 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2202      	movs	r2, #2
 80073ce:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80073d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80073d4:	4619      	mov	r1, r3
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f000 f846 	bl	8007468 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80073dc:	e02a      	b.n	8007434 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80073de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00e      	beq.n	8007408 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80073ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d008      	beq.n	8007408 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d01c      	beq.n	8007438 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	4798      	blx	r3
    }
    return;
 8007406:	e017      	b.n	8007438 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007408:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800740c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007410:	2b00      	cmp	r3, #0
 8007412:	d012      	beq.n	800743a <HAL_UART_IRQHandler+0x59e>
 8007414:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800741c:	2b00      	cmp	r3, #0
 800741e:	d00c      	beq.n	800743a <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f000 fd71 	bl	8007f08 <UART_EndTransmit_IT>
    return;
 8007426:	e008      	b.n	800743a <HAL_UART_IRQHandler+0x59e>
      return;
 8007428:	bf00      	nop
 800742a:	e006      	b.n	800743a <HAL_UART_IRQHandler+0x59e>
    return;
 800742c:	bf00      	nop
 800742e:	e004      	b.n	800743a <HAL_UART_IRQHandler+0x59e>
      return;
 8007430:	bf00      	nop
 8007432:	e002      	b.n	800743a <HAL_UART_IRQHandler+0x59e>
      return;
 8007434:	bf00      	nop
 8007436:	e000      	b.n	800743a <HAL_UART_IRQHandler+0x59e>
    return;
 8007438:	bf00      	nop
  }

}
 800743a:	37e8      	adds	r7, #232	; 0xe8
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007440:	b480      	push	{r7}
 8007442:	b083      	sub	sp, #12
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007448:	bf00      	nop
 800744a:	370c      	adds	r7, #12
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr

08007454 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007454:	b480      	push	{r7}
 8007456:	b083      	sub	sp, #12
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800745c:	bf00      	nop
 800745e:	370c      	adds	r7, #12
 8007460:	46bd      	mov	sp, r7
 8007462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007466:	4770      	bx	lr

08007468 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007468:	b480      	push	{r7}
 800746a:	b083      	sub	sp, #12
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
 8007470:	460b      	mov	r3, r1
 8007472:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007474:	bf00      	nop
 8007476:	370c      	adds	r7, #12
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr

08007480 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b088      	sub	sp, #32
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007488:	2300      	movs	r3, #0
 800748a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	689a      	ldr	r2, [r3, #8]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	691b      	ldr	r3, [r3, #16]
 8007494:	431a      	orrs	r2, r3
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	695b      	ldr	r3, [r3, #20]
 800749a:	431a      	orrs	r2, r3
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	69db      	ldr	r3, [r3, #28]
 80074a0:	4313      	orrs	r3, r2
 80074a2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	681a      	ldr	r2, [r3, #0]
 80074aa:	4ba6      	ldr	r3, [pc, #664]	; (8007744 <UART_SetConfig+0x2c4>)
 80074ac:	4013      	ands	r3, r2
 80074ae:	687a      	ldr	r2, [r7, #4]
 80074b0:	6812      	ldr	r2, [r2, #0]
 80074b2:	6979      	ldr	r1, [r7, #20]
 80074b4:	430b      	orrs	r3, r1
 80074b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	68da      	ldr	r2, [r3, #12]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	430a      	orrs	r2, r1
 80074cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	699b      	ldr	r3, [r3, #24]
 80074d2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6a1b      	ldr	r3, [r3, #32]
 80074d8:	697a      	ldr	r2, [r7, #20]
 80074da:	4313      	orrs	r3, r2
 80074dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	689b      	ldr	r3, [r3, #8]
 80074e4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	697a      	ldr	r2, [r7, #20]
 80074ee:	430a      	orrs	r2, r1
 80074f0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a94      	ldr	r2, [pc, #592]	; (8007748 <UART_SetConfig+0x2c8>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d120      	bne.n	800753e <UART_SetConfig+0xbe>
 80074fc:	4b93      	ldr	r3, [pc, #588]	; (800774c <UART_SetConfig+0x2cc>)
 80074fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007502:	f003 0303 	and.w	r3, r3, #3
 8007506:	2b03      	cmp	r3, #3
 8007508:	d816      	bhi.n	8007538 <UART_SetConfig+0xb8>
 800750a:	a201      	add	r2, pc, #4	; (adr r2, 8007510 <UART_SetConfig+0x90>)
 800750c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007510:	08007521 	.word	0x08007521
 8007514:	0800752d 	.word	0x0800752d
 8007518:	08007527 	.word	0x08007527
 800751c:	08007533 	.word	0x08007533
 8007520:	2301      	movs	r3, #1
 8007522:	77fb      	strb	r3, [r7, #31]
 8007524:	e150      	b.n	80077c8 <UART_SetConfig+0x348>
 8007526:	2302      	movs	r3, #2
 8007528:	77fb      	strb	r3, [r7, #31]
 800752a:	e14d      	b.n	80077c8 <UART_SetConfig+0x348>
 800752c:	2304      	movs	r3, #4
 800752e:	77fb      	strb	r3, [r7, #31]
 8007530:	e14a      	b.n	80077c8 <UART_SetConfig+0x348>
 8007532:	2308      	movs	r3, #8
 8007534:	77fb      	strb	r3, [r7, #31]
 8007536:	e147      	b.n	80077c8 <UART_SetConfig+0x348>
 8007538:	2310      	movs	r3, #16
 800753a:	77fb      	strb	r3, [r7, #31]
 800753c:	e144      	b.n	80077c8 <UART_SetConfig+0x348>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a83      	ldr	r2, [pc, #524]	; (8007750 <UART_SetConfig+0x2d0>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d132      	bne.n	80075ae <UART_SetConfig+0x12e>
 8007548:	4b80      	ldr	r3, [pc, #512]	; (800774c <UART_SetConfig+0x2cc>)
 800754a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800754e:	f003 030c 	and.w	r3, r3, #12
 8007552:	2b0c      	cmp	r3, #12
 8007554:	d828      	bhi.n	80075a8 <UART_SetConfig+0x128>
 8007556:	a201      	add	r2, pc, #4	; (adr r2, 800755c <UART_SetConfig+0xdc>)
 8007558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800755c:	08007591 	.word	0x08007591
 8007560:	080075a9 	.word	0x080075a9
 8007564:	080075a9 	.word	0x080075a9
 8007568:	080075a9 	.word	0x080075a9
 800756c:	0800759d 	.word	0x0800759d
 8007570:	080075a9 	.word	0x080075a9
 8007574:	080075a9 	.word	0x080075a9
 8007578:	080075a9 	.word	0x080075a9
 800757c:	08007597 	.word	0x08007597
 8007580:	080075a9 	.word	0x080075a9
 8007584:	080075a9 	.word	0x080075a9
 8007588:	080075a9 	.word	0x080075a9
 800758c:	080075a3 	.word	0x080075a3
 8007590:	2300      	movs	r3, #0
 8007592:	77fb      	strb	r3, [r7, #31]
 8007594:	e118      	b.n	80077c8 <UART_SetConfig+0x348>
 8007596:	2302      	movs	r3, #2
 8007598:	77fb      	strb	r3, [r7, #31]
 800759a:	e115      	b.n	80077c8 <UART_SetConfig+0x348>
 800759c:	2304      	movs	r3, #4
 800759e:	77fb      	strb	r3, [r7, #31]
 80075a0:	e112      	b.n	80077c8 <UART_SetConfig+0x348>
 80075a2:	2308      	movs	r3, #8
 80075a4:	77fb      	strb	r3, [r7, #31]
 80075a6:	e10f      	b.n	80077c8 <UART_SetConfig+0x348>
 80075a8:	2310      	movs	r3, #16
 80075aa:	77fb      	strb	r3, [r7, #31]
 80075ac:	e10c      	b.n	80077c8 <UART_SetConfig+0x348>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4a68      	ldr	r2, [pc, #416]	; (8007754 <UART_SetConfig+0x2d4>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d120      	bne.n	80075fa <UART_SetConfig+0x17a>
 80075b8:	4b64      	ldr	r3, [pc, #400]	; (800774c <UART_SetConfig+0x2cc>)
 80075ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075be:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80075c2:	2b30      	cmp	r3, #48	; 0x30
 80075c4:	d013      	beq.n	80075ee <UART_SetConfig+0x16e>
 80075c6:	2b30      	cmp	r3, #48	; 0x30
 80075c8:	d814      	bhi.n	80075f4 <UART_SetConfig+0x174>
 80075ca:	2b20      	cmp	r3, #32
 80075cc:	d009      	beq.n	80075e2 <UART_SetConfig+0x162>
 80075ce:	2b20      	cmp	r3, #32
 80075d0:	d810      	bhi.n	80075f4 <UART_SetConfig+0x174>
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d002      	beq.n	80075dc <UART_SetConfig+0x15c>
 80075d6:	2b10      	cmp	r3, #16
 80075d8:	d006      	beq.n	80075e8 <UART_SetConfig+0x168>
 80075da:	e00b      	b.n	80075f4 <UART_SetConfig+0x174>
 80075dc:	2300      	movs	r3, #0
 80075de:	77fb      	strb	r3, [r7, #31]
 80075e0:	e0f2      	b.n	80077c8 <UART_SetConfig+0x348>
 80075e2:	2302      	movs	r3, #2
 80075e4:	77fb      	strb	r3, [r7, #31]
 80075e6:	e0ef      	b.n	80077c8 <UART_SetConfig+0x348>
 80075e8:	2304      	movs	r3, #4
 80075ea:	77fb      	strb	r3, [r7, #31]
 80075ec:	e0ec      	b.n	80077c8 <UART_SetConfig+0x348>
 80075ee:	2308      	movs	r3, #8
 80075f0:	77fb      	strb	r3, [r7, #31]
 80075f2:	e0e9      	b.n	80077c8 <UART_SetConfig+0x348>
 80075f4:	2310      	movs	r3, #16
 80075f6:	77fb      	strb	r3, [r7, #31]
 80075f8:	e0e6      	b.n	80077c8 <UART_SetConfig+0x348>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a56      	ldr	r2, [pc, #344]	; (8007758 <UART_SetConfig+0x2d8>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d120      	bne.n	8007646 <UART_SetConfig+0x1c6>
 8007604:	4b51      	ldr	r3, [pc, #324]	; (800774c <UART_SetConfig+0x2cc>)
 8007606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800760a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800760e:	2bc0      	cmp	r3, #192	; 0xc0
 8007610:	d013      	beq.n	800763a <UART_SetConfig+0x1ba>
 8007612:	2bc0      	cmp	r3, #192	; 0xc0
 8007614:	d814      	bhi.n	8007640 <UART_SetConfig+0x1c0>
 8007616:	2b80      	cmp	r3, #128	; 0x80
 8007618:	d009      	beq.n	800762e <UART_SetConfig+0x1ae>
 800761a:	2b80      	cmp	r3, #128	; 0x80
 800761c:	d810      	bhi.n	8007640 <UART_SetConfig+0x1c0>
 800761e:	2b00      	cmp	r3, #0
 8007620:	d002      	beq.n	8007628 <UART_SetConfig+0x1a8>
 8007622:	2b40      	cmp	r3, #64	; 0x40
 8007624:	d006      	beq.n	8007634 <UART_SetConfig+0x1b4>
 8007626:	e00b      	b.n	8007640 <UART_SetConfig+0x1c0>
 8007628:	2300      	movs	r3, #0
 800762a:	77fb      	strb	r3, [r7, #31]
 800762c:	e0cc      	b.n	80077c8 <UART_SetConfig+0x348>
 800762e:	2302      	movs	r3, #2
 8007630:	77fb      	strb	r3, [r7, #31]
 8007632:	e0c9      	b.n	80077c8 <UART_SetConfig+0x348>
 8007634:	2304      	movs	r3, #4
 8007636:	77fb      	strb	r3, [r7, #31]
 8007638:	e0c6      	b.n	80077c8 <UART_SetConfig+0x348>
 800763a:	2308      	movs	r3, #8
 800763c:	77fb      	strb	r3, [r7, #31]
 800763e:	e0c3      	b.n	80077c8 <UART_SetConfig+0x348>
 8007640:	2310      	movs	r3, #16
 8007642:	77fb      	strb	r3, [r7, #31]
 8007644:	e0c0      	b.n	80077c8 <UART_SetConfig+0x348>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a44      	ldr	r2, [pc, #272]	; (800775c <UART_SetConfig+0x2dc>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d125      	bne.n	800769c <UART_SetConfig+0x21c>
 8007650:	4b3e      	ldr	r3, [pc, #248]	; (800774c <UART_SetConfig+0x2cc>)
 8007652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007656:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800765a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800765e:	d017      	beq.n	8007690 <UART_SetConfig+0x210>
 8007660:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007664:	d817      	bhi.n	8007696 <UART_SetConfig+0x216>
 8007666:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800766a:	d00b      	beq.n	8007684 <UART_SetConfig+0x204>
 800766c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007670:	d811      	bhi.n	8007696 <UART_SetConfig+0x216>
 8007672:	2b00      	cmp	r3, #0
 8007674:	d003      	beq.n	800767e <UART_SetConfig+0x1fe>
 8007676:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800767a:	d006      	beq.n	800768a <UART_SetConfig+0x20a>
 800767c:	e00b      	b.n	8007696 <UART_SetConfig+0x216>
 800767e:	2300      	movs	r3, #0
 8007680:	77fb      	strb	r3, [r7, #31]
 8007682:	e0a1      	b.n	80077c8 <UART_SetConfig+0x348>
 8007684:	2302      	movs	r3, #2
 8007686:	77fb      	strb	r3, [r7, #31]
 8007688:	e09e      	b.n	80077c8 <UART_SetConfig+0x348>
 800768a:	2304      	movs	r3, #4
 800768c:	77fb      	strb	r3, [r7, #31]
 800768e:	e09b      	b.n	80077c8 <UART_SetConfig+0x348>
 8007690:	2308      	movs	r3, #8
 8007692:	77fb      	strb	r3, [r7, #31]
 8007694:	e098      	b.n	80077c8 <UART_SetConfig+0x348>
 8007696:	2310      	movs	r3, #16
 8007698:	77fb      	strb	r3, [r7, #31]
 800769a:	e095      	b.n	80077c8 <UART_SetConfig+0x348>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4a2f      	ldr	r2, [pc, #188]	; (8007760 <UART_SetConfig+0x2e0>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d125      	bne.n	80076f2 <UART_SetConfig+0x272>
 80076a6:	4b29      	ldr	r3, [pc, #164]	; (800774c <UART_SetConfig+0x2cc>)
 80076a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076ac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80076b0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80076b4:	d017      	beq.n	80076e6 <UART_SetConfig+0x266>
 80076b6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80076ba:	d817      	bhi.n	80076ec <UART_SetConfig+0x26c>
 80076bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076c0:	d00b      	beq.n	80076da <UART_SetConfig+0x25a>
 80076c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076c6:	d811      	bhi.n	80076ec <UART_SetConfig+0x26c>
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d003      	beq.n	80076d4 <UART_SetConfig+0x254>
 80076cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076d0:	d006      	beq.n	80076e0 <UART_SetConfig+0x260>
 80076d2:	e00b      	b.n	80076ec <UART_SetConfig+0x26c>
 80076d4:	2301      	movs	r3, #1
 80076d6:	77fb      	strb	r3, [r7, #31]
 80076d8:	e076      	b.n	80077c8 <UART_SetConfig+0x348>
 80076da:	2302      	movs	r3, #2
 80076dc:	77fb      	strb	r3, [r7, #31]
 80076de:	e073      	b.n	80077c8 <UART_SetConfig+0x348>
 80076e0:	2304      	movs	r3, #4
 80076e2:	77fb      	strb	r3, [r7, #31]
 80076e4:	e070      	b.n	80077c8 <UART_SetConfig+0x348>
 80076e6:	2308      	movs	r3, #8
 80076e8:	77fb      	strb	r3, [r7, #31]
 80076ea:	e06d      	b.n	80077c8 <UART_SetConfig+0x348>
 80076ec:	2310      	movs	r3, #16
 80076ee:	77fb      	strb	r3, [r7, #31]
 80076f0:	e06a      	b.n	80077c8 <UART_SetConfig+0x348>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a1b      	ldr	r2, [pc, #108]	; (8007764 <UART_SetConfig+0x2e4>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d138      	bne.n	800776e <UART_SetConfig+0x2ee>
 80076fc:	4b13      	ldr	r3, [pc, #76]	; (800774c <UART_SetConfig+0x2cc>)
 80076fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007702:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007706:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800770a:	d017      	beq.n	800773c <UART_SetConfig+0x2bc>
 800770c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007710:	d82a      	bhi.n	8007768 <UART_SetConfig+0x2e8>
 8007712:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007716:	d00b      	beq.n	8007730 <UART_SetConfig+0x2b0>
 8007718:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800771c:	d824      	bhi.n	8007768 <UART_SetConfig+0x2e8>
 800771e:	2b00      	cmp	r3, #0
 8007720:	d003      	beq.n	800772a <UART_SetConfig+0x2aa>
 8007722:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007726:	d006      	beq.n	8007736 <UART_SetConfig+0x2b6>
 8007728:	e01e      	b.n	8007768 <UART_SetConfig+0x2e8>
 800772a:	2300      	movs	r3, #0
 800772c:	77fb      	strb	r3, [r7, #31]
 800772e:	e04b      	b.n	80077c8 <UART_SetConfig+0x348>
 8007730:	2302      	movs	r3, #2
 8007732:	77fb      	strb	r3, [r7, #31]
 8007734:	e048      	b.n	80077c8 <UART_SetConfig+0x348>
 8007736:	2304      	movs	r3, #4
 8007738:	77fb      	strb	r3, [r7, #31]
 800773a:	e045      	b.n	80077c8 <UART_SetConfig+0x348>
 800773c:	2308      	movs	r3, #8
 800773e:	77fb      	strb	r3, [r7, #31]
 8007740:	e042      	b.n	80077c8 <UART_SetConfig+0x348>
 8007742:	bf00      	nop
 8007744:	efff69f3 	.word	0xefff69f3
 8007748:	40011000 	.word	0x40011000
 800774c:	40023800 	.word	0x40023800
 8007750:	40004400 	.word	0x40004400
 8007754:	40004800 	.word	0x40004800
 8007758:	40004c00 	.word	0x40004c00
 800775c:	40005000 	.word	0x40005000
 8007760:	40011400 	.word	0x40011400
 8007764:	40007800 	.word	0x40007800
 8007768:	2310      	movs	r3, #16
 800776a:	77fb      	strb	r3, [r7, #31]
 800776c:	e02c      	b.n	80077c8 <UART_SetConfig+0x348>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a72      	ldr	r2, [pc, #456]	; (800793c <UART_SetConfig+0x4bc>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d125      	bne.n	80077c4 <UART_SetConfig+0x344>
 8007778:	4b71      	ldr	r3, [pc, #452]	; (8007940 <UART_SetConfig+0x4c0>)
 800777a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800777e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007782:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007786:	d017      	beq.n	80077b8 <UART_SetConfig+0x338>
 8007788:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800778c:	d817      	bhi.n	80077be <UART_SetConfig+0x33e>
 800778e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007792:	d00b      	beq.n	80077ac <UART_SetConfig+0x32c>
 8007794:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007798:	d811      	bhi.n	80077be <UART_SetConfig+0x33e>
 800779a:	2b00      	cmp	r3, #0
 800779c:	d003      	beq.n	80077a6 <UART_SetConfig+0x326>
 800779e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80077a2:	d006      	beq.n	80077b2 <UART_SetConfig+0x332>
 80077a4:	e00b      	b.n	80077be <UART_SetConfig+0x33e>
 80077a6:	2300      	movs	r3, #0
 80077a8:	77fb      	strb	r3, [r7, #31]
 80077aa:	e00d      	b.n	80077c8 <UART_SetConfig+0x348>
 80077ac:	2302      	movs	r3, #2
 80077ae:	77fb      	strb	r3, [r7, #31]
 80077b0:	e00a      	b.n	80077c8 <UART_SetConfig+0x348>
 80077b2:	2304      	movs	r3, #4
 80077b4:	77fb      	strb	r3, [r7, #31]
 80077b6:	e007      	b.n	80077c8 <UART_SetConfig+0x348>
 80077b8:	2308      	movs	r3, #8
 80077ba:	77fb      	strb	r3, [r7, #31]
 80077bc:	e004      	b.n	80077c8 <UART_SetConfig+0x348>
 80077be:	2310      	movs	r3, #16
 80077c0:	77fb      	strb	r3, [r7, #31]
 80077c2:	e001      	b.n	80077c8 <UART_SetConfig+0x348>
 80077c4:	2310      	movs	r3, #16
 80077c6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	69db      	ldr	r3, [r3, #28]
 80077cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077d0:	d15b      	bne.n	800788a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80077d2:	7ffb      	ldrb	r3, [r7, #31]
 80077d4:	2b08      	cmp	r3, #8
 80077d6:	d828      	bhi.n	800782a <UART_SetConfig+0x3aa>
 80077d8:	a201      	add	r2, pc, #4	; (adr r2, 80077e0 <UART_SetConfig+0x360>)
 80077da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077de:	bf00      	nop
 80077e0:	08007805 	.word	0x08007805
 80077e4:	0800780d 	.word	0x0800780d
 80077e8:	08007815 	.word	0x08007815
 80077ec:	0800782b 	.word	0x0800782b
 80077f0:	0800781b 	.word	0x0800781b
 80077f4:	0800782b 	.word	0x0800782b
 80077f8:	0800782b 	.word	0x0800782b
 80077fc:	0800782b 	.word	0x0800782b
 8007800:	08007823 	.word	0x08007823
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007804:	f7fc fe62 	bl	80044cc <HAL_RCC_GetPCLK1Freq>
 8007808:	61b8      	str	r0, [r7, #24]
        break;
 800780a:	e013      	b.n	8007834 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800780c:	f7fc fe72 	bl	80044f4 <HAL_RCC_GetPCLK2Freq>
 8007810:	61b8      	str	r0, [r7, #24]
        break;
 8007812:	e00f      	b.n	8007834 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007814:	4b4b      	ldr	r3, [pc, #300]	; (8007944 <UART_SetConfig+0x4c4>)
 8007816:	61bb      	str	r3, [r7, #24]
        break;
 8007818:	e00c      	b.n	8007834 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800781a:	f7fc fd45 	bl	80042a8 <HAL_RCC_GetSysClockFreq>
 800781e:	61b8      	str	r0, [r7, #24]
        break;
 8007820:	e008      	b.n	8007834 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007822:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007826:	61bb      	str	r3, [r7, #24]
        break;
 8007828:	e004      	b.n	8007834 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800782a:	2300      	movs	r3, #0
 800782c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	77bb      	strb	r3, [r7, #30]
        break;
 8007832:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d074      	beq.n	8007924 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800783a:	69bb      	ldr	r3, [r7, #24]
 800783c:	005a      	lsls	r2, r3, #1
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	085b      	lsrs	r3, r3, #1
 8007844:	441a      	add	r2, r3
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	685b      	ldr	r3, [r3, #4]
 800784a:	fbb2 f3f3 	udiv	r3, r2, r3
 800784e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	2b0f      	cmp	r3, #15
 8007854:	d916      	bls.n	8007884 <UART_SetConfig+0x404>
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800785c:	d212      	bcs.n	8007884 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	b29b      	uxth	r3, r3
 8007862:	f023 030f 	bic.w	r3, r3, #15
 8007866:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007868:	693b      	ldr	r3, [r7, #16]
 800786a:	085b      	lsrs	r3, r3, #1
 800786c:	b29b      	uxth	r3, r3
 800786e:	f003 0307 	and.w	r3, r3, #7
 8007872:	b29a      	uxth	r2, r3
 8007874:	89fb      	ldrh	r3, [r7, #14]
 8007876:	4313      	orrs	r3, r2
 8007878:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	89fa      	ldrh	r2, [r7, #14]
 8007880:	60da      	str	r2, [r3, #12]
 8007882:	e04f      	b.n	8007924 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	77bb      	strb	r3, [r7, #30]
 8007888:	e04c      	b.n	8007924 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800788a:	7ffb      	ldrb	r3, [r7, #31]
 800788c:	2b08      	cmp	r3, #8
 800788e:	d828      	bhi.n	80078e2 <UART_SetConfig+0x462>
 8007890:	a201      	add	r2, pc, #4	; (adr r2, 8007898 <UART_SetConfig+0x418>)
 8007892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007896:	bf00      	nop
 8007898:	080078bd 	.word	0x080078bd
 800789c:	080078c5 	.word	0x080078c5
 80078a0:	080078cd 	.word	0x080078cd
 80078a4:	080078e3 	.word	0x080078e3
 80078a8:	080078d3 	.word	0x080078d3
 80078ac:	080078e3 	.word	0x080078e3
 80078b0:	080078e3 	.word	0x080078e3
 80078b4:	080078e3 	.word	0x080078e3
 80078b8:	080078db 	.word	0x080078db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078bc:	f7fc fe06 	bl	80044cc <HAL_RCC_GetPCLK1Freq>
 80078c0:	61b8      	str	r0, [r7, #24]
        break;
 80078c2:	e013      	b.n	80078ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80078c4:	f7fc fe16 	bl	80044f4 <HAL_RCC_GetPCLK2Freq>
 80078c8:	61b8      	str	r0, [r7, #24]
        break;
 80078ca:	e00f      	b.n	80078ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078cc:	4b1d      	ldr	r3, [pc, #116]	; (8007944 <UART_SetConfig+0x4c4>)
 80078ce:	61bb      	str	r3, [r7, #24]
        break;
 80078d0:	e00c      	b.n	80078ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078d2:	f7fc fce9 	bl	80042a8 <HAL_RCC_GetSysClockFreq>
 80078d6:	61b8      	str	r0, [r7, #24]
        break;
 80078d8:	e008      	b.n	80078ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80078de:	61bb      	str	r3, [r7, #24]
        break;
 80078e0:	e004      	b.n	80078ec <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80078e2:	2300      	movs	r3, #0
 80078e4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	77bb      	strb	r3, [r7, #30]
        break;
 80078ea:	bf00      	nop
    }

    if (pclk != 0U)
 80078ec:	69bb      	ldr	r3, [r7, #24]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d018      	beq.n	8007924 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	085a      	lsrs	r2, r3, #1
 80078f8:	69bb      	ldr	r3, [r7, #24]
 80078fa:	441a      	add	r2, r3
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	fbb2 f3f3 	udiv	r3, r2, r3
 8007904:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	2b0f      	cmp	r3, #15
 800790a:	d909      	bls.n	8007920 <UART_SetConfig+0x4a0>
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007912:	d205      	bcs.n	8007920 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	b29a      	uxth	r2, r3
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	60da      	str	r2, [r3, #12]
 800791e:	e001      	b.n	8007924 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2200      	movs	r2, #0
 8007928:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2200      	movs	r2, #0
 800792e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007930:	7fbb      	ldrb	r3, [r7, #30]
}
 8007932:	4618      	mov	r0, r3
 8007934:	3720      	adds	r7, #32
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}
 800793a:	bf00      	nop
 800793c:	40007c00 	.word	0x40007c00
 8007940:	40023800 	.word	0x40023800
 8007944:	00f42400 	.word	0x00f42400

08007948 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007954:	f003 0301 	and.w	r3, r3, #1
 8007958:	2b00      	cmp	r3, #0
 800795a:	d00a      	beq.n	8007972 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	685b      	ldr	r3, [r3, #4]
 8007962:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	430a      	orrs	r2, r1
 8007970:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007976:	f003 0302 	and.w	r3, r3, #2
 800797a:	2b00      	cmp	r3, #0
 800797c:	d00a      	beq.n	8007994 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	430a      	orrs	r2, r1
 8007992:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007998:	f003 0304 	and.w	r3, r3, #4
 800799c:	2b00      	cmp	r3, #0
 800799e:	d00a      	beq.n	80079b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	430a      	orrs	r2, r1
 80079b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ba:	f003 0308 	and.w	r3, r3, #8
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d00a      	beq.n	80079d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	430a      	orrs	r2, r1
 80079d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079dc:	f003 0310 	and.w	r3, r3, #16
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d00a      	beq.n	80079fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	689b      	ldr	r3, [r3, #8]
 80079ea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	430a      	orrs	r2, r1
 80079f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079fe:	f003 0320 	and.w	r3, r3, #32
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d00a      	beq.n	8007a1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	689b      	ldr	r3, [r3, #8]
 8007a0c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	430a      	orrs	r2, r1
 8007a1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d01a      	beq.n	8007a5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	430a      	orrs	r2, r1
 8007a3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a46:	d10a      	bne.n	8007a5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	430a      	orrs	r2, r1
 8007a5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d00a      	beq.n	8007a80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	430a      	orrs	r2, r1
 8007a7e:	605a      	str	r2, [r3, #4]
  }
}
 8007a80:	bf00      	nop
 8007a82:	370c      	adds	r7, #12
 8007a84:	46bd      	mov	sp, r7
 8007a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8a:	4770      	bx	lr

08007a8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b086      	sub	sp, #24
 8007a90:	af02      	add	r7, sp, #8
 8007a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2200      	movs	r2, #0
 8007a98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a9c:	f7fb fb32 	bl	8003104 <HAL_GetTick>
 8007aa0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f003 0308 	and.w	r3, r3, #8
 8007aac:	2b08      	cmp	r3, #8
 8007aae:	d10e      	bne.n	8007ace <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ab0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007ab4:	9300      	str	r3, [sp, #0]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f000 f81b 	bl	8007afa <UART_WaitOnFlagUntilTimeout>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d001      	beq.n	8007ace <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007aca:	2303      	movs	r3, #3
 8007acc:	e011      	b.n	8007af2 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2220      	movs	r2, #32
 8007ad2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2220      	movs	r2, #32
 8007ad8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2200      	movs	r2, #0
 8007aec:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3710      	adds	r7, #16
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}

08007afa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007afa:	b580      	push	{r7, lr}
 8007afc:	b09c      	sub	sp, #112	; 0x70
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	60f8      	str	r0, [r7, #12]
 8007b02:	60b9      	str	r1, [r7, #8]
 8007b04:	603b      	str	r3, [r7, #0]
 8007b06:	4613      	mov	r3, r2
 8007b08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b0a:	e0a7      	b.n	8007c5c <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b12:	f000 80a3 	beq.w	8007c5c <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b16:	f7fb faf5 	bl	8003104 <HAL_GetTick>
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	1ad3      	subs	r3, r2, r3
 8007b20:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d302      	bcc.n	8007b2c <UART_WaitOnFlagUntilTimeout+0x32>
 8007b26:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d13f      	bne.n	8007bac <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b34:	e853 3f00 	ldrex	r3, [r3]
 8007b38:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007b3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b3c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007b40:	667b      	str	r3, [r7, #100]	; 0x64
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	461a      	mov	r2, r3
 8007b48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b4c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b4e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007b50:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007b52:	e841 2300 	strex	r3, r2, [r1]
 8007b56:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007b58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d1e6      	bne.n	8007b2c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	3308      	adds	r3, #8
 8007b64:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b68:	e853 3f00 	ldrex	r3, [r3]
 8007b6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b70:	f023 0301 	bic.w	r3, r3, #1
 8007b74:	663b      	str	r3, [r7, #96]	; 0x60
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	3308      	adds	r3, #8
 8007b7c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007b7e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007b80:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b82:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007b84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b86:	e841 2300 	strex	r3, r2, [r1]
 8007b8a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007b8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d1e5      	bne.n	8007b5e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2220      	movs	r2, #32
 8007b96:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007ba8:	2303      	movs	r3, #3
 8007baa:	e068      	b.n	8007c7e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f003 0304 	and.w	r3, r3, #4
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d050      	beq.n	8007c5c <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	69db      	ldr	r3, [r3, #28]
 8007bc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007bc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bc8:	d148      	bne.n	8007c5c <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007bd2:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bdc:	e853 3f00 	ldrex	r3, [r3]
 8007be0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007be8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	461a      	mov	r2, r3
 8007bf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bf2:	637b      	str	r3, [r7, #52]	; 0x34
 8007bf4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007bf8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007bfa:	e841 2300 	strex	r3, r2, [r1]
 8007bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d1e6      	bne.n	8007bd4 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	3308      	adds	r3, #8
 8007c0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c0e:	697b      	ldr	r3, [r7, #20]
 8007c10:	e853 3f00 	ldrex	r3, [r3]
 8007c14:	613b      	str	r3, [r7, #16]
   return(result);
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	f023 0301 	bic.w	r3, r3, #1
 8007c1c:	66bb      	str	r3, [r7, #104]	; 0x68
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	3308      	adds	r3, #8
 8007c24:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007c26:	623a      	str	r2, [r7, #32]
 8007c28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c2a:	69f9      	ldr	r1, [r7, #28]
 8007c2c:	6a3a      	ldr	r2, [r7, #32]
 8007c2e:	e841 2300 	strex	r3, r2, [r1]
 8007c32:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c34:	69bb      	ldr	r3, [r7, #24]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d1e5      	bne.n	8007c06 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2220      	movs	r2, #32
 8007c3e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2220      	movs	r2, #32
 8007c44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	2220      	movs	r2, #32
 8007c4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007c58:	2303      	movs	r3, #3
 8007c5a:	e010      	b.n	8007c7e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	69da      	ldr	r2, [r3, #28]
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	4013      	ands	r3, r2
 8007c66:	68ba      	ldr	r2, [r7, #8]
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	bf0c      	ite	eq
 8007c6c:	2301      	moveq	r3, #1
 8007c6e:	2300      	movne	r3, #0
 8007c70:	b2db      	uxtb	r3, r3
 8007c72:	461a      	mov	r2, r3
 8007c74:	79fb      	ldrb	r3, [r7, #7]
 8007c76:	429a      	cmp	r2, r3
 8007c78:	f43f af48 	beq.w	8007b0c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c7c:	2300      	movs	r3, #0
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3770      	adds	r7, #112	; 0x70
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
	...

08007c88 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b097      	sub	sp, #92	; 0x5c
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	60f8      	str	r0, [r7, #12]
 8007c90:	60b9      	str	r1, [r7, #8]
 8007c92:	4613      	mov	r3, r2
 8007c94:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	68ba      	ldr	r2, [r7, #8]
 8007c9a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	88fa      	ldrh	r2, [r7, #6]
 8007ca0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	88fa      	ldrh	r2, [r7, #6]
 8007ca8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007cba:	d10e      	bne.n	8007cda <UART_Start_Receive_IT+0x52>
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	691b      	ldr	r3, [r3, #16]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d105      	bne.n	8007cd0 <UART_Start_Receive_IT+0x48>
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007cca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007cce:	e02d      	b.n	8007d2c <UART_Start_Receive_IT+0xa4>
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	22ff      	movs	r2, #255	; 0xff
 8007cd4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007cd8:	e028      	b.n	8007d2c <UART_Start_Receive_IT+0xa4>
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d10d      	bne.n	8007cfe <UART_Start_Receive_IT+0x76>
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	691b      	ldr	r3, [r3, #16]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d104      	bne.n	8007cf4 <UART_Start_Receive_IT+0x6c>
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	22ff      	movs	r2, #255	; 0xff
 8007cee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007cf2:	e01b      	b.n	8007d2c <UART_Start_Receive_IT+0xa4>
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	227f      	movs	r2, #127	; 0x7f
 8007cf8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007cfc:	e016      	b.n	8007d2c <UART_Start_Receive_IT+0xa4>
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007d06:	d10d      	bne.n	8007d24 <UART_Start_Receive_IT+0x9c>
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	691b      	ldr	r3, [r3, #16]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d104      	bne.n	8007d1a <UART_Start_Receive_IT+0x92>
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	227f      	movs	r2, #127	; 0x7f
 8007d14:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d18:	e008      	b.n	8007d2c <UART_Start_Receive_IT+0xa4>
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	223f      	movs	r2, #63	; 0x3f
 8007d1e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d22:	e003      	b.n	8007d2c <UART_Start_Receive_IT+0xa4>
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2200      	movs	r2, #0
 8007d28:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2222      	movs	r2, #34	; 0x22
 8007d38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	3308      	adds	r3, #8
 8007d42:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d46:	e853 3f00 	ldrex	r3, [r3]
 8007d4a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d4e:	f043 0301 	orr.w	r3, r3, #1
 8007d52:	657b      	str	r3, [r7, #84]	; 0x54
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	3308      	adds	r3, #8
 8007d5a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007d5c:	64ba      	str	r2, [r7, #72]	; 0x48
 8007d5e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d60:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007d62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d64:	e841 2300 	strex	r3, r2, [r1]
 8007d68:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007d6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d1e5      	bne.n	8007d3c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d78:	d107      	bne.n	8007d8a <UART_Start_Receive_IT+0x102>
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	691b      	ldr	r3, [r3, #16]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d103      	bne.n	8007d8a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	4a21      	ldr	r2, [pc, #132]	; (8007e0c <UART_Start_Receive_IT+0x184>)
 8007d86:	669a      	str	r2, [r3, #104]	; 0x68
 8007d88:	e002      	b.n	8007d90 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	4a20      	ldr	r2, [pc, #128]	; (8007e10 <UART_Start_Receive_IT+0x188>)
 8007d8e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	691b      	ldr	r3, [r3, #16]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d019      	beq.n	8007dcc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007da0:	e853 3f00 	ldrex	r3, [r3]
 8007da4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da8:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007dac:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	461a      	mov	r2, r3
 8007db4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007db6:	637b      	str	r3, [r7, #52]	; 0x34
 8007db8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007dbc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007dbe:	e841 2300 	strex	r3, r2, [r1]
 8007dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d1e6      	bne.n	8007d98 <UART_Start_Receive_IT+0x110>
 8007dca:	e018      	b.n	8007dfe <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	e853 3f00 	ldrex	r3, [r3]
 8007dd8:	613b      	str	r3, [r7, #16]
   return(result);
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	f043 0320 	orr.w	r3, r3, #32
 8007de0:	653b      	str	r3, [r7, #80]	; 0x50
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	461a      	mov	r2, r3
 8007de8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007dea:	623b      	str	r3, [r7, #32]
 8007dec:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dee:	69f9      	ldr	r1, [r7, #28]
 8007df0:	6a3a      	ldr	r2, [r7, #32]
 8007df2:	e841 2300 	strex	r3, r2, [r1]
 8007df6:	61bb      	str	r3, [r7, #24]
   return(result);
 8007df8:	69bb      	ldr	r3, [r7, #24]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d1e6      	bne.n	8007dcc <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8007dfe:	2300      	movs	r3, #0
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	375c      	adds	r7, #92	; 0x5c
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr
 8007e0c:	080080c3 	.word	0x080080c3
 8007e10:	08007f5d 	.word	0x08007f5d

08007e14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b095      	sub	sp, #84	; 0x54
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e24:	e853 3f00 	ldrex	r3, [r3]
 8007e28:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e2c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e30:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	461a      	mov	r2, r3
 8007e38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e3a:	643b      	str	r3, [r7, #64]	; 0x40
 8007e3c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e3e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007e40:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007e42:	e841 2300 	strex	r3, r2, [r1]
 8007e46:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d1e6      	bne.n	8007e1c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	3308      	adds	r3, #8
 8007e54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e56:	6a3b      	ldr	r3, [r7, #32]
 8007e58:	e853 3f00 	ldrex	r3, [r3]
 8007e5c:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e5e:	69fb      	ldr	r3, [r7, #28]
 8007e60:	f023 0301 	bic.w	r3, r3, #1
 8007e64:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	3308      	adds	r3, #8
 8007e6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e6e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007e70:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e76:	e841 2300 	strex	r3, r2, [r1]
 8007e7a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d1e5      	bne.n	8007e4e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e86:	2b01      	cmp	r3, #1
 8007e88:	d118      	bne.n	8007ebc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	e853 3f00 	ldrex	r3, [r3]
 8007e96:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	f023 0310 	bic.w	r3, r3, #16
 8007e9e:	647b      	str	r3, [r7, #68]	; 0x44
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	461a      	mov	r2, r3
 8007ea6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ea8:	61bb      	str	r3, [r7, #24]
 8007eaa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eac:	6979      	ldr	r1, [r7, #20]
 8007eae:	69ba      	ldr	r2, [r7, #24]
 8007eb0:	e841 2300 	strex	r3, r2, [r1]
 8007eb4:	613b      	str	r3, [r7, #16]
   return(result);
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d1e6      	bne.n	8007e8a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2220      	movs	r2, #32
 8007ec0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007ed0:	bf00      	nop
 8007ed2:	3754      	adds	r7, #84	; 0x54
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr

08007edc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b084      	sub	sp, #16
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ee8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2200      	movs	r2, #0
 8007eee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007efa:	68f8      	ldr	r0, [r7, #12]
 8007efc:	f7ff faaa 	bl	8007454 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f00:	bf00      	nop
 8007f02:	3710      	adds	r7, #16
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b088      	sub	sp, #32
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	e853 3f00 	ldrex	r3, [r3]
 8007f1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f24:	61fb      	str	r3, [r7, #28]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	69fb      	ldr	r3, [r7, #28]
 8007f2e:	61bb      	str	r3, [r7, #24]
 8007f30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f32:	6979      	ldr	r1, [r7, #20]
 8007f34:	69ba      	ldr	r2, [r7, #24]
 8007f36:	e841 2300 	strex	r3, r2, [r1]
 8007f3a:	613b      	str	r3, [r7, #16]
   return(result);
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d1e6      	bne.n	8007f10 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2220      	movs	r2, #32
 8007f46:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f7ff fa76 	bl	8007440 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f54:	bf00      	nop
 8007f56:	3720      	adds	r7, #32
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}

08007f5c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b096      	sub	sp, #88	; 0x58
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007f6a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007f74:	2b22      	cmp	r3, #34	; 0x22
 8007f76:	f040 8098 	bne.w	80080aa <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f80:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007f84:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007f88:	b2d9      	uxtb	r1, r3
 8007f8a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007f8e:	b2da      	uxtb	r2, r3
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f94:	400a      	ands	r2, r1
 8007f96:	b2d2      	uxtb	r2, r2
 8007f98:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f9e:	1c5a      	adds	r2, r3, #1
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	3b01      	subs	r3, #1
 8007fae:	b29a      	uxth	r2, r3
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d17b      	bne.n	80080ba <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fca:	e853 3f00 	ldrex	r3, [r3]
 8007fce:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007fd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fd2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007fd6:	653b      	str	r3, [r7, #80]	; 0x50
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	461a      	mov	r2, r3
 8007fde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007fe0:	647b      	str	r3, [r7, #68]	; 0x44
 8007fe2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007fe6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007fe8:	e841 2300 	strex	r3, r2, [r1]
 8007fec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007fee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d1e6      	bne.n	8007fc2 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	3308      	adds	r3, #8
 8007ffa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ffe:	e853 3f00 	ldrex	r3, [r3]
 8008002:	623b      	str	r3, [r7, #32]
   return(result);
 8008004:	6a3b      	ldr	r3, [r7, #32]
 8008006:	f023 0301 	bic.w	r3, r3, #1
 800800a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	3308      	adds	r3, #8
 8008012:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008014:	633a      	str	r2, [r7, #48]	; 0x30
 8008016:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008018:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800801a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800801c:	e841 2300 	strex	r3, r2, [r1]
 8008020:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008024:	2b00      	cmp	r3, #0
 8008026:	d1e5      	bne.n	8007ff4 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2220      	movs	r2, #32
 800802c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2200      	movs	r2, #0
 8008034:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2200      	movs	r2, #0
 800803a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008040:	2b01      	cmp	r3, #1
 8008042:	d12e      	bne.n	80080a2 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2200      	movs	r2, #0
 8008048:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008050:	693b      	ldr	r3, [r7, #16]
 8008052:	e853 3f00 	ldrex	r3, [r3]
 8008056:	60fb      	str	r3, [r7, #12]
   return(result);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f023 0310 	bic.w	r3, r3, #16
 800805e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	461a      	mov	r2, r3
 8008066:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008068:	61fb      	str	r3, [r7, #28]
 800806a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800806c:	69b9      	ldr	r1, [r7, #24]
 800806e:	69fa      	ldr	r2, [r7, #28]
 8008070:	e841 2300 	strex	r3, r2, [r1]
 8008074:	617b      	str	r3, [r7, #20]
   return(result);
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d1e6      	bne.n	800804a <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	69db      	ldr	r3, [r3, #28]
 8008082:	f003 0310 	and.w	r3, r3, #16
 8008086:	2b10      	cmp	r3, #16
 8008088:	d103      	bne.n	8008092 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	2210      	movs	r2, #16
 8008090:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008098:	4619      	mov	r1, r3
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f7ff f9e4 	bl	8007468 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80080a0:	e00b      	b.n	80080ba <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f7fa faa8 	bl	80025f8 <HAL_UART_RxCpltCallback>
}
 80080a8:	e007      	b.n	80080ba <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	699a      	ldr	r2, [r3, #24]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f042 0208 	orr.w	r2, r2, #8
 80080b8:	619a      	str	r2, [r3, #24]
}
 80080ba:	bf00      	nop
 80080bc:	3758      	adds	r7, #88	; 0x58
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}

080080c2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80080c2:	b580      	push	{r7, lr}
 80080c4:	b096      	sub	sp, #88	; 0x58
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80080d0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080da:	2b22      	cmp	r3, #34	; 0x22
 80080dc:	f040 8098 	bne.w	8008210 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080e6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080ee:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80080f0:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80080f4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80080f8:	4013      	ands	r3, r2
 80080fa:	b29a      	uxth	r2, r3
 80080fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080fe:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008104:	1c9a      	adds	r2, r3, #2
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008110:	b29b      	uxth	r3, r3
 8008112:	3b01      	subs	r3, #1
 8008114:	b29a      	uxth	r2, r3
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008122:	b29b      	uxth	r3, r3
 8008124:	2b00      	cmp	r3, #0
 8008126:	d17b      	bne.n	8008220 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800812e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008130:	e853 3f00 	ldrex	r3, [r3]
 8008134:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008138:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800813c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	461a      	mov	r2, r3
 8008144:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008146:	643b      	str	r3, [r7, #64]	; 0x40
 8008148:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800814a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800814c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800814e:	e841 2300 	strex	r3, r2, [r1]
 8008152:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008156:	2b00      	cmp	r3, #0
 8008158:	d1e6      	bne.n	8008128 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	3308      	adds	r3, #8
 8008160:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008162:	6a3b      	ldr	r3, [r7, #32]
 8008164:	e853 3f00 	ldrex	r3, [r3]
 8008168:	61fb      	str	r3, [r7, #28]
   return(result);
 800816a:	69fb      	ldr	r3, [r7, #28]
 800816c:	f023 0301 	bic.w	r3, r3, #1
 8008170:	64bb      	str	r3, [r7, #72]	; 0x48
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	3308      	adds	r3, #8
 8008178:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800817a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800817c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800817e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008180:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008182:	e841 2300 	strex	r3, r2, [r1]
 8008186:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800818a:	2b00      	cmp	r3, #0
 800818c:	d1e5      	bne.n	800815a <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2220      	movs	r2, #32
 8008192:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2200      	movs	r2, #0
 800819a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2200      	movs	r2, #0
 80081a0:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081a6:	2b01      	cmp	r3, #1
 80081a8:	d12e      	bne.n	8008208 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2200      	movs	r2, #0
 80081ae:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	e853 3f00 	ldrex	r3, [r3]
 80081bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	f023 0310 	bic.w	r3, r3, #16
 80081c4:	647b      	str	r3, [r7, #68]	; 0x44
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	461a      	mov	r2, r3
 80081cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80081ce:	61bb      	str	r3, [r7, #24]
 80081d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d2:	6979      	ldr	r1, [r7, #20]
 80081d4:	69ba      	ldr	r2, [r7, #24]
 80081d6:	e841 2300 	strex	r3, r2, [r1]
 80081da:	613b      	str	r3, [r7, #16]
   return(result);
 80081dc:	693b      	ldr	r3, [r7, #16]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d1e6      	bne.n	80081b0 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	69db      	ldr	r3, [r3, #28]
 80081e8:	f003 0310 	and.w	r3, r3, #16
 80081ec:	2b10      	cmp	r3, #16
 80081ee:	d103      	bne.n	80081f8 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	2210      	movs	r2, #16
 80081f6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80081fe:	4619      	mov	r1, r3
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f7ff f931 	bl	8007468 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008206:	e00b      	b.n	8008220 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f7fa f9f5 	bl	80025f8 <HAL_UART_RxCpltCallback>
}
 800820e:	e007      	b.n	8008220 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	699a      	ldr	r2, [r3, #24]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f042 0208 	orr.w	r2, r2, #8
 800821e:	619a      	str	r2, [r3, #24]
}
 8008220:	bf00      	nop
 8008222:	3758      	adds	r7, #88	; 0x58
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}

08008228 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008228:	b084      	sub	sp, #16
 800822a:	b580      	push	{r7, lr}
 800822c:	b084      	sub	sp, #16
 800822e:	af00      	add	r7, sp, #0
 8008230:	6078      	str	r0, [r7, #4]
 8008232:	f107 001c 	add.w	r0, r7, #28
 8008236:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800823a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800823c:	2b01      	cmp	r3, #1
 800823e:	d120      	bne.n	8008282 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008244:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	68da      	ldr	r2, [r3, #12]
 8008250:	4b20      	ldr	r3, [pc, #128]	; (80082d4 <USB_CoreInit+0xac>)
 8008252:	4013      	ands	r3, r2
 8008254:	687a      	ldr	r2, [r7, #4]
 8008256:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	68db      	ldr	r3, [r3, #12]
 800825c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008264:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008266:	2b01      	cmp	r3, #1
 8008268:	d105      	bne.n	8008276 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	68db      	ldr	r3, [r3, #12]
 800826e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 fa96 	bl	80087a8 <USB_CoreReset>
 800827c:	4603      	mov	r3, r0
 800827e:	73fb      	strb	r3, [r7, #15]
 8008280:	e010      	b.n	80082a4 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	68db      	ldr	r3, [r3, #12]
 8008286:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 fa8a 	bl	80087a8 <USB_CoreReset>
 8008294:	4603      	mov	r3, r0
 8008296:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800829c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80082a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082a6:	2b01      	cmp	r3, #1
 80082a8:	d10b      	bne.n	80082c2 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	689b      	ldr	r3, [r3, #8]
 80082ae:	f043 0206 	orr.w	r2, r3, #6
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	689b      	ldr	r3, [r3, #8]
 80082ba:	f043 0220 	orr.w	r2, r3, #32
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80082c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80082c4:	4618      	mov	r0, r3
 80082c6:	3710      	adds	r7, #16
 80082c8:	46bd      	mov	sp, r7
 80082ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80082ce:	b004      	add	sp, #16
 80082d0:	4770      	bx	lr
 80082d2:	bf00      	nop
 80082d4:	ffbdffbf 	.word	0xffbdffbf

080082d8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80082d8:	b480      	push	{r7}
 80082da:	b083      	sub	sp, #12
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	f023 0201 	bic.w	r2, r3, #1
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80082ec:	2300      	movs	r3, #0
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	370c      	adds	r7, #12
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr

080082fa <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80082fa:	b580      	push	{r7, lr}
 80082fc:	b084      	sub	sp, #16
 80082fe:	af00      	add	r7, sp, #0
 8008300:	6078      	str	r0, [r7, #4]
 8008302:	460b      	mov	r3, r1
 8008304:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008306:	2300      	movs	r3, #0
 8008308:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	68db      	ldr	r3, [r3, #12]
 800830e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008316:	78fb      	ldrb	r3, [r7, #3]
 8008318:	2b01      	cmp	r3, #1
 800831a:	d115      	bne.n	8008348 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008328:	2001      	movs	r0, #1
 800832a:	f7fa fef7 	bl	800311c <HAL_Delay>
      ms++;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	3301      	adds	r3, #1
 8008332:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f000 fa29 	bl	800878c <USB_GetMode>
 800833a:	4603      	mov	r3, r0
 800833c:	2b01      	cmp	r3, #1
 800833e:	d01e      	beq.n	800837e <USB_SetCurrentMode+0x84>
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	2b31      	cmp	r3, #49	; 0x31
 8008344:	d9f0      	bls.n	8008328 <USB_SetCurrentMode+0x2e>
 8008346:	e01a      	b.n	800837e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008348:	78fb      	ldrb	r3, [r7, #3]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d115      	bne.n	800837a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	68db      	ldr	r3, [r3, #12]
 8008352:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800835a:	2001      	movs	r0, #1
 800835c:	f7fa fede 	bl	800311c <HAL_Delay>
      ms++;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	3301      	adds	r3, #1
 8008364:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 fa10 	bl	800878c <USB_GetMode>
 800836c:	4603      	mov	r3, r0
 800836e:	2b00      	cmp	r3, #0
 8008370:	d005      	beq.n	800837e <USB_SetCurrentMode+0x84>
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	2b31      	cmp	r3, #49	; 0x31
 8008376:	d9f0      	bls.n	800835a <USB_SetCurrentMode+0x60>
 8008378:	e001      	b.n	800837e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800837a:	2301      	movs	r3, #1
 800837c:	e005      	b.n	800838a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2b32      	cmp	r3, #50	; 0x32
 8008382:	d101      	bne.n	8008388 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008384:	2301      	movs	r3, #1
 8008386:	e000      	b.n	800838a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008388:	2300      	movs	r3, #0
}
 800838a:	4618      	mov	r0, r3
 800838c:	3710      	adds	r7, #16
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}
	...

08008394 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008394:	b084      	sub	sp, #16
 8008396:	b580      	push	{r7, lr}
 8008398:	b086      	sub	sp, #24
 800839a:	af00      	add	r7, sp, #0
 800839c:	6078      	str	r0, [r7, #4]
 800839e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80083a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80083a6:	2300      	movs	r3, #0
 80083a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80083ae:	2300      	movs	r3, #0
 80083b0:	613b      	str	r3, [r7, #16]
 80083b2:	e009      	b.n	80083c8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	3340      	adds	r3, #64	; 0x40
 80083ba:	009b      	lsls	r3, r3, #2
 80083bc:	4413      	add	r3, r2
 80083be:	2200      	movs	r2, #0
 80083c0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	3301      	adds	r3, #1
 80083c6:	613b      	str	r3, [r7, #16]
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	2b0e      	cmp	r3, #14
 80083cc:	d9f2      	bls.n	80083b4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80083ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d11c      	bne.n	800840e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	68fa      	ldr	r2, [r7, #12]
 80083de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80083e2:	f043 0302 	orr.w	r3, r3, #2
 80083e6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ec:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	601a      	str	r2, [r3, #0]
 800840c:	e005      	b.n	800841a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008412:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008420:	461a      	mov	r2, r3
 8008422:	2300      	movs	r3, #0
 8008424:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800842c:	4619      	mov	r1, r3
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008434:	461a      	mov	r2, r3
 8008436:	680b      	ldr	r3, [r1, #0]
 8008438:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800843a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800843c:	2b01      	cmp	r3, #1
 800843e:	d10c      	bne.n	800845a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008442:	2b00      	cmp	r3, #0
 8008444:	d104      	bne.n	8008450 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008446:	2100      	movs	r1, #0
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f000 f965 	bl	8008718 <USB_SetDevSpeed>
 800844e:	e008      	b.n	8008462 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008450:	2101      	movs	r1, #1
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f000 f960 	bl	8008718 <USB_SetDevSpeed>
 8008458:	e003      	b.n	8008462 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800845a:	2103      	movs	r1, #3
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f000 f95b 	bl	8008718 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008462:	2110      	movs	r1, #16
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f000 f8f3 	bl	8008650 <USB_FlushTxFifo>
 800846a:	4603      	mov	r3, r0
 800846c:	2b00      	cmp	r3, #0
 800846e:	d001      	beq.n	8008474 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8008470:	2301      	movs	r3, #1
 8008472:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f000 f91f 	bl	80086b8 <USB_FlushRxFifo>
 800847a:	4603      	mov	r3, r0
 800847c:	2b00      	cmp	r3, #0
 800847e:	d001      	beq.n	8008484 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8008480:	2301      	movs	r3, #1
 8008482:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800848a:	461a      	mov	r2, r3
 800848c:	2300      	movs	r3, #0
 800848e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008496:	461a      	mov	r2, r3
 8008498:	2300      	movs	r3, #0
 800849a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084a2:	461a      	mov	r2, r3
 80084a4:	2300      	movs	r3, #0
 80084a6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084a8:	2300      	movs	r3, #0
 80084aa:	613b      	str	r3, [r7, #16]
 80084ac:	e043      	b.n	8008536 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	015a      	lsls	r2, r3, #5
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	4413      	add	r3, r2
 80084b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80084c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80084c4:	d118      	bne.n	80084f8 <USB_DevInit+0x164>
    {
      if (i == 0U)
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d10a      	bne.n	80084e2 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	015a      	lsls	r2, r3, #5
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	4413      	add	r3, r2
 80084d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084d8:	461a      	mov	r2, r3
 80084da:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80084de:	6013      	str	r3, [r2, #0]
 80084e0:	e013      	b.n	800850a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	015a      	lsls	r2, r3, #5
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	4413      	add	r3, r2
 80084ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084ee:	461a      	mov	r2, r3
 80084f0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80084f4:	6013      	str	r3, [r2, #0]
 80084f6:	e008      	b.n	800850a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	015a      	lsls	r2, r3, #5
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	4413      	add	r3, r2
 8008500:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008504:	461a      	mov	r2, r3
 8008506:	2300      	movs	r3, #0
 8008508:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	015a      	lsls	r2, r3, #5
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	4413      	add	r3, r2
 8008512:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008516:	461a      	mov	r2, r3
 8008518:	2300      	movs	r3, #0
 800851a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	015a      	lsls	r2, r3, #5
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	4413      	add	r3, r2
 8008524:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008528:	461a      	mov	r2, r3
 800852a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800852e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	3301      	adds	r3, #1
 8008534:	613b      	str	r3, [r7, #16]
 8008536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008538:	693a      	ldr	r2, [r7, #16]
 800853a:	429a      	cmp	r2, r3
 800853c:	d3b7      	bcc.n	80084ae <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800853e:	2300      	movs	r3, #0
 8008540:	613b      	str	r3, [r7, #16]
 8008542:	e043      	b.n	80085cc <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	015a      	lsls	r2, r3, #5
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	4413      	add	r3, r2
 800854c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008556:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800855a:	d118      	bne.n	800858e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d10a      	bne.n	8008578 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	015a      	lsls	r2, r3, #5
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	4413      	add	r3, r2
 800856a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800856e:	461a      	mov	r2, r3
 8008570:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008574:	6013      	str	r3, [r2, #0]
 8008576:	e013      	b.n	80085a0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	015a      	lsls	r2, r3, #5
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	4413      	add	r3, r2
 8008580:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008584:	461a      	mov	r2, r3
 8008586:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800858a:	6013      	str	r3, [r2, #0]
 800858c:	e008      	b.n	80085a0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800858e:	693b      	ldr	r3, [r7, #16]
 8008590:	015a      	lsls	r2, r3, #5
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	4413      	add	r3, r2
 8008596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800859a:	461a      	mov	r2, r3
 800859c:	2300      	movs	r3, #0
 800859e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	015a      	lsls	r2, r3, #5
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	4413      	add	r3, r2
 80085a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085ac:	461a      	mov	r2, r3
 80085ae:	2300      	movs	r3, #0
 80085b0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	015a      	lsls	r2, r3, #5
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	4413      	add	r3, r2
 80085ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085be:	461a      	mov	r2, r3
 80085c0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80085c4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	3301      	adds	r3, #1
 80085ca:	613b      	str	r3, [r7, #16]
 80085cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ce:	693a      	ldr	r2, [r7, #16]
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d3b7      	bcc.n	8008544 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085da:	691b      	ldr	r3, [r3, #16]
 80085dc:	68fa      	ldr	r2, [r7, #12]
 80085de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80085e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80085e6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2200      	movs	r2, #0
 80085ec:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80085f4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80085f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d105      	bne.n	8008608 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	699b      	ldr	r3, [r3, #24]
 8008600:	f043 0210 	orr.w	r2, r3, #16
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	699a      	ldr	r2, [r3, #24]
 800860c:	4b0e      	ldr	r3, [pc, #56]	; (8008648 <USB_DevInit+0x2b4>)
 800860e:	4313      	orrs	r3, r2
 8008610:	687a      	ldr	r2, [r7, #4]
 8008612:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008614:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008616:	2b00      	cmp	r3, #0
 8008618:	d005      	beq.n	8008626 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	699b      	ldr	r3, [r3, #24]
 800861e:	f043 0208 	orr.w	r2, r3, #8
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008626:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008628:	2b01      	cmp	r3, #1
 800862a:	d105      	bne.n	8008638 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	699a      	ldr	r2, [r3, #24]
 8008630:	4b06      	ldr	r3, [pc, #24]	; (800864c <USB_DevInit+0x2b8>)
 8008632:	4313      	orrs	r3, r2
 8008634:	687a      	ldr	r2, [r7, #4]
 8008636:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008638:	7dfb      	ldrb	r3, [r7, #23]
}
 800863a:	4618      	mov	r0, r3
 800863c:	3718      	adds	r7, #24
 800863e:	46bd      	mov	sp, r7
 8008640:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008644:	b004      	add	sp, #16
 8008646:	4770      	bx	lr
 8008648:	803c3800 	.word	0x803c3800
 800864c:	40000004 	.word	0x40000004

08008650 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008650:	b480      	push	{r7}
 8008652:	b085      	sub	sp, #20
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800865a:	2300      	movs	r3, #0
 800865c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	3301      	adds	r3, #1
 8008662:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	4a13      	ldr	r2, [pc, #76]	; (80086b4 <USB_FlushTxFifo+0x64>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d901      	bls.n	8008670 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800866c:	2303      	movs	r3, #3
 800866e:	e01b      	b.n	80086a8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	691b      	ldr	r3, [r3, #16]
 8008674:	2b00      	cmp	r3, #0
 8008676:	daf2      	bge.n	800865e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008678:	2300      	movs	r3, #0
 800867a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	019b      	lsls	r3, r3, #6
 8008680:	f043 0220 	orr.w	r2, r3, #32
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	3301      	adds	r3, #1
 800868c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	4a08      	ldr	r2, [pc, #32]	; (80086b4 <USB_FlushTxFifo+0x64>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d901      	bls.n	800869a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008696:	2303      	movs	r3, #3
 8008698:	e006      	b.n	80086a8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	691b      	ldr	r3, [r3, #16]
 800869e:	f003 0320 	and.w	r3, r3, #32
 80086a2:	2b20      	cmp	r3, #32
 80086a4:	d0f0      	beq.n	8008688 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80086a6:	2300      	movs	r3, #0
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	3714      	adds	r7, #20
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr
 80086b4:	00030d40 	.word	0x00030d40

080086b8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b085      	sub	sp, #20
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086c0:	2300      	movs	r3, #0
 80086c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	3301      	adds	r3, #1
 80086c8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	4a11      	ldr	r2, [pc, #68]	; (8008714 <USB_FlushRxFifo+0x5c>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d901      	bls.n	80086d6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80086d2:	2303      	movs	r3, #3
 80086d4:	e018      	b.n	8008708 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	691b      	ldr	r3, [r3, #16]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	daf2      	bge.n	80086c4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80086de:	2300      	movs	r3, #0
 80086e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2210      	movs	r2, #16
 80086e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	3301      	adds	r3, #1
 80086ec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	4a08      	ldr	r2, [pc, #32]	; (8008714 <USB_FlushRxFifo+0x5c>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d901      	bls.n	80086fa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80086f6:	2303      	movs	r3, #3
 80086f8:	e006      	b.n	8008708 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	691b      	ldr	r3, [r3, #16]
 80086fe:	f003 0310 	and.w	r3, r3, #16
 8008702:	2b10      	cmp	r3, #16
 8008704:	d0f0      	beq.n	80086e8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008706:	2300      	movs	r3, #0
}
 8008708:	4618      	mov	r0, r3
 800870a:	3714      	adds	r7, #20
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr
 8008714:	00030d40 	.word	0x00030d40

08008718 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008718:	b480      	push	{r7}
 800871a:	b085      	sub	sp, #20
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	460b      	mov	r3, r1
 8008722:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	78fb      	ldrb	r3, [r7, #3]
 8008732:	68f9      	ldr	r1, [r7, #12]
 8008734:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008738:	4313      	orrs	r3, r2
 800873a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800873c:	2300      	movs	r3, #0
}
 800873e:	4618      	mov	r0, r3
 8008740:	3714      	adds	r7, #20
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr

0800874a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800874a:	b480      	push	{r7}
 800874c:	b085      	sub	sp, #20
 800874e:	af00      	add	r7, sp, #0
 8008750:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	68fa      	ldr	r2, [r7, #12]
 8008760:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008764:	f023 0303 	bic.w	r3, r3, #3
 8008768:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008770:	685b      	ldr	r3, [r3, #4]
 8008772:	68fa      	ldr	r2, [r7, #12]
 8008774:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008778:	f043 0302 	orr.w	r3, r3, #2
 800877c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800877e:	2300      	movs	r3, #0
}
 8008780:	4618      	mov	r0, r3
 8008782:	3714      	adds	r7, #20
 8008784:	46bd      	mov	sp, r7
 8008786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878a:	4770      	bx	lr

0800878c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800878c:	b480      	push	{r7}
 800878e:	b083      	sub	sp, #12
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	695b      	ldr	r3, [r3, #20]
 8008798:	f003 0301 	and.w	r3, r3, #1
}
 800879c:	4618      	mov	r0, r3
 800879e:	370c      	adds	r7, #12
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr

080087a8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b085      	sub	sp, #20
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80087b0:	2300      	movs	r3, #0
 80087b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	3301      	adds	r3, #1
 80087b8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	4a13      	ldr	r2, [pc, #76]	; (800880c <USB_CoreReset+0x64>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d901      	bls.n	80087c6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80087c2:	2303      	movs	r3, #3
 80087c4:	e01b      	b.n	80087fe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	691b      	ldr	r3, [r3, #16]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	daf2      	bge.n	80087b4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80087ce:	2300      	movs	r3, #0
 80087d0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	691b      	ldr	r3, [r3, #16]
 80087d6:	f043 0201 	orr.w	r2, r3, #1
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	3301      	adds	r3, #1
 80087e2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	4a09      	ldr	r2, [pc, #36]	; (800880c <USB_CoreReset+0x64>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d901      	bls.n	80087f0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80087ec:	2303      	movs	r3, #3
 80087ee:	e006      	b.n	80087fe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	691b      	ldr	r3, [r3, #16]
 80087f4:	f003 0301 	and.w	r3, r3, #1
 80087f8:	2b01      	cmp	r3, #1
 80087fa:	d0f0      	beq.n	80087de <USB_CoreReset+0x36>

  return HAL_OK;
 80087fc:	2300      	movs	r3, #0
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3714      	adds	r7, #20
 8008802:	46bd      	mov	sp, r7
 8008804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008808:	4770      	bx	lr
 800880a:	bf00      	nop
 800880c:	00030d40 	.word	0x00030d40

08008810 <__errno>:
 8008810:	4b01      	ldr	r3, [pc, #4]	; (8008818 <__errno+0x8>)
 8008812:	6818      	ldr	r0, [r3, #0]
 8008814:	4770      	bx	lr
 8008816:	bf00      	nop
 8008818:	2000006c 	.word	0x2000006c

0800881c <__libc_init_array>:
 800881c:	b570      	push	{r4, r5, r6, lr}
 800881e:	4d0d      	ldr	r5, [pc, #52]	; (8008854 <__libc_init_array+0x38>)
 8008820:	4c0d      	ldr	r4, [pc, #52]	; (8008858 <__libc_init_array+0x3c>)
 8008822:	1b64      	subs	r4, r4, r5
 8008824:	10a4      	asrs	r4, r4, #2
 8008826:	2600      	movs	r6, #0
 8008828:	42a6      	cmp	r6, r4
 800882a:	d109      	bne.n	8008840 <__libc_init_array+0x24>
 800882c:	4d0b      	ldr	r5, [pc, #44]	; (800885c <__libc_init_array+0x40>)
 800882e:	4c0c      	ldr	r4, [pc, #48]	; (8008860 <__libc_init_array+0x44>)
 8008830:	f004 fa54 	bl	800ccdc <_init>
 8008834:	1b64      	subs	r4, r4, r5
 8008836:	10a4      	asrs	r4, r4, #2
 8008838:	2600      	movs	r6, #0
 800883a:	42a6      	cmp	r6, r4
 800883c:	d105      	bne.n	800884a <__libc_init_array+0x2e>
 800883e:	bd70      	pop	{r4, r5, r6, pc}
 8008840:	f855 3b04 	ldr.w	r3, [r5], #4
 8008844:	4798      	blx	r3
 8008846:	3601      	adds	r6, #1
 8008848:	e7ee      	b.n	8008828 <__libc_init_array+0xc>
 800884a:	f855 3b04 	ldr.w	r3, [r5], #4
 800884e:	4798      	blx	r3
 8008850:	3601      	adds	r6, #1
 8008852:	e7f2      	b.n	800883a <__libc_init_array+0x1e>
 8008854:	0800d224 	.word	0x0800d224
 8008858:	0800d224 	.word	0x0800d224
 800885c:	0800d224 	.word	0x0800d224
 8008860:	0800d228 	.word	0x0800d228

08008864 <memcpy>:
 8008864:	440a      	add	r2, r1
 8008866:	4291      	cmp	r1, r2
 8008868:	f100 33ff 	add.w	r3, r0, #4294967295
 800886c:	d100      	bne.n	8008870 <memcpy+0xc>
 800886e:	4770      	bx	lr
 8008870:	b510      	push	{r4, lr}
 8008872:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008876:	f803 4f01 	strb.w	r4, [r3, #1]!
 800887a:	4291      	cmp	r1, r2
 800887c:	d1f9      	bne.n	8008872 <memcpy+0xe>
 800887e:	bd10      	pop	{r4, pc}

08008880 <memset>:
 8008880:	4402      	add	r2, r0
 8008882:	4603      	mov	r3, r0
 8008884:	4293      	cmp	r3, r2
 8008886:	d100      	bne.n	800888a <memset+0xa>
 8008888:	4770      	bx	lr
 800888a:	f803 1b01 	strb.w	r1, [r3], #1
 800888e:	e7f9      	b.n	8008884 <memset+0x4>

08008890 <__cvt>:
 8008890:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008894:	ec55 4b10 	vmov	r4, r5, d0
 8008898:	2d00      	cmp	r5, #0
 800889a:	460e      	mov	r6, r1
 800889c:	4619      	mov	r1, r3
 800889e:	462b      	mov	r3, r5
 80088a0:	bfbb      	ittet	lt
 80088a2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80088a6:	461d      	movlt	r5, r3
 80088a8:	2300      	movge	r3, #0
 80088aa:	232d      	movlt	r3, #45	; 0x2d
 80088ac:	700b      	strb	r3, [r1, #0]
 80088ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088b0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80088b4:	4691      	mov	r9, r2
 80088b6:	f023 0820 	bic.w	r8, r3, #32
 80088ba:	bfbc      	itt	lt
 80088bc:	4622      	movlt	r2, r4
 80088be:	4614      	movlt	r4, r2
 80088c0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80088c4:	d005      	beq.n	80088d2 <__cvt+0x42>
 80088c6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80088ca:	d100      	bne.n	80088ce <__cvt+0x3e>
 80088cc:	3601      	adds	r6, #1
 80088ce:	2102      	movs	r1, #2
 80088d0:	e000      	b.n	80088d4 <__cvt+0x44>
 80088d2:	2103      	movs	r1, #3
 80088d4:	ab03      	add	r3, sp, #12
 80088d6:	9301      	str	r3, [sp, #4]
 80088d8:	ab02      	add	r3, sp, #8
 80088da:	9300      	str	r3, [sp, #0]
 80088dc:	ec45 4b10 	vmov	d0, r4, r5
 80088e0:	4653      	mov	r3, sl
 80088e2:	4632      	mov	r2, r6
 80088e4:	f001 fb6c 	bl	8009fc0 <_dtoa_r>
 80088e8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80088ec:	4607      	mov	r7, r0
 80088ee:	d102      	bne.n	80088f6 <__cvt+0x66>
 80088f0:	f019 0f01 	tst.w	r9, #1
 80088f4:	d022      	beq.n	800893c <__cvt+0xac>
 80088f6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80088fa:	eb07 0906 	add.w	r9, r7, r6
 80088fe:	d110      	bne.n	8008922 <__cvt+0x92>
 8008900:	783b      	ldrb	r3, [r7, #0]
 8008902:	2b30      	cmp	r3, #48	; 0x30
 8008904:	d10a      	bne.n	800891c <__cvt+0x8c>
 8008906:	2200      	movs	r2, #0
 8008908:	2300      	movs	r3, #0
 800890a:	4620      	mov	r0, r4
 800890c:	4629      	mov	r1, r5
 800890e:	f7f8 f8fb 	bl	8000b08 <__aeabi_dcmpeq>
 8008912:	b918      	cbnz	r0, 800891c <__cvt+0x8c>
 8008914:	f1c6 0601 	rsb	r6, r6, #1
 8008918:	f8ca 6000 	str.w	r6, [sl]
 800891c:	f8da 3000 	ldr.w	r3, [sl]
 8008920:	4499      	add	r9, r3
 8008922:	2200      	movs	r2, #0
 8008924:	2300      	movs	r3, #0
 8008926:	4620      	mov	r0, r4
 8008928:	4629      	mov	r1, r5
 800892a:	f7f8 f8ed 	bl	8000b08 <__aeabi_dcmpeq>
 800892e:	b108      	cbz	r0, 8008934 <__cvt+0xa4>
 8008930:	f8cd 900c 	str.w	r9, [sp, #12]
 8008934:	2230      	movs	r2, #48	; 0x30
 8008936:	9b03      	ldr	r3, [sp, #12]
 8008938:	454b      	cmp	r3, r9
 800893a:	d307      	bcc.n	800894c <__cvt+0xbc>
 800893c:	9b03      	ldr	r3, [sp, #12]
 800893e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008940:	1bdb      	subs	r3, r3, r7
 8008942:	4638      	mov	r0, r7
 8008944:	6013      	str	r3, [r2, #0]
 8008946:	b004      	add	sp, #16
 8008948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800894c:	1c59      	adds	r1, r3, #1
 800894e:	9103      	str	r1, [sp, #12]
 8008950:	701a      	strb	r2, [r3, #0]
 8008952:	e7f0      	b.n	8008936 <__cvt+0xa6>

08008954 <__exponent>:
 8008954:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008956:	4603      	mov	r3, r0
 8008958:	2900      	cmp	r1, #0
 800895a:	bfb8      	it	lt
 800895c:	4249      	neglt	r1, r1
 800895e:	f803 2b02 	strb.w	r2, [r3], #2
 8008962:	bfb4      	ite	lt
 8008964:	222d      	movlt	r2, #45	; 0x2d
 8008966:	222b      	movge	r2, #43	; 0x2b
 8008968:	2909      	cmp	r1, #9
 800896a:	7042      	strb	r2, [r0, #1]
 800896c:	dd2a      	ble.n	80089c4 <__exponent+0x70>
 800896e:	f10d 0407 	add.w	r4, sp, #7
 8008972:	46a4      	mov	ip, r4
 8008974:	270a      	movs	r7, #10
 8008976:	46a6      	mov	lr, r4
 8008978:	460a      	mov	r2, r1
 800897a:	fb91 f6f7 	sdiv	r6, r1, r7
 800897e:	fb07 1516 	mls	r5, r7, r6, r1
 8008982:	3530      	adds	r5, #48	; 0x30
 8008984:	2a63      	cmp	r2, #99	; 0x63
 8008986:	f104 34ff 	add.w	r4, r4, #4294967295
 800898a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800898e:	4631      	mov	r1, r6
 8008990:	dcf1      	bgt.n	8008976 <__exponent+0x22>
 8008992:	3130      	adds	r1, #48	; 0x30
 8008994:	f1ae 0502 	sub.w	r5, lr, #2
 8008998:	f804 1c01 	strb.w	r1, [r4, #-1]
 800899c:	1c44      	adds	r4, r0, #1
 800899e:	4629      	mov	r1, r5
 80089a0:	4561      	cmp	r1, ip
 80089a2:	d30a      	bcc.n	80089ba <__exponent+0x66>
 80089a4:	f10d 0209 	add.w	r2, sp, #9
 80089a8:	eba2 020e 	sub.w	r2, r2, lr
 80089ac:	4565      	cmp	r5, ip
 80089ae:	bf88      	it	hi
 80089b0:	2200      	movhi	r2, #0
 80089b2:	4413      	add	r3, r2
 80089b4:	1a18      	subs	r0, r3, r0
 80089b6:	b003      	add	sp, #12
 80089b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80089be:	f804 2f01 	strb.w	r2, [r4, #1]!
 80089c2:	e7ed      	b.n	80089a0 <__exponent+0x4c>
 80089c4:	2330      	movs	r3, #48	; 0x30
 80089c6:	3130      	adds	r1, #48	; 0x30
 80089c8:	7083      	strb	r3, [r0, #2]
 80089ca:	70c1      	strb	r1, [r0, #3]
 80089cc:	1d03      	adds	r3, r0, #4
 80089ce:	e7f1      	b.n	80089b4 <__exponent+0x60>

080089d0 <_printf_float>:
 80089d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089d4:	ed2d 8b02 	vpush	{d8}
 80089d8:	b08d      	sub	sp, #52	; 0x34
 80089da:	460c      	mov	r4, r1
 80089dc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80089e0:	4616      	mov	r6, r2
 80089e2:	461f      	mov	r7, r3
 80089e4:	4605      	mov	r5, r0
 80089e6:	f002 fc49 	bl	800b27c <_localeconv_r>
 80089ea:	f8d0 a000 	ldr.w	sl, [r0]
 80089ee:	4650      	mov	r0, sl
 80089f0:	f7f7 fc0e 	bl	8000210 <strlen>
 80089f4:	2300      	movs	r3, #0
 80089f6:	930a      	str	r3, [sp, #40]	; 0x28
 80089f8:	6823      	ldr	r3, [r4, #0]
 80089fa:	9305      	str	r3, [sp, #20]
 80089fc:	f8d8 3000 	ldr.w	r3, [r8]
 8008a00:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008a04:	3307      	adds	r3, #7
 8008a06:	f023 0307 	bic.w	r3, r3, #7
 8008a0a:	f103 0208 	add.w	r2, r3, #8
 8008a0e:	f8c8 2000 	str.w	r2, [r8]
 8008a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a16:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008a1a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008a1e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008a22:	9307      	str	r3, [sp, #28]
 8008a24:	f8cd 8018 	str.w	r8, [sp, #24]
 8008a28:	ee08 0a10 	vmov	s16, r0
 8008a2c:	4b9f      	ldr	r3, [pc, #636]	; (8008cac <_printf_float+0x2dc>)
 8008a2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a32:	f04f 32ff 	mov.w	r2, #4294967295
 8008a36:	f7f8 f899 	bl	8000b6c <__aeabi_dcmpun>
 8008a3a:	bb88      	cbnz	r0, 8008aa0 <_printf_float+0xd0>
 8008a3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a40:	4b9a      	ldr	r3, [pc, #616]	; (8008cac <_printf_float+0x2dc>)
 8008a42:	f04f 32ff 	mov.w	r2, #4294967295
 8008a46:	f7f8 f873 	bl	8000b30 <__aeabi_dcmple>
 8008a4a:	bb48      	cbnz	r0, 8008aa0 <_printf_float+0xd0>
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	2300      	movs	r3, #0
 8008a50:	4640      	mov	r0, r8
 8008a52:	4649      	mov	r1, r9
 8008a54:	f7f8 f862 	bl	8000b1c <__aeabi_dcmplt>
 8008a58:	b110      	cbz	r0, 8008a60 <_printf_float+0x90>
 8008a5a:	232d      	movs	r3, #45	; 0x2d
 8008a5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a60:	4b93      	ldr	r3, [pc, #588]	; (8008cb0 <_printf_float+0x2e0>)
 8008a62:	4894      	ldr	r0, [pc, #592]	; (8008cb4 <_printf_float+0x2e4>)
 8008a64:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008a68:	bf94      	ite	ls
 8008a6a:	4698      	movls	r8, r3
 8008a6c:	4680      	movhi	r8, r0
 8008a6e:	2303      	movs	r3, #3
 8008a70:	6123      	str	r3, [r4, #16]
 8008a72:	9b05      	ldr	r3, [sp, #20]
 8008a74:	f023 0204 	bic.w	r2, r3, #4
 8008a78:	6022      	str	r2, [r4, #0]
 8008a7a:	f04f 0900 	mov.w	r9, #0
 8008a7e:	9700      	str	r7, [sp, #0]
 8008a80:	4633      	mov	r3, r6
 8008a82:	aa0b      	add	r2, sp, #44	; 0x2c
 8008a84:	4621      	mov	r1, r4
 8008a86:	4628      	mov	r0, r5
 8008a88:	f000 f9d8 	bl	8008e3c <_printf_common>
 8008a8c:	3001      	adds	r0, #1
 8008a8e:	f040 8090 	bne.w	8008bb2 <_printf_float+0x1e2>
 8008a92:	f04f 30ff 	mov.w	r0, #4294967295
 8008a96:	b00d      	add	sp, #52	; 0x34
 8008a98:	ecbd 8b02 	vpop	{d8}
 8008a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aa0:	4642      	mov	r2, r8
 8008aa2:	464b      	mov	r3, r9
 8008aa4:	4640      	mov	r0, r8
 8008aa6:	4649      	mov	r1, r9
 8008aa8:	f7f8 f860 	bl	8000b6c <__aeabi_dcmpun>
 8008aac:	b140      	cbz	r0, 8008ac0 <_printf_float+0xf0>
 8008aae:	464b      	mov	r3, r9
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	bfbc      	itt	lt
 8008ab4:	232d      	movlt	r3, #45	; 0x2d
 8008ab6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008aba:	487f      	ldr	r0, [pc, #508]	; (8008cb8 <_printf_float+0x2e8>)
 8008abc:	4b7f      	ldr	r3, [pc, #508]	; (8008cbc <_printf_float+0x2ec>)
 8008abe:	e7d1      	b.n	8008a64 <_printf_float+0x94>
 8008ac0:	6863      	ldr	r3, [r4, #4]
 8008ac2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008ac6:	9206      	str	r2, [sp, #24]
 8008ac8:	1c5a      	adds	r2, r3, #1
 8008aca:	d13f      	bne.n	8008b4c <_printf_float+0x17c>
 8008acc:	2306      	movs	r3, #6
 8008ace:	6063      	str	r3, [r4, #4]
 8008ad0:	9b05      	ldr	r3, [sp, #20]
 8008ad2:	6861      	ldr	r1, [r4, #4]
 8008ad4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008ad8:	2300      	movs	r3, #0
 8008ada:	9303      	str	r3, [sp, #12]
 8008adc:	ab0a      	add	r3, sp, #40	; 0x28
 8008ade:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008ae2:	ab09      	add	r3, sp, #36	; 0x24
 8008ae4:	ec49 8b10 	vmov	d0, r8, r9
 8008ae8:	9300      	str	r3, [sp, #0]
 8008aea:	6022      	str	r2, [r4, #0]
 8008aec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008af0:	4628      	mov	r0, r5
 8008af2:	f7ff fecd 	bl	8008890 <__cvt>
 8008af6:	9b06      	ldr	r3, [sp, #24]
 8008af8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008afa:	2b47      	cmp	r3, #71	; 0x47
 8008afc:	4680      	mov	r8, r0
 8008afe:	d108      	bne.n	8008b12 <_printf_float+0x142>
 8008b00:	1cc8      	adds	r0, r1, #3
 8008b02:	db02      	blt.n	8008b0a <_printf_float+0x13a>
 8008b04:	6863      	ldr	r3, [r4, #4]
 8008b06:	4299      	cmp	r1, r3
 8008b08:	dd41      	ble.n	8008b8e <_printf_float+0x1be>
 8008b0a:	f1ab 0b02 	sub.w	fp, fp, #2
 8008b0e:	fa5f fb8b 	uxtb.w	fp, fp
 8008b12:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008b16:	d820      	bhi.n	8008b5a <_printf_float+0x18a>
 8008b18:	3901      	subs	r1, #1
 8008b1a:	465a      	mov	r2, fp
 8008b1c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008b20:	9109      	str	r1, [sp, #36]	; 0x24
 8008b22:	f7ff ff17 	bl	8008954 <__exponent>
 8008b26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b28:	1813      	adds	r3, r2, r0
 8008b2a:	2a01      	cmp	r2, #1
 8008b2c:	4681      	mov	r9, r0
 8008b2e:	6123      	str	r3, [r4, #16]
 8008b30:	dc02      	bgt.n	8008b38 <_printf_float+0x168>
 8008b32:	6822      	ldr	r2, [r4, #0]
 8008b34:	07d2      	lsls	r2, r2, #31
 8008b36:	d501      	bpl.n	8008b3c <_printf_float+0x16c>
 8008b38:	3301      	adds	r3, #1
 8008b3a:	6123      	str	r3, [r4, #16]
 8008b3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d09c      	beq.n	8008a7e <_printf_float+0xae>
 8008b44:	232d      	movs	r3, #45	; 0x2d
 8008b46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b4a:	e798      	b.n	8008a7e <_printf_float+0xae>
 8008b4c:	9a06      	ldr	r2, [sp, #24]
 8008b4e:	2a47      	cmp	r2, #71	; 0x47
 8008b50:	d1be      	bne.n	8008ad0 <_printf_float+0x100>
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d1bc      	bne.n	8008ad0 <_printf_float+0x100>
 8008b56:	2301      	movs	r3, #1
 8008b58:	e7b9      	b.n	8008ace <_printf_float+0xfe>
 8008b5a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008b5e:	d118      	bne.n	8008b92 <_printf_float+0x1c2>
 8008b60:	2900      	cmp	r1, #0
 8008b62:	6863      	ldr	r3, [r4, #4]
 8008b64:	dd0b      	ble.n	8008b7e <_printf_float+0x1ae>
 8008b66:	6121      	str	r1, [r4, #16]
 8008b68:	b913      	cbnz	r3, 8008b70 <_printf_float+0x1a0>
 8008b6a:	6822      	ldr	r2, [r4, #0]
 8008b6c:	07d0      	lsls	r0, r2, #31
 8008b6e:	d502      	bpl.n	8008b76 <_printf_float+0x1a6>
 8008b70:	3301      	adds	r3, #1
 8008b72:	440b      	add	r3, r1
 8008b74:	6123      	str	r3, [r4, #16]
 8008b76:	65a1      	str	r1, [r4, #88]	; 0x58
 8008b78:	f04f 0900 	mov.w	r9, #0
 8008b7c:	e7de      	b.n	8008b3c <_printf_float+0x16c>
 8008b7e:	b913      	cbnz	r3, 8008b86 <_printf_float+0x1b6>
 8008b80:	6822      	ldr	r2, [r4, #0]
 8008b82:	07d2      	lsls	r2, r2, #31
 8008b84:	d501      	bpl.n	8008b8a <_printf_float+0x1ba>
 8008b86:	3302      	adds	r3, #2
 8008b88:	e7f4      	b.n	8008b74 <_printf_float+0x1a4>
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	e7f2      	b.n	8008b74 <_printf_float+0x1a4>
 8008b8e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008b92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b94:	4299      	cmp	r1, r3
 8008b96:	db05      	blt.n	8008ba4 <_printf_float+0x1d4>
 8008b98:	6823      	ldr	r3, [r4, #0]
 8008b9a:	6121      	str	r1, [r4, #16]
 8008b9c:	07d8      	lsls	r0, r3, #31
 8008b9e:	d5ea      	bpl.n	8008b76 <_printf_float+0x1a6>
 8008ba0:	1c4b      	adds	r3, r1, #1
 8008ba2:	e7e7      	b.n	8008b74 <_printf_float+0x1a4>
 8008ba4:	2900      	cmp	r1, #0
 8008ba6:	bfd4      	ite	le
 8008ba8:	f1c1 0202 	rsble	r2, r1, #2
 8008bac:	2201      	movgt	r2, #1
 8008bae:	4413      	add	r3, r2
 8008bb0:	e7e0      	b.n	8008b74 <_printf_float+0x1a4>
 8008bb2:	6823      	ldr	r3, [r4, #0]
 8008bb4:	055a      	lsls	r2, r3, #21
 8008bb6:	d407      	bmi.n	8008bc8 <_printf_float+0x1f8>
 8008bb8:	6923      	ldr	r3, [r4, #16]
 8008bba:	4642      	mov	r2, r8
 8008bbc:	4631      	mov	r1, r6
 8008bbe:	4628      	mov	r0, r5
 8008bc0:	47b8      	blx	r7
 8008bc2:	3001      	adds	r0, #1
 8008bc4:	d12c      	bne.n	8008c20 <_printf_float+0x250>
 8008bc6:	e764      	b.n	8008a92 <_printf_float+0xc2>
 8008bc8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008bcc:	f240 80e0 	bls.w	8008d90 <_printf_float+0x3c0>
 8008bd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	f7f7 ff96 	bl	8000b08 <__aeabi_dcmpeq>
 8008bdc:	2800      	cmp	r0, #0
 8008bde:	d034      	beq.n	8008c4a <_printf_float+0x27a>
 8008be0:	4a37      	ldr	r2, [pc, #220]	; (8008cc0 <_printf_float+0x2f0>)
 8008be2:	2301      	movs	r3, #1
 8008be4:	4631      	mov	r1, r6
 8008be6:	4628      	mov	r0, r5
 8008be8:	47b8      	blx	r7
 8008bea:	3001      	adds	r0, #1
 8008bec:	f43f af51 	beq.w	8008a92 <_printf_float+0xc2>
 8008bf0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008bf4:	429a      	cmp	r2, r3
 8008bf6:	db02      	blt.n	8008bfe <_printf_float+0x22e>
 8008bf8:	6823      	ldr	r3, [r4, #0]
 8008bfa:	07d8      	lsls	r0, r3, #31
 8008bfc:	d510      	bpl.n	8008c20 <_printf_float+0x250>
 8008bfe:	ee18 3a10 	vmov	r3, s16
 8008c02:	4652      	mov	r2, sl
 8008c04:	4631      	mov	r1, r6
 8008c06:	4628      	mov	r0, r5
 8008c08:	47b8      	blx	r7
 8008c0a:	3001      	adds	r0, #1
 8008c0c:	f43f af41 	beq.w	8008a92 <_printf_float+0xc2>
 8008c10:	f04f 0800 	mov.w	r8, #0
 8008c14:	f104 091a 	add.w	r9, r4, #26
 8008c18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c1a:	3b01      	subs	r3, #1
 8008c1c:	4543      	cmp	r3, r8
 8008c1e:	dc09      	bgt.n	8008c34 <_printf_float+0x264>
 8008c20:	6823      	ldr	r3, [r4, #0]
 8008c22:	079b      	lsls	r3, r3, #30
 8008c24:	f100 8105 	bmi.w	8008e32 <_printf_float+0x462>
 8008c28:	68e0      	ldr	r0, [r4, #12]
 8008c2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c2c:	4298      	cmp	r0, r3
 8008c2e:	bfb8      	it	lt
 8008c30:	4618      	movlt	r0, r3
 8008c32:	e730      	b.n	8008a96 <_printf_float+0xc6>
 8008c34:	2301      	movs	r3, #1
 8008c36:	464a      	mov	r2, r9
 8008c38:	4631      	mov	r1, r6
 8008c3a:	4628      	mov	r0, r5
 8008c3c:	47b8      	blx	r7
 8008c3e:	3001      	adds	r0, #1
 8008c40:	f43f af27 	beq.w	8008a92 <_printf_float+0xc2>
 8008c44:	f108 0801 	add.w	r8, r8, #1
 8008c48:	e7e6      	b.n	8008c18 <_printf_float+0x248>
 8008c4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	dc39      	bgt.n	8008cc4 <_printf_float+0x2f4>
 8008c50:	4a1b      	ldr	r2, [pc, #108]	; (8008cc0 <_printf_float+0x2f0>)
 8008c52:	2301      	movs	r3, #1
 8008c54:	4631      	mov	r1, r6
 8008c56:	4628      	mov	r0, r5
 8008c58:	47b8      	blx	r7
 8008c5a:	3001      	adds	r0, #1
 8008c5c:	f43f af19 	beq.w	8008a92 <_printf_float+0xc2>
 8008c60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c64:	4313      	orrs	r3, r2
 8008c66:	d102      	bne.n	8008c6e <_printf_float+0x29e>
 8008c68:	6823      	ldr	r3, [r4, #0]
 8008c6a:	07d9      	lsls	r1, r3, #31
 8008c6c:	d5d8      	bpl.n	8008c20 <_printf_float+0x250>
 8008c6e:	ee18 3a10 	vmov	r3, s16
 8008c72:	4652      	mov	r2, sl
 8008c74:	4631      	mov	r1, r6
 8008c76:	4628      	mov	r0, r5
 8008c78:	47b8      	blx	r7
 8008c7a:	3001      	adds	r0, #1
 8008c7c:	f43f af09 	beq.w	8008a92 <_printf_float+0xc2>
 8008c80:	f04f 0900 	mov.w	r9, #0
 8008c84:	f104 0a1a 	add.w	sl, r4, #26
 8008c88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c8a:	425b      	negs	r3, r3
 8008c8c:	454b      	cmp	r3, r9
 8008c8e:	dc01      	bgt.n	8008c94 <_printf_float+0x2c4>
 8008c90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c92:	e792      	b.n	8008bba <_printf_float+0x1ea>
 8008c94:	2301      	movs	r3, #1
 8008c96:	4652      	mov	r2, sl
 8008c98:	4631      	mov	r1, r6
 8008c9a:	4628      	mov	r0, r5
 8008c9c:	47b8      	blx	r7
 8008c9e:	3001      	adds	r0, #1
 8008ca0:	f43f aef7 	beq.w	8008a92 <_printf_float+0xc2>
 8008ca4:	f109 0901 	add.w	r9, r9, #1
 8008ca8:	e7ee      	b.n	8008c88 <_printf_float+0x2b8>
 8008caa:	bf00      	nop
 8008cac:	7fefffff 	.word	0x7fefffff
 8008cb0:	0800cd84 	.word	0x0800cd84
 8008cb4:	0800cd88 	.word	0x0800cd88
 8008cb8:	0800cd90 	.word	0x0800cd90
 8008cbc:	0800cd8c 	.word	0x0800cd8c
 8008cc0:	0800cd94 	.word	0x0800cd94
 8008cc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008cc6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008cc8:	429a      	cmp	r2, r3
 8008cca:	bfa8      	it	ge
 8008ccc:	461a      	movge	r2, r3
 8008cce:	2a00      	cmp	r2, #0
 8008cd0:	4691      	mov	r9, r2
 8008cd2:	dc37      	bgt.n	8008d44 <_printf_float+0x374>
 8008cd4:	f04f 0b00 	mov.w	fp, #0
 8008cd8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008cdc:	f104 021a 	add.w	r2, r4, #26
 8008ce0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008ce2:	9305      	str	r3, [sp, #20]
 8008ce4:	eba3 0309 	sub.w	r3, r3, r9
 8008ce8:	455b      	cmp	r3, fp
 8008cea:	dc33      	bgt.n	8008d54 <_printf_float+0x384>
 8008cec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	db3b      	blt.n	8008d6c <_printf_float+0x39c>
 8008cf4:	6823      	ldr	r3, [r4, #0]
 8008cf6:	07da      	lsls	r2, r3, #31
 8008cf8:	d438      	bmi.n	8008d6c <_printf_float+0x39c>
 8008cfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cfc:	9a05      	ldr	r2, [sp, #20]
 8008cfe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d00:	1a9a      	subs	r2, r3, r2
 8008d02:	eba3 0901 	sub.w	r9, r3, r1
 8008d06:	4591      	cmp	r9, r2
 8008d08:	bfa8      	it	ge
 8008d0a:	4691      	movge	r9, r2
 8008d0c:	f1b9 0f00 	cmp.w	r9, #0
 8008d10:	dc35      	bgt.n	8008d7e <_printf_float+0x3ae>
 8008d12:	f04f 0800 	mov.w	r8, #0
 8008d16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d1a:	f104 0a1a 	add.w	sl, r4, #26
 8008d1e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d22:	1a9b      	subs	r3, r3, r2
 8008d24:	eba3 0309 	sub.w	r3, r3, r9
 8008d28:	4543      	cmp	r3, r8
 8008d2a:	f77f af79 	ble.w	8008c20 <_printf_float+0x250>
 8008d2e:	2301      	movs	r3, #1
 8008d30:	4652      	mov	r2, sl
 8008d32:	4631      	mov	r1, r6
 8008d34:	4628      	mov	r0, r5
 8008d36:	47b8      	blx	r7
 8008d38:	3001      	adds	r0, #1
 8008d3a:	f43f aeaa 	beq.w	8008a92 <_printf_float+0xc2>
 8008d3e:	f108 0801 	add.w	r8, r8, #1
 8008d42:	e7ec      	b.n	8008d1e <_printf_float+0x34e>
 8008d44:	4613      	mov	r3, r2
 8008d46:	4631      	mov	r1, r6
 8008d48:	4642      	mov	r2, r8
 8008d4a:	4628      	mov	r0, r5
 8008d4c:	47b8      	blx	r7
 8008d4e:	3001      	adds	r0, #1
 8008d50:	d1c0      	bne.n	8008cd4 <_printf_float+0x304>
 8008d52:	e69e      	b.n	8008a92 <_printf_float+0xc2>
 8008d54:	2301      	movs	r3, #1
 8008d56:	4631      	mov	r1, r6
 8008d58:	4628      	mov	r0, r5
 8008d5a:	9205      	str	r2, [sp, #20]
 8008d5c:	47b8      	blx	r7
 8008d5e:	3001      	adds	r0, #1
 8008d60:	f43f ae97 	beq.w	8008a92 <_printf_float+0xc2>
 8008d64:	9a05      	ldr	r2, [sp, #20]
 8008d66:	f10b 0b01 	add.w	fp, fp, #1
 8008d6a:	e7b9      	b.n	8008ce0 <_printf_float+0x310>
 8008d6c:	ee18 3a10 	vmov	r3, s16
 8008d70:	4652      	mov	r2, sl
 8008d72:	4631      	mov	r1, r6
 8008d74:	4628      	mov	r0, r5
 8008d76:	47b8      	blx	r7
 8008d78:	3001      	adds	r0, #1
 8008d7a:	d1be      	bne.n	8008cfa <_printf_float+0x32a>
 8008d7c:	e689      	b.n	8008a92 <_printf_float+0xc2>
 8008d7e:	9a05      	ldr	r2, [sp, #20]
 8008d80:	464b      	mov	r3, r9
 8008d82:	4442      	add	r2, r8
 8008d84:	4631      	mov	r1, r6
 8008d86:	4628      	mov	r0, r5
 8008d88:	47b8      	blx	r7
 8008d8a:	3001      	adds	r0, #1
 8008d8c:	d1c1      	bne.n	8008d12 <_printf_float+0x342>
 8008d8e:	e680      	b.n	8008a92 <_printf_float+0xc2>
 8008d90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d92:	2a01      	cmp	r2, #1
 8008d94:	dc01      	bgt.n	8008d9a <_printf_float+0x3ca>
 8008d96:	07db      	lsls	r3, r3, #31
 8008d98:	d538      	bpl.n	8008e0c <_printf_float+0x43c>
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	4642      	mov	r2, r8
 8008d9e:	4631      	mov	r1, r6
 8008da0:	4628      	mov	r0, r5
 8008da2:	47b8      	blx	r7
 8008da4:	3001      	adds	r0, #1
 8008da6:	f43f ae74 	beq.w	8008a92 <_printf_float+0xc2>
 8008daa:	ee18 3a10 	vmov	r3, s16
 8008dae:	4652      	mov	r2, sl
 8008db0:	4631      	mov	r1, r6
 8008db2:	4628      	mov	r0, r5
 8008db4:	47b8      	blx	r7
 8008db6:	3001      	adds	r0, #1
 8008db8:	f43f ae6b 	beq.w	8008a92 <_printf_float+0xc2>
 8008dbc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	f7f7 fea0 	bl	8000b08 <__aeabi_dcmpeq>
 8008dc8:	b9d8      	cbnz	r0, 8008e02 <_printf_float+0x432>
 8008dca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dcc:	f108 0201 	add.w	r2, r8, #1
 8008dd0:	3b01      	subs	r3, #1
 8008dd2:	4631      	mov	r1, r6
 8008dd4:	4628      	mov	r0, r5
 8008dd6:	47b8      	blx	r7
 8008dd8:	3001      	adds	r0, #1
 8008dda:	d10e      	bne.n	8008dfa <_printf_float+0x42a>
 8008ddc:	e659      	b.n	8008a92 <_printf_float+0xc2>
 8008dde:	2301      	movs	r3, #1
 8008de0:	4652      	mov	r2, sl
 8008de2:	4631      	mov	r1, r6
 8008de4:	4628      	mov	r0, r5
 8008de6:	47b8      	blx	r7
 8008de8:	3001      	adds	r0, #1
 8008dea:	f43f ae52 	beq.w	8008a92 <_printf_float+0xc2>
 8008dee:	f108 0801 	add.w	r8, r8, #1
 8008df2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008df4:	3b01      	subs	r3, #1
 8008df6:	4543      	cmp	r3, r8
 8008df8:	dcf1      	bgt.n	8008dde <_printf_float+0x40e>
 8008dfa:	464b      	mov	r3, r9
 8008dfc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008e00:	e6dc      	b.n	8008bbc <_printf_float+0x1ec>
 8008e02:	f04f 0800 	mov.w	r8, #0
 8008e06:	f104 0a1a 	add.w	sl, r4, #26
 8008e0a:	e7f2      	b.n	8008df2 <_printf_float+0x422>
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	4642      	mov	r2, r8
 8008e10:	e7df      	b.n	8008dd2 <_printf_float+0x402>
 8008e12:	2301      	movs	r3, #1
 8008e14:	464a      	mov	r2, r9
 8008e16:	4631      	mov	r1, r6
 8008e18:	4628      	mov	r0, r5
 8008e1a:	47b8      	blx	r7
 8008e1c:	3001      	adds	r0, #1
 8008e1e:	f43f ae38 	beq.w	8008a92 <_printf_float+0xc2>
 8008e22:	f108 0801 	add.w	r8, r8, #1
 8008e26:	68e3      	ldr	r3, [r4, #12]
 8008e28:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e2a:	1a5b      	subs	r3, r3, r1
 8008e2c:	4543      	cmp	r3, r8
 8008e2e:	dcf0      	bgt.n	8008e12 <_printf_float+0x442>
 8008e30:	e6fa      	b.n	8008c28 <_printf_float+0x258>
 8008e32:	f04f 0800 	mov.w	r8, #0
 8008e36:	f104 0919 	add.w	r9, r4, #25
 8008e3a:	e7f4      	b.n	8008e26 <_printf_float+0x456>

08008e3c <_printf_common>:
 8008e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e40:	4616      	mov	r6, r2
 8008e42:	4699      	mov	r9, r3
 8008e44:	688a      	ldr	r2, [r1, #8]
 8008e46:	690b      	ldr	r3, [r1, #16]
 8008e48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	bfb8      	it	lt
 8008e50:	4613      	movlt	r3, r2
 8008e52:	6033      	str	r3, [r6, #0]
 8008e54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008e58:	4607      	mov	r7, r0
 8008e5a:	460c      	mov	r4, r1
 8008e5c:	b10a      	cbz	r2, 8008e62 <_printf_common+0x26>
 8008e5e:	3301      	adds	r3, #1
 8008e60:	6033      	str	r3, [r6, #0]
 8008e62:	6823      	ldr	r3, [r4, #0]
 8008e64:	0699      	lsls	r1, r3, #26
 8008e66:	bf42      	ittt	mi
 8008e68:	6833      	ldrmi	r3, [r6, #0]
 8008e6a:	3302      	addmi	r3, #2
 8008e6c:	6033      	strmi	r3, [r6, #0]
 8008e6e:	6825      	ldr	r5, [r4, #0]
 8008e70:	f015 0506 	ands.w	r5, r5, #6
 8008e74:	d106      	bne.n	8008e84 <_printf_common+0x48>
 8008e76:	f104 0a19 	add.w	sl, r4, #25
 8008e7a:	68e3      	ldr	r3, [r4, #12]
 8008e7c:	6832      	ldr	r2, [r6, #0]
 8008e7e:	1a9b      	subs	r3, r3, r2
 8008e80:	42ab      	cmp	r3, r5
 8008e82:	dc26      	bgt.n	8008ed2 <_printf_common+0x96>
 8008e84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008e88:	1e13      	subs	r3, r2, #0
 8008e8a:	6822      	ldr	r2, [r4, #0]
 8008e8c:	bf18      	it	ne
 8008e8e:	2301      	movne	r3, #1
 8008e90:	0692      	lsls	r2, r2, #26
 8008e92:	d42b      	bmi.n	8008eec <_printf_common+0xb0>
 8008e94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008e98:	4649      	mov	r1, r9
 8008e9a:	4638      	mov	r0, r7
 8008e9c:	47c0      	blx	r8
 8008e9e:	3001      	adds	r0, #1
 8008ea0:	d01e      	beq.n	8008ee0 <_printf_common+0xa4>
 8008ea2:	6823      	ldr	r3, [r4, #0]
 8008ea4:	68e5      	ldr	r5, [r4, #12]
 8008ea6:	6832      	ldr	r2, [r6, #0]
 8008ea8:	f003 0306 	and.w	r3, r3, #6
 8008eac:	2b04      	cmp	r3, #4
 8008eae:	bf08      	it	eq
 8008eb0:	1aad      	subeq	r5, r5, r2
 8008eb2:	68a3      	ldr	r3, [r4, #8]
 8008eb4:	6922      	ldr	r2, [r4, #16]
 8008eb6:	bf0c      	ite	eq
 8008eb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ebc:	2500      	movne	r5, #0
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	bfc4      	itt	gt
 8008ec2:	1a9b      	subgt	r3, r3, r2
 8008ec4:	18ed      	addgt	r5, r5, r3
 8008ec6:	2600      	movs	r6, #0
 8008ec8:	341a      	adds	r4, #26
 8008eca:	42b5      	cmp	r5, r6
 8008ecc:	d11a      	bne.n	8008f04 <_printf_common+0xc8>
 8008ece:	2000      	movs	r0, #0
 8008ed0:	e008      	b.n	8008ee4 <_printf_common+0xa8>
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	4652      	mov	r2, sl
 8008ed6:	4649      	mov	r1, r9
 8008ed8:	4638      	mov	r0, r7
 8008eda:	47c0      	blx	r8
 8008edc:	3001      	adds	r0, #1
 8008ede:	d103      	bne.n	8008ee8 <_printf_common+0xac>
 8008ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ee8:	3501      	adds	r5, #1
 8008eea:	e7c6      	b.n	8008e7a <_printf_common+0x3e>
 8008eec:	18e1      	adds	r1, r4, r3
 8008eee:	1c5a      	adds	r2, r3, #1
 8008ef0:	2030      	movs	r0, #48	; 0x30
 8008ef2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008ef6:	4422      	add	r2, r4
 8008ef8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008efc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008f00:	3302      	adds	r3, #2
 8008f02:	e7c7      	b.n	8008e94 <_printf_common+0x58>
 8008f04:	2301      	movs	r3, #1
 8008f06:	4622      	mov	r2, r4
 8008f08:	4649      	mov	r1, r9
 8008f0a:	4638      	mov	r0, r7
 8008f0c:	47c0      	blx	r8
 8008f0e:	3001      	adds	r0, #1
 8008f10:	d0e6      	beq.n	8008ee0 <_printf_common+0xa4>
 8008f12:	3601      	adds	r6, #1
 8008f14:	e7d9      	b.n	8008eca <_printf_common+0x8e>
	...

08008f18 <_printf_i>:
 8008f18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f1c:	7e0f      	ldrb	r7, [r1, #24]
 8008f1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008f20:	2f78      	cmp	r7, #120	; 0x78
 8008f22:	4691      	mov	r9, r2
 8008f24:	4680      	mov	r8, r0
 8008f26:	460c      	mov	r4, r1
 8008f28:	469a      	mov	sl, r3
 8008f2a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008f2e:	d807      	bhi.n	8008f40 <_printf_i+0x28>
 8008f30:	2f62      	cmp	r7, #98	; 0x62
 8008f32:	d80a      	bhi.n	8008f4a <_printf_i+0x32>
 8008f34:	2f00      	cmp	r7, #0
 8008f36:	f000 80d8 	beq.w	80090ea <_printf_i+0x1d2>
 8008f3a:	2f58      	cmp	r7, #88	; 0x58
 8008f3c:	f000 80a3 	beq.w	8009086 <_printf_i+0x16e>
 8008f40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008f48:	e03a      	b.n	8008fc0 <_printf_i+0xa8>
 8008f4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008f4e:	2b15      	cmp	r3, #21
 8008f50:	d8f6      	bhi.n	8008f40 <_printf_i+0x28>
 8008f52:	a101      	add	r1, pc, #4	; (adr r1, 8008f58 <_printf_i+0x40>)
 8008f54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008f58:	08008fb1 	.word	0x08008fb1
 8008f5c:	08008fc5 	.word	0x08008fc5
 8008f60:	08008f41 	.word	0x08008f41
 8008f64:	08008f41 	.word	0x08008f41
 8008f68:	08008f41 	.word	0x08008f41
 8008f6c:	08008f41 	.word	0x08008f41
 8008f70:	08008fc5 	.word	0x08008fc5
 8008f74:	08008f41 	.word	0x08008f41
 8008f78:	08008f41 	.word	0x08008f41
 8008f7c:	08008f41 	.word	0x08008f41
 8008f80:	08008f41 	.word	0x08008f41
 8008f84:	080090d1 	.word	0x080090d1
 8008f88:	08008ff5 	.word	0x08008ff5
 8008f8c:	080090b3 	.word	0x080090b3
 8008f90:	08008f41 	.word	0x08008f41
 8008f94:	08008f41 	.word	0x08008f41
 8008f98:	080090f3 	.word	0x080090f3
 8008f9c:	08008f41 	.word	0x08008f41
 8008fa0:	08008ff5 	.word	0x08008ff5
 8008fa4:	08008f41 	.word	0x08008f41
 8008fa8:	08008f41 	.word	0x08008f41
 8008fac:	080090bb 	.word	0x080090bb
 8008fb0:	682b      	ldr	r3, [r5, #0]
 8008fb2:	1d1a      	adds	r2, r3, #4
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	602a      	str	r2, [r5, #0]
 8008fb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008fbc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	e0a3      	b.n	800910c <_printf_i+0x1f4>
 8008fc4:	6820      	ldr	r0, [r4, #0]
 8008fc6:	6829      	ldr	r1, [r5, #0]
 8008fc8:	0606      	lsls	r6, r0, #24
 8008fca:	f101 0304 	add.w	r3, r1, #4
 8008fce:	d50a      	bpl.n	8008fe6 <_printf_i+0xce>
 8008fd0:	680e      	ldr	r6, [r1, #0]
 8008fd2:	602b      	str	r3, [r5, #0]
 8008fd4:	2e00      	cmp	r6, #0
 8008fd6:	da03      	bge.n	8008fe0 <_printf_i+0xc8>
 8008fd8:	232d      	movs	r3, #45	; 0x2d
 8008fda:	4276      	negs	r6, r6
 8008fdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008fe0:	485e      	ldr	r0, [pc, #376]	; (800915c <_printf_i+0x244>)
 8008fe2:	230a      	movs	r3, #10
 8008fe4:	e019      	b.n	800901a <_printf_i+0x102>
 8008fe6:	680e      	ldr	r6, [r1, #0]
 8008fe8:	602b      	str	r3, [r5, #0]
 8008fea:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008fee:	bf18      	it	ne
 8008ff0:	b236      	sxthne	r6, r6
 8008ff2:	e7ef      	b.n	8008fd4 <_printf_i+0xbc>
 8008ff4:	682b      	ldr	r3, [r5, #0]
 8008ff6:	6820      	ldr	r0, [r4, #0]
 8008ff8:	1d19      	adds	r1, r3, #4
 8008ffa:	6029      	str	r1, [r5, #0]
 8008ffc:	0601      	lsls	r1, r0, #24
 8008ffe:	d501      	bpl.n	8009004 <_printf_i+0xec>
 8009000:	681e      	ldr	r6, [r3, #0]
 8009002:	e002      	b.n	800900a <_printf_i+0xf2>
 8009004:	0646      	lsls	r6, r0, #25
 8009006:	d5fb      	bpl.n	8009000 <_printf_i+0xe8>
 8009008:	881e      	ldrh	r6, [r3, #0]
 800900a:	4854      	ldr	r0, [pc, #336]	; (800915c <_printf_i+0x244>)
 800900c:	2f6f      	cmp	r7, #111	; 0x6f
 800900e:	bf0c      	ite	eq
 8009010:	2308      	moveq	r3, #8
 8009012:	230a      	movne	r3, #10
 8009014:	2100      	movs	r1, #0
 8009016:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800901a:	6865      	ldr	r5, [r4, #4]
 800901c:	60a5      	str	r5, [r4, #8]
 800901e:	2d00      	cmp	r5, #0
 8009020:	bfa2      	ittt	ge
 8009022:	6821      	ldrge	r1, [r4, #0]
 8009024:	f021 0104 	bicge.w	r1, r1, #4
 8009028:	6021      	strge	r1, [r4, #0]
 800902a:	b90e      	cbnz	r6, 8009030 <_printf_i+0x118>
 800902c:	2d00      	cmp	r5, #0
 800902e:	d04d      	beq.n	80090cc <_printf_i+0x1b4>
 8009030:	4615      	mov	r5, r2
 8009032:	fbb6 f1f3 	udiv	r1, r6, r3
 8009036:	fb03 6711 	mls	r7, r3, r1, r6
 800903a:	5dc7      	ldrb	r7, [r0, r7]
 800903c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009040:	4637      	mov	r7, r6
 8009042:	42bb      	cmp	r3, r7
 8009044:	460e      	mov	r6, r1
 8009046:	d9f4      	bls.n	8009032 <_printf_i+0x11a>
 8009048:	2b08      	cmp	r3, #8
 800904a:	d10b      	bne.n	8009064 <_printf_i+0x14c>
 800904c:	6823      	ldr	r3, [r4, #0]
 800904e:	07de      	lsls	r6, r3, #31
 8009050:	d508      	bpl.n	8009064 <_printf_i+0x14c>
 8009052:	6923      	ldr	r3, [r4, #16]
 8009054:	6861      	ldr	r1, [r4, #4]
 8009056:	4299      	cmp	r1, r3
 8009058:	bfde      	ittt	le
 800905a:	2330      	movle	r3, #48	; 0x30
 800905c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009060:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009064:	1b52      	subs	r2, r2, r5
 8009066:	6122      	str	r2, [r4, #16]
 8009068:	f8cd a000 	str.w	sl, [sp]
 800906c:	464b      	mov	r3, r9
 800906e:	aa03      	add	r2, sp, #12
 8009070:	4621      	mov	r1, r4
 8009072:	4640      	mov	r0, r8
 8009074:	f7ff fee2 	bl	8008e3c <_printf_common>
 8009078:	3001      	adds	r0, #1
 800907a:	d14c      	bne.n	8009116 <_printf_i+0x1fe>
 800907c:	f04f 30ff 	mov.w	r0, #4294967295
 8009080:	b004      	add	sp, #16
 8009082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009086:	4835      	ldr	r0, [pc, #212]	; (800915c <_printf_i+0x244>)
 8009088:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800908c:	6829      	ldr	r1, [r5, #0]
 800908e:	6823      	ldr	r3, [r4, #0]
 8009090:	f851 6b04 	ldr.w	r6, [r1], #4
 8009094:	6029      	str	r1, [r5, #0]
 8009096:	061d      	lsls	r5, r3, #24
 8009098:	d514      	bpl.n	80090c4 <_printf_i+0x1ac>
 800909a:	07df      	lsls	r7, r3, #31
 800909c:	bf44      	itt	mi
 800909e:	f043 0320 	orrmi.w	r3, r3, #32
 80090a2:	6023      	strmi	r3, [r4, #0]
 80090a4:	b91e      	cbnz	r6, 80090ae <_printf_i+0x196>
 80090a6:	6823      	ldr	r3, [r4, #0]
 80090a8:	f023 0320 	bic.w	r3, r3, #32
 80090ac:	6023      	str	r3, [r4, #0]
 80090ae:	2310      	movs	r3, #16
 80090b0:	e7b0      	b.n	8009014 <_printf_i+0xfc>
 80090b2:	6823      	ldr	r3, [r4, #0]
 80090b4:	f043 0320 	orr.w	r3, r3, #32
 80090b8:	6023      	str	r3, [r4, #0]
 80090ba:	2378      	movs	r3, #120	; 0x78
 80090bc:	4828      	ldr	r0, [pc, #160]	; (8009160 <_printf_i+0x248>)
 80090be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80090c2:	e7e3      	b.n	800908c <_printf_i+0x174>
 80090c4:	0659      	lsls	r1, r3, #25
 80090c6:	bf48      	it	mi
 80090c8:	b2b6      	uxthmi	r6, r6
 80090ca:	e7e6      	b.n	800909a <_printf_i+0x182>
 80090cc:	4615      	mov	r5, r2
 80090ce:	e7bb      	b.n	8009048 <_printf_i+0x130>
 80090d0:	682b      	ldr	r3, [r5, #0]
 80090d2:	6826      	ldr	r6, [r4, #0]
 80090d4:	6961      	ldr	r1, [r4, #20]
 80090d6:	1d18      	adds	r0, r3, #4
 80090d8:	6028      	str	r0, [r5, #0]
 80090da:	0635      	lsls	r5, r6, #24
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	d501      	bpl.n	80090e4 <_printf_i+0x1cc>
 80090e0:	6019      	str	r1, [r3, #0]
 80090e2:	e002      	b.n	80090ea <_printf_i+0x1d2>
 80090e4:	0670      	lsls	r0, r6, #25
 80090e6:	d5fb      	bpl.n	80090e0 <_printf_i+0x1c8>
 80090e8:	8019      	strh	r1, [r3, #0]
 80090ea:	2300      	movs	r3, #0
 80090ec:	6123      	str	r3, [r4, #16]
 80090ee:	4615      	mov	r5, r2
 80090f0:	e7ba      	b.n	8009068 <_printf_i+0x150>
 80090f2:	682b      	ldr	r3, [r5, #0]
 80090f4:	1d1a      	adds	r2, r3, #4
 80090f6:	602a      	str	r2, [r5, #0]
 80090f8:	681d      	ldr	r5, [r3, #0]
 80090fa:	6862      	ldr	r2, [r4, #4]
 80090fc:	2100      	movs	r1, #0
 80090fe:	4628      	mov	r0, r5
 8009100:	f7f7 f88e 	bl	8000220 <memchr>
 8009104:	b108      	cbz	r0, 800910a <_printf_i+0x1f2>
 8009106:	1b40      	subs	r0, r0, r5
 8009108:	6060      	str	r0, [r4, #4]
 800910a:	6863      	ldr	r3, [r4, #4]
 800910c:	6123      	str	r3, [r4, #16]
 800910e:	2300      	movs	r3, #0
 8009110:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009114:	e7a8      	b.n	8009068 <_printf_i+0x150>
 8009116:	6923      	ldr	r3, [r4, #16]
 8009118:	462a      	mov	r2, r5
 800911a:	4649      	mov	r1, r9
 800911c:	4640      	mov	r0, r8
 800911e:	47d0      	blx	sl
 8009120:	3001      	adds	r0, #1
 8009122:	d0ab      	beq.n	800907c <_printf_i+0x164>
 8009124:	6823      	ldr	r3, [r4, #0]
 8009126:	079b      	lsls	r3, r3, #30
 8009128:	d413      	bmi.n	8009152 <_printf_i+0x23a>
 800912a:	68e0      	ldr	r0, [r4, #12]
 800912c:	9b03      	ldr	r3, [sp, #12]
 800912e:	4298      	cmp	r0, r3
 8009130:	bfb8      	it	lt
 8009132:	4618      	movlt	r0, r3
 8009134:	e7a4      	b.n	8009080 <_printf_i+0x168>
 8009136:	2301      	movs	r3, #1
 8009138:	4632      	mov	r2, r6
 800913a:	4649      	mov	r1, r9
 800913c:	4640      	mov	r0, r8
 800913e:	47d0      	blx	sl
 8009140:	3001      	adds	r0, #1
 8009142:	d09b      	beq.n	800907c <_printf_i+0x164>
 8009144:	3501      	adds	r5, #1
 8009146:	68e3      	ldr	r3, [r4, #12]
 8009148:	9903      	ldr	r1, [sp, #12]
 800914a:	1a5b      	subs	r3, r3, r1
 800914c:	42ab      	cmp	r3, r5
 800914e:	dcf2      	bgt.n	8009136 <_printf_i+0x21e>
 8009150:	e7eb      	b.n	800912a <_printf_i+0x212>
 8009152:	2500      	movs	r5, #0
 8009154:	f104 0619 	add.w	r6, r4, #25
 8009158:	e7f5      	b.n	8009146 <_printf_i+0x22e>
 800915a:	bf00      	nop
 800915c:	0800cd96 	.word	0x0800cd96
 8009160:	0800cda7 	.word	0x0800cda7

08009164 <siprintf>:
 8009164:	b40e      	push	{r1, r2, r3}
 8009166:	b500      	push	{lr}
 8009168:	b09c      	sub	sp, #112	; 0x70
 800916a:	ab1d      	add	r3, sp, #116	; 0x74
 800916c:	9002      	str	r0, [sp, #8]
 800916e:	9006      	str	r0, [sp, #24]
 8009170:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009174:	4809      	ldr	r0, [pc, #36]	; (800919c <siprintf+0x38>)
 8009176:	9107      	str	r1, [sp, #28]
 8009178:	9104      	str	r1, [sp, #16]
 800917a:	4909      	ldr	r1, [pc, #36]	; (80091a0 <siprintf+0x3c>)
 800917c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009180:	9105      	str	r1, [sp, #20]
 8009182:	6800      	ldr	r0, [r0, #0]
 8009184:	9301      	str	r3, [sp, #4]
 8009186:	a902      	add	r1, sp, #8
 8009188:	f002 feaa 	bl	800bee0 <_svfiprintf_r>
 800918c:	9b02      	ldr	r3, [sp, #8]
 800918e:	2200      	movs	r2, #0
 8009190:	701a      	strb	r2, [r3, #0]
 8009192:	b01c      	add	sp, #112	; 0x70
 8009194:	f85d eb04 	ldr.w	lr, [sp], #4
 8009198:	b003      	add	sp, #12
 800919a:	4770      	bx	lr
 800919c:	2000006c 	.word	0x2000006c
 80091a0:	ffff0208 	.word	0xffff0208

080091a4 <sulp>:
 80091a4:	b570      	push	{r4, r5, r6, lr}
 80091a6:	4604      	mov	r4, r0
 80091a8:	460d      	mov	r5, r1
 80091aa:	ec45 4b10 	vmov	d0, r4, r5
 80091ae:	4616      	mov	r6, r2
 80091b0:	f002 fbf4 	bl	800b99c <__ulp>
 80091b4:	ec51 0b10 	vmov	r0, r1, d0
 80091b8:	b17e      	cbz	r6, 80091da <sulp+0x36>
 80091ba:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80091be:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	dd09      	ble.n	80091da <sulp+0x36>
 80091c6:	051b      	lsls	r3, r3, #20
 80091c8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80091cc:	2400      	movs	r4, #0
 80091ce:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80091d2:	4622      	mov	r2, r4
 80091d4:	462b      	mov	r3, r5
 80091d6:	f7f7 fa2f 	bl	8000638 <__aeabi_dmul>
 80091da:	bd70      	pop	{r4, r5, r6, pc}
 80091dc:	0000      	movs	r0, r0
	...

080091e0 <_strtod_l>:
 80091e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091e4:	ed2d 8b02 	vpush	{d8}
 80091e8:	b09d      	sub	sp, #116	; 0x74
 80091ea:	461f      	mov	r7, r3
 80091ec:	2300      	movs	r3, #0
 80091ee:	9318      	str	r3, [sp, #96]	; 0x60
 80091f0:	4ba2      	ldr	r3, [pc, #648]	; (800947c <_strtod_l+0x29c>)
 80091f2:	9213      	str	r2, [sp, #76]	; 0x4c
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	9305      	str	r3, [sp, #20]
 80091f8:	4604      	mov	r4, r0
 80091fa:	4618      	mov	r0, r3
 80091fc:	4688      	mov	r8, r1
 80091fe:	f7f7 f807 	bl	8000210 <strlen>
 8009202:	f04f 0a00 	mov.w	sl, #0
 8009206:	4605      	mov	r5, r0
 8009208:	f04f 0b00 	mov.w	fp, #0
 800920c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009210:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009212:	781a      	ldrb	r2, [r3, #0]
 8009214:	2a2b      	cmp	r2, #43	; 0x2b
 8009216:	d04e      	beq.n	80092b6 <_strtod_l+0xd6>
 8009218:	d83b      	bhi.n	8009292 <_strtod_l+0xb2>
 800921a:	2a0d      	cmp	r2, #13
 800921c:	d834      	bhi.n	8009288 <_strtod_l+0xa8>
 800921e:	2a08      	cmp	r2, #8
 8009220:	d834      	bhi.n	800928c <_strtod_l+0xac>
 8009222:	2a00      	cmp	r2, #0
 8009224:	d03e      	beq.n	80092a4 <_strtod_l+0xc4>
 8009226:	2300      	movs	r3, #0
 8009228:	930a      	str	r3, [sp, #40]	; 0x28
 800922a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800922c:	7833      	ldrb	r3, [r6, #0]
 800922e:	2b30      	cmp	r3, #48	; 0x30
 8009230:	f040 80b0 	bne.w	8009394 <_strtod_l+0x1b4>
 8009234:	7873      	ldrb	r3, [r6, #1]
 8009236:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800923a:	2b58      	cmp	r3, #88	; 0x58
 800923c:	d168      	bne.n	8009310 <_strtod_l+0x130>
 800923e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009240:	9301      	str	r3, [sp, #4]
 8009242:	ab18      	add	r3, sp, #96	; 0x60
 8009244:	9702      	str	r7, [sp, #8]
 8009246:	9300      	str	r3, [sp, #0]
 8009248:	4a8d      	ldr	r2, [pc, #564]	; (8009480 <_strtod_l+0x2a0>)
 800924a:	ab19      	add	r3, sp, #100	; 0x64
 800924c:	a917      	add	r1, sp, #92	; 0x5c
 800924e:	4620      	mov	r0, r4
 8009250:	f001 fd0c 	bl	800ac6c <__gethex>
 8009254:	f010 0707 	ands.w	r7, r0, #7
 8009258:	4605      	mov	r5, r0
 800925a:	d005      	beq.n	8009268 <_strtod_l+0x88>
 800925c:	2f06      	cmp	r7, #6
 800925e:	d12c      	bne.n	80092ba <_strtod_l+0xda>
 8009260:	3601      	adds	r6, #1
 8009262:	2300      	movs	r3, #0
 8009264:	9617      	str	r6, [sp, #92]	; 0x5c
 8009266:	930a      	str	r3, [sp, #40]	; 0x28
 8009268:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800926a:	2b00      	cmp	r3, #0
 800926c:	f040 8590 	bne.w	8009d90 <_strtod_l+0xbb0>
 8009270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009272:	b1eb      	cbz	r3, 80092b0 <_strtod_l+0xd0>
 8009274:	4652      	mov	r2, sl
 8009276:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800927a:	ec43 2b10 	vmov	d0, r2, r3
 800927e:	b01d      	add	sp, #116	; 0x74
 8009280:	ecbd 8b02 	vpop	{d8}
 8009284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009288:	2a20      	cmp	r2, #32
 800928a:	d1cc      	bne.n	8009226 <_strtod_l+0x46>
 800928c:	3301      	adds	r3, #1
 800928e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009290:	e7be      	b.n	8009210 <_strtod_l+0x30>
 8009292:	2a2d      	cmp	r2, #45	; 0x2d
 8009294:	d1c7      	bne.n	8009226 <_strtod_l+0x46>
 8009296:	2201      	movs	r2, #1
 8009298:	920a      	str	r2, [sp, #40]	; 0x28
 800929a:	1c5a      	adds	r2, r3, #1
 800929c:	9217      	str	r2, [sp, #92]	; 0x5c
 800929e:	785b      	ldrb	r3, [r3, #1]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d1c2      	bne.n	800922a <_strtod_l+0x4a>
 80092a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80092a6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	f040 856e 	bne.w	8009d8c <_strtod_l+0xbac>
 80092b0:	4652      	mov	r2, sl
 80092b2:	465b      	mov	r3, fp
 80092b4:	e7e1      	b.n	800927a <_strtod_l+0x9a>
 80092b6:	2200      	movs	r2, #0
 80092b8:	e7ee      	b.n	8009298 <_strtod_l+0xb8>
 80092ba:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80092bc:	b13a      	cbz	r2, 80092ce <_strtod_l+0xee>
 80092be:	2135      	movs	r1, #53	; 0x35
 80092c0:	a81a      	add	r0, sp, #104	; 0x68
 80092c2:	f002 fc76 	bl	800bbb2 <__copybits>
 80092c6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80092c8:	4620      	mov	r0, r4
 80092ca:	f002 f835 	bl	800b338 <_Bfree>
 80092ce:	3f01      	subs	r7, #1
 80092d0:	2f04      	cmp	r7, #4
 80092d2:	d806      	bhi.n	80092e2 <_strtod_l+0x102>
 80092d4:	e8df f007 	tbb	[pc, r7]
 80092d8:	1714030a 	.word	0x1714030a
 80092dc:	0a          	.byte	0x0a
 80092dd:	00          	.byte	0x00
 80092de:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80092e2:	0728      	lsls	r0, r5, #28
 80092e4:	d5c0      	bpl.n	8009268 <_strtod_l+0x88>
 80092e6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80092ea:	e7bd      	b.n	8009268 <_strtod_l+0x88>
 80092ec:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80092f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80092f2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80092f6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80092fa:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80092fe:	e7f0      	b.n	80092e2 <_strtod_l+0x102>
 8009300:	f8df b180 	ldr.w	fp, [pc, #384]	; 8009484 <_strtod_l+0x2a4>
 8009304:	e7ed      	b.n	80092e2 <_strtod_l+0x102>
 8009306:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800930a:	f04f 3aff 	mov.w	sl, #4294967295
 800930e:	e7e8      	b.n	80092e2 <_strtod_l+0x102>
 8009310:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009312:	1c5a      	adds	r2, r3, #1
 8009314:	9217      	str	r2, [sp, #92]	; 0x5c
 8009316:	785b      	ldrb	r3, [r3, #1]
 8009318:	2b30      	cmp	r3, #48	; 0x30
 800931a:	d0f9      	beq.n	8009310 <_strtod_l+0x130>
 800931c:	2b00      	cmp	r3, #0
 800931e:	d0a3      	beq.n	8009268 <_strtod_l+0x88>
 8009320:	2301      	movs	r3, #1
 8009322:	f04f 0900 	mov.w	r9, #0
 8009326:	9304      	str	r3, [sp, #16]
 8009328:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800932a:	9308      	str	r3, [sp, #32]
 800932c:	f8cd 901c 	str.w	r9, [sp, #28]
 8009330:	464f      	mov	r7, r9
 8009332:	220a      	movs	r2, #10
 8009334:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009336:	7806      	ldrb	r6, [r0, #0]
 8009338:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800933c:	b2d9      	uxtb	r1, r3
 800933e:	2909      	cmp	r1, #9
 8009340:	d92a      	bls.n	8009398 <_strtod_l+0x1b8>
 8009342:	9905      	ldr	r1, [sp, #20]
 8009344:	462a      	mov	r2, r5
 8009346:	f002 fee9 	bl	800c11c <strncmp>
 800934a:	b398      	cbz	r0, 80093b4 <_strtod_l+0x1d4>
 800934c:	2000      	movs	r0, #0
 800934e:	4632      	mov	r2, r6
 8009350:	463d      	mov	r5, r7
 8009352:	9005      	str	r0, [sp, #20]
 8009354:	4603      	mov	r3, r0
 8009356:	2a65      	cmp	r2, #101	; 0x65
 8009358:	d001      	beq.n	800935e <_strtod_l+0x17e>
 800935a:	2a45      	cmp	r2, #69	; 0x45
 800935c:	d118      	bne.n	8009390 <_strtod_l+0x1b0>
 800935e:	b91d      	cbnz	r5, 8009368 <_strtod_l+0x188>
 8009360:	9a04      	ldr	r2, [sp, #16]
 8009362:	4302      	orrs	r2, r0
 8009364:	d09e      	beq.n	80092a4 <_strtod_l+0xc4>
 8009366:	2500      	movs	r5, #0
 8009368:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800936c:	f108 0201 	add.w	r2, r8, #1
 8009370:	9217      	str	r2, [sp, #92]	; 0x5c
 8009372:	f898 2001 	ldrb.w	r2, [r8, #1]
 8009376:	2a2b      	cmp	r2, #43	; 0x2b
 8009378:	d075      	beq.n	8009466 <_strtod_l+0x286>
 800937a:	2a2d      	cmp	r2, #45	; 0x2d
 800937c:	d07b      	beq.n	8009476 <_strtod_l+0x296>
 800937e:	f04f 0c00 	mov.w	ip, #0
 8009382:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009386:	2909      	cmp	r1, #9
 8009388:	f240 8082 	bls.w	8009490 <_strtod_l+0x2b0>
 800938c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009390:	2600      	movs	r6, #0
 8009392:	e09d      	b.n	80094d0 <_strtod_l+0x2f0>
 8009394:	2300      	movs	r3, #0
 8009396:	e7c4      	b.n	8009322 <_strtod_l+0x142>
 8009398:	2f08      	cmp	r7, #8
 800939a:	bfd8      	it	le
 800939c:	9907      	ldrle	r1, [sp, #28]
 800939e:	f100 0001 	add.w	r0, r0, #1
 80093a2:	bfda      	itte	le
 80093a4:	fb02 3301 	mlale	r3, r2, r1, r3
 80093a8:	9307      	strle	r3, [sp, #28]
 80093aa:	fb02 3909 	mlagt	r9, r2, r9, r3
 80093ae:	3701      	adds	r7, #1
 80093b0:	9017      	str	r0, [sp, #92]	; 0x5c
 80093b2:	e7bf      	b.n	8009334 <_strtod_l+0x154>
 80093b4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093b6:	195a      	adds	r2, r3, r5
 80093b8:	9217      	str	r2, [sp, #92]	; 0x5c
 80093ba:	5d5a      	ldrb	r2, [r3, r5]
 80093bc:	2f00      	cmp	r7, #0
 80093be:	d037      	beq.n	8009430 <_strtod_l+0x250>
 80093c0:	9005      	str	r0, [sp, #20]
 80093c2:	463d      	mov	r5, r7
 80093c4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80093c8:	2b09      	cmp	r3, #9
 80093ca:	d912      	bls.n	80093f2 <_strtod_l+0x212>
 80093cc:	2301      	movs	r3, #1
 80093ce:	e7c2      	b.n	8009356 <_strtod_l+0x176>
 80093d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093d2:	1c5a      	adds	r2, r3, #1
 80093d4:	9217      	str	r2, [sp, #92]	; 0x5c
 80093d6:	785a      	ldrb	r2, [r3, #1]
 80093d8:	3001      	adds	r0, #1
 80093da:	2a30      	cmp	r2, #48	; 0x30
 80093dc:	d0f8      	beq.n	80093d0 <_strtod_l+0x1f0>
 80093de:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80093e2:	2b08      	cmp	r3, #8
 80093e4:	f200 84d9 	bhi.w	8009d9a <_strtod_l+0xbba>
 80093e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093ea:	9005      	str	r0, [sp, #20]
 80093ec:	2000      	movs	r0, #0
 80093ee:	9308      	str	r3, [sp, #32]
 80093f0:	4605      	mov	r5, r0
 80093f2:	3a30      	subs	r2, #48	; 0x30
 80093f4:	f100 0301 	add.w	r3, r0, #1
 80093f8:	d014      	beq.n	8009424 <_strtod_l+0x244>
 80093fa:	9905      	ldr	r1, [sp, #20]
 80093fc:	4419      	add	r1, r3
 80093fe:	9105      	str	r1, [sp, #20]
 8009400:	462b      	mov	r3, r5
 8009402:	eb00 0e05 	add.w	lr, r0, r5
 8009406:	210a      	movs	r1, #10
 8009408:	4573      	cmp	r3, lr
 800940a:	d113      	bne.n	8009434 <_strtod_l+0x254>
 800940c:	182b      	adds	r3, r5, r0
 800940e:	2b08      	cmp	r3, #8
 8009410:	f105 0501 	add.w	r5, r5, #1
 8009414:	4405      	add	r5, r0
 8009416:	dc1c      	bgt.n	8009452 <_strtod_l+0x272>
 8009418:	9907      	ldr	r1, [sp, #28]
 800941a:	230a      	movs	r3, #10
 800941c:	fb03 2301 	mla	r3, r3, r1, r2
 8009420:	9307      	str	r3, [sp, #28]
 8009422:	2300      	movs	r3, #0
 8009424:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009426:	1c51      	adds	r1, r2, #1
 8009428:	9117      	str	r1, [sp, #92]	; 0x5c
 800942a:	7852      	ldrb	r2, [r2, #1]
 800942c:	4618      	mov	r0, r3
 800942e:	e7c9      	b.n	80093c4 <_strtod_l+0x1e4>
 8009430:	4638      	mov	r0, r7
 8009432:	e7d2      	b.n	80093da <_strtod_l+0x1fa>
 8009434:	2b08      	cmp	r3, #8
 8009436:	dc04      	bgt.n	8009442 <_strtod_l+0x262>
 8009438:	9e07      	ldr	r6, [sp, #28]
 800943a:	434e      	muls	r6, r1
 800943c:	9607      	str	r6, [sp, #28]
 800943e:	3301      	adds	r3, #1
 8009440:	e7e2      	b.n	8009408 <_strtod_l+0x228>
 8009442:	f103 0c01 	add.w	ip, r3, #1
 8009446:	f1bc 0f10 	cmp.w	ip, #16
 800944a:	bfd8      	it	le
 800944c:	fb01 f909 	mulle.w	r9, r1, r9
 8009450:	e7f5      	b.n	800943e <_strtod_l+0x25e>
 8009452:	2d10      	cmp	r5, #16
 8009454:	bfdc      	itt	le
 8009456:	230a      	movle	r3, #10
 8009458:	fb03 2909 	mlale	r9, r3, r9, r2
 800945c:	e7e1      	b.n	8009422 <_strtod_l+0x242>
 800945e:	2300      	movs	r3, #0
 8009460:	9305      	str	r3, [sp, #20]
 8009462:	2301      	movs	r3, #1
 8009464:	e77c      	b.n	8009360 <_strtod_l+0x180>
 8009466:	f04f 0c00 	mov.w	ip, #0
 800946a:	f108 0202 	add.w	r2, r8, #2
 800946e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009470:	f898 2002 	ldrb.w	r2, [r8, #2]
 8009474:	e785      	b.n	8009382 <_strtod_l+0x1a2>
 8009476:	f04f 0c01 	mov.w	ip, #1
 800947a:	e7f6      	b.n	800946a <_strtod_l+0x28a>
 800947c:	0800cf00 	.word	0x0800cf00
 8009480:	0800cdb8 	.word	0x0800cdb8
 8009484:	7ff00000 	.word	0x7ff00000
 8009488:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800948a:	1c51      	adds	r1, r2, #1
 800948c:	9117      	str	r1, [sp, #92]	; 0x5c
 800948e:	7852      	ldrb	r2, [r2, #1]
 8009490:	2a30      	cmp	r2, #48	; 0x30
 8009492:	d0f9      	beq.n	8009488 <_strtod_l+0x2a8>
 8009494:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009498:	2908      	cmp	r1, #8
 800949a:	f63f af79 	bhi.w	8009390 <_strtod_l+0x1b0>
 800949e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80094a2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094a4:	9206      	str	r2, [sp, #24]
 80094a6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094a8:	1c51      	adds	r1, r2, #1
 80094aa:	9117      	str	r1, [sp, #92]	; 0x5c
 80094ac:	7852      	ldrb	r2, [r2, #1]
 80094ae:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80094b2:	2e09      	cmp	r6, #9
 80094b4:	d937      	bls.n	8009526 <_strtod_l+0x346>
 80094b6:	9e06      	ldr	r6, [sp, #24]
 80094b8:	1b89      	subs	r1, r1, r6
 80094ba:	2908      	cmp	r1, #8
 80094bc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80094c0:	dc02      	bgt.n	80094c8 <_strtod_l+0x2e8>
 80094c2:	4576      	cmp	r6, lr
 80094c4:	bfa8      	it	ge
 80094c6:	4676      	movge	r6, lr
 80094c8:	f1bc 0f00 	cmp.w	ip, #0
 80094cc:	d000      	beq.n	80094d0 <_strtod_l+0x2f0>
 80094ce:	4276      	negs	r6, r6
 80094d0:	2d00      	cmp	r5, #0
 80094d2:	d14d      	bne.n	8009570 <_strtod_l+0x390>
 80094d4:	9904      	ldr	r1, [sp, #16]
 80094d6:	4301      	orrs	r1, r0
 80094d8:	f47f aec6 	bne.w	8009268 <_strtod_l+0x88>
 80094dc:	2b00      	cmp	r3, #0
 80094de:	f47f aee1 	bne.w	80092a4 <_strtod_l+0xc4>
 80094e2:	2a69      	cmp	r2, #105	; 0x69
 80094e4:	d027      	beq.n	8009536 <_strtod_l+0x356>
 80094e6:	dc24      	bgt.n	8009532 <_strtod_l+0x352>
 80094e8:	2a49      	cmp	r2, #73	; 0x49
 80094ea:	d024      	beq.n	8009536 <_strtod_l+0x356>
 80094ec:	2a4e      	cmp	r2, #78	; 0x4e
 80094ee:	f47f aed9 	bne.w	80092a4 <_strtod_l+0xc4>
 80094f2:	499f      	ldr	r1, [pc, #636]	; (8009770 <_strtod_l+0x590>)
 80094f4:	a817      	add	r0, sp, #92	; 0x5c
 80094f6:	f001 fe11 	bl	800b11c <__match>
 80094fa:	2800      	cmp	r0, #0
 80094fc:	f43f aed2 	beq.w	80092a4 <_strtod_l+0xc4>
 8009500:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009502:	781b      	ldrb	r3, [r3, #0]
 8009504:	2b28      	cmp	r3, #40	; 0x28
 8009506:	d12d      	bne.n	8009564 <_strtod_l+0x384>
 8009508:	499a      	ldr	r1, [pc, #616]	; (8009774 <_strtod_l+0x594>)
 800950a:	aa1a      	add	r2, sp, #104	; 0x68
 800950c:	a817      	add	r0, sp, #92	; 0x5c
 800950e:	f001 fe19 	bl	800b144 <__hexnan>
 8009512:	2805      	cmp	r0, #5
 8009514:	d126      	bne.n	8009564 <_strtod_l+0x384>
 8009516:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009518:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800951c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009520:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009524:	e6a0      	b.n	8009268 <_strtod_l+0x88>
 8009526:	210a      	movs	r1, #10
 8009528:	fb01 2e0e 	mla	lr, r1, lr, r2
 800952c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009530:	e7b9      	b.n	80094a6 <_strtod_l+0x2c6>
 8009532:	2a6e      	cmp	r2, #110	; 0x6e
 8009534:	e7db      	b.n	80094ee <_strtod_l+0x30e>
 8009536:	4990      	ldr	r1, [pc, #576]	; (8009778 <_strtod_l+0x598>)
 8009538:	a817      	add	r0, sp, #92	; 0x5c
 800953a:	f001 fdef 	bl	800b11c <__match>
 800953e:	2800      	cmp	r0, #0
 8009540:	f43f aeb0 	beq.w	80092a4 <_strtod_l+0xc4>
 8009544:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009546:	498d      	ldr	r1, [pc, #564]	; (800977c <_strtod_l+0x59c>)
 8009548:	3b01      	subs	r3, #1
 800954a:	a817      	add	r0, sp, #92	; 0x5c
 800954c:	9317      	str	r3, [sp, #92]	; 0x5c
 800954e:	f001 fde5 	bl	800b11c <__match>
 8009552:	b910      	cbnz	r0, 800955a <_strtod_l+0x37a>
 8009554:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009556:	3301      	adds	r3, #1
 8009558:	9317      	str	r3, [sp, #92]	; 0x5c
 800955a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800978c <_strtod_l+0x5ac>
 800955e:	f04f 0a00 	mov.w	sl, #0
 8009562:	e681      	b.n	8009268 <_strtod_l+0x88>
 8009564:	4886      	ldr	r0, [pc, #536]	; (8009780 <_strtod_l+0x5a0>)
 8009566:	f002 fdbb 	bl	800c0e0 <nan>
 800956a:	ec5b ab10 	vmov	sl, fp, d0
 800956e:	e67b      	b.n	8009268 <_strtod_l+0x88>
 8009570:	9b05      	ldr	r3, [sp, #20]
 8009572:	9807      	ldr	r0, [sp, #28]
 8009574:	1af3      	subs	r3, r6, r3
 8009576:	2f00      	cmp	r7, #0
 8009578:	bf08      	it	eq
 800957a:	462f      	moveq	r7, r5
 800957c:	2d10      	cmp	r5, #16
 800957e:	9306      	str	r3, [sp, #24]
 8009580:	46a8      	mov	r8, r5
 8009582:	bfa8      	it	ge
 8009584:	f04f 0810 	movge.w	r8, #16
 8009588:	f7f6 ffdc 	bl	8000544 <__aeabi_ui2d>
 800958c:	2d09      	cmp	r5, #9
 800958e:	4682      	mov	sl, r0
 8009590:	468b      	mov	fp, r1
 8009592:	dd13      	ble.n	80095bc <_strtod_l+0x3dc>
 8009594:	4b7b      	ldr	r3, [pc, #492]	; (8009784 <_strtod_l+0x5a4>)
 8009596:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800959a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800959e:	f7f7 f84b 	bl	8000638 <__aeabi_dmul>
 80095a2:	4682      	mov	sl, r0
 80095a4:	4648      	mov	r0, r9
 80095a6:	468b      	mov	fp, r1
 80095a8:	f7f6 ffcc 	bl	8000544 <__aeabi_ui2d>
 80095ac:	4602      	mov	r2, r0
 80095ae:	460b      	mov	r3, r1
 80095b0:	4650      	mov	r0, sl
 80095b2:	4659      	mov	r1, fp
 80095b4:	f7f6 fe8a 	bl	80002cc <__adddf3>
 80095b8:	4682      	mov	sl, r0
 80095ba:	468b      	mov	fp, r1
 80095bc:	2d0f      	cmp	r5, #15
 80095be:	dc38      	bgt.n	8009632 <_strtod_l+0x452>
 80095c0:	9b06      	ldr	r3, [sp, #24]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	f43f ae50 	beq.w	8009268 <_strtod_l+0x88>
 80095c8:	dd24      	ble.n	8009614 <_strtod_l+0x434>
 80095ca:	2b16      	cmp	r3, #22
 80095cc:	dc0b      	bgt.n	80095e6 <_strtod_l+0x406>
 80095ce:	496d      	ldr	r1, [pc, #436]	; (8009784 <_strtod_l+0x5a4>)
 80095d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80095d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80095d8:	4652      	mov	r2, sl
 80095da:	465b      	mov	r3, fp
 80095dc:	f7f7 f82c 	bl	8000638 <__aeabi_dmul>
 80095e0:	4682      	mov	sl, r0
 80095e2:	468b      	mov	fp, r1
 80095e4:	e640      	b.n	8009268 <_strtod_l+0x88>
 80095e6:	9a06      	ldr	r2, [sp, #24]
 80095e8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80095ec:	4293      	cmp	r3, r2
 80095ee:	db20      	blt.n	8009632 <_strtod_l+0x452>
 80095f0:	4c64      	ldr	r4, [pc, #400]	; (8009784 <_strtod_l+0x5a4>)
 80095f2:	f1c5 050f 	rsb	r5, r5, #15
 80095f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80095fa:	4652      	mov	r2, sl
 80095fc:	465b      	mov	r3, fp
 80095fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009602:	f7f7 f819 	bl	8000638 <__aeabi_dmul>
 8009606:	9b06      	ldr	r3, [sp, #24]
 8009608:	1b5d      	subs	r5, r3, r5
 800960a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800960e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009612:	e7e3      	b.n	80095dc <_strtod_l+0x3fc>
 8009614:	9b06      	ldr	r3, [sp, #24]
 8009616:	3316      	adds	r3, #22
 8009618:	db0b      	blt.n	8009632 <_strtod_l+0x452>
 800961a:	9b05      	ldr	r3, [sp, #20]
 800961c:	1b9e      	subs	r6, r3, r6
 800961e:	4b59      	ldr	r3, [pc, #356]	; (8009784 <_strtod_l+0x5a4>)
 8009620:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009624:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009628:	4650      	mov	r0, sl
 800962a:	4659      	mov	r1, fp
 800962c:	f7f7 f92e 	bl	800088c <__aeabi_ddiv>
 8009630:	e7d6      	b.n	80095e0 <_strtod_l+0x400>
 8009632:	9b06      	ldr	r3, [sp, #24]
 8009634:	eba5 0808 	sub.w	r8, r5, r8
 8009638:	4498      	add	r8, r3
 800963a:	f1b8 0f00 	cmp.w	r8, #0
 800963e:	dd74      	ble.n	800972a <_strtod_l+0x54a>
 8009640:	f018 030f 	ands.w	r3, r8, #15
 8009644:	d00a      	beq.n	800965c <_strtod_l+0x47c>
 8009646:	494f      	ldr	r1, [pc, #316]	; (8009784 <_strtod_l+0x5a4>)
 8009648:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800964c:	4652      	mov	r2, sl
 800964e:	465b      	mov	r3, fp
 8009650:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009654:	f7f6 fff0 	bl	8000638 <__aeabi_dmul>
 8009658:	4682      	mov	sl, r0
 800965a:	468b      	mov	fp, r1
 800965c:	f038 080f 	bics.w	r8, r8, #15
 8009660:	d04f      	beq.n	8009702 <_strtod_l+0x522>
 8009662:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009666:	dd22      	ble.n	80096ae <_strtod_l+0x4ce>
 8009668:	2500      	movs	r5, #0
 800966a:	462e      	mov	r6, r5
 800966c:	9507      	str	r5, [sp, #28]
 800966e:	9505      	str	r5, [sp, #20]
 8009670:	2322      	movs	r3, #34	; 0x22
 8009672:	f8df b118 	ldr.w	fp, [pc, #280]	; 800978c <_strtod_l+0x5ac>
 8009676:	6023      	str	r3, [r4, #0]
 8009678:	f04f 0a00 	mov.w	sl, #0
 800967c:	9b07      	ldr	r3, [sp, #28]
 800967e:	2b00      	cmp	r3, #0
 8009680:	f43f adf2 	beq.w	8009268 <_strtod_l+0x88>
 8009684:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009686:	4620      	mov	r0, r4
 8009688:	f001 fe56 	bl	800b338 <_Bfree>
 800968c:	9905      	ldr	r1, [sp, #20]
 800968e:	4620      	mov	r0, r4
 8009690:	f001 fe52 	bl	800b338 <_Bfree>
 8009694:	4631      	mov	r1, r6
 8009696:	4620      	mov	r0, r4
 8009698:	f001 fe4e 	bl	800b338 <_Bfree>
 800969c:	9907      	ldr	r1, [sp, #28]
 800969e:	4620      	mov	r0, r4
 80096a0:	f001 fe4a 	bl	800b338 <_Bfree>
 80096a4:	4629      	mov	r1, r5
 80096a6:	4620      	mov	r0, r4
 80096a8:	f001 fe46 	bl	800b338 <_Bfree>
 80096ac:	e5dc      	b.n	8009268 <_strtod_l+0x88>
 80096ae:	4b36      	ldr	r3, [pc, #216]	; (8009788 <_strtod_l+0x5a8>)
 80096b0:	9304      	str	r3, [sp, #16]
 80096b2:	2300      	movs	r3, #0
 80096b4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80096b8:	4650      	mov	r0, sl
 80096ba:	4659      	mov	r1, fp
 80096bc:	4699      	mov	r9, r3
 80096be:	f1b8 0f01 	cmp.w	r8, #1
 80096c2:	dc21      	bgt.n	8009708 <_strtod_l+0x528>
 80096c4:	b10b      	cbz	r3, 80096ca <_strtod_l+0x4ea>
 80096c6:	4682      	mov	sl, r0
 80096c8:	468b      	mov	fp, r1
 80096ca:	4b2f      	ldr	r3, [pc, #188]	; (8009788 <_strtod_l+0x5a8>)
 80096cc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80096d0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80096d4:	4652      	mov	r2, sl
 80096d6:	465b      	mov	r3, fp
 80096d8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80096dc:	f7f6 ffac 	bl	8000638 <__aeabi_dmul>
 80096e0:	4b2a      	ldr	r3, [pc, #168]	; (800978c <_strtod_l+0x5ac>)
 80096e2:	460a      	mov	r2, r1
 80096e4:	400b      	ands	r3, r1
 80096e6:	492a      	ldr	r1, [pc, #168]	; (8009790 <_strtod_l+0x5b0>)
 80096e8:	428b      	cmp	r3, r1
 80096ea:	4682      	mov	sl, r0
 80096ec:	d8bc      	bhi.n	8009668 <_strtod_l+0x488>
 80096ee:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80096f2:	428b      	cmp	r3, r1
 80096f4:	bf86      	itte	hi
 80096f6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8009794 <_strtod_l+0x5b4>
 80096fa:	f04f 3aff 	movhi.w	sl, #4294967295
 80096fe:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009702:	2300      	movs	r3, #0
 8009704:	9304      	str	r3, [sp, #16]
 8009706:	e084      	b.n	8009812 <_strtod_l+0x632>
 8009708:	f018 0f01 	tst.w	r8, #1
 800970c:	d005      	beq.n	800971a <_strtod_l+0x53a>
 800970e:	9b04      	ldr	r3, [sp, #16]
 8009710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009714:	f7f6 ff90 	bl	8000638 <__aeabi_dmul>
 8009718:	2301      	movs	r3, #1
 800971a:	9a04      	ldr	r2, [sp, #16]
 800971c:	3208      	adds	r2, #8
 800971e:	f109 0901 	add.w	r9, r9, #1
 8009722:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009726:	9204      	str	r2, [sp, #16]
 8009728:	e7c9      	b.n	80096be <_strtod_l+0x4de>
 800972a:	d0ea      	beq.n	8009702 <_strtod_l+0x522>
 800972c:	f1c8 0800 	rsb	r8, r8, #0
 8009730:	f018 020f 	ands.w	r2, r8, #15
 8009734:	d00a      	beq.n	800974c <_strtod_l+0x56c>
 8009736:	4b13      	ldr	r3, [pc, #76]	; (8009784 <_strtod_l+0x5a4>)
 8009738:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800973c:	4650      	mov	r0, sl
 800973e:	4659      	mov	r1, fp
 8009740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009744:	f7f7 f8a2 	bl	800088c <__aeabi_ddiv>
 8009748:	4682      	mov	sl, r0
 800974a:	468b      	mov	fp, r1
 800974c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009750:	d0d7      	beq.n	8009702 <_strtod_l+0x522>
 8009752:	f1b8 0f1f 	cmp.w	r8, #31
 8009756:	dd1f      	ble.n	8009798 <_strtod_l+0x5b8>
 8009758:	2500      	movs	r5, #0
 800975a:	462e      	mov	r6, r5
 800975c:	9507      	str	r5, [sp, #28]
 800975e:	9505      	str	r5, [sp, #20]
 8009760:	2322      	movs	r3, #34	; 0x22
 8009762:	f04f 0a00 	mov.w	sl, #0
 8009766:	f04f 0b00 	mov.w	fp, #0
 800976a:	6023      	str	r3, [r4, #0]
 800976c:	e786      	b.n	800967c <_strtod_l+0x49c>
 800976e:	bf00      	nop
 8009770:	0800cd91 	.word	0x0800cd91
 8009774:	0800cdcc 	.word	0x0800cdcc
 8009778:	0800cd89 	.word	0x0800cd89
 800977c:	0800ce0b 	.word	0x0800ce0b
 8009780:	0800d0b8 	.word	0x0800d0b8
 8009784:	0800cf98 	.word	0x0800cf98
 8009788:	0800cf70 	.word	0x0800cf70
 800978c:	7ff00000 	.word	0x7ff00000
 8009790:	7ca00000 	.word	0x7ca00000
 8009794:	7fefffff 	.word	0x7fefffff
 8009798:	f018 0310 	ands.w	r3, r8, #16
 800979c:	bf18      	it	ne
 800979e:	236a      	movne	r3, #106	; 0x6a
 80097a0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009b50 <_strtod_l+0x970>
 80097a4:	9304      	str	r3, [sp, #16]
 80097a6:	4650      	mov	r0, sl
 80097a8:	4659      	mov	r1, fp
 80097aa:	2300      	movs	r3, #0
 80097ac:	f018 0f01 	tst.w	r8, #1
 80097b0:	d004      	beq.n	80097bc <_strtod_l+0x5dc>
 80097b2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80097b6:	f7f6 ff3f 	bl	8000638 <__aeabi_dmul>
 80097ba:	2301      	movs	r3, #1
 80097bc:	ea5f 0868 	movs.w	r8, r8, asr #1
 80097c0:	f109 0908 	add.w	r9, r9, #8
 80097c4:	d1f2      	bne.n	80097ac <_strtod_l+0x5cc>
 80097c6:	b10b      	cbz	r3, 80097cc <_strtod_l+0x5ec>
 80097c8:	4682      	mov	sl, r0
 80097ca:	468b      	mov	fp, r1
 80097cc:	9b04      	ldr	r3, [sp, #16]
 80097ce:	b1c3      	cbz	r3, 8009802 <_strtod_l+0x622>
 80097d0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80097d4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80097d8:	2b00      	cmp	r3, #0
 80097da:	4659      	mov	r1, fp
 80097dc:	dd11      	ble.n	8009802 <_strtod_l+0x622>
 80097de:	2b1f      	cmp	r3, #31
 80097e0:	f340 8124 	ble.w	8009a2c <_strtod_l+0x84c>
 80097e4:	2b34      	cmp	r3, #52	; 0x34
 80097e6:	bfde      	ittt	le
 80097e8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80097ec:	f04f 33ff 	movle.w	r3, #4294967295
 80097f0:	fa03 f202 	lslle.w	r2, r3, r2
 80097f4:	f04f 0a00 	mov.w	sl, #0
 80097f8:	bfcc      	ite	gt
 80097fa:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80097fe:	ea02 0b01 	andle.w	fp, r2, r1
 8009802:	2200      	movs	r2, #0
 8009804:	2300      	movs	r3, #0
 8009806:	4650      	mov	r0, sl
 8009808:	4659      	mov	r1, fp
 800980a:	f7f7 f97d 	bl	8000b08 <__aeabi_dcmpeq>
 800980e:	2800      	cmp	r0, #0
 8009810:	d1a2      	bne.n	8009758 <_strtod_l+0x578>
 8009812:	9b07      	ldr	r3, [sp, #28]
 8009814:	9300      	str	r3, [sp, #0]
 8009816:	9908      	ldr	r1, [sp, #32]
 8009818:	462b      	mov	r3, r5
 800981a:	463a      	mov	r2, r7
 800981c:	4620      	mov	r0, r4
 800981e:	f001 fdf3 	bl	800b408 <__s2b>
 8009822:	9007      	str	r0, [sp, #28]
 8009824:	2800      	cmp	r0, #0
 8009826:	f43f af1f 	beq.w	8009668 <_strtod_l+0x488>
 800982a:	9b05      	ldr	r3, [sp, #20]
 800982c:	1b9e      	subs	r6, r3, r6
 800982e:	9b06      	ldr	r3, [sp, #24]
 8009830:	2b00      	cmp	r3, #0
 8009832:	bfb4      	ite	lt
 8009834:	4633      	movlt	r3, r6
 8009836:	2300      	movge	r3, #0
 8009838:	930c      	str	r3, [sp, #48]	; 0x30
 800983a:	9b06      	ldr	r3, [sp, #24]
 800983c:	2500      	movs	r5, #0
 800983e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009842:	9312      	str	r3, [sp, #72]	; 0x48
 8009844:	462e      	mov	r6, r5
 8009846:	9b07      	ldr	r3, [sp, #28]
 8009848:	4620      	mov	r0, r4
 800984a:	6859      	ldr	r1, [r3, #4]
 800984c:	f001 fd34 	bl	800b2b8 <_Balloc>
 8009850:	9005      	str	r0, [sp, #20]
 8009852:	2800      	cmp	r0, #0
 8009854:	f43f af0c 	beq.w	8009670 <_strtod_l+0x490>
 8009858:	9b07      	ldr	r3, [sp, #28]
 800985a:	691a      	ldr	r2, [r3, #16]
 800985c:	3202      	adds	r2, #2
 800985e:	f103 010c 	add.w	r1, r3, #12
 8009862:	0092      	lsls	r2, r2, #2
 8009864:	300c      	adds	r0, #12
 8009866:	f7fe fffd 	bl	8008864 <memcpy>
 800986a:	ec4b ab10 	vmov	d0, sl, fp
 800986e:	aa1a      	add	r2, sp, #104	; 0x68
 8009870:	a919      	add	r1, sp, #100	; 0x64
 8009872:	4620      	mov	r0, r4
 8009874:	f002 f90e 	bl	800ba94 <__d2b>
 8009878:	ec4b ab18 	vmov	d8, sl, fp
 800987c:	9018      	str	r0, [sp, #96]	; 0x60
 800987e:	2800      	cmp	r0, #0
 8009880:	f43f aef6 	beq.w	8009670 <_strtod_l+0x490>
 8009884:	2101      	movs	r1, #1
 8009886:	4620      	mov	r0, r4
 8009888:	f001 fe58 	bl	800b53c <__i2b>
 800988c:	4606      	mov	r6, r0
 800988e:	2800      	cmp	r0, #0
 8009890:	f43f aeee 	beq.w	8009670 <_strtod_l+0x490>
 8009894:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009896:	9904      	ldr	r1, [sp, #16]
 8009898:	2b00      	cmp	r3, #0
 800989a:	bfab      	itete	ge
 800989c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800989e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80098a0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80098a2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80098a6:	bfac      	ite	ge
 80098a8:	eb03 0902 	addge.w	r9, r3, r2
 80098ac:	1ad7      	sublt	r7, r2, r3
 80098ae:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80098b0:	eba3 0801 	sub.w	r8, r3, r1
 80098b4:	4490      	add	r8, r2
 80098b6:	4ba1      	ldr	r3, [pc, #644]	; (8009b3c <_strtod_l+0x95c>)
 80098b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80098bc:	4598      	cmp	r8, r3
 80098be:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80098c2:	f280 80c7 	bge.w	8009a54 <_strtod_l+0x874>
 80098c6:	eba3 0308 	sub.w	r3, r3, r8
 80098ca:	2b1f      	cmp	r3, #31
 80098cc:	eba2 0203 	sub.w	r2, r2, r3
 80098d0:	f04f 0101 	mov.w	r1, #1
 80098d4:	f300 80b1 	bgt.w	8009a3a <_strtod_l+0x85a>
 80098d8:	fa01 f303 	lsl.w	r3, r1, r3
 80098dc:	930d      	str	r3, [sp, #52]	; 0x34
 80098de:	2300      	movs	r3, #0
 80098e0:	9308      	str	r3, [sp, #32]
 80098e2:	eb09 0802 	add.w	r8, r9, r2
 80098e6:	9b04      	ldr	r3, [sp, #16]
 80098e8:	45c1      	cmp	r9, r8
 80098ea:	4417      	add	r7, r2
 80098ec:	441f      	add	r7, r3
 80098ee:	464b      	mov	r3, r9
 80098f0:	bfa8      	it	ge
 80098f2:	4643      	movge	r3, r8
 80098f4:	42bb      	cmp	r3, r7
 80098f6:	bfa8      	it	ge
 80098f8:	463b      	movge	r3, r7
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	bfc2      	ittt	gt
 80098fe:	eba8 0803 	subgt.w	r8, r8, r3
 8009902:	1aff      	subgt	r7, r7, r3
 8009904:	eba9 0903 	subgt.w	r9, r9, r3
 8009908:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800990a:	2b00      	cmp	r3, #0
 800990c:	dd17      	ble.n	800993e <_strtod_l+0x75e>
 800990e:	4631      	mov	r1, r6
 8009910:	461a      	mov	r2, r3
 8009912:	4620      	mov	r0, r4
 8009914:	f001 fed2 	bl	800b6bc <__pow5mult>
 8009918:	4606      	mov	r6, r0
 800991a:	2800      	cmp	r0, #0
 800991c:	f43f aea8 	beq.w	8009670 <_strtod_l+0x490>
 8009920:	4601      	mov	r1, r0
 8009922:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009924:	4620      	mov	r0, r4
 8009926:	f001 fe1f 	bl	800b568 <__multiply>
 800992a:	900b      	str	r0, [sp, #44]	; 0x2c
 800992c:	2800      	cmp	r0, #0
 800992e:	f43f ae9f 	beq.w	8009670 <_strtod_l+0x490>
 8009932:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009934:	4620      	mov	r0, r4
 8009936:	f001 fcff 	bl	800b338 <_Bfree>
 800993a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800993c:	9318      	str	r3, [sp, #96]	; 0x60
 800993e:	f1b8 0f00 	cmp.w	r8, #0
 8009942:	f300 808c 	bgt.w	8009a5e <_strtod_l+0x87e>
 8009946:	9b06      	ldr	r3, [sp, #24]
 8009948:	2b00      	cmp	r3, #0
 800994a:	dd08      	ble.n	800995e <_strtod_l+0x77e>
 800994c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800994e:	9905      	ldr	r1, [sp, #20]
 8009950:	4620      	mov	r0, r4
 8009952:	f001 feb3 	bl	800b6bc <__pow5mult>
 8009956:	9005      	str	r0, [sp, #20]
 8009958:	2800      	cmp	r0, #0
 800995a:	f43f ae89 	beq.w	8009670 <_strtod_l+0x490>
 800995e:	2f00      	cmp	r7, #0
 8009960:	dd08      	ble.n	8009974 <_strtod_l+0x794>
 8009962:	9905      	ldr	r1, [sp, #20]
 8009964:	463a      	mov	r2, r7
 8009966:	4620      	mov	r0, r4
 8009968:	f001 ff02 	bl	800b770 <__lshift>
 800996c:	9005      	str	r0, [sp, #20]
 800996e:	2800      	cmp	r0, #0
 8009970:	f43f ae7e 	beq.w	8009670 <_strtod_l+0x490>
 8009974:	f1b9 0f00 	cmp.w	r9, #0
 8009978:	dd08      	ble.n	800998c <_strtod_l+0x7ac>
 800997a:	4631      	mov	r1, r6
 800997c:	464a      	mov	r2, r9
 800997e:	4620      	mov	r0, r4
 8009980:	f001 fef6 	bl	800b770 <__lshift>
 8009984:	4606      	mov	r6, r0
 8009986:	2800      	cmp	r0, #0
 8009988:	f43f ae72 	beq.w	8009670 <_strtod_l+0x490>
 800998c:	9a05      	ldr	r2, [sp, #20]
 800998e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009990:	4620      	mov	r0, r4
 8009992:	f001 ff79 	bl	800b888 <__mdiff>
 8009996:	4605      	mov	r5, r0
 8009998:	2800      	cmp	r0, #0
 800999a:	f43f ae69 	beq.w	8009670 <_strtod_l+0x490>
 800999e:	68c3      	ldr	r3, [r0, #12]
 80099a0:	930b      	str	r3, [sp, #44]	; 0x2c
 80099a2:	2300      	movs	r3, #0
 80099a4:	60c3      	str	r3, [r0, #12]
 80099a6:	4631      	mov	r1, r6
 80099a8:	f001 ff52 	bl	800b850 <__mcmp>
 80099ac:	2800      	cmp	r0, #0
 80099ae:	da60      	bge.n	8009a72 <_strtod_l+0x892>
 80099b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099b2:	ea53 030a 	orrs.w	r3, r3, sl
 80099b6:	f040 8082 	bne.w	8009abe <_strtod_l+0x8de>
 80099ba:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d17d      	bne.n	8009abe <_strtod_l+0x8de>
 80099c2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80099c6:	0d1b      	lsrs	r3, r3, #20
 80099c8:	051b      	lsls	r3, r3, #20
 80099ca:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80099ce:	d976      	bls.n	8009abe <_strtod_l+0x8de>
 80099d0:	696b      	ldr	r3, [r5, #20]
 80099d2:	b913      	cbnz	r3, 80099da <_strtod_l+0x7fa>
 80099d4:	692b      	ldr	r3, [r5, #16]
 80099d6:	2b01      	cmp	r3, #1
 80099d8:	dd71      	ble.n	8009abe <_strtod_l+0x8de>
 80099da:	4629      	mov	r1, r5
 80099dc:	2201      	movs	r2, #1
 80099de:	4620      	mov	r0, r4
 80099e0:	f001 fec6 	bl	800b770 <__lshift>
 80099e4:	4631      	mov	r1, r6
 80099e6:	4605      	mov	r5, r0
 80099e8:	f001 ff32 	bl	800b850 <__mcmp>
 80099ec:	2800      	cmp	r0, #0
 80099ee:	dd66      	ble.n	8009abe <_strtod_l+0x8de>
 80099f0:	9904      	ldr	r1, [sp, #16]
 80099f2:	4a53      	ldr	r2, [pc, #332]	; (8009b40 <_strtod_l+0x960>)
 80099f4:	465b      	mov	r3, fp
 80099f6:	2900      	cmp	r1, #0
 80099f8:	f000 8081 	beq.w	8009afe <_strtod_l+0x91e>
 80099fc:	ea02 010b 	and.w	r1, r2, fp
 8009a00:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009a04:	dc7b      	bgt.n	8009afe <_strtod_l+0x91e>
 8009a06:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009a0a:	f77f aea9 	ble.w	8009760 <_strtod_l+0x580>
 8009a0e:	4b4d      	ldr	r3, [pc, #308]	; (8009b44 <_strtod_l+0x964>)
 8009a10:	4650      	mov	r0, sl
 8009a12:	4659      	mov	r1, fp
 8009a14:	2200      	movs	r2, #0
 8009a16:	f7f6 fe0f 	bl	8000638 <__aeabi_dmul>
 8009a1a:	460b      	mov	r3, r1
 8009a1c:	4303      	orrs	r3, r0
 8009a1e:	bf08      	it	eq
 8009a20:	2322      	moveq	r3, #34	; 0x22
 8009a22:	4682      	mov	sl, r0
 8009a24:	468b      	mov	fp, r1
 8009a26:	bf08      	it	eq
 8009a28:	6023      	streq	r3, [r4, #0]
 8009a2a:	e62b      	b.n	8009684 <_strtod_l+0x4a4>
 8009a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8009a30:	fa02 f303 	lsl.w	r3, r2, r3
 8009a34:	ea03 0a0a 	and.w	sl, r3, sl
 8009a38:	e6e3      	b.n	8009802 <_strtod_l+0x622>
 8009a3a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009a3e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009a42:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009a46:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009a4a:	fa01 f308 	lsl.w	r3, r1, r8
 8009a4e:	9308      	str	r3, [sp, #32]
 8009a50:	910d      	str	r1, [sp, #52]	; 0x34
 8009a52:	e746      	b.n	80098e2 <_strtod_l+0x702>
 8009a54:	2300      	movs	r3, #0
 8009a56:	9308      	str	r3, [sp, #32]
 8009a58:	2301      	movs	r3, #1
 8009a5a:	930d      	str	r3, [sp, #52]	; 0x34
 8009a5c:	e741      	b.n	80098e2 <_strtod_l+0x702>
 8009a5e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009a60:	4642      	mov	r2, r8
 8009a62:	4620      	mov	r0, r4
 8009a64:	f001 fe84 	bl	800b770 <__lshift>
 8009a68:	9018      	str	r0, [sp, #96]	; 0x60
 8009a6a:	2800      	cmp	r0, #0
 8009a6c:	f47f af6b 	bne.w	8009946 <_strtod_l+0x766>
 8009a70:	e5fe      	b.n	8009670 <_strtod_l+0x490>
 8009a72:	465f      	mov	r7, fp
 8009a74:	d16e      	bne.n	8009b54 <_strtod_l+0x974>
 8009a76:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009a78:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009a7c:	b342      	cbz	r2, 8009ad0 <_strtod_l+0x8f0>
 8009a7e:	4a32      	ldr	r2, [pc, #200]	; (8009b48 <_strtod_l+0x968>)
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d128      	bne.n	8009ad6 <_strtod_l+0x8f6>
 8009a84:	9b04      	ldr	r3, [sp, #16]
 8009a86:	4651      	mov	r1, sl
 8009a88:	b1eb      	cbz	r3, 8009ac6 <_strtod_l+0x8e6>
 8009a8a:	4b2d      	ldr	r3, [pc, #180]	; (8009b40 <_strtod_l+0x960>)
 8009a8c:	403b      	ands	r3, r7
 8009a8e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009a92:	f04f 32ff 	mov.w	r2, #4294967295
 8009a96:	d819      	bhi.n	8009acc <_strtod_l+0x8ec>
 8009a98:	0d1b      	lsrs	r3, r3, #20
 8009a9a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8009aa2:	4299      	cmp	r1, r3
 8009aa4:	d117      	bne.n	8009ad6 <_strtod_l+0x8f6>
 8009aa6:	4b29      	ldr	r3, [pc, #164]	; (8009b4c <_strtod_l+0x96c>)
 8009aa8:	429f      	cmp	r7, r3
 8009aaa:	d102      	bne.n	8009ab2 <_strtod_l+0x8d2>
 8009aac:	3101      	adds	r1, #1
 8009aae:	f43f addf 	beq.w	8009670 <_strtod_l+0x490>
 8009ab2:	4b23      	ldr	r3, [pc, #140]	; (8009b40 <_strtod_l+0x960>)
 8009ab4:	403b      	ands	r3, r7
 8009ab6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009aba:	f04f 0a00 	mov.w	sl, #0
 8009abe:	9b04      	ldr	r3, [sp, #16]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d1a4      	bne.n	8009a0e <_strtod_l+0x82e>
 8009ac4:	e5de      	b.n	8009684 <_strtod_l+0x4a4>
 8009ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8009aca:	e7ea      	b.n	8009aa2 <_strtod_l+0x8c2>
 8009acc:	4613      	mov	r3, r2
 8009ace:	e7e8      	b.n	8009aa2 <_strtod_l+0x8c2>
 8009ad0:	ea53 030a 	orrs.w	r3, r3, sl
 8009ad4:	d08c      	beq.n	80099f0 <_strtod_l+0x810>
 8009ad6:	9b08      	ldr	r3, [sp, #32]
 8009ad8:	b1db      	cbz	r3, 8009b12 <_strtod_l+0x932>
 8009ada:	423b      	tst	r3, r7
 8009adc:	d0ef      	beq.n	8009abe <_strtod_l+0x8de>
 8009ade:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ae0:	9a04      	ldr	r2, [sp, #16]
 8009ae2:	4650      	mov	r0, sl
 8009ae4:	4659      	mov	r1, fp
 8009ae6:	b1c3      	cbz	r3, 8009b1a <_strtod_l+0x93a>
 8009ae8:	f7ff fb5c 	bl	80091a4 <sulp>
 8009aec:	4602      	mov	r2, r0
 8009aee:	460b      	mov	r3, r1
 8009af0:	ec51 0b18 	vmov	r0, r1, d8
 8009af4:	f7f6 fbea 	bl	80002cc <__adddf3>
 8009af8:	4682      	mov	sl, r0
 8009afa:	468b      	mov	fp, r1
 8009afc:	e7df      	b.n	8009abe <_strtod_l+0x8de>
 8009afe:	4013      	ands	r3, r2
 8009b00:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009b04:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009b08:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009b0c:	f04f 3aff 	mov.w	sl, #4294967295
 8009b10:	e7d5      	b.n	8009abe <_strtod_l+0x8de>
 8009b12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b14:	ea13 0f0a 	tst.w	r3, sl
 8009b18:	e7e0      	b.n	8009adc <_strtod_l+0x8fc>
 8009b1a:	f7ff fb43 	bl	80091a4 <sulp>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	460b      	mov	r3, r1
 8009b22:	ec51 0b18 	vmov	r0, r1, d8
 8009b26:	f7f6 fbcf 	bl	80002c8 <__aeabi_dsub>
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	4682      	mov	sl, r0
 8009b30:	468b      	mov	fp, r1
 8009b32:	f7f6 ffe9 	bl	8000b08 <__aeabi_dcmpeq>
 8009b36:	2800      	cmp	r0, #0
 8009b38:	d0c1      	beq.n	8009abe <_strtod_l+0x8de>
 8009b3a:	e611      	b.n	8009760 <_strtod_l+0x580>
 8009b3c:	fffffc02 	.word	0xfffffc02
 8009b40:	7ff00000 	.word	0x7ff00000
 8009b44:	39500000 	.word	0x39500000
 8009b48:	000fffff 	.word	0x000fffff
 8009b4c:	7fefffff 	.word	0x7fefffff
 8009b50:	0800cde0 	.word	0x0800cde0
 8009b54:	4631      	mov	r1, r6
 8009b56:	4628      	mov	r0, r5
 8009b58:	f001 fff8 	bl	800bb4c <__ratio>
 8009b5c:	ec59 8b10 	vmov	r8, r9, d0
 8009b60:	ee10 0a10 	vmov	r0, s0
 8009b64:	2200      	movs	r2, #0
 8009b66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009b6a:	4649      	mov	r1, r9
 8009b6c:	f7f6 ffe0 	bl	8000b30 <__aeabi_dcmple>
 8009b70:	2800      	cmp	r0, #0
 8009b72:	d07a      	beq.n	8009c6a <_strtod_l+0xa8a>
 8009b74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d04a      	beq.n	8009c10 <_strtod_l+0xa30>
 8009b7a:	4b95      	ldr	r3, [pc, #596]	; (8009dd0 <_strtod_l+0xbf0>)
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009b82:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009dd0 <_strtod_l+0xbf0>
 8009b86:	f04f 0800 	mov.w	r8, #0
 8009b8a:	4b92      	ldr	r3, [pc, #584]	; (8009dd4 <_strtod_l+0xbf4>)
 8009b8c:	403b      	ands	r3, r7
 8009b8e:	930d      	str	r3, [sp, #52]	; 0x34
 8009b90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009b92:	4b91      	ldr	r3, [pc, #580]	; (8009dd8 <_strtod_l+0xbf8>)
 8009b94:	429a      	cmp	r2, r3
 8009b96:	f040 80b0 	bne.w	8009cfa <_strtod_l+0xb1a>
 8009b9a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009b9e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8009ba2:	ec4b ab10 	vmov	d0, sl, fp
 8009ba6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009baa:	f001 fef7 	bl	800b99c <__ulp>
 8009bae:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009bb2:	ec53 2b10 	vmov	r2, r3, d0
 8009bb6:	f7f6 fd3f 	bl	8000638 <__aeabi_dmul>
 8009bba:	4652      	mov	r2, sl
 8009bbc:	465b      	mov	r3, fp
 8009bbe:	f7f6 fb85 	bl	80002cc <__adddf3>
 8009bc2:	460b      	mov	r3, r1
 8009bc4:	4983      	ldr	r1, [pc, #524]	; (8009dd4 <_strtod_l+0xbf4>)
 8009bc6:	4a85      	ldr	r2, [pc, #532]	; (8009ddc <_strtod_l+0xbfc>)
 8009bc8:	4019      	ands	r1, r3
 8009bca:	4291      	cmp	r1, r2
 8009bcc:	4682      	mov	sl, r0
 8009bce:	d960      	bls.n	8009c92 <_strtod_l+0xab2>
 8009bd0:	ee18 3a90 	vmov	r3, s17
 8009bd4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009bd8:	4293      	cmp	r3, r2
 8009bda:	d104      	bne.n	8009be6 <_strtod_l+0xa06>
 8009bdc:	ee18 3a10 	vmov	r3, s16
 8009be0:	3301      	adds	r3, #1
 8009be2:	f43f ad45 	beq.w	8009670 <_strtod_l+0x490>
 8009be6:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009de8 <_strtod_l+0xc08>
 8009bea:	f04f 3aff 	mov.w	sl, #4294967295
 8009bee:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009bf0:	4620      	mov	r0, r4
 8009bf2:	f001 fba1 	bl	800b338 <_Bfree>
 8009bf6:	9905      	ldr	r1, [sp, #20]
 8009bf8:	4620      	mov	r0, r4
 8009bfa:	f001 fb9d 	bl	800b338 <_Bfree>
 8009bfe:	4631      	mov	r1, r6
 8009c00:	4620      	mov	r0, r4
 8009c02:	f001 fb99 	bl	800b338 <_Bfree>
 8009c06:	4629      	mov	r1, r5
 8009c08:	4620      	mov	r0, r4
 8009c0a:	f001 fb95 	bl	800b338 <_Bfree>
 8009c0e:	e61a      	b.n	8009846 <_strtod_l+0x666>
 8009c10:	f1ba 0f00 	cmp.w	sl, #0
 8009c14:	d11b      	bne.n	8009c4e <_strtod_l+0xa6e>
 8009c16:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c1a:	b9f3      	cbnz	r3, 8009c5a <_strtod_l+0xa7a>
 8009c1c:	4b6c      	ldr	r3, [pc, #432]	; (8009dd0 <_strtod_l+0xbf0>)
 8009c1e:	2200      	movs	r2, #0
 8009c20:	4640      	mov	r0, r8
 8009c22:	4649      	mov	r1, r9
 8009c24:	f7f6 ff7a 	bl	8000b1c <__aeabi_dcmplt>
 8009c28:	b9d0      	cbnz	r0, 8009c60 <_strtod_l+0xa80>
 8009c2a:	4640      	mov	r0, r8
 8009c2c:	4649      	mov	r1, r9
 8009c2e:	4b6c      	ldr	r3, [pc, #432]	; (8009de0 <_strtod_l+0xc00>)
 8009c30:	2200      	movs	r2, #0
 8009c32:	f7f6 fd01 	bl	8000638 <__aeabi_dmul>
 8009c36:	4680      	mov	r8, r0
 8009c38:	4689      	mov	r9, r1
 8009c3a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009c3e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8009c42:	9315      	str	r3, [sp, #84]	; 0x54
 8009c44:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009c48:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009c4c:	e79d      	b.n	8009b8a <_strtod_l+0x9aa>
 8009c4e:	f1ba 0f01 	cmp.w	sl, #1
 8009c52:	d102      	bne.n	8009c5a <_strtod_l+0xa7a>
 8009c54:	2f00      	cmp	r7, #0
 8009c56:	f43f ad83 	beq.w	8009760 <_strtod_l+0x580>
 8009c5a:	4b62      	ldr	r3, [pc, #392]	; (8009de4 <_strtod_l+0xc04>)
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	e78e      	b.n	8009b7e <_strtod_l+0x99e>
 8009c60:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009de0 <_strtod_l+0xc00>
 8009c64:	f04f 0800 	mov.w	r8, #0
 8009c68:	e7e7      	b.n	8009c3a <_strtod_l+0xa5a>
 8009c6a:	4b5d      	ldr	r3, [pc, #372]	; (8009de0 <_strtod_l+0xc00>)
 8009c6c:	4640      	mov	r0, r8
 8009c6e:	4649      	mov	r1, r9
 8009c70:	2200      	movs	r2, #0
 8009c72:	f7f6 fce1 	bl	8000638 <__aeabi_dmul>
 8009c76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c78:	4680      	mov	r8, r0
 8009c7a:	4689      	mov	r9, r1
 8009c7c:	b933      	cbnz	r3, 8009c8c <_strtod_l+0xaac>
 8009c7e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009c82:	900e      	str	r0, [sp, #56]	; 0x38
 8009c84:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c86:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009c8a:	e7dd      	b.n	8009c48 <_strtod_l+0xa68>
 8009c8c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009c90:	e7f9      	b.n	8009c86 <_strtod_l+0xaa6>
 8009c92:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009c96:	9b04      	ldr	r3, [sp, #16]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d1a8      	bne.n	8009bee <_strtod_l+0xa0e>
 8009c9c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009ca0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009ca2:	0d1b      	lsrs	r3, r3, #20
 8009ca4:	051b      	lsls	r3, r3, #20
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d1a1      	bne.n	8009bee <_strtod_l+0xa0e>
 8009caa:	4640      	mov	r0, r8
 8009cac:	4649      	mov	r1, r9
 8009cae:	f7f7 f823 	bl	8000cf8 <__aeabi_d2lz>
 8009cb2:	f7f6 fc93 	bl	80005dc <__aeabi_l2d>
 8009cb6:	4602      	mov	r2, r0
 8009cb8:	460b      	mov	r3, r1
 8009cba:	4640      	mov	r0, r8
 8009cbc:	4649      	mov	r1, r9
 8009cbe:	f7f6 fb03 	bl	80002c8 <__aeabi_dsub>
 8009cc2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009cc4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009cc8:	ea43 030a 	orr.w	r3, r3, sl
 8009ccc:	4313      	orrs	r3, r2
 8009cce:	4680      	mov	r8, r0
 8009cd0:	4689      	mov	r9, r1
 8009cd2:	d055      	beq.n	8009d80 <_strtod_l+0xba0>
 8009cd4:	a336      	add	r3, pc, #216	; (adr r3, 8009db0 <_strtod_l+0xbd0>)
 8009cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cda:	f7f6 ff1f 	bl	8000b1c <__aeabi_dcmplt>
 8009cde:	2800      	cmp	r0, #0
 8009ce0:	f47f acd0 	bne.w	8009684 <_strtod_l+0x4a4>
 8009ce4:	a334      	add	r3, pc, #208	; (adr r3, 8009db8 <_strtod_l+0xbd8>)
 8009ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cea:	4640      	mov	r0, r8
 8009cec:	4649      	mov	r1, r9
 8009cee:	f7f6 ff33 	bl	8000b58 <__aeabi_dcmpgt>
 8009cf2:	2800      	cmp	r0, #0
 8009cf4:	f43f af7b 	beq.w	8009bee <_strtod_l+0xa0e>
 8009cf8:	e4c4      	b.n	8009684 <_strtod_l+0x4a4>
 8009cfa:	9b04      	ldr	r3, [sp, #16]
 8009cfc:	b333      	cbz	r3, 8009d4c <_strtod_l+0xb6c>
 8009cfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d00:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009d04:	d822      	bhi.n	8009d4c <_strtod_l+0xb6c>
 8009d06:	a32e      	add	r3, pc, #184	; (adr r3, 8009dc0 <_strtod_l+0xbe0>)
 8009d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d0c:	4640      	mov	r0, r8
 8009d0e:	4649      	mov	r1, r9
 8009d10:	f7f6 ff0e 	bl	8000b30 <__aeabi_dcmple>
 8009d14:	b1a0      	cbz	r0, 8009d40 <_strtod_l+0xb60>
 8009d16:	4649      	mov	r1, r9
 8009d18:	4640      	mov	r0, r8
 8009d1a:	f7f6 ff65 	bl	8000be8 <__aeabi_d2uiz>
 8009d1e:	2801      	cmp	r0, #1
 8009d20:	bf38      	it	cc
 8009d22:	2001      	movcc	r0, #1
 8009d24:	f7f6 fc0e 	bl	8000544 <__aeabi_ui2d>
 8009d28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d2a:	4680      	mov	r8, r0
 8009d2c:	4689      	mov	r9, r1
 8009d2e:	bb23      	cbnz	r3, 8009d7a <_strtod_l+0xb9a>
 8009d30:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009d34:	9010      	str	r0, [sp, #64]	; 0x40
 8009d36:	9311      	str	r3, [sp, #68]	; 0x44
 8009d38:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009d3c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009d40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d42:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009d44:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009d48:	1a9b      	subs	r3, r3, r2
 8009d4a:	9309      	str	r3, [sp, #36]	; 0x24
 8009d4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d50:	eeb0 0a48 	vmov.f32	s0, s16
 8009d54:	eef0 0a68 	vmov.f32	s1, s17
 8009d58:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009d5c:	f001 fe1e 	bl	800b99c <__ulp>
 8009d60:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d64:	ec53 2b10 	vmov	r2, r3, d0
 8009d68:	f7f6 fc66 	bl	8000638 <__aeabi_dmul>
 8009d6c:	ec53 2b18 	vmov	r2, r3, d8
 8009d70:	f7f6 faac 	bl	80002cc <__adddf3>
 8009d74:	4682      	mov	sl, r0
 8009d76:	468b      	mov	fp, r1
 8009d78:	e78d      	b.n	8009c96 <_strtod_l+0xab6>
 8009d7a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8009d7e:	e7db      	b.n	8009d38 <_strtod_l+0xb58>
 8009d80:	a311      	add	r3, pc, #68	; (adr r3, 8009dc8 <_strtod_l+0xbe8>)
 8009d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d86:	f7f6 fec9 	bl	8000b1c <__aeabi_dcmplt>
 8009d8a:	e7b2      	b.n	8009cf2 <_strtod_l+0xb12>
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	930a      	str	r3, [sp, #40]	; 0x28
 8009d90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009d92:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d94:	6013      	str	r3, [r2, #0]
 8009d96:	f7ff ba6b 	b.w	8009270 <_strtod_l+0x90>
 8009d9a:	2a65      	cmp	r2, #101	; 0x65
 8009d9c:	f43f ab5f 	beq.w	800945e <_strtod_l+0x27e>
 8009da0:	2a45      	cmp	r2, #69	; 0x45
 8009da2:	f43f ab5c 	beq.w	800945e <_strtod_l+0x27e>
 8009da6:	2301      	movs	r3, #1
 8009da8:	f7ff bb94 	b.w	80094d4 <_strtod_l+0x2f4>
 8009dac:	f3af 8000 	nop.w
 8009db0:	94a03595 	.word	0x94a03595
 8009db4:	3fdfffff 	.word	0x3fdfffff
 8009db8:	35afe535 	.word	0x35afe535
 8009dbc:	3fe00000 	.word	0x3fe00000
 8009dc0:	ffc00000 	.word	0xffc00000
 8009dc4:	41dfffff 	.word	0x41dfffff
 8009dc8:	94a03595 	.word	0x94a03595
 8009dcc:	3fcfffff 	.word	0x3fcfffff
 8009dd0:	3ff00000 	.word	0x3ff00000
 8009dd4:	7ff00000 	.word	0x7ff00000
 8009dd8:	7fe00000 	.word	0x7fe00000
 8009ddc:	7c9fffff 	.word	0x7c9fffff
 8009de0:	3fe00000 	.word	0x3fe00000
 8009de4:	bff00000 	.word	0xbff00000
 8009de8:	7fefffff 	.word	0x7fefffff

08009dec <strtof>:
 8009dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009df0:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8009ea0 <strtof+0xb4>
 8009df4:	4b26      	ldr	r3, [pc, #152]	; (8009e90 <strtof+0xa4>)
 8009df6:	460a      	mov	r2, r1
 8009df8:	ed2d 8b02 	vpush	{d8}
 8009dfc:	4601      	mov	r1, r0
 8009dfe:	f8d8 0000 	ldr.w	r0, [r8]
 8009e02:	f7ff f9ed 	bl	80091e0 <_strtod_l>
 8009e06:	ec55 4b10 	vmov	r4, r5, d0
 8009e0a:	ee10 2a10 	vmov	r2, s0
 8009e0e:	ee10 0a10 	vmov	r0, s0
 8009e12:	462b      	mov	r3, r5
 8009e14:	4629      	mov	r1, r5
 8009e16:	f7f6 fea9 	bl	8000b6c <__aeabi_dcmpun>
 8009e1a:	b190      	cbz	r0, 8009e42 <strtof+0x56>
 8009e1c:	2d00      	cmp	r5, #0
 8009e1e:	481d      	ldr	r0, [pc, #116]	; (8009e94 <strtof+0xa8>)
 8009e20:	da09      	bge.n	8009e36 <strtof+0x4a>
 8009e22:	f002 f975 	bl	800c110 <nanf>
 8009e26:	eeb1 8a40 	vneg.f32	s16, s0
 8009e2a:	eeb0 0a48 	vmov.f32	s0, s16
 8009e2e:	ecbd 8b02 	vpop	{d8}
 8009e32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e36:	ecbd 8b02 	vpop	{d8}
 8009e3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e3e:	f002 b967 	b.w	800c110 <nanf>
 8009e42:	4620      	mov	r0, r4
 8009e44:	4629      	mov	r1, r5
 8009e46:	f7f6 feef 	bl	8000c28 <__aeabi_d2f>
 8009e4a:	ee08 0a10 	vmov	s16, r0
 8009e4e:	eddf 7a12 	vldr	s15, [pc, #72]	; 8009e98 <strtof+0xac>
 8009e52:	eeb0 7ac8 	vabs.f32	s14, s16
 8009e56:	eeb4 7a67 	vcmp.f32	s14, s15
 8009e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e5e:	dde4      	ble.n	8009e2a <strtof+0x3e>
 8009e60:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8009e64:	4b0d      	ldr	r3, [pc, #52]	; (8009e9c <strtof+0xb0>)
 8009e66:	f04f 32ff 	mov.w	r2, #4294967295
 8009e6a:	4620      	mov	r0, r4
 8009e6c:	4639      	mov	r1, r7
 8009e6e:	f7f6 fe7d 	bl	8000b6c <__aeabi_dcmpun>
 8009e72:	b940      	cbnz	r0, 8009e86 <strtof+0x9a>
 8009e74:	4b09      	ldr	r3, [pc, #36]	; (8009e9c <strtof+0xb0>)
 8009e76:	f04f 32ff 	mov.w	r2, #4294967295
 8009e7a:	4620      	mov	r0, r4
 8009e7c:	4639      	mov	r1, r7
 8009e7e:	f7f6 fe57 	bl	8000b30 <__aeabi_dcmple>
 8009e82:	2800      	cmp	r0, #0
 8009e84:	d0d1      	beq.n	8009e2a <strtof+0x3e>
 8009e86:	f8d8 3000 	ldr.w	r3, [r8]
 8009e8a:	2222      	movs	r2, #34	; 0x22
 8009e8c:	601a      	str	r2, [r3, #0]
 8009e8e:	e7cc      	b.n	8009e2a <strtof+0x3e>
 8009e90:	200000d4 	.word	0x200000d4
 8009e94:	0800d0b8 	.word	0x0800d0b8
 8009e98:	7f7fffff 	.word	0x7f7fffff
 8009e9c:	7fefffff 	.word	0x7fefffff
 8009ea0:	2000006c 	.word	0x2000006c

08009ea4 <quorem>:
 8009ea4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ea8:	6903      	ldr	r3, [r0, #16]
 8009eaa:	690c      	ldr	r4, [r1, #16]
 8009eac:	42a3      	cmp	r3, r4
 8009eae:	4607      	mov	r7, r0
 8009eb0:	f2c0 8081 	blt.w	8009fb6 <quorem+0x112>
 8009eb4:	3c01      	subs	r4, #1
 8009eb6:	f101 0814 	add.w	r8, r1, #20
 8009eba:	f100 0514 	add.w	r5, r0, #20
 8009ebe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ec2:	9301      	str	r3, [sp, #4]
 8009ec4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009ec8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ecc:	3301      	adds	r3, #1
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009ed4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009ed8:	fbb2 f6f3 	udiv	r6, r2, r3
 8009edc:	d331      	bcc.n	8009f42 <quorem+0x9e>
 8009ede:	f04f 0e00 	mov.w	lr, #0
 8009ee2:	4640      	mov	r0, r8
 8009ee4:	46ac      	mov	ip, r5
 8009ee6:	46f2      	mov	sl, lr
 8009ee8:	f850 2b04 	ldr.w	r2, [r0], #4
 8009eec:	b293      	uxth	r3, r2
 8009eee:	fb06 e303 	mla	r3, r6, r3, lr
 8009ef2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009ef6:	b29b      	uxth	r3, r3
 8009ef8:	ebaa 0303 	sub.w	r3, sl, r3
 8009efc:	f8dc a000 	ldr.w	sl, [ip]
 8009f00:	0c12      	lsrs	r2, r2, #16
 8009f02:	fa13 f38a 	uxtah	r3, r3, sl
 8009f06:	fb06 e202 	mla	r2, r6, r2, lr
 8009f0a:	9300      	str	r3, [sp, #0]
 8009f0c:	9b00      	ldr	r3, [sp, #0]
 8009f0e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009f12:	b292      	uxth	r2, r2
 8009f14:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009f18:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009f1c:	f8bd 3000 	ldrh.w	r3, [sp]
 8009f20:	4581      	cmp	r9, r0
 8009f22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f26:	f84c 3b04 	str.w	r3, [ip], #4
 8009f2a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009f2e:	d2db      	bcs.n	8009ee8 <quorem+0x44>
 8009f30:	f855 300b 	ldr.w	r3, [r5, fp]
 8009f34:	b92b      	cbnz	r3, 8009f42 <quorem+0x9e>
 8009f36:	9b01      	ldr	r3, [sp, #4]
 8009f38:	3b04      	subs	r3, #4
 8009f3a:	429d      	cmp	r5, r3
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	d32e      	bcc.n	8009f9e <quorem+0xfa>
 8009f40:	613c      	str	r4, [r7, #16]
 8009f42:	4638      	mov	r0, r7
 8009f44:	f001 fc84 	bl	800b850 <__mcmp>
 8009f48:	2800      	cmp	r0, #0
 8009f4a:	db24      	blt.n	8009f96 <quorem+0xf2>
 8009f4c:	3601      	adds	r6, #1
 8009f4e:	4628      	mov	r0, r5
 8009f50:	f04f 0c00 	mov.w	ip, #0
 8009f54:	f858 2b04 	ldr.w	r2, [r8], #4
 8009f58:	f8d0 e000 	ldr.w	lr, [r0]
 8009f5c:	b293      	uxth	r3, r2
 8009f5e:	ebac 0303 	sub.w	r3, ip, r3
 8009f62:	0c12      	lsrs	r2, r2, #16
 8009f64:	fa13 f38e 	uxtah	r3, r3, lr
 8009f68:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009f6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009f70:	b29b      	uxth	r3, r3
 8009f72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f76:	45c1      	cmp	r9, r8
 8009f78:	f840 3b04 	str.w	r3, [r0], #4
 8009f7c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009f80:	d2e8      	bcs.n	8009f54 <quorem+0xb0>
 8009f82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f8a:	b922      	cbnz	r2, 8009f96 <quorem+0xf2>
 8009f8c:	3b04      	subs	r3, #4
 8009f8e:	429d      	cmp	r5, r3
 8009f90:	461a      	mov	r2, r3
 8009f92:	d30a      	bcc.n	8009faa <quorem+0x106>
 8009f94:	613c      	str	r4, [r7, #16]
 8009f96:	4630      	mov	r0, r6
 8009f98:	b003      	add	sp, #12
 8009f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f9e:	6812      	ldr	r2, [r2, #0]
 8009fa0:	3b04      	subs	r3, #4
 8009fa2:	2a00      	cmp	r2, #0
 8009fa4:	d1cc      	bne.n	8009f40 <quorem+0x9c>
 8009fa6:	3c01      	subs	r4, #1
 8009fa8:	e7c7      	b.n	8009f3a <quorem+0x96>
 8009faa:	6812      	ldr	r2, [r2, #0]
 8009fac:	3b04      	subs	r3, #4
 8009fae:	2a00      	cmp	r2, #0
 8009fb0:	d1f0      	bne.n	8009f94 <quorem+0xf0>
 8009fb2:	3c01      	subs	r4, #1
 8009fb4:	e7eb      	b.n	8009f8e <quorem+0xea>
 8009fb6:	2000      	movs	r0, #0
 8009fb8:	e7ee      	b.n	8009f98 <quorem+0xf4>
 8009fba:	0000      	movs	r0, r0
 8009fbc:	0000      	movs	r0, r0
	...

08009fc0 <_dtoa_r>:
 8009fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fc4:	ed2d 8b04 	vpush	{d8-d9}
 8009fc8:	ec57 6b10 	vmov	r6, r7, d0
 8009fcc:	b093      	sub	sp, #76	; 0x4c
 8009fce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009fd0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009fd4:	9106      	str	r1, [sp, #24]
 8009fd6:	ee10 aa10 	vmov	sl, s0
 8009fda:	4604      	mov	r4, r0
 8009fdc:	9209      	str	r2, [sp, #36]	; 0x24
 8009fde:	930c      	str	r3, [sp, #48]	; 0x30
 8009fe0:	46bb      	mov	fp, r7
 8009fe2:	b975      	cbnz	r5, 800a002 <_dtoa_r+0x42>
 8009fe4:	2010      	movs	r0, #16
 8009fe6:	f001 f94d 	bl	800b284 <malloc>
 8009fea:	4602      	mov	r2, r0
 8009fec:	6260      	str	r0, [r4, #36]	; 0x24
 8009fee:	b920      	cbnz	r0, 8009ffa <_dtoa_r+0x3a>
 8009ff0:	4ba7      	ldr	r3, [pc, #668]	; (800a290 <_dtoa_r+0x2d0>)
 8009ff2:	21ea      	movs	r1, #234	; 0xea
 8009ff4:	48a7      	ldr	r0, [pc, #668]	; (800a294 <_dtoa_r+0x2d4>)
 8009ff6:	f002 f8b3 	bl	800c160 <__assert_func>
 8009ffa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009ffe:	6005      	str	r5, [r0, #0]
 800a000:	60c5      	str	r5, [r0, #12]
 800a002:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a004:	6819      	ldr	r1, [r3, #0]
 800a006:	b151      	cbz	r1, 800a01e <_dtoa_r+0x5e>
 800a008:	685a      	ldr	r2, [r3, #4]
 800a00a:	604a      	str	r2, [r1, #4]
 800a00c:	2301      	movs	r3, #1
 800a00e:	4093      	lsls	r3, r2
 800a010:	608b      	str	r3, [r1, #8]
 800a012:	4620      	mov	r0, r4
 800a014:	f001 f990 	bl	800b338 <_Bfree>
 800a018:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a01a:	2200      	movs	r2, #0
 800a01c:	601a      	str	r2, [r3, #0]
 800a01e:	1e3b      	subs	r3, r7, #0
 800a020:	bfaa      	itet	ge
 800a022:	2300      	movge	r3, #0
 800a024:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a028:	f8c8 3000 	strge.w	r3, [r8]
 800a02c:	4b9a      	ldr	r3, [pc, #616]	; (800a298 <_dtoa_r+0x2d8>)
 800a02e:	bfbc      	itt	lt
 800a030:	2201      	movlt	r2, #1
 800a032:	f8c8 2000 	strlt.w	r2, [r8]
 800a036:	ea33 030b 	bics.w	r3, r3, fp
 800a03a:	d11b      	bne.n	800a074 <_dtoa_r+0xb4>
 800a03c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a03e:	f242 730f 	movw	r3, #9999	; 0x270f
 800a042:	6013      	str	r3, [r2, #0]
 800a044:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a048:	4333      	orrs	r3, r6
 800a04a:	f000 8592 	beq.w	800ab72 <_dtoa_r+0xbb2>
 800a04e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a050:	b963      	cbnz	r3, 800a06c <_dtoa_r+0xac>
 800a052:	4b92      	ldr	r3, [pc, #584]	; (800a29c <_dtoa_r+0x2dc>)
 800a054:	e022      	b.n	800a09c <_dtoa_r+0xdc>
 800a056:	4b92      	ldr	r3, [pc, #584]	; (800a2a0 <_dtoa_r+0x2e0>)
 800a058:	9301      	str	r3, [sp, #4]
 800a05a:	3308      	adds	r3, #8
 800a05c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a05e:	6013      	str	r3, [r2, #0]
 800a060:	9801      	ldr	r0, [sp, #4]
 800a062:	b013      	add	sp, #76	; 0x4c
 800a064:	ecbd 8b04 	vpop	{d8-d9}
 800a068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a06c:	4b8b      	ldr	r3, [pc, #556]	; (800a29c <_dtoa_r+0x2dc>)
 800a06e:	9301      	str	r3, [sp, #4]
 800a070:	3303      	adds	r3, #3
 800a072:	e7f3      	b.n	800a05c <_dtoa_r+0x9c>
 800a074:	2200      	movs	r2, #0
 800a076:	2300      	movs	r3, #0
 800a078:	4650      	mov	r0, sl
 800a07a:	4659      	mov	r1, fp
 800a07c:	f7f6 fd44 	bl	8000b08 <__aeabi_dcmpeq>
 800a080:	ec4b ab19 	vmov	d9, sl, fp
 800a084:	4680      	mov	r8, r0
 800a086:	b158      	cbz	r0, 800a0a0 <_dtoa_r+0xe0>
 800a088:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a08a:	2301      	movs	r3, #1
 800a08c:	6013      	str	r3, [r2, #0]
 800a08e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a090:	2b00      	cmp	r3, #0
 800a092:	f000 856b 	beq.w	800ab6c <_dtoa_r+0xbac>
 800a096:	4883      	ldr	r0, [pc, #524]	; (800a2a4 <_dtoa_r+0x2e4>)
 800a098:	6018      	str	r0, [r3, #0]
 800a09a:	1e43      	subs	r3, r0, #1
 800a09c:	9301      	str	r3, [sp, #4]
 800a09e:	e7df      	b.n	800a060 <_dtoa_r+0xa0>
 800a0a0:	ec4b ab10 	vmov	d0, sl, fp
 800a0a4:	aa10      	add	r2, sp, #64	; 0x40
 800a0a6:	a911      	add	r1, sp, #68	; 0x44
 800a0a8:	4620      	mov	r0, r4
 800a0aa:	f001 fcf3 	bl	800ba94 <__d2b>
 800a0ae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a0b2:	ee08 0a10 	vmov	s16, r0
 800a0b6:	2d00      	cmp	r5, #0
 800a0b8:	f000 8084 	beq.w	800a1c4 <_dtoa_r+0x204>
 800a0bc:	ee19 3a90 	vmov	r3, s19
 800a0c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a0c4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a0c8:	4656      	mov	r6, sl
 800a0ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a0ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a0d2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a0d6:	4b74      	ldr	r3, [pc, #464]	; (800a2a8 <_dtoa_r+0x2e8>)
 800a0d8:	2200      	movs	r2, #0
 800a0da:	4630      	mov	r0, r6
 800a0dc:	4639      	mov	r1, r7
 800a0de:	f7f6 f8f3 	bl	80002c8 <__aeabi_dsub>
 800a0e2:	a365      	add	r3, pc, #404	; (adr r3, 800a278 <_dtoa_r+0x2b8>)
 800a0e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0e8:	f7f6 faa6 	bl	8000638 <__aeabi_dmul>
 800a0ec:	a364      	add	r3, pc, #400	; (adr r3, 800a280 <_dtoa_r+0x2c0>)
 800a0ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0f2:	f7f6 f8eb 	bl	80002cc <__adddf3>
 800a0f6:	4606      	mov	r6, r0
 800a0f8:	4628      	mov	r0, r5
 800a0fa:	460f      	mov	r7, r1
 800a0fc:	f7f6 fa32 	bl	8000564 <__aeabi_i2d>
 800a100:	a361      	add	r3, pc, #388	; (adr r3, 800a288 <_dtoa_r+0x2c8>)
 800a102:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a106:	f7f6 fa97 	bl	8000638 <__aeabi_dmul>
 800a10a:	4602      	mov	r2, r0
 800a10c:	460b      	mov	r3, r1
 800a10e:	4630      	mov	r0, r6
 800a110:	4639      	mov	r1, r7
 800a112:	f7f6 f8db 	bl	80002cc <__adddf3>
 800a116:	4606      	mov	r6, r0
 800a118:	460f      	mov	r7, r1
 800a11a:	f7f6 fd3d 	bl	8000b98 <__aeabi_d2iz>
 800a11e:	2200      	movs	r2, #0
 800a120:	9000      	str	r0, [sp, #0]
 800a122:	2300      	movs	r3, #0
 800a124:	4630      	mov	r0, r6
 800a126:	4639      	mov	r1, r7
 800a128:	f7f6 fcf8 	bl	8000b1c <__aeabi_dcmplt>
 800a12c:	b150      	cbz	r0, 800a144 <_dtoa_r+0x184>
 800a12e:	9800      	ldr	r0, [sp, #0]
 800a130:	f7f6 fa18 	bl	8000564 <__aeabi_i2d>
 800a134:	4632      	mov	r2, r6
 800a136:	463b      	mov	r3, r7
 800a138:	f7f6 fce6 	bl	8000b08 <__aeabi_dcmpeq>
 800a13c:	b910      	cbnz	r0, 800a144 <_dtoa_r+0x184>
 800a13e:	9b00      	ldr	r3, [sp, #0]
 800a140:	3b01      	subs	r3, #1
 800a142:	9300      	str	r3, [sp, #0]
 800a144:	9b00      	ldr	r3, [sp, #0]
 800a146:	2b16      	cmp	r3, #22
 800a148:	d85a      	bhi.n	800a200 <_dtoa_r+0x240>
 800a14a:	9a00      	ldr	r2, [sp, #0]
 800a14c:	4b57      	ldr	r3, [pc, #348]	; (800a2ac <_dtoa_r+0x2ec>)
 800a14e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a152:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a156:	ec51 0b19 	vmov	r0, r1, d9
 800a15a:	f7f6 fcdf 	bl	8000b1c <__aeabi_dcmplt>
 800a15e:	2800      	cmp	r0, #0
 800a160:	d050      	beq.n	800a204 <_dtoa_r+0x244>
 800a162:	9b00      	ldr	r3, [sp, #0]
 800a164:	3b01      	subs	r3, #1
 800a166:	9300      	str	r3, [sp, #0]
 800a168:	2300      	movs	r3, #0
 800a16a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a16c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a16e:	1b5d      	subs	r5, r3, r5
 800a170:	1e6b      	subs	r3, r5, #1
 800a172:	9305      	str	r3, [sp, #20]
 800a174:	bf45      	ittet	mi
 800a176:	f1c5 0301 	rsbmi	r3, r5, #1
 800a17a:	9304      	strmi	r3, [sp, #16]
 800a17c:	2300      	movpl	r3, #0
 800a17e:	2300      	movmi	r3, #0
 800a180:	bf4c      	ite	mi
 800a182:	9305      	strmi	r3, [sp, #20]
 800a184:	9304      	strpl	r3, [sp, #16]
 800a186:	9b00      	ldr	r3, [sp, #0]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	db3d      	blt.n	800a208 <_dtoa_r+0x248>
 800a18c:	9b05      	ldr	r3, [sp, #20]
 800a18e:	9a00      	ldr	r2, [sp, #0]
 800a190:	920a      	str	r2, [sp, #40]	; 0x28
 800a192:	4413      	add	r3, r2
 800a194:	9305      	str	r3, [sp, #20]
 800a196:	2300      	movs	r3, #0
 800a198:	9307      	str	r3, [sp, #28]
 800a19a:	9b06      	ldr	r3, [sp, #24]
 800a19c:	2b09      	cmp	r3, #9
 800a19e:	f200 8089 	bhi.w	800a2b4 <_dtoa_r+0x2f4>
 800a1a2:	2b05      	cmp	r3, #5
 800a1a4:	bfc4      	itt	gt
 800a1a6:	3b04      	subgt	r3, #4
 800a1a8:	9306      	strgt	r3, [sp, #24]
 800a1aa:	9b06      	ldr	r3, [sp, #24]
 800a1ac:	f1a3 0302 	sub.w	r3, r3, #2
 800a1b0:	bfcc      	ite	gt
 800a1b2:	2500      	movgt	r5, #0
 800a1b4:	2501      	movle	r5, #1
 800a1b6:	2b03      	cmp	r3, #3
 800a1b8:	f200 8087 	bhi.w	800a2ca <_dtoa_r+0x30a>
 800a1bc:	e8df f003 	tbb	[pc, r3]
 800a1c0:	59383a2d 	.word	0x59383a2d
 800a1c4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a1c8:	441d      	add	r5, r3
 800a1ca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a1ce:	2b20      	cmp	r3, #32
 800a1d0:	bfc1      	itttt	gt
 800a1d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a1d6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a1da:	fa0b f303 	lslgt.w	r3, fp, r3
 800a1de:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a1e2:	bfda      	itte	le
 800a1e4:	f1c3 0320 	rsble	r3, r3, #32
 800a1e8:	fa06 f003 	lslle.w	r0, r6, r3
 800a1ec:	4318      	orrgt	r0, r3
 800a1ee:	f7f6 f9a9 	bl	8000544 <__aeabi_ui2d>
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	4606      	mov	r6, r0
 800a1f6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a1fa:	3d01      	subs	r5, #1
 800a1fc:	930e      	str	r3, [sp, #56]	; 0x38
 800a1fe:	e76a      	b.n	800a0d6 <_dtoa_r+0x116>
 800a200:	2301      	movs	r3, #1
 800a202:	e7b2      	b.n	800a16a <_dtoa_r+0x1aa>
 800a204:	900b      	str	r0, [sp, #44]	; 0x2c
 800a206:	e7b1      	b.n	800a16c <_dtoa_r+0x1ac>
 800a208:	9b04      	ldr	r3, [sp, #16]
 800a20a:	9a00      	ldr	r2, [sp, #0]
 800a20c:	1a9b      	subs	r3, r3, r2
 800a20e:	9304      	str	r3, [sp, #16]
 800a210:	4253      	negs	r3, r2
 800a212:	9307      	str	r3, [sp, #28]
 800a214:	2300      	movs	r3, #0
 800a216:	930a      	str	r3, [sp, #40]	; 0x28
 800a218:	e7bf      	b.n	800a19a <_dtoa_r+0x1da>
 800a21a:	2300      	movs	r3, #0
 800a21c:	9308      	str	r3, [sp, #32]
 800a21e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a220:	2b00      	cmp	r3, #0
 800a222:	dc55      	bgt.n	800a2d0 <_dtoa_r+0x310>
 800a224:	2301      	movs	r3, #1
 800a226:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a22a:	461a      	mov	r2, r3
 800a22c:	9209      	str	r2, [sp, #36]	; 0x24
 800a22e:	e00c      	b.n	800a24a <_dtoa_r+0x28a>
 800a230:	2301      	movs	r3, #1
 800a232:	e7f3      	b.n	800a21c <_dtoa_r+0x25c>
 800a234:	2300      	movs	r3, #0
 800a236:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a238:	9308      	str	r3, [sp, #32]
 800a23a:	9b00      	ldr	r3, [sp, #0]
 800a23c:	4413      	add	r3, r2
 800a23e:	9302      	str	r3, [sp, #8]
 800a240:	3301      	adds	r3, #1
 800a242:	2b01      	cmp	r3, #1
 800a244:	9303      	str	r3, [sp, #12]
 800a246:	bfb8      	it	lt
 800a248:	2301      	movlt	r3, #1
 800a24a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a24c:	2200      	movs	r2, #0
 800a24e:	6042      	str	r2, [r0, #4]
 800a250:	2204      	movs	r2, #4
 800a252:	f102 0614 	add.w	r6, r2, #20
 800a256:	429e      	cmp	r6, r3
 800a258:	6841      	ldr	r1, [r0, #4]
 800a25a:	d93d      	bls.n	800a2d8 <_dtoa_r+0x318>
 800a25c:	4620      	mov	r0, r4
 800a25e:	f001 f82b 	bl	800b2b8 <_Balloc>
 800a262:	9001      	str	r0, [sp, #4]
 800a264:	2800      	cmp	r0, #0
 800a266:	d13b      	bne.n	800a2e0 <_dtoa_r+0x320>
 800a268:	4b11      	ldr	r3, [pc, #68]	; (800a2b0 <_dtoa_r+0x2f0>)
 800a26a:	4602      	mov	r2, r0
 800a26c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a270:	e6c0      	b.n	8009ff4 <_dtoa_r+0x34>
 800a272:	2301      	movs	r3, #1
 800a274:	e7df      	b.n	800a236 <_dtoa_r+0x276>
 800a276:	bf00      	nop
 800a278:	636f4361 	.word	0x636f4361
 800a27c:	3fd287a7 	.word	0x3fd287a7
 800a280:	8b60c8b3 	.word	0x8b60c8b3
 800a284:	3fc68a28 	.word	0x3fc68a28
 800a288:	509f79fb 	.word	0x509f79fb
 800a28c:	3fd34413 	.word	0x3fd34413
 800a290:	0800ce15 	.word	0x0800ce15
 800a294:	0800ce2c 	.word	0x0800ce2c
 800a298:	7ff00000 	.word	0x7ff00000
 800a29c:	0800ce11 	.word	0x0800ce11
 800a2a0:	0800ce08 	.word	0x0800ce08
 800a2a4:	0800cd95 	.word	0x0800cd95
 800a2a8:	3ff80000 	.word	0x3ff80000
 800a2ac:	0800cf98 	.word	0x0800cf98
 800a2b0:	0800ce87 	.word	0x0800ce87
 800a2b4:	2501      	movs	r5, #1
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	9306      	str	r3, [sp, #24]
 800a2ba:	9508      	str	r5, [sp, #32]
 800a2bc:	f04f 33ff 	mov.w	r3, #4294967295
 800a2c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	2312      	movs	r3, #18
 800a2c8:	e7b0      	b.n	800a22c <_dtoa_r+0x26c>
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	9308      	str	r3, [sp, #32]
 800a2ce:	e7f5      	b.n	800a2bc <_dtoa_r+0x2fc>
 800a2d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a2d6:	e7b8      	b.n	800a24a <_dtoa_r+0x28a>
 800a2d8:	3101      	adds	r1, #1
 800a2da:	6041      	str	r1, [r0, #4]
 800a2dc:	0052      	lsls	r2, r2, #1
 800a2de:	e7b8      	b.n	800a252 <_dtoa_r+0x292>
 800a2e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2e2:	9a01      	ldr	r2, [sp, #4]
 800a2e4:	601a      	str	r2, [r3, #0]
 800a2e6:	9b03      	ldr	r3, [sp, #12]
 800a2e8:	2b0e      	cmp	r3, #14
 800a2ea:	f200 809d 	bhi.w	800a428 <_dtoa_r+0x468>
 800a2ee:	2d00      	cmp	r5, #0
 800a2f0:	f000 809a 	beq.w	800a428 <_dtoa_r+0x468>
 800a2f4:	9b00      	ldr	r3, [sp, #0]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	dd32      	ble.n	800a360 <_dtoa_r+0x3a0>
 800a2fa:	4ab7      	ldr	r2, [pc, #732]	; (800a5d8 <_dtoa_r+0x618>)
 800a2fc:	f003 030f 	and.w	r3, r3, #15
 800a300:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a304:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a308:	9b00      	ldr	r3, [sp, #0]
 800a30a:	05d8      	lsls	r0, r3, #23
 800a30c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a310:	d516      	bpl.n	800a340 <_dtoa_r+0x380>
 800a312:	4bb2      	ldr	r3, [pc, #712]	; (800a5dc <_dtoa_r+0x61c>)
 800a314:	ec51 0b19 	vmov	r0, r1, d9
 800a318:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a31c:	f7f6 fab6 	bl	800088c <__aeabi_ddiv>
 800a320:	f007 070f 	and.w	r7, r7, #15
 800a324:	4682      	mov	sl, r0
 800a326:	468b      	mov	fp, r1
 800a328:	2503      	movs	r5, #3
 800a32a:	4eac      	ldr	r6, [pc, #688]	; (800a5dc <_dtoa_r+0x61c>)
 800a32c:	b957      	cbnz	r7, 800a344 <_dtoa_r+0x384>
 800a32e:	4642      	mov	r2, r8
 800a330:	464b      	mov	r3, r9
 800a332:	4650      	mov	r0, sl
 800a334:	4659      	mov	r1, fp
 800a336:	f7f6 faa9 	bl	800088c <__aeabi_ddiv>
 800a33a:	4682      	mov	sl, r0
 800a33c:	468b      	mov	fp, r1
 800a33e:	e028      	b.n	800a392 <_dtoa_r+0x3d2>
 800a340:	2502      	movs	r5, #2
 800a342:	e7f2      	b.n	800a32a <_dtoa_r+0x36a>
 800a344:	07f9      	lsls	r1, r7, #31
 800a346:	d508      	bpl.n	800a35a <_dtoa_r+0x39a>
 800a348:	4640      	mov	r0, r8
 800a34a:	4649      	mov	r1, r9
 800a34c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a350:	f7f6 f972 	bl	8000638 <__aeabi_dmul>
 800a354:	3501      	adds	r5, #1
 800a356:	4680      	mov	r8, r0
 800a358:	4689      	mov	r9, r1
 800a35a:	107f      	asrs	r7, r7, #1
 800a35c:	3608      	adds	r6, #8
 800a35e:	e7e5      	b.n	800a32c <_dtoa_r+0x36c>
 800a360:	f000 809b 	beq.w	800a49a <_dtoa_r+0x4da>
 800a364:	9b00      	ldr	r3, [sp, #0]
 800a366:	4f9d      	ldr	r7, [pc, #628]	; (800a5dc <_dtoa_r+0x61c>)
 800a368:	425e      	negs	r6, r3
 800a36a:	4b9b      	ldr	r3, [pc, #620]	; (800a5d8 <_dtoa_r+0x618>)
 800a36c:	f006 020f 	and.w	r2, r6, #15
 800a370:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a378:	ec51 0b19 	vmov	r0, r1, d9
 800a37c:	f7f6 f95c 	bl	8000638 <__aeabi_dmul>
 800a380:	1136      	asrs	r6, r6, #4
 800a382:	4682      	mov	sl, r0
 800a384:	468b      	mov	fp, r1
 800a386:	2300      	movs	r3, #0
 800a388:	2502      	movs	r5, #2
 800a38a:	2e00      	cmp	r6, #0
 800a38c:	d17a      	bne.n	800a484 <_dtoa_r+0x4c4>
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d1d3      	bne.n	800a33a <_dtoa_r+0x37a>
 800a392:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a394:	2b00      	cmp	r3, #0
 800a396:	f000 8082 	beq.w	800a49e <_dtoa_r+0x4de>
 800a39a:	4b91      	ldr	r3, [pc, #580]	; (800a5e0 <_dtoa_r+0x620>)
 800a39c:	2200      	movs	r2, #0
 800a39e:	4650      	mov	r0, sl
 800a3a0:	4659      	mov	r1, fp
 800a3a2:	f7f6 fbbb 	bl	8000b1c <__aeabi_dcmplt>
 800a3a6:	2800      	cmp	r0, #0
 800a3a8:	d079      	beq.n	800a49e <_dtoa_r+0x4de>
 800a3aa:	9b03      	ldr	r3, [sp, #12]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d076      	beq.n	800a49e <_dtoa_r+0x4de>
 800a3b0:	9b02      	ldr	r3, [sp, #8]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	dd36      	ble.n	800a424 <_dtoa_r+0x464>
 800a3b6:	9b00      	ldr	r3, [sp, #0]
 800a3b8:	4650      	mov	r0, sl
 800a3ba:	4659      	mov	r1, fp
 800a3bc:	1e5f      	subs	r7, r3, #1
 800a3be:	2200      	movs	r2, #0
 800a3c0:	4b88      	ldr	r3, [pc, #544]	; (800a5e4 <_dtoa_r+0x624>)
 800a3c2:	f7f6 f939 	bl	8000638 <__aeabi_dmul>
 800a3c6:	9e02      	ldr	r6, [sp, #8]
 800a3c8:	4682      	mov	sl, r0
 800a3ca:	468b      	mov	fp, r1
 800a3cc:	3501      	adds	r5, #1
 800a3ce:	4628      	mov	r0, r5
 800a3d0:	f7f6 f8c8 	bl	8000564 <__aeabi_i2d>
 800a3d4:	4652      	mov	r2, sl
 800a3d6:	465b      	mov	r3, fp
 800a3d8:	f7f6 f92e 	bl	8000638 <__aeabi_dmul>
 800a3dc:	4b82      	ldr	r3, [pc, #520]	; (800a5e8 <_dtoa_r+0x628>)
 800a3de:	2200      	movs	r2, #0
 800a3e0:	f7f5 ff74 	bl	80002cc <__adddf3>
 800a3e4:	46d0      	mov	r8, sl
 800a3e6:	46d9      	mov	r9, fp
 800a3e8:	4682      	mov	sl, r0
 800a3ea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a3ee:	2e00      	cmp	r6, #0
 800a3f0:	d158      	bne.n	800a4a4 <_dtoa_r+0x4e4>
 800a3f2:	4b7e      	ldr	r3, [pc, #504]	; (800a5ec <_dtoa_r+0x62c>)
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	4640      	mov	r0, r8
 800a3f8:	4649      	mov	r1, r9
 800a3fa:	f7f5 ff65 	bl	80002c8 <__aeabi_dsub>
 800a3fe:	4652      	mov	r2, sl
 800a400:	465b      	mov	r3, fp
 800a402:	4680      	mov	r8, r0
 800a404:	4689      	mov	r9, r1
 800a406:	f7f6 fba7 	bl	8000b58 <__aeabi_dcmpgt>
 800a40a:	2800      	cmp	r0, #0
 800a40c:	f040 8295 	bne.w	800a93a <_dtoa_r+0x97a>
 800a410:	4652      	mov	r2, sl
 800a412:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a416:	4640      	mov	r0, r8
 800a418:	4649      	mov	r1, r9
 800a41a:	f7f6 fb7f 	bl	8000b1c <__aeabi_dcmplt>
 800a41e:	2800      	cmp	r0, #0
 800a420:	f040 8289 	bne.w	800a936 <_dtoa_r+0x976>
 800a424:	ec5b ab19 	vmov	sl, fp, d9
 800a428:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	f2c0 8148 	blt.w	800a6c0 <_dtoa_r+0x700>
 800a430:	9a00      	ldr	r2, [sp, #0]
 800a432:	2a0e      	cmp	r2, #14
 800a434:	f300 8144 	bgt.w	800a6c0 <_dtoa_r+0x700>
 800a438:	4b67      	ldr	r3, [pc, #412]	; (800a5d8 <_dtoa_r+0x618>)
 800a43a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a43e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a442:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a444:	2b00      	cmp	r3, #0
 800a446:	f280 80d5 	bge.w	800a5f4 <_dtoa_r+0x634>
 800a44a:	9b03      	ldr	r3, [sp, #12]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	f300 80d1 	bgt.w	800a5f4 <_dtoa_r+0x634>
 800a452:	f040 826f 	bne.w	800a934 <_dtoa_r+0x974>
 800a456:	4b65      	ldr	r3, [pc, #404]	; (800a5ec <_dtoa_r+0x62c>)
 800a458:	2200      	movs	r2, #0
 800a45a:	4640      	mov	r0, r8
 800a45c:	4649      	mov	r1, r9
 800a45e:	f7f6 f8eb 	bl	8000638 <__aeabi_dmul>
 800a462:	4652      	mov	r2, sl
 800a464:	465b      	mov	r3, fp
 800a466:	f7f6 fb6d 	bl	8000b44 <__aeabi_dcmpge>
 800a46a:	9e03      	ldr	r6, [sp, #12]
 800a46c:	4637      	mov	r7, r6
 800a46e:	2800      	cmp	r0, #0
 800a470:	f040 8245 	bne.w	800a8fe <_dtoa_r+0x93e>
 800a474:	9d01      	ldr	r5, [sp, #4]
 800a476:	2331      	movs	r3, #49	; 0x31
 800a478:	f805 3b01 	strb.w	r3, [r5], #1
 800a47c:	9b00      	ldr	r3, [sp, #0]
 800a47e:	3301      	adds	r3, #1
 800a480:	9300      	str	r3, [sp, #0]
 800a482:	e240      	b.n	800a906 <_dtoa_r+0x946>
 800a484:	07f2      	lsls	r2, r6, #31
 800a486:	d505      	bpl.n	800a494 <_dtoa_r+0x4d4>
 800a488:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a48c:	f7f6 f8d4 	bl	8000638 <__aeabi_dmul>
 800a490:	3501      	adds	r5, #1
 800a492:	2301      	movs	r3, #1
 800a494:	1076      	asrs	r6, r6, #1
 800a496:	3708      	adds	r7, #8
 800a498:	e777      	b.n	800a38a <_dtoa_r+0x3ca>
 800a49a:	2502      	movs	r5, #2
 800a49c:	e779      	b.n	800a392 <_dtoa_r+0x3d2>
 800a49e:	9f00      	ldr	r7, [sp, #0]
 800a4a0:	9e03      	ldr	r6, [sp, #12]
 800a4a2:	e794      	b.n	800a3ce <_dtoa_r+0x40e>
 800a4a4:	9901      	ldr	r1, [sp, #4]
 800a4a6:	4b4c      	ldr	r3, [pc, #304]	; (800a5d8 <_dtoa_r+0x618>)
 800a4a8:	4431      	add	r1, r6
 800a4aa:	910d      	str	r1, [sp, #52]	; 0x34
 800a4ac:	9908      	ldr	r1, [sp, #32]
 800a4ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a4b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a4b6:	2900      	cmp	r1, #0
 800a4b8:	d043      	beq.n	800a542 <_dtoa_r+0x582>
 800a4ba:	494d      	ldr	r1, [pc, #308]	; (800a5f0 <_dtoa_r+0x630>)
 800a4bc:	2000      	movs	r0, #0
 800a4be:	f7f6 f9e5 	bl	800088c <__aeabi_ddiv>
 800a4c2:	4652      	mov	r2, sl
 800a4c4:	465b      	mov	r3, fp
 800a4c6:	f7f5 feff 	bl	80002c8 <__aeabi_dsub>
 800a4ca:	9d01      	ldr	r5, [sp, #4]
 800a4cc:	4682      	mov	sl, r0
 800a4ce:	468b      	mov	fp, r1
 800a4d0:	4649      	mov	r1, r9
 800a4d2:	4640      	mov	r0, r8
 800a4d4:	f7f6 fb60 	bl	8000b98 <__aeabi_d2iz>
 800a4d8:	4606      	mov	r6, r0
 800a4da:	f7f6 f843 	bl	8000564 <__aeabi_i2d>
 800a4de:	4602      	mov	r2, r0
 800a4e0:	460b      	mov	r3, r1
 800a4e2:	4640      	mov	r0, r8
 800a4e4:	4649      	mov	r1, r9
 800a4e6:	f7f5 feef 	bl	80002c8 <__aeabi_dsub>
 800a4ea:	3630      	adds	r6, #48	; 0x30
 800a4ec:	f805 6b01 	strb.w	r6, [r5], #1
 800a4f0:	4652      	mov	r2, sl
 800a4f2:	465b      	mov	r3, fp
 800a4f4:	4680      	mov	r8, r0
 800a4f6:	4689      	mov	r9, r1
 800a4f8:	f7f6 fb10 	bl	8000b1c <__aeabi_dcmplt>
 800a4fc:	2800      	cmp	r0, #0
 800a4fe:	d163      	bne.n	800a5c8 <_dtoa_r+0x608>
 800a500:	4642      	mov	r2, r8
 800a502:	464b      	mov	r3, r9
 800a504:	4936      	ldr	r1, [pc, #216]	; (800a5e0 <_dtoa_r+0x620>)
 800a506:	2000      	movs	r0, #0
 800a508:	f7f5 fede 	bl	80002c8 <__aeabi_dsub>
 800a50c:	4652      	mov	r2, sl
 800a50e:	465b      	mov	r3, fp
 800a510:	f7f6 fb04 	bl	8000b1c <__aeabi_dcmplt>
 800a514:	2800      	cmp	r0, #0
 800a516:	f040 80b5 	bne.w	800a684 <_dtoa_r+0x6c4>
 800a51a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a51c:	429d      	cmp	r5, r3
 800a51e:	d081      	beq.n	800a424 <_dtoa_r+0x464>
 800a520:	4b30      	ldr	r3, [pc, #192]	; (800a5e4 <_dtoa_r+0x624>)
 800a522:	2200      	movs	r2, #0
 800a524:	4650      	mov	r0, sl
 800a526:	4659      	mov	r1, fp
 800a528:	f7f6 f886 	bl	8000638 <__aeabi_dmul>
 800a52c:	4b2d      	ldr	r3, [pc, #180]	; (800a5e4 <_dtoa_r+0x624>)
 800a52e:	4682      	mov	sl, r0
 800a530:	468b      	mov	fp, r1
 800a532:	4640      	mov	r0, r8
 800a534:	4649      	mov	r1, r9
 800a536:	2200      	movs	r2, #0
 800a538:	f7f6 f87e 	bl	8000638 <__aeabi_dmul>
 800a53c:	4680      	mov	r8, r0
 800a53e:	4689      	mov	r9, r1
 800a540:	e7c6      	b.n	800a4d0 <_dtoa_r+0x510>
 800a542:	4650      	mov	r0, sl
 800a544:	4659      	mov	r1, fp
 800a546:	f7f6 f877 	bl	8000638 <__aeabi_dmul>
 800a54a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a54c:	9d01      	ldr	r5, [sp, #4]
 800a54e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a550:	4682      	mov	sl, r0
 800a552:	468b      	mov	fp, r1
 800a554:	4649      	mov	r1, r9
 800a556:	4640      	mov	r0, r8
 800a558:	f7f6 fb1e 	bl	8000b98 <__aeabi_d2iz>
 800a55c:	4606      	mov	r6, r0
 800a55e:	f7f6 f801 	bl	8000564 <__aeabi_i2d>
 800a562:	3630      	adds	r6, #48	; 0x30
 800a564:	4602      	mov	r2, r0
 800a566:	460b      	mov	r3, r1
 800a568:	4640      	mov	r0, r8
 800a56a:	4649      	mov	r1, r9
 800a56c:	f7f5 feac 	bl	80002c8 <__aeabi_dsub>
 800a570:	f805 6b01 	strb.w	r6, [r5], #1
 800a574:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a576:	429d      	cmp	r5, r3
 800a578:	4680      	mov	r8, r0
 800a57a:	4689      	mov	r9, r1
 800a57c:	f04f 0200 	mov.w	r2, #0
 800a580:	d124      	bne.n	800a5cc <_dtoa_r+0x60c>
 800a582:	4b1b      	ldr	r3, [pc, #108]	; (800a5f0 <_dtoa_r+0x630>)
 800a584:	4650      	mov	r0, sl
 800a586:	4659      	mov	r1, fp
 800a588:	f7f5 fea0 	bl	80002cc <__adddf3>
 800a58c:	4602      	mov	r2, r0
 800a58e:	460b      	mov	r3, r1
 800a590:	4640      	mov	r0, r8
 800a592:	4649      	mov	r1, r9
 800a594:	f7f6 fae0 	bl	8000b58 <__aeabi_dcmpgt>
 800a598:	2800      	cmp	r0, #0
 800a59a:	d173      	bne.n	800a684 <_dtoa_r+0x6c4>
 800a59c:	4652      	mov	r2, sl
 800a59e:	465b      	mov	r3, fp
 800a5a0:	4913      	ldr	r1, [pc, #76]	; (800a5f0 <_dtoa_r+0x630>)
 800a5a2:	2000      	movs	r0, #0
 800a5a4:	f7f5 fe90 	bl	80002c8 <__aeabi_dsub>
 800a5a8:	4602      	mov	r2, r0
 800a5aa:	460b      	mov	r3, r1
 800a5ac:	4640      	mov	r0, r8
 800a5ae:	4649      	mov	r1, r9
 800a5b0:	f7f6 fab4 	bl	8000b1c <__aeabi_dcmplt>
 800a5b4:	2800      	cmp	r0, #0
 800a5b6:	f43f af35 	beq.w	800a424 <_dtoa_r+0x464>
 800a5ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a5bc:	1e6b      	subs	r3, r5, #1
 800a5be:	930f      	str	r3, [sp, #60]	; 0x3c
 800a5c0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a5c4:	2b30      	cmp	r3, #48	; 0x30
 800a5c6:	d0f8      	beq.n	800a5ba <_dtoa_r+0x5fa>
 800a5c8:	9700      	str	r7, [sp, #0]
 800a5ca:	e049      	b.n	800a660 <_dtoa_r+0x6a0>
 800a5cc:	4b05      	ldr	r3, [pc, #20]	; (800a5e4 <_dtoa_r+0x624>)
 800a5ce:	f7f6 f833 	bl	8000638 <__aeabi_dmul>
 800a5d2:	4680      	mov	r8, r0
 800a5d4:	4689      	mov	r9, r1
 800a5d6:	e7bd      	b.n	800a554 <_dtoa_r+0x594>
 800a5d8:	0800cf98 	.word	0x0800cf98
 800a5dc:	0800cf70 	.word	0x0800cf70
 800a5e0:	3ff00000 	.word	0x3ff00000
 800a5e4:	40240000 	.word	0x40240000
 800a5e8:	401c0000 	.word	0x401c0000
 800a5ec:	40140000 	.word	0x40140000
 800a5f0:	3fe00000 	.word	0x3fe00000
 800a5f4:	9d01      	ldr	r5, [sp, #4]
 800a5f6:	4656      	mov	r6, sl
 800a5f8:	465f      	mov	r7, fp
 800a5fa:	4642      	mov	r2, r8
 800a5fc:	464b      	mov	r3, r9
 800a5fe:	4630      	mov	r0, r6
 800a600:	4639      	mov	r1, r7
 800a602:	f7f6 f943 	bl	800088c <__aeabi_ddiv>
 800a606:	f7f6 fac7 	bl	8000b98 <__aeabi_d2iz>
 800a60a:	4682      	mov	sl, r0
 800a60c:	f7f5 ffaa 	bl	8000564 <__aeabi_i2d>
 800a610:	4642      	mov	r2, r8
 800a612:	464b      	mov	r3, r9
 800a614:	f7f6 f810 	bl	8000638 <__aeabi_dmul>
 800a618:	4602      	mov	r2, r0
 800a61a:	460b      	mov	r3, r1
 800a61c:	4630      	mov	r0, r6
 800a61e:	4639      	mov	r1, r7
 800a620:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a624:	f7f5 fe50 	bl	80002c8 <__aeabi_dsub>
 800a628:	f805 6b01 	strb.w	r6, [r5], #1
 800a62c:	9e01      	ldr	r6, [sp, #4]
 800a62e:	9f03      	ldr	r7, [sp, #12]
 800a630:	1bae      	subs	r6, r5, r6
 800a632:	42b7      	cmp	r7, r6
 800a634:	4602      	mov	r2, r0
 800a636:	460b      	mov	r3, r1
 800a638:	d135      	bne.n	800a6a6 <_dtoa_r+0x6e6>
 800a63a:	f7f5 fe47 	bl	80002cc <__adddf3>
 800a63e:	4642      	mov	r2, r8
 800a640:	464b      	mov	r3, r9
 800a642:	4606      	mov	r6, r0
 800a644:	460f      	mov	r7, r1
 800a646:	f7f6 fa87 	bl	8000b58 <__aeabi_dcmpgt>
 800a64a:	b9d0      	cbnz	r0, 800a682 <_dtoa_r+0x6c2>
 800a64c:	4642      	mov	r2, r8
 800a64e:	464b      	mov	r3, r9
 800a650:	4630      	mov	r0, r6
 800a652:	4639      	mov	r1, r7
 800a654:	f7f6 fa58 	bl	8000b08 <__aeabi_dcmpeq>
 800a658:	b110      	cbz	r0, 800a660 <_dtoa_r+0x6a0>
 800a65a:	f01a 0f01 	tst.w	sl, #1
 800a65e:	d110      	bne.n	800a682 <_dtoa_r+0x6c2>
 800a660:	4620      	mov	r0, r4
 800a662:	ee18 1a10 	vmov	r1, s16
 800a666:	f000 fe67 	bl	800b338 <_Bfree>
 800a66a:	2300      	movs	r3, #0
 800a66c:	9800      	ldr	r0, [sp, #0]
 800a66e:	702b      	strb	r3, [r5, #0]
 800a670:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a672:	3001      	adds	r0, #1
 800a674:	6018      	str	r0, [r3, #0]
 800a676:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a678:	2b00      	cmp	r3, #0
 800a67a:	f43f acf1 	beq.w	800a060 <_dtoa_r+0xa0>
 800a67e:	601d      	str	r5, [r3, #0]
 800a680:	e4ee      	b.n	800a060 <_dtoa_r+0xa0>
 800a682:	9f00      	ldr	r7, [sp, #0]
 800a684:	462b      	mov	r3, r5
 800a686:	461d      	mov	r5, r3
 800a688:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a68c:	2a39      	cmp	r2, #57	; 0x39
 800a68e:	d106      	bne.n	800a69e <_dtoa_r+0x6de>
 800a690:	9a01      	ldr	r2, [sp, #4]
 800a692:	429a      	cmp	r2, r3
 800a694:	d1f7      	bne.n	800a686 <_dtoa_r+0x6c6>
 800a696:	9901      	ldr	r1, [sp, #4]
 800a698:	2230      	movs	r2, #48	; 0x30
 800a69a:	3701      	adds	r7, #1
 800a69c:	700a      	strb	r2, [r1, #0]
 800a69e:	781a      	ldrb	r2, [r3, #0]
 800a6a0:	3201      	adds	r2, #1
 800a6a2:	701a      	strb	r2, [r3, #0]
 800a6a4:	e790      	b.n	800a5c8 <_dtoa_r+0x608>
 800a6a6:	4ba6      	ldr	r3, [pc, #664]	; (800a940 <_dtoa_r+0x980>)
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	f7f5 ffc5 	bl	8000638 <__aeabi_dmul>
 800a6ae:	2200      	movs	r2, #0
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	4606      	mov	r6, r0
 800a6b4:	460f      	mov	r7, r1
 800a6b6:	f7f6 fa27 	bl	8000b08 <__aeabi_dcmpeq>
 800a6ba:	2800      	cmp	r0, #0
 800a6bc:	d09d      	beq.n	800a5fa <_dtoa_r+0x63a>
 800a6be:	e7cf      	b.n	800a660 <_dtoa_r+0x6a0>
 800a6c0:	9a08      	ldr	r2, [sp, #32]
 800a6c2:	2a00      	cmp	r2, #0
 800a6c4:	f000 80d7 	beq.w	800a876 <_dtoa_r+0x8b6>
 800a6c8:	9a06      	ldr	r2, [sp, #24]
 800a6ca:	2a01      	cmp	r2, #1
 800a6cc:	f300 80ba 	bgt.w	800a844 <_dtoa_r+0x884>
 800a6d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a6d2:	2a00      	cmp	r2, #0
 800a6d4:	f000 80b2 	beq.w	800a83c <_dtoa_r+0x87c>
 800a6d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a6dc:	9e07      	ldr	r6, [sp, #28]
 800a6de:	9d04      	ldr	r5, [sp, #16]
 800a6e0:	9a04      	ldr	r2, [sp, #16]
 800a6e2:	441a      	add	r2, r3
 800a6e4:	9204      	str	r2, [sp, #16]
 800a6e6:	9a05      	ldr	r2, [sp, #20]
 800a6e8:	2101      	movs	r1, #1
 800a6ea:	441a      	add	r2, r3
 800a6ec:	4620      	mov	r0, r4
 800a6ee:	9205      	str	r2, [sp, #20]
 800a6f0:	f000 ff24 	bl	800b53c <__i2b>
 800a6f4:	4607      	mov	r7, r0
 800a6f6:	2d00      	cmp	r5, #0
 800a6f8:	dd0c      	ble.n	800a714 <_dtoa_r+0x754>
 800a6fa:	9b05      	ldr	r3, [sp, #20]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	dd09      	ble.n	800a714 <_dtoa_r+0x754>
 800a700:	42ab      	cmp	r3, r5
 800a702:	9a04      	ldr	r2, [sp, #16]
 800a704:	bfa8      	it	ge
 800a706:	462b      	movge	r3, r5
 800a708:	1ad2      	subs	r2, r2, r3
 800a70a:	9204      	str	r2, [sp, #16]
 800a70c:	9a05      	ldr	r2, [sp, #20]
 800a70e:	1aed      	subs	r5, r5, r3
 800a710:	1ad3      	subs	r3, r2, r3
 800a712:	9305      	str	r3, [sp, #20]
 800a714:	9b07      	ldr	r3, [sp, #28]
 800a716:	b31b      	cbz	r3, 800a760 <_dtoa_r+0x7a0>
 800a718:	9b08      	ldr	r3, [sp, #32]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	f000 80af 	beq.w	800a87e <_dtoa_r+0x8be>
 800a720:	2e00      	cmp	r6, #0
 800a722:	dd13      	ble.n	800a74c <_dtoa_r+0x78c>
 800a724:	4639      	mov	r1, r7
 800a726:	4632      	mov	r2, r6
 800a728:	4620      	mov	r0, r4
 800a72a:	f000 ffc7 	bl	800b6bc <__pow5mult>
 800a72e:	ee18 2a10 	vmov	r2, s16
 800a732:	4601      	mov	r1, r0
 800a734:	4607      	mov	r7, r0
 800a736:	4620      	mov	r0, r4
 800a738:	f000 ff16 	bl	800b568 <__multiply>
 800a73c:	ee18 1a10 	vmov	r1, s16
 800a740:	4680      	mov	r8, r0
 800a742:	4620      	mov	r0, r4
 800a744:	f000 fdf8 	bl	800b338 <_Bfree>
 800a748:	ee08 8a10 	vmov	s16, r8
 800a74c:	9b07      	ldr	r3, [sp, #28]
 800a74e:	1b9a      	subs	r2, r3, r6
 800a750:	d006      	beq.n	800a760 <_dtoa_r+0x7a0>
 800a752:	ee18 1a10 	vmov	r1, s16
 800a756:	4620      	mov	r0, r4
 800a758:	f000 ffb0 	bl	800b6bc <__pow5mult>
 800a75c:	ee08 0a10 	vmov	s16, r0
 800a760:	2101      	movs	r1, #1
 800a762:	4620      	mov	r0, r4
 800a764:	f000 feea 	bl	800b53c <__i2b>
 800a768:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	4606      	mov	r6, r0
 800a76e:	f340 8088 	ble.w	800a882 <_dtoa_r+0x8c2>
 800a772:	461a      	mov	r2, r3
 800a774:	4601      	mov	r1, r0
 800a776:	4620      	mov	r0, r4
 800a778:	f000 ffa0 	bl	800b6bc <__pow5mult>
 800a77c:	9b06      	ldr	r3, [sp, #24]
 800a77e:	2b01      	cmp	r3, #1
 800a780:	4606      	mov	r6, r0
 800a782:	f340 8081 	ble.w	800a888 <_dtoa_r+0x8c8>
 800a786:	f04f 0800 	mov.w	r8, #0
 800a78a:	6933      	ldr	r3, [r6, #16]
 800a78c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a790:	6918      	ldr	r0, [r3, #16]
 800a792:	f000 fe83 	bl	800b49c <__hi0bits>
 800a796:	f1c0 0020 	rsb	r0, r0, #32
 800a79a:	9b05      	ldr	r3, [sp, #20]
 800a79c:	4418      	add	r0, r3
 800a79e:	f010 001f 	ands.w	r0, r0, #31
 800a7a2:	f000 8092 	beq.w	800a8ca <_dtoa_r+0x90a>
 800a7a6:	f1c0 0320 	rsb	r3, r0, #32
 800a7aa:	2b04      	cmp	r3, #4
 800a7ac:	f340 808a 	ble.w	800a8c4 <_dtoa_r+0x904>
 800a7b0:	f1c0 001c 	rsb	r0, r0, #28
 800a7b4:	9b04      	ldr	r3, [sp, #16]
 800a7b6:	4403      	add	r3, r0
 800a7b8:	9304      	str	r3, [sp, #16]
 800a7ba:	9b05      	ldr	r3, [sp, #20]
 800a7bc:	4403      	add	r3, r0
 800a7be:	4405      	add	r5, r0
 800a7c0:	9305      	str	r3, [sp, #20]
 800a7c2:	9b04      	ldr	r3, [sp, #16]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	dd07      	ble.n	800a7d8 <_dtoa_r+0x818>
 800a7c8:	ee18 1a10 	vmov	r1, s16
 800a7cc:	461a      	mov	r2, r3
 800a7ce:	4620      	mov	r0, r4
 800a7d0:	f000 ffce 	bl	800b770 <__lshift>
 800a7d4:	ee08 0a10 	vmov	s16, r0
 800a7d8:	9b05      	ldr	r3, [sp, #20]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	dd05      	ble.n	800a7ea <_dtoa_r+0x82a>
 800a7de:	4631      	mov	r1, r6
 800a7e0:	461a      	mov	r2, r3
 800a7e2:	4620      	mov	r0, r4
 800a7e4:	f000 ffc4 	bl	800b770 <__lshift>
 800a7e8:	4606      	mov	r6, r0
 800a7ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d06e      	beq.n	800a8ce <_dtoa_r+0x90e>
 800a7f0:	ee18 0a10 	vmov	r0, s16
 800a7f4:	4631      	mov	r1, r6
 800a7f6:	f001 f82b 	bl	800b850 <__mcmp>
 800a7fa:	2800      	cmp	r0, #0
 800a7fc:	da67      	bge.n	800a8ce <_dtoa_r+0x90e>
 800a7fe:	9b00      	ldr	r3, [sp, #0]
 800a800:	3b01      	subs	r3, #1
 800a802:	ee18 1a10 	vmov	r1, s16
 800a806:	9300      	str	r3, [sp, #0]
 800a808:	220a      	movs	r2, #10
 800a80a:	2300      	movs	r3, #0
 800a80c:	4620      	mov	r0, r4
 800a80e:	f000 fdb5 	bl	800b37c <__multadd>
 800a812:	9b08      	ldr	r3, [sp, #32]
 800a814:	ee08 0a10 	vmov	s16, r0
 800a818:	2b00      	cmp	r3, #0
 800a81a:	f000 81b1 	beq.w	800ab80 <_dtoa_r+0xbc0>
 800a81e:	2300      	movs	r3, #0
 800a820:	4639      	mov	r1, r7
 800a822:	220a      	movs	r2, #10
 800a824:	4620      	mov	r0, r4
 800a826:	f000 fda9 	bl	800b37c <__multadd>
 800a82a:	9b02      	ldr	r3, [sp, #8]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	4607      	mov	r7, r0
 800a830:	f300 808e 	bgt.w	800a950 <_dtoa_r+0x990>
 800a834:	9b06      	ldr	r3, [sp, #24]
 800a836:	2b02      	cmp	r3, #2
 800a838:	dc51      	bgt.n	800a8de <_dtoa_r+0x91e>
 800a83a:	e089      	b.n	800a950 <_dtoa_r+0x990>
 800a83c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a83e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a842:	e74b      	b.n	800a6dc <_dtoa_r+0x71c>
 800a844:	9b03      	ldr	r3, [sp, #12]
 800a846:	1e5e      	subs	r6, r3, #1
 800a848:	9b07      	ldr	r3, [sp, #28]
 800a84a:	42b3      	cmp	r3, r6
 800a84c:	bfbf      	itttt	lt
 800a84e:	9b07      	ldrlt	r3, [sp, #28]
 800a850:	9607      	strlt	r6, [sp, #28]
 800a852:	1af2      	sublt	r2, r6, r3
 800a854:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a856:	bfb6      	itet	lt
 800a858:	189b      	addlt	r3, r3, r2
 800a85a:	1b9e      	subge	r6, r3, r6
 800a85c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a85e:	9b03      	ldr	r3, [sp, #12]
 800a860:	bfb8      	it	lt
 800a862:	2600      	movlt	r6, #0
 800a864:	2b00      	cmp	r3, #0
 800a866:	bfb7      	itett	lt
 800a868:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a86c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a870:	1a9d      	sublt	r5, r3, r2
 800a872:	2300      	movlt	r3, #0
 800a874:	e734      	b.n	800a6e0 <_dtoa_r+0x720>
 800a876:	9e07      	ldr	r6, [sp, #28]
 800a878:	9d04      	ldr	r5, [sp, #16]
 800a87a:	9f08      	ldr	r7, [sp, #32]
 800a87c:	e73b      	b.n	800a6f6 <_dtoa_r+0x736>
 800a87e:	9a07      	ldr	r2, [sp, #28]
 800a880:	e767      	b.n	800a752 <_dtoa_r+0x792>
 800a882:	9b06      	ldr	r3, [sp, #24]
 800a884:	2b01      	cmp	r3, #1
 800a886:	dc18      	bgt.n	800a8ba <_dtoa_r+0x8fa>
 800a888:	f1ba 0f00 	cmp.w	sl, #0
 800a88c:	d115      	bne.n	800a8ba <_dtoa_r+0x8fa>
 800a88e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a892:	b993      	cbnz	r3, 800a8ba <_dtoa_r+0x8fa>
 800a894:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a898:	0d1b      	lsrs	r3, r3, #20
 800a89a:	051b      	lsls	r3, r3, #20
 800a89c:	b183      	cbz	r3, 800a8c0 <_dtoa_r+0x900>
 800a89e:	9b04      	ldr	r3, [sp, #16]
 800a8a0:	3301      	adds	r3, #1
 800a8a2:	9304      	str	r3, [sp, #16]
 800a8a4:	9b05      	ldr	r3, [sp, #20]
 800a8a6:	3301      	adds	r3, #1
 800a8a8:	9305      	str	r3, [sp, #20]
 800a8aa:	f04f 0801 	mov.w	r8, #1
 800a8ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	f47f af6a 	bne.w	800a78a <_dtoa_r+0x7ca>
 800a8b6:	2001      	movs	r0, #1
 800a8b8:	e76f      	b.n	800a79a <_dtoa_r+0x7da>
 800a8ba:	f04f 0800 	mov.w	r8, #0
 800a8be:	e7f6      	b.n	800a8ae <_dtoa_r+0x8ee>
 800a8c0:	4698      	mov	r8, r3
 800a8c2:	e7f4      	b.n	800a8ae <_dtoa_r+0x8ee>
 800a8c4:	f43f af7d 	beq.w	800a7c2 <_dtoa_r+0x802>
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	301c      	adds	r0, #28
 800a8cc:	e772      	b.n	800a7b4 <_dtoa_r+0x7f4>
 800a8ce:	9b03      	ldr	r3, [sp, #12]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	dc37      	bgt.n	800a944 <_dtoa_r+0x984>
 800a8d4:	9b06      	ldr	r3, [sp, #24]
 800a8d6:	2b02      	cmp	r3, #2
 800a8d8:	dd34      	ble.n	800a944 <_dtoa_r+0x984>
 800a8da:	9b03      	ldr	r3, [sp, #12]
 800a8dc:	9302      	str	r3, [sp, #8]
 800a8de:	9b02      	ldr	r3, [sp, #8]
 800a8e0:	b96b      	cbnz	r3, 800a8fe <_dtoa_r+0x93e>
 800a8e2:	4631      	mov	r1, r6
 800a8e4:	2205      	movs	r2, #5
 800a8e6:	4620      	mov	r0, r4
 800a8e8:	f000 fd48 	bl	800b37c <__multadd>
 800a8ec:	4601      	mov	r1, r0
 800a8ee:	4606      	mov	r6, r0
 800a8f0:	ee18 0a10 	vmov	r0, s16
 800a8f4:	f000 ffac 	bl	800b850 <__mcmp>
 800a8f8:	2800      	cmp	r0, #0
 800a8fa:	f73f adbb 	bgt.w	800a474 <_dtoa_r+0x4b4>
 800a8fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a900:	9d01      	ldr	r5, [sp, #4]
 800a902:	43db      	mvns	r3, r3
 800a904:	9300      	str	r3, [sp, #0]
 800a906:	f04f 0800 	mov.w	r8, #0
 800a90a:	4631      	mov	r1, r6
 800a90c:	4620      	mov	r0, r4
 800a90e:	f000 fd13 	bl	800b338 <_Bfree>
 800a912:	2f00      	cmp	r7, #0
 800a914:	f43f aea4 	beq.w	800a660 <_dtoa_r+0x6a0>
 800a918:	f1b8 0f00 	cmp.w	r8, #0
 800a91c:	d005      	beq.n	800a92a <_dtoa_r+0x96a>
 800a91e:	45b8      	cmp	r8, r7
 800a920:	d003      	beq.n	800a92a <_dtoa_r+0x96a>
 800a922:	4641      	mov	r1, r8
 800a924:	4620      	mov	r0, r4
 800a926:	f000 fd07 	bl	800b338 <_Bfree>
 800a92a:	4639      	mov	r1, r7
 800a92c:	4620      	mov	r0, r4
 800a92e:	f000 fd03 	bl	800b338 <_Bfree>
 800a932:	e695      	b.n	800a660 <_dtoa_r+0x6a0>
 800a934:	2600      	movs	r6, #0
 800a936:	4637      	mov	r7, r6
 800a938:	e7e1      	b.n	800a8fe <_dtoa_r+0x93e>
 800a93a:	9700      	str	r7, [sp, #0]
 800a93c:	4637      	mov	r7, r6
 800a93e:	e599      	b.n	800a474 <_dtoa_r+0x4b4>
 800a940:	40240000 	.word	0x40240000
 800a944:	9b08      	ldr	r3, [sp, #32]
 800a946:	2b00      	cmp	r3, #0
 800a948:	f000 80ca 	beq.w	800aae0 <_dtoa_r+0xb20>
 800a94c:	9b03      	ldr	r3, [sp, #12]
 800a94e:	9302      	str	r3, [sp, #8]
 800a950:	2d00      	cmp	r5, #0
 800a952:	dd05      	ble.n	800a960 <_dtoa_r+0x9a0>
 800a954:	4639      	mov	r1, r7
 800a956:	462a      	mov	r2, r5
 800a958:	4620      	mov	r0, r4
 800a95a:	f000 ff09 	bl	800b770 <__lshift>
 800a95e:	4607      	mov	r7, r0
 800a960:	f1b8 0f00 	cmp.w	r8, #0
 800a964:	d05b      	beq.n	800aa1e <_dtoa_r+0xa5e>
 800a966:	6879      	ldr	r1, [r7, #4]
 800a968:	4620      	mov	r0, r4
 800a96a:	f000 fca5 	bl	800b2b8 <_Balloc>
 800a96e:	4605      	mov	r5, r0
 800a970:	b928      	cbnz	r0, 800a97e <_dtoa_r+0x9be>
 800a972:	4b87      	ldr	r3, [pc, #540]	; (800ab90 <_dtoa_r+0xbd0>)
 800a974:	4602      	mov	r2, r0
 800a976:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a97a:	f7ff bb3b 	b.w	8009ff4 <_dtoa_r+0x34>
 800a97e:	693a      	ldr	r2, [r7, #16]
 800a980:	3202      	adds	r2, #2
 800a982:	0092      	lsls	r2, r2, #2
 800a984:	f107 010c 	add.w	r1, r7, #12
 800a988:	300c      	adds	r0, #12
 800a98a:	f7fd ff6b 	bl	8008864 <memcpy>
 800a98e:	2201      	movs	r2, #1
 800a990:	4629      	mov	r1, r5
 800a992:	4620      	mov	r0, r4
 800a994:	f000 feec 	bl	800b770 <__lshift>
 800a998:	9b01      	ldr	r3, [sp, #4]
 800a99a:	f103 0901 	add.w	r9, r3, #1
 800a99e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a9a2:	4413      	add	r3, r2
 800a9a4:	9305      	str	r3, [sp, #20]
 800a9a6:	f00a 0301 	and.w	r3, sl, #1
 800a9aa:	46b8      	mov	r8, r7
 800a9ac:	9304      	str	r3, [sp, #16]
 800a9ae:	4607      	mov	r7, r0
 800a9b0:	4631      	mov	r1, r6
 800a9b2:	ee18 0a10 	vmov	r0, s16
 800a9b6:	f7ff fa75 	bl	8009ea4 <quorem>
 800a9ba:	4641      	mov	r1, r8
 800a9bc:	9002      	str	r0, [sp, #8]
 800a9be:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a9c2:	ee18 0a10 	vmov	r0, s16
 800a9c6:	f000 ff43 	bl	800b850 <__mcmp>
 800a9ca:	463a      	mov	r2, r7
 800a9cc:	9003      	str	r0, [sp, #12]
 800a9ce:	4631      	mov	r1, r6
 800a9d0:	4620      	mov	r0, r4
 800a9d2:	f000 ff59 	bl	800b888 <__mdiff>
 800a9d6:	68c2      	ldr	r2, [r0, #12]
 800a9d8:	f109 3bff 	add.w	fp, r9, #4294967295
 800a9dc:	4605      	mov	r5, r0
 800a9de:	bb02      	cbnz	r2, 800aa22 <_dtoa_r+0xa62>
 800a9e0:	4601      	mov	r1, r0
 800a9e2:	ee18 0a10 	vmov	r0, s16
 800a9e6:	f000 ff33 	bl	800b850 <__mcmp>
 800a9ea:	4602      	mov	r2, r0
 800a9ec:	4629      	mov	r1, r5
 800a9ee:	4620      	mov	r0, r4
 800a9f0:	9207      	str	r2, [sp, #28]
 800a9f2:	f000 fca1 	bl	800b338 <_Bfree>
 800a9f6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a9fa:	ea43 0102 	orr.w	r1, r3, r2
 800a9fe:	9b04      	ldr	r3, [sp, #16]
 800aa00:	430b      	orrs	r3, r1
 800aa02:	464d      	mov	r5, r9
 800aa04:	d10f      	bne.n	800aa26 <_dtoa_r+0xa66>
 800aa06:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aa0a:	d02a      	beq.n	800aa62 <_dtoa_r+0xaa2>
 800aa0c:	9b03      	ldr	r3, [sp, #12]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	dd02      	ble.n	800aa18 <_dtoa_r+0xa58>
 800aa12:	9b02      	ldr	r3, [sp, #8]
 800aa14:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800aa18:	f88b a000 	strb.w	sl, [fp]
 800aa1c:	e775      	b.n	800a90a <_dtoa_r+0x94a>
 800aa1e:	4638      	mov	r0, r7
 800aa20:	e7ba      	b.n	800a998 <_dtoa_r+0x9d8>
 800aa22:	2201      	movs	r2, #1
 800aa24:	e7e2      	b.n	800a9ec <_dtoa_r+0xa2c>
 800aa26:	9b03      	ldr	r3, [sp, #12]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	db04      	blt.n	800aa36 <_dtoa_r+0xa76>
 800aa2c:	9906      	ldr	r1, [sp, #24]
 800aa2e:	430b      	orrs	r3, r1
 800aa30:	9904      	ldr	r1, [sp, #16]
 800aa32:	430b      	orrs	r3, r1
 800aa34:	d122      	bne.n	800aa7c <_dtoa_r+0xabc>
 800aa36:	2a00      	cmp	r2, #0
 800aa38:	ddee      	ble.n	800aa18 <_dtoa_r+0xa58>
 800aa3a:	ee18 1a10 	vmov	r1, s16
 800aa3e:	2201      	movs	r2, #1
 800aa40:	4620      	mov	r0, r4
 800aa42:	f000 fe95 	bl	800b770 <__lshift>
 800aa46:	4631      	mov	r1, r6
 800aa48:	ee08 0a10 	vmov	s16, r0
 800aa4c:	f000 ff00 	bl	800b850 <__mcmp>
 800aa50:	2800      	cmp	r0, #0
 800aa52:	dc03      	bgt.n	800aa5c <_dtoa_r+0xa9c>
 800aa54:	d1e0      	bne.n	800aa18 <_dtoa_r+0xa58>
 800aa56:	f01a 0f01 	tst.w	sl, #1
 800aa5a:	d0dd      	beq.n	800aa18 <_dtoa_r+0xa58>
 800aa5c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aa60:	d1d7      	bne.n	800aa12 <_dtoa_r+0xa52>
 800aa62:	2339      	movs	r3, #57	; 0x39
 800aa64:	f88b 3000 	strb.w	r3, [fp]
 800aa68:	462b      	mov	r3, r5
 800aa6a:	461d      	mov	r5, r3
 800aa6c:	3b01      	subs	r3, #1
 800aa6e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800aa72:	2a39      	cmp	r2, #57	; 0x39
 800aa74:	d071      	beq.n	800ab5a <_dtoa_r+0xb9a>
 800aa76:	3201      	adds	r2, #1
 800aa78:	701a      	strb	r2, [r3, #0]
 800aa7a:	e746      	b.n	800a90a <_dtoa_r+0x94a>
 800aa7c:	2a00      	cmp	r2, #0
 800aa7e:	dd07      	ble.n	800aa90 <_dtoa_r+0xad0>
 800aa80:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aa84:	d0ed      	beq.n	800aa62 <_dtoa_r+0xaa2>
 800aa86:	f10a 0301 	add.w	r3, sl, #1
 800aa8a:	f88b 3000 	strb.w	r3, [fp]
 800aa8e:	e73c      	b.n	800a90a <_dtoa_r+0x94a>
 800aa90:	9b05      	ldr	r3, [sp, #20]
 800aa92:	f809 ac01 	strb.w	sl, [r9, #-1]
 800aa96:	4599      	cmp	r9, r3
 800aa98:	d047      	beq.n	800ab2a <_dtoa_r+0xb6a>
 800aa9a:	ee18 1a10 	vmov	r1, s16
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	220a      	movs	r2, #10
 800aaa2:	4620      	mov	r0, r4
 800aaa4:	f000 fc6a 	bl	800b37c <__multadd>
 800aaa8:	45b8      	cmp	r8, r7
 800aaaa:	ee08 0a10 	vmov	s16, r0
 800aaae:	f04f 0300 	mov.w	r3, #0
 800aab2:	f04f 020a 	mov.w	r2, #10
 800aab6:	4641      	mov	r1, r8
 800aab8:	4620      	mov	r0, r4
 800aaba:	d106      	bne.n	800aaca <_dtoa_r+0xb0a>
 800aabc:	f000 fc5e 	bl	800b37c <__multadd>
 800aac0:	4680      	mov	r8, r0
 800aac2:	4607      	mov	r7, r0
 800aac4:	f109 0901 	add.w	r9, r9, #1
 800aac8:	e772      	b.n	800a9b0 <_dtoa_r+0x9f0>
 800aaca:	f000 fc57 	bl	800b37c <__multadd>
 800aace:	4639      	mov	r1, r7
 800aad0:	4680      	mov	r8, r0
 800aad2:	2300      	movs	r3, #0
 800aad4:	220a      	movs	r2, #10
 800aad6:	4620      	mov	r0, r4
 800aad8:	f000 fc50 	bl	800b37c <__multadd>
 800aadc:	4607      	mov	r7, r0
 800aade:	e7f1      	b.n	800aac4 <_dtoa_r+0xb04>
 800aae0:	9b03      	ldr	r3, [sp, #12]
 800aae2:	9302      	str	r3, [sp, #8]
 800aae4:	9d01      	ldr	r5, [sp, #4]
 800aae6:	ee18 0a10 	vmov	r0, s16
 800aaea:	4631      	mov	r1, r6
 800aaec:	f7ff f9da 	bl	8009ea4 <quorem>
 800aaf0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800aaf4:	9b01      	ldr	r3, [sp, #4]
 800aaf6:	f805 ab01 	strb.w	sl, [r5], #1
 800aafa:	1aea      	subs	r2, r5, r3
 800aafc:	9b02      	ldr	r3, [sp, #8]
 800aafe:	4293      	cmp	r3, r2
 800ab00:	dd09      	ble.n	800ab16 <_dtoa_r+0xb56>
 800ab02:	ee18 1a10 	vmov	r1, s16
 800ab06:	2300      	movs	r3, #0
 800ab08:	220a      	movs	r2, #10
 800ab0a:	4620      	mov	r0, r4
 800ab0c:	f000 fc36 	bl	800b37c <__multadd>
 800ab10:	ee08 0a10 	vmov	s16, r0
 800ab14:	e7e7      	b.n	800aae6 <_dtoa_r+0xb26>
 800ab16:	9b02      	ldr	r3, [sp, #8]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	bfc8      	it	gt
 800ab1c:	461d      	movgt	r5, r3
 800ab1e:	9b01      	ldr	r3, [sp, #4]
 800ab20:	bfd8      	it	le
 800ab22:	2501      	movle	r5, #1
 800ab24:	441d      	add	r5, r3
 800ab26:	f04f 0800 	mov.w	r8, #0
 800ab2a:	ee18 1a10 	vmov	r1, s16
 800ab2e:	2201      	movs	r2, #1
 800ab30:	4620      	mov	r0, r4
 800ab32:	f000 fe1d 	bl	800b770 <__lshift>
 800ab36:	4631      	mov	r1, r6
 800ab38:	ee08 0a10 	vmov	s16, r0
 800ab3c:	f000 fe88 	bl	800b850 <__mcmp>
 800ab40:	2800      	cmp	r0, #0
 800ab42:	dc91      	bgt.n	800aa68 <_dtoa_r+0xaa8>
 800ab44:	d102      	bne.n	800ab4c <_dtoa_r+0xb8c>
 800ab46:	f01a 0f01 	tst.w	sl, #1
 800ab4a:	d18d      	bne.n	800aa68 <_dtoa_r+0xaa8>
 800ab4c:	462b      	mov	r3, r5
 800ab4e:	461d      	mov	r5, r3
 800ab50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ab54:	2a30      	cmp	r2, #48	; 0x30
 800ab56:	d0fa      	beq.n	800ab4e <_dtoa_r+0xb8e>
 800ab58:	e6d7      	b.n	800a90a <_dtoa_r+0x94a>
 800ab5a:	9a01      	ldr	r2, [sp, #4]
 800ab5c:	429a      	cmp	r2, r3
 800ab5e:	d184      	bne.n	800aa6a <_dtoa_r+0xaaa>
 800ab60:	9b00      	ldr	r3, [sp, #0]
 800ab62:	3301      	adds	r3, #1
 800ab64:	9300      	str	r3, [sp, #0]
 800ab66:	2331      	movs	r3, #49	; 0x31
 800ab68:	7013      	strb	r3, [r2, #0]
 800ab6a:	e6ce      	b.n	800a90a <_dtoa_r+0x94a>
 800ab6c:	4b09      	ldr	r3, [pc, #36]	; (800ab94 <_dtoa_r+0xbd4>)
 800ab6e:	f7ff ba95 	b.w	800a09c <_dtoa_r+0xdc>
 800ab72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	f47f aa6e 	bne.w	800a056 <_dtoa_r+0x96>
 800ab7a:	4b07      	ldr	r3, [pc, #28]	; (800ab98 <_dtoa_r+0xbd8>)
 800ab7c:	f7ff ba8e 	b.w	800a09c <_dtoa_r+0xdc>
 800ab80:	9b02      	ldr	r3, [sp, #8]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	dcae      	bgt.n	800aae4 <_dtoa_r+0xb24>
 800ab86:	9b06      	ldr	r3, [sp, #24]
 800ab88:	2b02      	cmp	r3, #2
 800ab8a:	f73f aea8 	bgt.w	800a8de <_dtoa_r+0x91e>
 800ab8e:	e7a9      	b.n	800aae4 <_dtoa_r+0xb24>
 800ab90:	0800ce87 	.word	0x0800ce87
 800ab94:	0800cd94 	.word	0x0800cd94
 800ab98:	0800ce08 	.word	0x0800ce08

0800ab9c <rshift>:
 800ab9c:	6903      	ldr	r3, [r0, #16]
 800ab9e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800aba2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aba6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800abaa:	f100 0414 	add.w	r4, r0, #20
 800abae:	dd45      	ble.n	800ac3c <rshift+0xa0>
 800abb0:	f011 011f 	ands.w	r1, r1, #31
 800abb4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800abb8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800abbc:	d10c      	bne.n	800abd8 <rshift+0x3c>
 800abbe:	f100 0710 	add.w	r7, r0, #16
 800abc2:	4629      	mov	r1, r5
 800abc4:	42b1      	cmp	r1, r6
 800abc6:	d334      	bcc.n	800ac32 <rshift+0x96>
 800abc8:	1a9b      	subs	r3, r3, r2
 800abca:	009b      	lsls	r3, r3, #2
 800abcc:	1eea      	subs	r2, r5, #3
 800abce:	4296      	cmp	r6, r2
 800abd0:	bf38      	it	cc
 800abd2:	2300      	movcc	r3, #0
 800abd4:	4423      	add	r3, r4
 800abd6:	e015      	b.n	800ac04 <rshift+0x68>
 800abd8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800abdc:	f1c1 0820 	rsb	r8, r1, #32
 800abe0:	40cf      	lsrs	r7, r1
 800abe2:	f105 0e04 	add.w	lr, r5, #4
 800abe6:	46a1      	mov	r9, r4
 800abe8:	4576      	cmp	r6, lr
 800abea:	46f4      	mov	ip, lr
 800abec:	d815      	bhi.n	800ac1a <rshift+0x7e>
 800abee:	1a9a      	subs	r2, r3, r2
 800abf0:	0092      	lsls	r2, r2, #2
 800abf2:	3a04      	subs	r2, #4
 800abf4:	3501      	adds	r5, #1
 800abf6:	42ae      	cmp	r6, r5
 800abf8:	bf38      	it	cc
 800abfa:	2200      	movcc	r2, #0
 800abfc:	18a3      	adds	r3, r4, r2
 800abfe:	50a7      	str	r7, [r4, r2]
 800ac00:	b107      	cbz	r7, 800ac04 <rshift+0x68>
 800ac02:	3304      	adds	r3, #4
 800ac04:	1b1a      	subs	r2, r3, r4
 800ac06:	42a3      	cmp	r3, r4
 800ac08:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ac0c:	bf08      	it	eq
 800ac0e:	2300      	moveq	r3, #0
 800ac10:	6102      	str	r2, [r0, #16]
 800ac12:	bf08      	it	eq
 800ac14:	6143      	streq	r3, [r0, #20]
 800ac16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ac1a:	f8dc c000 	ldr.w	ip, [ip]
 800ac1e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ac22:	ea4c 0707 	orr.w	r7, ip, r7
 800ac26:	f849 7b04 	str.w	r7, [r9], #4
 800ac2a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ac2e:	40cf      	lsrs	r7, r1
 800ac30:	e7da      	b.n	800abe8 <rshift+0x4c>
 800ac32:	f851 cb04 	ldr.w	ip, [r1], #4
 800ac36:	f847 cf04 	str.w	ip, [r7, #4]!
 800ac3a:	e7c3      	b.n	800abc4 <rshift+0x28>
 800ac3c:	4623      	mov	r3, r4
 800ac3e:	e7e1      	b.n	800ac04 <rshift+0x68>

0800ac40 <__hexdig_fun>:
 800ac40:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ac44:	2b09      	cmp	r3, #9
 800ac46:	d802      	bhi.n	800ac4e <__hexdig_fun+0xe>
 800ac48:	3820      	subs	r0, #32
 800ac4a:	b2c0      	uxtb	r0, r0
 800ac4c:	4770      	bx	lr
 800ac4e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ac52:	2b05      	cmp	r3, #5
 800ac54:	d801      	bhi.n	800ac5a <__hexdig_fun+0x1a>
 800ac56:	3847      	subs	r0, #71	; 0x47
 800ac58:	e7f7      	b.n	800ac4a <__hexdig_fun+0xa>
 800ac5a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ac5e:	2b05      	cmp	r3, #5
 800ac60:	d801      	bhi.n	800ac66 <__hexdig_fun+0x26>
 800ac62:	3827      	subs	r0, #39	; 0x27
 800ac64:	e7f1      	b.n	800ac4a <__hexdig_fun+0xa>
 800ac66:	2000      	movs	r0, #0
 800ac68:	4770      	bx	lr
	...

0800ac6c <__gethex>:
 800ac6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac70:	ed2d 8b02 	vpush	{d8}
 800ac74:	b089      	sub	sp, #36	; 0x24
 800ac76:	ee08 0a10 	vmov	s16, r0
 800ac7a:	9304      	str	r3, [sp, #16]
 800ac7c:	4bb4      	ldr	r3, [pc, #720]	; (800af50 <__gethex+0x2e4>)
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	9301      	str	r3, [sp, #4]
 800ac82:	4618      	mov	r0, r3
 800ac84:	468b      	mov	fp, r1
 800ac86:	4690      	mov	r8, r2
 800ac88:	f7f5 fac2 	bl	8000210 <strlen>
 800ac8c:	9b01      	ldr	r3, [sp, #4]
 800ac8e:	f8db 2000 	ldr.w	r2, [fp]
 800ac92:	4403      	add	r3, r0
 800ac94:	4682      	mov	sl, r0
 800ac96:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ac9a:	9305      	str	r3, [sp, #20]
 800ac9c:	1c93      	adds	r3, r2, #2
 800ac9e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800aca2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800aca6:	32fe      	adds	r2, #254	; 0xfe
 800aca8:	18d1      	adds	r1, r2, r3
 800acaa:	461f      	mov	r7, r3
 800acac:	f813 0b01 	ldrb.w	r0, [r3], #1
 800acb0:	9100      	str	r1, [sp, #0]
 800acb2:	2830      	cmp	r0, #48	; 0x30
 800acb4:	d0f8      	beq.n	800aca8 <__gethex+0x3c>
 800acb6:	f7ff ffc3 	bl	800ac40 <__hexdig_fun>
 800acba:	4604      	mov	r4, r0
 800acbc:	2800      	cmp	r0, #0
 800acbe:	d13a      	bne.n	800ad36 <__gethex+0xca>
 800acc0:	9901      	ldr	r1, [sp, #4]
 800acc2:	4652      	mov	r2, sl
 800acc4:	4638      	mov	r0, r7
 800acc6:	f001 fa29 	bl	800c11c <strncmp>
 800acca:	4605      	mov	r5, r0
 800accc:	2800      	cmp	r0, #0
 800acce:	d168      	bne.n	800ada2 <__gethex+0x136>
 800acd0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800acd4:	eb07 060a 	add.w	r6, r7, sl
 800acd8:	f7ff ffb2 	bl	800ac40 <__hexdig_fun>
 800acdc:	2800      	cmp	r0, #0
 800acde:	d062      	beq.n	800ada6 <__gethex+0x13a>
 800ace0:	4633      	mov	r3, r6
 800ace2:	7818      	ldrb	r0, [r3, #0]
 800ace4:	2830      	cmp	r0, #48	; 0x30
 800ace6:	461f      	mov	r7, r3
 800ace8:	f103 0301 	add.w	r3, r3, #1
 800acec:	d0f9      	beq.n	800ace2 <__gethex+0x76>
 800acee:	f7ff ffa7 	bl	800ac40 <__hexdig_fun>
 800acf2:	2301      	movs	r3, #1
 800acf4:	fab0 f480 	clz	r4, r0
 800acf8:	0964      	lsrs	r4, r4, #5
 800acfa:	4635      	mov	r5, r6
 800acfc:	9300      	str	r3, [sp, #0]
 800acfe:	463a      	mov	r2, r7
 800ad00:	4616      	mov	r6, r2
 800ad02:	3201      	adds	r2, #1
 800ad04:	7830      	ldrb	r0, [r6, #0]
 800ad06:	f7ff ff9b 	bl	800ac40 <__hexdig_fun>
 800ad0a:	2800      	cmp	r0, #0
 800ad0c:	d1f8      	bne.n	800ad00 <__gethex+0x94>
 800ad0e:	9901      	ldr	r1, [sp, #4]
 800ad10:	4652      	mov	r2, sl
 800ad12:	4630      	mov	r0, r6
 800ad14:	f001 fa02 	bl	800c11c <strncmp>
 800ad18:	b980      	cbnz	r0, 800ad3c <__gethex+0xd0>
 800ad1a:	b94d      	cbnz	r5, 800ad30 <__gethex+0xc4>
 800ad1c:	eb06 050a 	add.w	r5, r6, sl
 800ad20:	462a      	mov	r2, r5
 800ad22:	4616      	mov	r6, r2
 800ad24:	3201      	adds	r2, #1
 800ad26:	7830      	ldrb	r0, [r6, #0]
 800ad28:	f7ff ff8a 	bl	800ac40 <__hexdig_fun>
 800ad2c:	2800      	cmp	r0, #0
 800ad2e:	d1f8      	bne.n	800ad22 <__gethex+0xb6>
 800ad30:	1bad      	subs	r5, r5, r6
 800ad32:	00ad      	lsls	r5, r5, #2
 800ad34:	e004      	b.n	800ad40 <__gethex+0xd4>
 800ad36:	2400      	movs	r4, #0
 800ad38:	4625      	mov	r5, r4
 800ad3a:	e7e0      	b.n	800acfe <__gethex+0x92>
 800ad3c:	2d00      	cmp	r5, #0
 800ad3e:	d1f7      	bne.n	800ad30 <__gethex+0xc4>
 800ad40:	7833      	ldrb	r3, [r6, #0]
 800ad42:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ad46:	2b50      	cmp	r3, #80	; 0x50
 800ad48:	d13b      	bne.n	800adc2 <__gethex+0x156>
 800ad4a:	7873      	ldrb	r3, [r6, #1]
 800ad4c:	2b2b      	cmp	r3, #43	; 0x2b
 800ad4e:	d02c      	beq.n	800adaa <__gethex+0x13e>
 800ad50:	2b2d      	cmp	r3, #45	; 0x2d
 800ad52:	d02e      	beq.n	800adb2 <__gethex+0x146>
 800ad54:	1c71      	adds	r1, r6, #1
 800ad56:	f04f 0900 	mov.w	r9, #0
 800ad5a:	7808      	ldrb	r0, [r1, #0]
 800ad5c:	f7ff ff70 	bl	800ac40 <__hexdig_fun>
 800ad60:	1e43      	subs	r3, r0, #1
 800ad62:	b2db      	uxtb	r3, r3
 800ad64:	2b18      	cmp	r3, #24
 800ad66:	d82c      	bhi.n	800adc2 <__gethex+0x156>
 800ad68:	f1a0 0210 	sub.w	r2, r0, #16
 800ad6c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ad70:	f7ff ff66 	bl	800ac40 <__hexdig_fun>
 800ad74:	1e43      	subs	r3, r0, #1
 800ad76:	b2db      	uxtb	r3, r3
 800ad78:	2b18      	cmp	r3, #24
 800ad7a:	d91d      	bls.n	800adb8 <__gethex+0x14c>
 800ad7c:	f1b9 0f00 	cmp.w	r9, #0
 800ad80:	d000      	beq.n	800ad84 <__gethex+0x118>
 800ad82:	4252      	negs	r2, r2
 800ad84:	4415      	add	r5, r2
 800ad86:	f8cb 1000 	str.w	r1, [fp]
 800ad8a:	b1e4      	cbz	r4, 800adc6 <__gethex+0x15a>
 800ad8c:	9b00      	ldr	r3, [sp, #0]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	bf14      	ite	ne
 800ad92:	2700      	movne	r7, #0
 800ad94:	2706      	moveq	r7, #6
 800ad96:	4638      	mov	r0, r7
 800ad98:	b009      	add	sp, #36	; 0x24
 800ad9a:	ecbd 8b02 	vpop	{d8}
 800ad9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ada2:	463e      	mov	r6, r7
 800ada4:	4625      	mov	r5, r4
 800ada6:	2401      	movs	r4, #1
 800ada8:	e7ca      	b.n	800ad40 <__gethex+0xd4>
 800adaa:	f04f 0900 	mov.w	r9, #0
 800adae:	1cb1      	adds	r1, r6, #2
 800adb0:	e7d3      	b.n	800ad5a <__gethex+0xee>
 800adb2:	f04f 0901 	mov.w	r9, #1
 800adb6:	e7fa      	b.n	800adae <__gethex+0x142>
 800adb8:	230a      	movs	r3, #10
 800adba:	fb03 0202 	mla	r2, r3, r2, r0
 800adbe:	3a10      	subs	r2, #16
 800adc0:	e7d4      	b.n	800ad6c <__gethex+0x100>
 800adc2:	4631      	mov	r1, r6
 800adc4:	e7df      	b.n	800ad86 <__gethex+0x11a>
 800adc6:	1bf3      	subs	r3, r6, r7
 800adc8:	3b01      	subs	r3, #1
 800adca:	4621      	mov	r1, r4
 800adcc:	2b07      	cmp	r3, #7
 800adce:	dc0b      	bgt.n	800ade8 <__gethex+0x17c>
 800add0:	ee18 0a10 	vmov	r0, s16
 800add4:	f000 fa70 	bl	800b2b8 <_Balloc>
 800add8:	4604      	mov	r4, r0
 800adda:	b940      	cbnz	r0, 800adee <__gethex+0x182>
 800addc:	4b5d      	ldr	r3, [pc, #372]	; (800af54 <__gethex+0x2e8>)
 800adde:	4602      	mov	r2, r0
 800ade0:	21de      	movs	r1, #222	; 0xde
 800ade2:	485d      	ldr	r0, [pc, #372]	; (800af58 <__gethex+0x2ec>)
 800ade4:	f001 f9bc 	bl	800c160 <__assert_func>
 800ade8:	3101      	adds	r1, #1
 800adea:	105b      	asrs	r3, r3, #1
 800adec:	e7ee      	b.n	800adcc <__gethex+0x160>
 800adee:	f100 0914 	add.w	r9, r0, #20
 800adf2:	f04f 0b00 	mov.w	fp, #0
 800adf6:	f1ca 0301 	rsb	r3, sl, #1
 800adfa:	f8cd 9008 	str.w	r9, [sp, #8]
 800adfe:	f8cd b000 	str.w	fp, [sp]
 800ae02:	9306      	str	r3, [sp, #24]
 800ae04:	42b7      	cmp	r7, r6
 800ae06:	d340      	bcc.n	800ae8a <__gethex+0x21e>
 800ae08:	9802      	ldr	r0, [sp, #8]
 800ae0a:	9b00      	ldr	r3, [sp, #0]
 800ae0c:	f840 3b04 	str.w	r3, [r0], #4
 800ae10:	eba0 0009 	sub.w	r0, r0, r9
 800ae14:	1080      	asrs	r0, r0, #2
 800ae16:	0146      	lsls	r6, r0, #5
 800ae18:	6120      	str	r0, [r4, #16]
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	f000 fb3e 	bl	800b49c <__hi0bits>
 800ae20:	1a30      	subs	r0, r6, r0
 800ae22:	f8d8 6000 	ldr.w	r6, [r8]
 800ae26:	42b0      	cmp	r0, r6
 800ae28:	dd63      	ble.n	800aef2 <__gethex+0x286>
 800ae2a:	1b87      	subs	r7, r0, r6
 800ae2c:	4639      	mov	r1, r7
 800ae2e:	4620      	mov	r0, r4
 800ae30:	f000 fee2 	bl	800bbf8 <__any_on>
 800ae34:	4682      	mov	sl, r0
 800ae36:	b1a8      	cbz	r0, 800ae64 <__gethex+0x1f8>
 800ae38:	1e7b      	subs	r3, r7, #1
 800ae3a:	1159      	asrs	r1, r3, #5
 800ae3c:	f003 021f 	and.w	r2, r3, #31
 800ae40:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ae44:	f04f 0a01 	mov.w	sl, #1
 800ae48:	fa0a f202 	lsl.w	r2, sl, r2
 800ae4c:	420a      	tst	r2, r1
 800ae4e:	d009      	beq.n	800ae64 <__gethex+0x1f8>
 800ae50:	4553      	cmp	r3, sl
 800ae52:	dd05      	ble.n	800ae60 <__gethex+0x1f4>
 800ae54:	1eb9      	subs	r1, r7, #2
 800ae56:	4620      	mov	r0, r4
 800ae58:	f000 fece 	bl	800bbf8 <__any_on>
 800ae5c:	2800      	cmp	r0, #0
 800ae5e:	d145      	bne.n	800aeec <__gethex+0x280>
 800ae60:	f04f 0a02 	mov.w	sl, #2
 800ae64:	4639      	mov	r1, r7
 800ae66:	4620      	mov	r0, r4
 800ae68:	f7ff fe98 	bl	800ab9c <rshift>
 800ae6c:	443d      	add	r5, r7
 800ae6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ae72:	42ab      	cmp	r3, r5
 800ae74:	da4c      	bge.n	800af10 <__gethex+0x2a4>
 800ae76:	ee18 0a10 	vmov	r0, s16
 800ae7a:	4621      	mov	r1, r4
 800ae7c:	f000 fa5c 	bl	800b338 <_Bfree>
 800ae80:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ae82:	2300      	movs	r3, #0
 800ae84:	6013      	str	r3, [r2, #0]
 800ae86:	27a3      	movs	r7, #163	; 0xa3
 800ae88:	e785      	b.n	800ad96 <__gethex+0x12a>
 800ae8a:	1e73      	subs	r3, r6, #1
 800ae8c:	9a05      	ldr	r2, [sp, #20]
 800ae8e:	9303      	str	r3, [sp, #12]
 800ae90:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ae94:	4293      	cmp	r3, r2
 800ae96:	d019      	beq.n	800aecc <__gethex+0x260>
 800ae98:	f1bb 0f20 	cmp.w	fp, #32
 800ae9c:	d107      	bne.n	800aeae <__gethex+0x242>
 800ae9e:	9b02      	ldr	r3, [sp, #8]
 800aea0:	9a00      	ldr	r2, [sp, #0]
 800aea2:	f843 2b04 	str.w	r2, [r3], #4
 800aea6:	9302      	str	r3, [sp, #8]
 800aea8:	2300      	movs	r3, #0
 800aeaa:	9300      	str	r3, [sp, #0]
 800aeac:	469b      	mov	fp, r3
 800aeae:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800aeb2:	f7ff fec5 	bl	800ac40 <__hexdig_fun>
 800aeb6:	9b00      	ldr	r3, [sp, #0]
 800aeb8:	f000 000f 	and.w	r0, r0, #15
 800aebc:	fa00 f00b 	lsl.w	r0, r0, fp
 800aec0:	4303      	orrs	r3, r0
 800aec2:	9300      	str	r3, [sp, #0]
 800aec4:	f10b 0b04 	add.w	fp, fp, #4
 800aec8:	9b03      	ldr	r3, [sp, #12]
 800aeca:	e00d      	b.n	800aee8 <__gethex+0x27c>
 800aecc:	9b03      	ldr	r3, [sp, #12]
 800aece:	9a06      	ldr	r2, [sp, #24]
 800aed0:	4413      	add	r3, r2
 800aed2:	42bb      	cmp	r3, r7
 800aed4:	d3e0      	bcc.n	800ae98 <__gethex+0x22c>
 800aed6:	4618      	mov	r0, r3
 800aed8:	9901      	ldr	r1, [sp, #4]
 800aeda:	9307      	str	r3, [sp, #28]
 800aedc:	4652      	mov	r2, sl
 800aede:	f001 f91d 	bl	800c11c <strncmp>
 800aee2:	9b07      	ldr	r3, [sp, #28]
 800aee4:	2800      	cmp	r0, #0
 800aee6:	d1d7      	bne.n	800ae98 <__gethex+0x22c>
 800aee8:	461e      	mov	r6, r3
 800aeea:	e78b      	b.n	800ae04 <__gethex+0x198>
 800aeec:	f04f 0a03 	mov.w	sl, #3
 800aef0:	e7b8      	b.n	800ae64 <__gethex+0x1f8>
 800aef2:	da0a      	bge.n	800af0a <__gethex+0x29e>
 800aef4:	1a37      	subs	r7, r6, r0
 800aef6:	4621      	mov	r1, r4
 800aef8:	ee18 0a10 	vmov	r0, s16
 800aefc:	463a      	mov	r2, r7
 800aefe:	f000 fc37 	bl	800b770 <__lshift>
 800af02:	1bed      	subs	r5, r5, r7
 800af04:	4604      	mov	r4, r0
 800af06:	f100 0914 	add.w	r9, r0, #20
 800af0a:	f04f 0a00 	mov.w	sl, #0
 800af0e:	e7ae      	b.n	800ae6e <__gethex+0x202>
 800af10:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800af14:	42a8      	cmp	r0, r5
 800af16:	dd72      	ble.n	800affe <__gethex+0x392>
 800af18:	1b45      	subs	r5, r0, r5
 800af1a:	42ae      	cmp	r6, r5
 800af1c:	dc36      	bgt.n	800af8c <__gethex+0x320>
 800af1e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800af22:	2b02      	cmp	r3, #2
 800af24:	d02a      	beq.n	800af7c <__gethex+0x310>
 800af26:	2b03      	cmp	r3, #3
 800af28:	d02c      	beq.n	800af84 <__gethex+0x318>
 800af2a:	2b01      	cmp	r3, #1
 800af2c:	d11c      	bne.n	800af68 <__gethex+0x2fc>
 800af2e:	42ae      	cmp	r6, r5
 800af30:	d11a      	bne.n	800af68 <__gethex+0x2fc>
 800af32:	2e01      	cmp	r6, #1
 800af34:	d112      	bne.n	800af5c <__gethex+0x2f0>
 800af36:	9a04      	ldr	r2, [sp, #16]
 800af38:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800af3c:	6013      	str	r3, [r2, #0]
 800af3e:	2301      	movs	r3, #1
 800af40:	6123      	str	r3, [r4, #16]
 800af42:	f8c9 3000 	str.w	r3, [r9]
 800af46:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800af48:	2762      	movs	r7, #98	; 0x62
 800af4a:	601c      	str	r4, [r3, #0]
 800af4c:	e723      	b.n	800ad96 <__gethex+0x12a>
 800af4e:	bf00      	nop
 800af50:	0800cf00 	.word	0x0800cf00
 800af54:	0800ce87 	.word	0x0800ce87
 800af58:	0800ce98 	.word	0x0800ce98
 800af5c:	1e71      	subs	r1, r6, #1
 800af5e:	4620      	mov	r0, r4
 800af60:	f000 fe4a 	bl	800bbf8 <__any_on>
 800af64:	2800      	cmp	r0, #0
 800af66:	d1e6      	bne.n	800af36 <__gethex+0x2ca>
 800af68:	ee18 0a10 	vmov	r0, s16
 800af6c:	4621      	mov	r1, r4
 800af6e:	f000 f9e3 	bl	800b338 <_Bfree>
 800af72:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800af74:	2300      	movs	r3, #0
 800af76:	6013      	str	r3, [r2, #0]
 800af78:	2750      	movs	r7, #80	; 0x50
 800af7a:	e70c      	b.n	800ad96 <__gethex+0x12a>
 800af7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d1f2      	bne.n	800af68 <__gethex+0x2fc>
 800af82:	e7d8      	b.n	800af36 <__gethex+0x2ca>
 800af84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af86:	2b00      	cmp	r3, #0
 800af88:	d1d5      	bne.n	800af36 <__gethex+0x2ca>
 800af8a:	e7ed      	b.n	800af68 <__gethex+0x2fc>
 800af8c:	1e6f      	subs	r7, r5, #1
 800af8e:	f1ba 0f00 	cmp.w	sl, #0
 800af92:	d131      	bne.n	800aff8 <__gethex+0x38c>
 800af94:	b127      	cbz	r7, 800afa0 <__gethex+0x334>
 800af96:	4639      	mov	r1, r7
 800af98:	4620      	mov	r0, r4
 800af9a:	f000 fe2d 	bl	800bbf8 <__any_on>
 800af9e:	4682      	mov	sl, r0
 800afa0:	117b      	asrs	r3, r7, #5
 800afa2:	2101      	movs	r1, #1
 800afa4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800afa8:	f007 071f 	and.w	r7, r7, #31
 800afac:	fa01 f707 	lsl.w	r7, r1, r7
 800afb0:	421f      	tst	r7, r3
 800afb2:	4629      	mov	r1, r5
 800afb4:	4620      	mov	r0, r4
 800afb6:	bf18      	it	ne
 800afb8:	f04a 0a02 	orrne.w	sl, sl, #2
 800afbc:	1b76      	subs	r6, r6, r5
 800afbe:	f7ff fded 	bl	800ab9c <rshift>
 800afc2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800afc6:	2702      	movs	r7, #2
 800afc8:	f1ba 0f00 	cmp.w	sl, #0
 800afcc:	d048      	beq.n	800b060 <__gethex+0x3f4>
 800afce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800afd2:	2b02      	cmp	r3, #2
 800afd4:	d015      	beq.n	800b002 <__gethex+0x396>
 800afd6:	2b03      	cmp	r3, #3
 800afd8:	d017      	beq.n	800b00a <__gethex+0x39e>
 800afda:	2b01      	cmp	r3, #1
 800afdc:	d109      	bne.n	800aff2 <__gethex+0x386>
 800afde:	f01a 0f02 	tst.w	sl, #2
 800afe2:	d006      	beq.n	800aff2 <__gethex+0x386>
 800afe4:	f8d9 0000 	ldr.w	r0, [r9]
 800afe8:	ea4a 0a00 	orr.w	sl, sl, r0
 800afec:	f01a 0f01 	tst.w	sl, #1
 800aff0:	d10e      	bne.n	800b010 <__gethex+0x3a4>
 800aff2:	f047 0710 	orr.w	r7, r7, #16
 800aff6:	e033      	b.n	800b060 <__gethex+0x3f4>
 800aff8:	f04f 0a01 	mov.w	sl, #1
 800affc:	e7d0      	b.n	800afa0 <__gethex+0x334>
 800affe:	2701      	movs	r7, #1
 800b000:	e7e2      	b.n	800afc8 <__gethex+0x35c>
 800b002:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b004:	f1c3 0301 	rsb	r3, r3, #1
 800b008:	9315      	str	r3, [sp, #84]	; 0x54
 800b00a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d0f0      	beq.n	800aff2 <__gethex+0x386>
 800b010:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b014:	f104 0314 	add.w	r3, r4, #20
 800b018:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b01c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b020:	f04f 0c00 	mov.w	ip, #0
 800b024:	4618      	mov	r0, r3
 800b026:	f853 2b04 	ldr.w	r2, [r3], #4
 800b02a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b02e:	d01c      	beq.n	800b06a <__gethex+0x3fe>
 800b030:	3201      	adds	r2, #1
 800b032:	6002      	str	r2, [r0, #0]
 800b034:	2f02      	cmp	r7, #2
 800b036:	f104 0314 	add.w	r3, r4, #20
 800b03a:	d13f      	bne.n	800b0bc <__gethex+0x450>
 800b03c:	f8d8 2000 	ldr.w	r2, [r8]
 800b040:	3a01      	subs	r2, #1
 800b042:	42b2      	cmp	r2, r6
 800b044:	d10a      	bne.n	800b05c <__gethex+0x3f0>
 800b046:	1171      	asrs	r1, r6, #5
 800b048:	2201      	movs	r2, #1
 800b04a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b04e:	f006 061f 	and.w	r6, r6, #31
 800b052:	fa02 f606 	lsl.w	r6, r2, r6
 800b056:	421e      	tst	r6, r3
 800b058:	bf18      	it	ne
 800b05a:	4617      	movne	r7, r2
 800b05c:	f047 0720 	orr.w	r7, r7, #32
 800b060:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b062:	601c      	str	r4, [r3, #0]
 800b064:	9b04      	ldr	r3, [sp, #16]
 800b066:	601d      	str	r5, [r3, #0]
 800b068:	e695      	b.n	800ad96 <__gethex+0x12a>
 800b06a:	4299      	cmp	r1, r3
 800b06c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b070:	d8d8      	bhi.n	800b024 <__gethex+0x3b8>
 800b072:	68a3      	ldr	r3, [r4, #8]
 800b074:	459b      	cmp	fp, r3
 800b076:	db19      	blt.n	800b0ac <__gethex+0x440>
 800b078:	6861      	ldr	r1, [r4, #4]
 800b07a:	ee18 0a10 	vmov	r0, s16
 800b07e:	3101      	adds	r1, #1
 800b080:	f000 f91a 	bl	800b2b8 <_Balloc>
 800b084:	4681      	mov	r9, r0
 800b086:	b918      	cbnz	r0, 800b090 <__gethex+0x424>
 800b088:	4b1a      	ldr	r3, [pc, #104]	; (800b0f4 <__gethex+0x488>)
 800b08a:	4602      	mov	r2, r0
 800b08c:	2184      	movs	r1, #132	; 0x84
 800b08e:	e6a8      	b.n	800ade2 <__gethex+0x176>
 800b090:	6922      	ldr	r2, [r4, #16]
 800b092:	3202      	adds	r2, #2
 800b094:	f104 010c 	add.w	r1, r4, #12
 800b098:	0092      	lsls	r2, r2, #2
 800b09a:	300c      	adds	r0, #12
 800b09c:	f7fd fbe2 	bl	8008864 <memcpy>
 800b0a0:	4621      	mov	r1, r4
 800b0a2:	ee18 0a10 	vmov	r0, s16
 800b0a6:	f000 f947 	bl	800b338 <_Bfree>
 800b0aa:	464c      	mov	r4, r9
 800b0ac:	6923      	ldr	r3, [r4, #16]
 800b0ae:	1c5a      	adds	r2, r3, #1
 800b0b0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b0b4:	6122      	str	r2, [r4, #16]
 800b0b6:	2201      	movs	r2, #1
 800b0b8:	615a      	str	r2, [r3, #20]
 800b0ba:	e7bb      	b.n	800b034 <__gethex+0x3c8>
 800b0bc:	6922      	ldr	r2, [r4, #16]
 800b0be:	455a      	cmp	r2, fp
 800b0c0:	dd0b      	ble.n	800b0da <__gethex+0x46e>
 800b0c2:	2101      	movs	r1, #1
 800b0c4:	4620      	mov	r0, r4
 800b0c6:	f7ff fd69 	bl	800ab9c <rshift>
 800b0ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b0ce:	3501      	adds	r5, #1
 800b0d0:	42ab      	cmp	r3, r5
 800b0d2:	f6ff aed0 	blt.w	800ae76 <__gethex+0x20a>
 800b0d6:	2701      	movs	r7, #1
 800b0d8:	e7c0      	b.n	800b05c <__gethex+0x3f0>
 800b0da:	f016 061f 	ands.w	r6, r6, #31
 800b0de:	d0fa      	beq.n	800b0d6 <__gethex+0x46a>
 800b0e0:	4453      	add	r3, sl
 800b0e2:	f1c6 0620 	rsb	r6, r6, #32
 800b0e6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b0ea:	f000 f9d7 	bl	800b49c <__hi0bits>
 800b0ee:	42b0      	cmp	r0, r6
 800b0f0:	dbe7      	blt.n	800b0c2 <__gethex+0x456>
 800b0f2:	e7f0      	b.n	800b0d6 <__gethex+0x46a>
 800b0f4:	0800ce87 	.word	0x0800ce87

0800b0f8 <L_shift>:
 800b0f8:	f1c2 0208 	rsb	r2, r2, #8
 800b0fc:	0092      	lsls	r2, r2, #2
 800b0fe:	b570      	push	{r4, r5, r6, lr}
 800b100:	f1c2 0620 	rsb	r6, r2, #32
 800b104:	6843      	ldr	r3, [r0, #4]
 800b106:	6804      	ldr	r4, [r0, #0]
 800b108:	fa03 f506 	lsl.w	r5, r3, r6
 800b10c:	432c      	orrs	r4, r5
 800b10e:	40d3      	lsrs	r3, r2
 800b110:	6004      	str	r4, [r0, #0]
 800b112:	f840 3f04 	str.w	r3, [r0, #4]!
 800b116:	4288      	cmp	r0, r1
 800b118:	d3f4      	bcc.n	800b104 <L_shift+0xc>
 800b11a:	bd70      	pop	{r4, r5, r6, pc}

0800b11c <__match>:
 800b11c:	b530      	push	{r4, r5, lr}
 800b11e:	6803      	ldr	r3, [r0, #0]
 800b120:	3301      	adds	r3, #1
 800b122:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b126:	b914      	cbnz	r4, 800b12e <__match+0x12>
 800b128:	6003      	str	r3, [r0, #0]
 800b12a:	2001      	movs	r0, #1
 800b12c:	bd30      	pop	{r4, r5, pc}
 800b12e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b132:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b136:	2d19      	cmp	r5, #25
 800b138:	bf98      	it	ls
 800b13a:	3220      	addls	r2, #32
 800b13c:	42a2      	cmp	r2, r4
 800b13e:	d0f0      	beq.n	800b122 <__match+0x6>
 800b140:	2000      	movs	r0, #0
 800b142:	e7f3      	b.n	800b12c <__match+0x10>

0800b144 <__hexnan>:
 800b144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b148:	680b      	ldr	r3, [r1, #0]
 800b14a:	115e      	asrs	r6, r3, #5
 800b14c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b150:	f013 031f 	ands.w	r3, r3, #31
 800b154:	b087      	sub	sp, #28
 800b156:	bf18      	it	ne
 800b158:	3604      	addne	r6, #4
 800b15a:	2500      	movs	r5, #0
 800b15c:	1f37      	subs	r7, r6, #4
 800b15e:	4690      	mov	r8, r2
 800b160:	6802      	ldr	r2, [r0, #0]
 800b162:	9301      	str	r3, [sp, #4]
 800b164:	4682      	mov	sl, r0
 800b166:	f846 5c04 	str.w	r5, [r6, #-4]
 800b16a:	46b9      	mov	r9, r7
 800b16c:	463c      	mov	r4, r7
 800b16e:	9502      	str	r5, [sp, #8]
 800b170:	46ab      	mov	fp, r5
 800b172:	7851      	ldrb	r1, [r2, #1]
 800b174:	1c53      	adds	r3, r2, #1
 800b176:	9303      	str	r3, [sp, #12]
 800b178:	b341      	cbz	r1, 800b1cc <__hexnan+0x88>
 800b17a:	4608      	mov	r0, r1
 800b17c:	9205      	str	r2, [sp, #20]
 800b17e:	9104      	str	r1, [sp, #16]
 800b180:	f7ff fd5e 	bl	800ac40 <__hexdig_fun>
 800b184:	2800      	cmp	r0, #0
 800b186:	d14f      	bne.n	800b228 <__hexnan+0xe4>
 800b188:	9904      	ldr	r1, [sp, #16]
 800b18a:	9a05      	ldr	r2, [sp, #20]
 800b18c:	2920      	cmp	r1, #32
 800b18e:	d818      	bhi.n	800b1c2 <__hexnan+0x7e>
 800b190:	9b02      	ldr	r3, [sp, #8]
 800b192:	459b      	cmp	fp, r3
 800b194:	dd13      	ble.n	800b1be <__hexnan+0x7a>
 800b196:	454c      	cmp	r4, r9
 800b198:	d206      	bcs.n	800b1a8 <__hexnan+0x64>
 800b19a:	2d07      	cmp	r5, #7
 800b19c:	dc04      	bgt.n	800b1a8 <__hexnan+0x64>
 800b19e:	462a      	mov	r2, r5
 800b1a0:	4649      	mov	r1, r9
 800b1a2:	4620      	mov	r0, r4
 800b1a4:	f7ff ffa8 	bl	800b0f8 <L_shift>
 800b1a8:	4544      	cmp	r4, r8
 800b1aa:	d950      	bls.n	800b24e <__hexnan+0x10a>
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	f1a4 0904 	sub.w	r9, r4, #4
 800b1b2:	f844 3c04 	str.w	r3, [r4, #-4]
 800b1b6:	f8cd b008 	str.w	fp, [sp, #8]
 800b1ba:	464c      	mov	r4, r9
 800b1bc:	461d      	mov	r5, r3
 800b1be:	9a03      	ldr	r2, [sp, #12]
 800b1c0:	e7d7      	b.n	800b172 <__hexnan+0x2e>
 800b1c2:	2929      	cmp	r1, #41	; 0x29
 800b1c4:	d156      	bne.n	800b274 <__hexnan+0x130>
 800b1c6:	3202      	adds	r2, #2
 800b1c8:	f8ca 2000 	str.w	r2, [sl]
 800b1cc:	f1bb 0f00 	cmp.w	fp, #0
 800b1d0:	d050      	beq.n	800b274 <__hexnan+0x130>
 800b1d2:	454c      	cmp	r4, r9
 800b1d4:	d206      	bcs.n	800b1e4 <__hexnan+0xa0>
 800b1d6:	2d07      	cmp	r5, #7
 800b1d8:	dc04      	bgt.n	800b1e4 <__hexnan+0xa0>
 800b1da:	462a      	mov	r2, r5
 800b1dc:	4649      	mov	r1, r9
 800b1de:	4620      	mov	r0, r4
 800b1e0:	f7ff ff8a 	bl	800b0f8 <L_shift>
 800b1e4:	4544      	cmp	r4, r8
 800b1e6:	d934      	bls.n	800b252 <__hexnan+0x10e>
 800b1e8:	f1a8 0204 	sub.w	r2, r8, #4
 800b1ec:	4623      	mov	r3, r4
 800b1ee:	f853 1b04 	ldr.w	r1, [r3], #4
 800b1f2:	f842 1f04 	str.w	r1, [r2, #4]!
 800b1f6:	429f      	cmp	r7, r3
 800b1f8:	d2f9      	bcs.n	800b1ee <__hexnan+0xaa>
 800b1fa:	1b3b      	subs	r3, r7, r4
 800b1fc:	f023 0303 	bic.w	r3, r3, #3
 800b200:	3304      	adds	r3, #4
 800b202:	3401      	adds	r4, #1
 800b204:	3e03      	subs	r6, #3
 800b206:	42b4      	cmp	r4, r6
 800b208:	bf88      	it	hi
 800b20a:	2304      	movhi	r3, #4
 800b20c:	4443      	add	r3, r8
 800b20e:	2200      	movs	r2, #0
 800b210:	f843 2b04 	str.w	r2, [r3], #4
 800b214:	429f      	cmp	r7, r3
 800b216:	d2fb      	bcs.n	800b210 <__hexnan+0xcc>
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	b91b      	cbnz	r3, 800b224 <__hexnan+0xe0>
 800b21c:	4547      	cmp	r7, r8
 800b21e:	d127      	bne.n	800b270 <__hexnan+0x12c>
 800b220:	2301      	movs	r3, #1
 800b222:	603b      	str	r3, [r7, #0]
 800b224:	2005      	movs	r0, #5
 800b226:	e026      	b.n	800b276 <__hexnan+0x132>
 800b228:	3501      	adds	r5, #1
 800b22a:	2d08      	cmp	r5, #8
 800b22c:	f10b 0b01 	add.w	fp, fp, #1
 800b230:	dd06      	ble.n	800b240 <__hexnan+0xfc>
 800b232:	4544      	cmp	r4, r8
 800b234:	d9c3      	bls.n	800b1be <__hexnan+0x7a>
 800b236:	2300      	movs	r3, #0
 800b238:	f844 3c04 	str.w	r3, [r4, #-4]
 800b23c:	2501      	movs	r5, #1
 800b23e:	3c04      	subs	r4, #4
 800b240:	6822      	ldr	r2, [r4, #0]
 800b242:	f000 000f 	and.w	r0, r0, #15
 800b246:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b24a:	6022      	str	r2, [r4, #0]
 800b24c:	e7b7      	b.n	800b1be <__hexnan+0x7a>
 800b24e:	2508      	movs	r5, #8
 800b250:	e7b5      	b.n	800b1be <__hexnan+0x7a>
 800b252:	9b01      	ldr	r3, [sp, #4]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d0df      	beq.n	800b218 <__hexnan+0xd4>
 800b258:	f04f 32ff 	mov.w	r2, #4294967295
 800b25c:	f1c3 0320 	rsb	r3, r3, #32
 800b260:	fa22 f303 	lsr.w	r3, r2, r3
 800b264:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b268:	401a      	ands	r2, r3
 800b26a:	f846 2c04 	str.w	r2, [r6, #-4]
 800b26e:	e7d3      	b.n	800b218 <__hexnan+0xd4>
 800b270:	3f04      	subs	r7, #4
 800b272:	e7d1      	b.n	800b218 <__hexnan+0xd4>
 800b274:	2004      	movs	r0, #4
 800b276:	b007      	add	sp, #28
 800b278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b27c <_localeconv_r>:
 800b27c:	4800      	ldr	r0, [pc, #0]	; (800b280 <_localeconv_r+0x4>)
 800b27e:	4770      	bx	lr
 800b280:	200001c4 	.word	0x200001c4

0800b284 <malloc>:
 800b284:	4b02      	ldr	r3, [pc, #8]	; (800b290 <malloc+0xc>)
 800b286:	4601      	mov	r1, r0
 800b288:	6818      	ldr	r0, [r3, #0]
 800b28a:	f000 bd59 	b.w	800bd40 <_malloc_r>
 800b28e:	bf00      	nop
 800b290:	2000006c 	.word	0x2000006c

0800b294 <__ascii_mbtowc>:
 800b294:	b082      	sub	sp, #8
 800b296:	b901      	cbnz	r1, 800b29a <__ascii_mbtowc+0x6>
 800b298:	a901      	add	r1, sp, #4
 800b29a:	b142      	cbz	r2, 800b2ae <__ascii_mbtowc+0x1a>
 800b29c:	b14b      	cbz	r3, 800b2b2 <__ascii_mbtowc+0x1e>
 800b29e:	7813      	ldrb	r3, [r2, #0]
 800b2a0:	600b      	str	r3, [r1, #0]
 800b2a2:	7812      	ldrb	r2, [r2, #0]
 800b2a4:	1e10      	subs	r0, r2, #0
 800b2a6:	bf18      	it	ne
 800b2a8:	2001      	movne	r0, #1
 800b2aa:	b002      	add	sp, #8
 800b2ac:	4770      	bx	lr
 800b2ae:	4610      	mov	r0, r2
 800b2b0:	e7fb      	b.n	800b2aa <__ascii_mbtowc+0x16>
 800b2b2:	f06f 0001 	mvn.w	r0, #1
 800b2b6:	e7f8      	b.n	800b2aa <__ascii_mbtowc+0x16>

0800b2b8 <_Balloc>:
 800b2b8:	b570      	push	{r4, r5, r6, lr}
 800b2ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b2bc:	4604      	mov	r4, r0
 800b2be:	460d      	mov	r5, r1
 800b2c0:	b976      	cbnz	r6, 800b2e0 <_Balloc+0x28>
 800b2c2:	2010      	movs	r0, #16
 800b2c4:	f7ff ffde 	bl	800b284 <malloc>
 800b2c8:	4602      	mov	r2, r0
 800b2ca:	6260      	str	r0, [r4, #36]	; 0x24
 800b2cc:	b920      	cbnz	r0, 800b2d8 <_Balloc+0x20>
 800b2ce:	4b18      	ldr	r3, [pc, #96]	; (800b330 <_Balloc+0x78>)
 800b2d0:	4818      	ldr	r0, [pc, #96]	; (800b334 <_Balloc+0x7c>)
 800b2d2:	2166      	movs	r1, #102	; 0x66
 800b2d4:	f000 ff44 	bl	800c160 <__assert_func>
 800b2d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b2dc:	6006      	str	r6, [r0, #0]
 800b2de:	60c6      	str	r6, [r0, #12]
 800b2e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b2e2:	68f3      	ldr	r3, [r6, #12]
 800b2e4:	b183      	cbz	r3, 800b308 <_Balloc+0x50>
 800b2e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b2e8:	68db      	ldr	r3, [r3, #12]
 800b2ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b2ee:	b9b8      	cbnz	r0, 800b320 <_Balloc+0x68>
 800b2f0:	2101      	movs	r1, #1
 800b2f2:	fa01 f605 	lsl.w	r6, r1, r5
 800b2f6:	1d72      	adds	r2, r6, #5
 800b2f8:	0092      	lsls	r2, r2, #2
 800b2fa:	4620      	mov	r0, r4
 800b2fc:	f000 fc9d 	bl	800bc3a <_calloc_r>
 800b300:	b160      	cbz	r0, 800b31c <_Balloc+0x64>
 800b302:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b306:	e00e      	b.n	800b326 <_Balloc+0x6e>
 800b308:	2221      	movs	r2, #33	; 0x21
 800b30a:	2104      	movs	r1, #4
 800b30c:	4620      	mov	r0, r4
 800b30e:	f000 fc94 	bl	800bc3a <_calloc_r>
 800b312:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b314:	60f0      	str	r0, [r6, #12]
 800b316:	68db      	ldr	r3, [r3, #12]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d1e4      	bne.n	800b2e6 <_Balloc+0x2e>
 800b31c:	2000      	movs	r0, #0
 800b31e:	bd70      	pop	{r4, r5, r6, pc}
 800b320:	6802      	ldr	r2, [r0, #0]
 800b322:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b326:	2300      	movs	r3, #0
 800b328:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b32c:	e7f7      	b.n	800b31e <_Balloc+0x66>
 800b32e:	bf00      	nop
 800b330:	0800ce15 	.word	0x0800ce15
 800b334:	0800cf14 	.word	0x0800cf14

0800b338 <_Bfree>:
 800b338:	b570      	push	{r4, r5, r6, lr}
 800b33a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b33c:	4605      	mov	r5, r0
 800b33e:	460c      	mov	r4, r1
 800b340:	b976      	cbnz	r6, 800b360 <_Bfree+0x28>
 800b342:	2010      	movs	r0, #16
 800b344:	f7ff ff9e 	bl	800b284 <malloc>
 800b348:	4602      	mov	r2, r0
 800b34a:	6268      	str	r0, [r5, #36]	; 0x24
 800b34c:	b920      	cbnz	r0, 800b358 <_Bfree+0x20>
 800b34e:	4b09      	ldr	r3, [pc, #36]	; (800b374 <_Bfree+0x3c>)
 800b350:	4809      	ldr	r0, [pc, #36]	; (800b378 <_Bfree+0x40>)
 800b352:	218a      	movs	r1, #138	; 0x8a
 800b354:	f000 ff04 	bl	800c160 <__assert_func>
 800b358:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b35c:	6006      	str	r6, [r0, #0]
 800b35e:	60c6      	str	r6, [r0, #12]
 800b360:	b13c      	cbz	r4, 800b372 <_Bfree+0x3a>
 800b362:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b364:	6862      	ldr	r2, [r4, #4]
 800b366:	68db      	ldr	r3, [r3, #12]
 800b368:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b36c:	6021      	str	r1, [r4, #0]
 800b36e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b372:	bd70      	pop	{r4, r5, r6, pc}
 800b374:	0800ce15 	.word	0x0800ce15
 800b378:	0800cf14 	.word	0x0800cf14

0800b37c <__multadd>:
 800b37c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b380:	690d      	ldr	r5, [r1, #16]
 800b382:	4607      	mov	r7, r0
 800b384:	460c      	mov	r4, r1
 800b386:	461e      	mov	r6, r3
 800b388:	f101 0c14 	add.w	ip, r1, #20
 800b38c:	2000      	movs	r0, #0
 800b38e:	f8dc 3000 	ldr.w	r3, [ip]
 800b392:	b299      	uxth	r1, r3
 800b394:	fb02 6101 	mla	r1, r2, r1, r6
 800b398:	0c1e      	lsrs	r6, r3, #16
 800b39a:	0c0b      	lsrs	r3, r1, #16
 800b39c:	fb02 3306 	mla	r3, r2, r6, r3
 800b3a0:	b289      	uxth	r1, r1
 800b3a2:	3001      	adds	r0, #1
 800b3a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b3a8:	4285      	cmp	r5, r0
 800b3aa:	f84c 1b04 	str.w	r1, [ip], #4
 800b3ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b3b2:	dcec      	bgt.n	800b38e <__multadd+0x12>
 800b3b4:	b30e      	cbz	r6, 800b3fa <__multadd+0x7e>
 800b3b6:	68a3      	ldr	r3, [r4, #8]
 800b3b8:	42ab      	cmp	r3, r5
 800b3ba:	dc19      	bgt.n	800b3f0 <__multadd+0x74>
 800b3bc:	6861      	ldr	r1, [r4, #4]
 800b3be:	4638      	mov	r0, r7
 800b3c0:	3101      	adds	r1, #1
 800b3c2:	f7ff ff79 	bl	800b2b8 <_Balloc>
 800b3c6:	4680      	mov	r8, r0
 800b3c8:	b928      	cbnz	r0, 800b3d6 <__multadd+0x5a>
 800b3ca:	4602      	mov	r2, r0
 800b3cc:	4b0c      	ldr	r3, [pc, #48]	; (800b400 <__multadd+0x84>)
 800b3ce:	480d      	ldr	r0, [pc, #52]	; (800b404 <__multadd+0x88>)
 800b3d0:	21b5      	movs	r1, #181	; 0xb5
 800b3d2:	f000 fec5 	bl	800c160 <__assert_func>
 800b3d6:	6922      	ldr	r2, [r4, #16]
 800b3d8:	3202      	adds	r2, #2
 800b3da:	f104 010c 	add.w	r1, r4, #12
 800b3de:	0092      	lsls	r2, r2, #2
 800b3e0:	300c      	adds	r0, #12
 800b3e2:	f7fd fa3f 	bl	8008864 <memcpy>
 800b3e6:	4621      	mov	r1, r4
 800b3e8:	4638      	mov	r0, r7
 800b3ea:	f7ff ffa5 	bl	800b338 <_Bfree>
 800b3ee:	4644      	mov	r4, r8
 800b3f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b3f4:	3501      	adds	r5, #1
 800b3f6:	615e      	str	r6, [r3, #20]
 800b3f8:	6125      	str	r5, [r4, #16]
 800b3fa:	4620      	mov	r0, r4
 800b3fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b400:	0800ce87 	.word	0x0800ce87
 800b404:	0800cf14 	.word	0x0800cf14

0800b408 <__s2b>:
 800b408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b40c:	460c      	mov	r4, r1
 800b40e:	4615      	mov	r5, r2
 800b410:	461f      	mov	r7, r3
 800b412:	2209      	movs	r2, #9
 800b414:	3308      	adds	r3, #8
 800b416:	4606      	mov	r6, r0
 800b418:	fb93 f3f2 	sdiv	r3, r3, r2
 800b41c:	2100      	movs	r1, #0
 800b41e:	2201      	movs	r2, #1
 800b420:	429a      	cmp	r2, r3
 800b422:	db09      	blt.n	800b438 <__s2b+0x30>
 800b424:	4630      	mov	r0, r6
 800b426:	f7ff ff47 	bl	800b2b8 <_Balloc>
 800b42a:	b940      	cbnz	r0, 800b43e <__s2b+0x36>
 800b42c:	4602      	mov	r2, r0
 800b42e:	4b19      	ldr	r3, [pc, #100]	; (800b494 <__s2b+0x8c>)
 800b430:	4819      	ldr	r0, [pc, #100]	; (800b498 <__s2b+0x90>)
 800b432:	21ce      	movs	r1, #206	; 0xce
 800b434:	f000 fe94 	bl	800c160 <__assert_func>
 800b438:	0052      	lsls	r2, r2, #1
 800b43a:	3101      	adds	r1, #1
 800b43c:	e7f0      	b.n	800b420 <__s2b+0x18>
 800b43e:	9b08      	ldr	r3, [sp, #32]
 800b440:	6143      	str	r3, [r0, #20]
 800b442:	2d09      	cmp	r5, #9
 800b444:	f04f 0301 	mov.w	r3, #1
 800b448:	6103      	str	r3, [r0, #16]
 800b44a:	dd16      	ble.n	800b47a <__s2b+0x72>
 800b44c:	f104 0909 	add.w	r9, r4, #9
 800b450:	46c8      	mov	r8, r9
 800b452:	442c      	add	r4, r5
 800b454:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b458:	4601      	mov	r1, r0
 800b45a:	3b30      	subs	r3, #48	; 0x30
 800b45c:	220a      	movs	r2, #10
 800b45e:	4630      	mov	r0, r6
 800b460:	f7ff ff8c 	bl	800b37c <__multadd>
 800b464:	45a0      	cmp	r8, r4
 800b466:	d1f5      	bne.n	800b454 <__s2b+0x4c>
 800b468:	f1a5 0408 	sub.w	r4, r5, #8
 800b46c:	444c      	add	r4, r9
 800b46e:	1b2d      	subs	r5, r5, r4
 800b470:	1963      	adds	r3, r4, r5
 800b472:	42bb      	cmp	r3, r7
 800b474:	db04      	blt.n	800b480 <__s2b+0x78>
 800b476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b47a:	340a      	adds	r4, #10
 800b47c:	2509      	movs	r5, #9
 800b47e:	e7f6      	b.n	800b46e <__s2b+0x66>
 800b480:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b484:	4601      	mov	r1, r0
 800b486:	3b30      	subs	r3, #48	; 0x30
 800b488:	220a      	movs	r2, #10
 800b48a:	4630      	mov	r0, r6
 800b48c:	f7ff ff76 	bl	800b37c <__multadd>
 800b490:	e7ee      	b.n	800b470 <__s2b+0x68>
 800b492:	bf00      	nop
 800b494:	0800ce87 	.word	0x0800ce87
 800b498:	0800cf14 	.word	0x0800cf14

0800b49c <__hi0bits>:
 800b49c:	0c03      	lsrs	r3, r0, #16
 800b49e:	041b      	lsls	r3, r3, #16
 800b4a0:	b9d3      	cbnz	r3, 800b4d8 <__hi0bits+0x3c>
 800b4a2:	0400      	lsls	r0, r0, #16
 800b4a4:	2310      	movs	r3, #16
 800b4a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b4aa:	bf04      	itt	eq
 800b4ac:	0200      	lsleq	r0, r0, #8
 800b4ae:	3308      	addeq	r3, #8
 800b4b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b4b4:	bf04      	itt	eq
 800b4b6:	0100      	lsleq	r0, r0, #4
 800b4b8:	3304      	addeq	r3, #4
 800b4ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b4be:	bf04      	itt	eq
 800b4c0:	0080      	lsleq	r0, r0, #2
 800b4c2:	3302      	addeq	r3, #2
 800b4c4:	2800      	cmp	r0, #0
 800b4c6:	db05      	blt.n	800b4d4 <__hi0bits+0x38>
 800b4c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b4cc:	f103 0301 	add.w	r3, r3, #1
 800b4d0:	bf08      	it	eq
 800b4d2:	2320      	moveq	r3, #32
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	4770      	bx	lr
 800b4d8:	2300      	movs	r3, #0
 800b4da:	e7e4      	b.n	800b4a6 <__hi0bits+0xa>

0800b4dc <__lo0bits>:
 800b4dc:	6803      	ldr	r3, [r0, #0]
 800b4de:	f013 0207 	ands.w	r2, r3, #7
 800b4e2:	4601      	mov	r1, r0
 800b4e4:	d00b      	beq.n	800b4fe <__lo0bits+0x22>
 800b4e6:	07da      	lsls	r2, r3, #31
 800b4e8:	d423      	bmi.n	800b532 <__lo0bits+0x56>
 800b4ea:	0798      	lsls	r0, r3, #30
 800b4ec:	bf49      	itett	mi
 800b4ee:	085b      	lsrmi	r3, r3, #1
 800b4f0:	089b      	lsrpl	r3, r3, #2
 800b4f2:	2001      	movmi	r0, #1
 800b4f4:	600b      	strmi	r3, [r1, #0]
 800b4f6:	bf5c      	itt	pl
 800b4f8:	600b      	strpl	r3, [r1, #0]
 800b4fa:	2002      	movpl	r0, #2
 800b4fc:	4770      	bx	lr
 800b4fe:	b298      	uxth	r0, r3
 800b500:	b9a8      	cbnz	r0, 800b52e <__lo0bits+0x52>
 800b502:	0c1b      	lsrs	r3, r3, #16
 800b504:	2010      	movs	r0, #16
 800b506:	b2da      	uxtb	r2, r3
 800b508:	b90a      	cbnz	r2, 800b50e <__lo0bits+0x32>
 800b50a:	3008      	adds	r0, #8
 800b50c:	0a1b      	lsrs	r3, r3, #8
 800b50e:	071a      	lsls	r2, r3, #28
 800b510:	bf04      	itt	eq
 800b512:	091b      	lsreq	r3, r3, #4
 800b514:	3004      	addeq	r0, #4
 800b516:	079a      	lsls	r2, r3, #30
 800b518:	bf04      	itt	eq
 800b51a:	089b      	lsreq	r3, r3, #2
 800b51c:	3002      	addeq	r0, #2
 800b51e:	07da      	lsls	r2, r3, #31
 800b520:	d403      	bmi.n	800b52a <__lo0bits+0x4e>
 800b522:	085b      	lsrs	r3, r3, #1
 800b524:	f100 0001 	add.w	r0, r0, #1
 800b528:	d005      	beq.n	800b536 <__lo0bits+0x5a>
 800b52a:	600b      	str	r3, [r1, #0]
 800b52c:	4770      	bx	lr
 800b52e:	4610      	mov	r0, r2
 800b530:	e7e9      	b.n	800b506 <__lo0bits+0x2a>
 800b532:	2000      	movs	r0, #0
 800b534:	4770      	bx	lr
 800b536:	2020      	movs	r0, #32
 800b538:	4770      	bx	lr
	...

0800b53c <__i2b>:
 800b53c:	b510      	push	{r4, lr}
 800b53e:	460c      	mov	r4, r1
 800b540:	2101      	movs	r1, #1
 800b542:	f7ff feb9 	bl	800b2b8 <_Balloc>
 800b546:	4602      	mov	r2, r0
 800b548:	b928      	cbnz	r0, 800b556 <__i2b+0x1a>
 800b54a:	4b05      	ldr	r3, [pc, #20]	; (800b560 <__i2b+0x24>)
 800b54c:	4805      	ldr	r0, [pc, #20]	; (800b564 <__i2b+0x28>)
 800b54e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b552:	f000 fe05 	bl	800c160 <__assert_func>
 800b556:	2301      	movs	r3, #1
 800b558:	6144      	str	r4, [r0, #20]
 800b55a:	6103      	str	r3, [r0, #16]
 800b55c:	bd10      	pop	{r4, pc}
 800b55e:	bf00      	nop
 800b560:	0800ce87 	.word	0x0800ce87
 800b564:	0800cf14 	.word	0x0800cf14

0800b568 <__multiply>:
 800b568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b56c:	4691      	mov	r9, r2
 800b56e:	690a      	ldr	r2, [r1, #16]
 800b570:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b574:	429a      	cmp	r2, r3
 800b576:	bfb8      	it	lt
 800b578:	460b      	movlt	r3, r1
 800b57a:	460c      	mov	r4, r1
 800b57c:	bfbc      	itt	lt
 800b57e:	464c      	movlt	r4, r9
 800b580:	4699      	movlt	r9, r3
 800b582:	6927      	ldr	r7, [r4, #16]
 800b584:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b588:	68a3      	ldr	r3, [r4, #8]
 800b58a:	6861      	ldr	r1, [r4, #4]
 800b58c:	eb07 060a 	add.w	r6, r7, sl
 800b590:	42b3      	cmp	r3, r6
 800b592:	b085      	sub	sp, #20
 800b594:	bfb8      	it	lt
 800b596:	3101      	addlt	r1, #1
 800b598:	f7ff fe8e 	bl	800b2b8 <_Balloc>
 800b59c:	b930      	cbnz	r0, 800b5ac <__multiply+0x44>
 800b59e:	4602      	mov	r2, r0
 800b5a0:	4b44      	ldr	r3, [pc, #272]	; (800b6b4 <__multiply+0x14c>)
 800b5a2:	4845      	ldr	r0, [pc, #276]	; (800b6b8 <__multiply+0x150>)
 800b5a4:	f240 115d 	movw	r1, #349	; 0x15d
 800b5a8:	f000 fdda 	bl	800c160 <__assert_func>
 800b5ac:	f100 0514 	add.w	r5, r0, #20
 800b5b0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b5b4:	462b      	mov	r3, r5
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	4543      	cmp	r3, r8
 800b5ba:	d321      	bcc.n	800b600 <__multiply+0x98>
 800b5bc:	f104 0314 	add.w	r3, r4, #20
 800b5c0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b5c4:	f109 0314 	add.w	r3, r9, #20
 800b5c8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b5cc:	9202      	str	r2, [sp, #8]
 800b5ce:	1b3a      	subs	r2, r7, r4
 800b5d0:	3a15      	subs	r2, #21
 800b5d2:	f022 0203 	bic.w	r2, r2, #3
 800b5d6:	3204      	adds	r2, #4
 800b5d8:	f104 0115 	add.w	r1, r4, #21
 800b5dc:	428f      	cmp	r7, r1
 800b5de:	bf38      	it	cc
 800b5e0:	2204      	movcc	r2, #4
 800b5e2:	9201      	str	r2, [sp, #4]
 800b5e4:	9a02      	ldr	r2, [sp, #8]
 800b5e6:	9303      	str	r3, [sp, #12]
 800b5e8:	429a      	cmp	r2, r3
 800b5ea:	d80c      	bhi.n	800b606 <__multiply+0x9e>
 800b5ec:	2e00      	cmp	r6, #0
 800b5ee:	dd03      	ble.n	800b5f8 <__multiply+0x90>
 800b5f0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d05a      	beq.n	800b6ae <__multiply+0x146>
 800b5f8:	6106      	str	r6, [r0, #16]
 800b5fa:	b005      	add	sp, #20
 800b5fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b600:	f843 2b04 	str.w	r2, [r3], #4
 800b604:	e7d8      	b.n	800b5b8 <__multiply+0x50>
 800b606:	f8b3 a000 	ldrh.w	sl, [r3]
 800b60a:	f1ba 0f00 	cmp.w	sl, #0
 800b60e:	d024      	beq.n	800b65a <__multiply+0xf2>
 800b610:	f104 0e14 	add.w	lr, r4, #20
 800b614:	46a9      	mov	r9, r5
 800b616:	f04f 0c00 	mov.w	ip, #0
 800b61a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b61e:	f8d9 1000 	ldr.w	r1, [r9]
 800b622:	fa1f fb82 	uxth.w	fp, r2
 800b626:	b289      	uxth	r1, r1
 800b628:	fb0a 110b 	mla	r1, sl, fp, r1
 800b62c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b630:	f8d9 2000 	ldr.w	r2, [r9]
 800b634:	4461      	add	r1, ip
 800b636:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b63a:	fb0a c20b 	mla	r2, sl, fp, ip
 800b63e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b642:	b289      	uxth	r1, r1
 800b644:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b648:	4577      	cmp	r7, lr
 800b64a:	f849 1b04 	str.w	r1, [r9], #4
 800b64e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b652:	d8e2      	bhi.n	800b61a <__multiply+0xb2>
 800b654:	9a01      	ldr	r2, [sp, #4]
 800b656:	f845 c002 	str.w	ip, [r5, r2]
 800b65a:	9a03      	ldr	r2, [sp, #12]
 800b65c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b660:	3304      	adds	r3, #4
 800b662:	f1b9 0f00 	cmp.w	r9, #0
 800b666:	d020      	beq.n	800b6aa <__multiply+0x142>
 800b668:	6829      	ldr	r1, [r5, #0]
 800b66a:	f104 0c14 	add.w	ip, r4, #20
 800b66e:	46ae      	mov	lr, r5
 800b670:	f04f 0a00 	mov.w	sl, #0
 800b674:	f8bc b000 	ldrh.w	fp, [ip]
 800b678:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b67c:	fb09 220b 	mla	r2, r9, fp, r2
 800b680:	4492      	add	sl, r2
 800b682:	b289      	uxth	r1, r1
 800b684:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b688:	f84e 1b04 	str.w	r1, [lr], #4
 800b68c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b690:	f8be 1000 	ldrh.w	r1, [lr]
 800b694:	0c12      	lsrs	r2, r2, #16
 800b696:	fb09 1102 	mla	r1, r9, r2, r1
 800b69a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b69e:	4567      	cmp	r7, ip
 800b6a0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b6a4:	d8e6      	bhi.n	800b674 <__multiply+0x10c>
 800b6a6:	9a01      	ldr	r2, [sp, #4]
 800b6a8:	50a9      	str	r1, [r5, r2]
 800b6aa:	3504      	adds	r5, #4
 800b6ac:	e79a      	b.n	800b5e4 <__multiply+0x7c>
 800b6ae:	3e01      	subs	r6, #1
 800b6b0:	e79c      	b.n	800b5ec <__multiply+0x84>
 800b6b2:	bf00      	nop
 800b6b4:	0800ce87 	.word	0x0800ce87
 800b6b8:	0800cf14 	.word	0x0800cf14

0800b6bc <__pow5mult>:
 800b6bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6c0:	4615      	mov	r5, r2
 800b6c2:	f012 0203 	ands.w	r2, r2, #3
 800b6c6:	4606      	mov	r6, r0
 800b6c8:	460f      	mov	r7, r1
 800b6ca:	d007      	beq.n	800b6dc <__pow5mult+0x20>
 800b6cc:	4c25      	ldr	r4, [pc, #148]	; (800b764 <__pow5mult+0xa8>)
 800b6ce:	3a01      	subs	r2, #1
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b6d6:	f7ff fe51 	bl	800b37c <__multadd>
 800b6da:	4607      	mov	r7, r0
 800b6dc:	10ad      	asrs	r5, r5, #2
 800b6de:	d03d      	beq.n	800b75c <__pow5mult+0xa0>
 800b6e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b6e2:	b97c      	cbnz	r4, 800b704 <__pow5mult+0x48>
 800b6e4:	2010      	movs	r0, #16
 800b6e6:	f7ff fdcd 	bl	800b284 <malloc>
 800b6ea:	4602      	mov	r2, r0
 800b6ec:	6270      	str	r0, [r6, #36]	; 0x24
 800b6ee:	b928      	cbnz	r0, 800b6fc <__pow5mult+0x40>
 800b6f0:	4b1d      	ldr	r3, [pc, #116]	; (800b768 <__pow5mult+0xac>)
 800b6f2:	481e      	ldr	r0, [pc, #120]	; (800b76c <__pow5mult+0xb0>)
 800b6f4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b6f8:	f000 fd32 	bl	800c160 <__assert_func>
 800b6fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b700:	6004      	str	r4, [r0, #0]
 800b702:	60c4      	str	r4, [r0, #12]
 800b704:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b708:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b70c:	b94c      	cbnz	r4, 800b722 <__pow5mult+0x66>
 800b70e:	f240 2171 	movw	r1, #625	; 0x271
 800b712:	4630      	mov	r0, r6
 800b714:	f7ff ff12 	bl	800b53c <__i2b>
 800b718:	2300      	movs	r3, #0
 800b71a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b71e:	4604      	mov	r4, r0
 800b720:	6003      	str	r3, [r0, #0]
 800b722:	f04f 0900 	mov.w	r9, #0
 800b726:	07eb      	lsls	r3, r5, #31
 800b728:	d50a      	bpl.n	800b740 <__pow5mult+0x84>
 800b72a:	4639      	mov	r1, r7
 800b72c:	4622      	mov	r2, r4
 800b72e:	4630      	mov	r0, r6
 800b730:	f7ff ff1a 	bl	800b568 <__multiply>
 800b734:	4639      	mov	r1, r7
 800b736:	4680      	mov	r8, r0
 800b738:	4630      	mov	r0, r6
 800b73a:	f7ff fdfd 	bl	800b338 <_Bfree>
 800b73e:	4647      	mov	r7, r8
 800b740:	106d      	asrs	r5, r5, #1
 800b742:	d00b      	beq.n	800b75c <__pow5mult+0xa0>
 800b744:	6820      	ldr	r0, [r4, #0]
 800b746:	b938      	cbnz	r0, 800b758 <__pow5mult+0x9c>
 800b748:	4622      	mov	r2, r4
 800b74a:	4621      	mov	r1, r4
 800b74c:	4630      	mov	r0, r6
 800b74e:	f7ff ff0b 	bl	800b568 <__multiply>
 800b752:	6020      	str	r0, [r4, #0]
 800b754:	f8c0 9000 	str.w	r9, [r0]
 800b758:	4604      	mov	r4, r0
 800b75a:	e7e4      	b.n	800b726 <__pow5mult+0x6a>
 800b75c:	4638      	mov	r0, r7
 800b75e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b762:	bf00      	nop
 800b764:	0800d060 	.word	0x0800d060
 800b768:	0800ce15 	.word	0x0800ce15
 800b76c:	0800cf14 	.word	0x0800cf14

0800b770 <__lshift>:
 800b770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b774:	460c      	mov	r4, r1
 800b776:	6849      	ldr	r1, [r1, #4]
 800b778:	6923      	ldr	r3, [r4, #16]
 800b77a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b77e:	68a3      	ldr	r3, [r4, #8]
 800b780:	4607      	mov	r7, r0
 800b782:	4691      	mov	r9, r2
 800b784:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b788:	f108 0601 	add.w	r6, r8, #1
 800b78c:	42b3      	cmp	r3, r6
 800b78e:	db0b      	blt.n	800b7a8 <__lshift+0x38>
 800b790:	4638      	mov	r0, r7
 800b792:	f7ff fd91 	bl	800b2b8 <_Balloc>
 800b796:	4605      	mov	r5, r0
 800b798:	b948      	cbnz	r0, 800b7ae <__lshift+0x3e>
 800b79a:	4602      	mov	r2, r0
 800b79c:	4b2a      	ldr	r3, [pc, #168]	; (800b848 <__lshift+0xd8>)
 800b79e:	482b      	ldr	r0, [pc, #172]	; (800b84c <__lshift+0xdc>)
 800b7a0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b7a4:	f000 fcdc 	bl	800c160 <__assert_func>
 800b7a8:	3101      	adds	r1, #1
 800b7aa:	005b      	lsls	r3, r3, #1
 800b7ac:	e7ee      	b.n	800b78c <__lshift+0x1c>
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	f100 0114 	add.w	r1, r0, #20
 800b7b4:	f100 0210 	add.w	r2, r0, #16
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	4553      	cmp	r3, sl
 800b7bc:	db37      	blt.n	800b82e <__lshift+0xbe>
 800b7be:	6920      	ldr	r0, [r4, #16]
 800b7c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b7c4:	f104 0314 	add.w	r3, r4, #20
 800b7c8:	f019 091f 	ands.w	r9, r9, #31
 800b7cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b7d0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b7d4:	d02f      	beq.n	800b836 <__lshift+0xc6>
 800b7d6:	f1c9 0e20 	rsb	lr, r9, #32
 800b7da:	468a      	mov	sl, r1
 800b7dc:	f04f 0c00 	mov.w	ip, #0
 800b7e0:	681a      	ldr	r2, [r3, #0]
 800b7e2:	fa02 f209 	lsl.w	r2, r2, r9
 800b7e6:	ea42 020c 	orr.w	r2, r2, ip
 800b7ea:	f84a 2b04 	str.w	r2, [sl], #4
 800b7ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7f2:	4298      	cmp	r0, r3
 800b7f4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b7f8:	d8f2      	bhi.n	800b7e0 <__lshift+0x70>
 800b7fa:	1b03      	subs	r3, r0, r4
 800b7fc:	3b15      	subs	r3, #21
 800b7fe:	f023 0303 	bic.w	r3, r3, #3
 800b802:	3304      	adds	r3, #4
 800b804:	f104 0215 	add.w	r2, r4, #21
 800b808:	4290      	cmp	r0, r2
 800b80a:	bf38      	it	cc
 800b80c:	2304      	movcc	r3, #4
 800b80e:	f841 c003 	str.w	ip, [r1, r3]
 800b812:	f1bc 0f00 	cmp.w	ip, #0
 800b816:	d001      	beq.n	800b81c <__lshift+0xac>
 800b818:	f108 0602 	add.w	r6, r8, #2
 800b81c:	3e01      	subs	r6, #1
 800b81e:	4638      	mov	r0, r7
 800b820:	612e      	str	r6, [r5, #16]
 800b822:	4621      	mov	r1, r4
 800b824:	f7ff fd88 	bl	800b338 <_Bfree>
 800b828:	4628      	mov	r0, r5
 800b82a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b82e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b832:	3301      	adds	r3, #1
 800b834:	e7c1      	b.n	800b7ba <__lshift+0x4a>
 800b836:	3904      	subs	r1, #4
 800b838:	f853 2b04 	ldr.w	r2, [r3], #4
 800b83c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b840:	4298      	cmp	r0, r3
 800b842:	d8f9      	bhi.n	800b838 <__lshift+0xc8>
 800b844:	e7ea      	b.n	800b81c <__lshift+0xac>
 800b846:	bf00      	nop
 800b848:	0800ce87 	.word	0x0800ce87
 800b84c:	0800cf14 	.word	0x0800cf14

0800b850 <__mcmp>:
 800b850:	b530      	push	{r4, r5, lr}
 800b852:	6902      	ldr	r2, [r0, #16]
 800b854:	690c      	ldr	r4, [r1, #16]
 800b856:	1b12      	subs	r2, r2, r4
 800b858:	d10e      	bne.n	800b878 <__mcmp+0x28>
 800b85a:	f100 0314 	add.w	r3, r0, #20
 800b85e:	3114      	adds	r1, #20
 800b860:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b864:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b868:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b86c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b870:	42a5      	cmp	r5, r4
 800b872:	d003      	beq.n	800b87c <__mcmp+0x2c>
 800b874:	d305      	bcc.n	800b882 <__mcmp+0x32>
 800b876:	2201      	movs	r2, #1
 800b878:	4610      	mov	r0, r2
 800b87a:	bd30      	pop	{r4, r5, pc}
 800b87c:	4283      	cmp	r3, r0
 800b87e:	d3f3      	bcc.n	800b868 <__mcmp+0x18>
 800b880:	e7fa      	b.n	800b878 <__mcmp+0x28>
 800b882:	f04f 32ff 	mov.w	r2, #4294967295
 800b886:	e7f7      	b.n	800b878 <__mcmp+0x28>

0800b888 <__mdiff>:
 800b888:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b88c:	460c      	mov	r4, r1
 800b88e:	4606      	mov	r6, r0
 800b890:	4611      	mov	r1, r2
 800b892:	4620      	mov	r0, r4
 800b894:	4690      	mov	r8, r2
 800b896:	f7ff ffdb 	bl	800b850 <__mcmp>
 800b89a:	1e05      	subs	r5, r0, #0
 800b89c:	d110      	bne.n	800b8c0 <__mdiff+0x38>
 800b89e:	4629      	mov	r1, r5
 800b8a0:	4630      	mov	r0, r6
 800b8a2:	f7ff fd09 	bl	800b2b8 <_Balloc>
 800b8a6:	b930      	cbnz	r0, 800b8b6 <__mdiff+0x2e>
 800b8a8:	4b3a      	ldr	r3, [pc, #232]	; (800b994 <__mdiff+0x10c>)
 800b8aa:	4602      	mov	r2, r0
 800b8ac:	f240 2132 	movw	r1, #562	; 0x232
 800b8b0:	4839      	ldr	r0, [pc, #228]	; (800b998 <__mdiff+0x110>)
 800b8b2:	f000 fc55 	bl	800c160 <__assert_func>
 800b8b6:	2301      	movs	r3, #1
 800b8b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b8bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8c0:	bfa4      	itt	ge
 800b8c2:	4643      	movge	r3, r8
 800b8c4:	46a0      	movge	r8, r4
 800b8c6:	4630      	mov	r0, r6
 800b8c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b8cc:	bfa6      	itte	ge
 800b8ce:	461c      	movge	r4, r3
 800b8d0:	2500      	movge	r5, #0
 800b8d2:	2501      	movlt	r5, #1
 800b8d4:	f7ff fcf0 	bl	800b2b8 <_Balloc>
 800b8d8:	b920      	cbnz	r0, 800b8e4 <__mdiff+0x5c>
 800b8da:	4b2e      	ldr	r3, [pc, #184]	; (800b994 <__mdiff+0x10c>)
 800b8dc:	4602      	mov	r2, r0
 800b8de:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b8e2:	e7e5      	b.n	800b8b0 <__mdiff+0x28>
 800b8e4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b8e8:	6926      	ldr	r6, [r4, #16]
 800b8ea:	60c5      	str	r5, [r0, #12]
 800b8ec:	f104 0914 	add.w	r9, r4, #20
 800b8f0:	f108 0514 	add.w	r5, r8, #20
 800b8f4:	f100 0e14 	add.w	lr, r0, #20
 800b8f8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b8fc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b900:	f108 0210 	add.w	r2, r8, #16
 800b904:	46f2      	mov	sl, lr
 800b906:	2100      	movs	r1, #0
 800b908:	f859 3b04 	ldr.w	r3, [r9], #4
 800b90c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b910:	fa1f f883 	uxth.w	r8, r3
 800b914:	fa11 f18b 	uxtah	r1, r1, fp
 800b918:	0c1b      	lsrs	r3, r3, #16
 800b91a:	eba1 0808 	sub.w	r8, r1, r8
 800b91e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b922:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b926:	fa1f f888 	uxth.w	r8, r8
 800b92a:	1419      	asrs	r1, r3, #16
 800b92c:	454e      	cmp	r6, r9
 800b92e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b932:	f84a 3b04 	str.w	r3, [sl], #4
 800b936:	d8e7      	bhi.n	800b908 <__mdiff+0x80>
 800b938:	1b33      	subs	r3, r6, r4
 800b93a:	3b15      	subs	r3, #21
 800b93c:	f023 0303 	bic.w	r3, r3, #3
 800b940:	3304      	adds	r3, #4
 800b942:	3415      	adds	r4, #21
 800b944:	42a6      	cmp	r6, r4
 800b946:	bf38      	it	cc
 800b948:	2304      	movcc	r3, #4
 800b94a:	441d      	add	r5, r3
 800b94c:	4473      	add	r3, lr
 800b94e:	469e      	mov	lr, r3
 800b950:	462e      	mov	r6, r5
 800b952:	4566      	cmp	r6, ip
 800b954:	d30e      	bcc.n	800b974 <__mdiff+0xec>
 800b956:	f10c 0203 	add.w	r2, ip, #3
 800b95a:	1b52      	subs	r2, r2, r5
 800b95c:	f022 0203 	bic.w	r2, r2, #3
 800b960:	3d03      	subs	r5, #3
 800b962:	45ac      	cmp	ip, r5
 800b964:	bf38      	it	cc
 800b966:	2200      	movcc	r2, #0
 800b968:	441a      	add	r2, r3
 800b96a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b96e:	b17b      	cbz	r3, 800b990 <__mdiff+0x108>
 800b970:	6107      	str	r7, [r0, #16]
 800b972:	e7a3      	b.n	800b8bc <__mdiff+0x34>
 800b974:	f856 8b04 	ldr.w	r8, [r6], #4
 800b978:	fa11 f288 	uxtah	r2, r1, r8
 800b97c:	1414      	asrs	r4, r2, #16
 800b97e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b982:	b292      	uxth	r2, r2
 800b984:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b988:	f84e 2b04 	str.w	r2, [lr], #4
 800b98c:	1421      	asrs	r1, r4, #16
 800b98e:	e7e0      	b.n	800b952 <__mdiff+0xca>
 800b990:	3f01      	subs	r7, #1
 800b992:	e7ea      	b.n	800b96a <__mdiff+0xe2>
 800b994:	0800ce87 	.word	0x0800ce87
 800b998:	0800cf14 	.word	0x0800cf14

0800b99c <__ulp>:
 800b99c:	b082      	sub	sp, #8
 800b99e:	ed8d 0b00 	vstr	d0, [sp]
 800b9a2:	9b01      	ldr	r3, [sp, #4]
 800b9a4:	4912      	ldr	r1, [pc, #72]	; (800b9f0 <__ulp+0x54>)
 800b9a6:	4019      	ands	r1, r3
 800b9a8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b9ac:	2900      	cmp	r1, #0
 800b9ae:	dd05      	ble.n	800b9bc <__ulp+0x20>
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	460b      	mov	r3, r1
 800b9b4:	ec43 2b10 	vmov	d0, r2, r3
 800b9b8:	b002      	add	sp, #8
 800b9ba:	4770      	bx	lr
 800b9bc:	4249      	negs	r1, r1
 800b9be:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b9c2:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b9c6:	f04f 0200 	mov.w	r2, #0
 800b9ca:	f04f 0300 	mov.w	r3, #0
 800b9ce:	da04      	bge.n	800b9da <__ulp+0x3e>
 800b9d0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b9d4:	fa41 f300 	asr.w	r3, r1, r0
 800b9d8:	e7ec      	b.n	800b9b4 <__ulp+0x18>
 800b9da:	f1a0 0114 	sub.w	r1, r0, #20
 800b9de:	291e      	cmp	r1, #30
 800b9e0:	bfda      	itte	le
 800b9e2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b9e6:	fa20 f101 	lsrle.w	r1, r0, r1
 800b9ea:	2101      	movgt	r1, #1
 800b9ec:	460a      	mov	r2, r1
 800b9ee:	e7e1      	b.n	800b9b4 <__ulp+0x18>
 800b9f0:	7ff00000 	.word	0x7ff00000

0800b9f4 <__b2d>:
 800b9f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9f6:	6905      	ldr	r5, [r0, #16]
 800b9f8:	f100 0714 	add.w	r7, r0, #20
 800b9fc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ba00:	1f2e      	subs	r6, r5, #4
 800ba02:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ba06:	4620      	mov	r0, r4
 800ba08:	f7ff fd48 	bl	800b49c <__hi0bits>
 800ba0c:	f1c0 0320 	rsb	r3, r0, #32
 800ba10:	280a      	cmp	r0, #10
 800ba12:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ba90 <__b2d+0x9c>
 800ba16:	600b      	str	r3, [r1, #0]
 800ba18:	dc14      	bgt.n	800ba44 <__b2d+0x50>
 800ba1a:	f1c0 0e0b 	rsb	lr, r0, #11
 800ba1e:	fa24 f10e 	lsr.w	r1, r4, lr
 800ba22:	42b7      	cmp	r7, r6
 800ba24:	ea41 030c 	orr.w	r3, r1, ip
 800ba28:	bf34      	ite	cc
 800ba2a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ba2e:	2100      	movcs	r1, #0
 800ba30:	3015      	adds	r0, #21
 800ba32:	fa04 f000 	lsl.w	r0, r4, r0
 800ba36:	fa21 f10e 	lsr.w	r1, r1, lr
 800ba3a:	ea40 0201 	orr.w	r2, r0, r1
 800ba3e:	ec43 2b10 	vmov	d0, r2, r3
 800ba42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba44:	42b7      	cmp	r7, r6
 800ba46:	bf3a      	itte	cc
 800ba48:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ba4c:	f1a5 0608 	subcc.w	r6, r5, #8
 800ba50:	2100      	movcs	r1, #0
 800ba52:	380b      	subs	r0, #11
 800ba54:	d017      	beq.n	800ba86 <__b2d+0x92>
 800ba56:	f1c0 0c20 	rsb	ip, r0, #32
 800ba5a:	fa04 f500 	lsl.w	r5, r4, r0
 800ba5e:	42be      	cmp	r6, r7
 800ba60:	fa21 f40c 	lsr.w	r4, r1, ip
 800ba64:	ea45 0504 	orr.w	r5, r5, r4
 800ba68:	bf8c      	ite	hi
 800ba6a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ba6e:	2400      	movls	r4, #0
 800ba70:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ba74:	fa01 f000 	lsl.w	r0, r1, r0
 800ba78:	fa24 f40c 	lsr.w	r4, r4, ip
 800ba7c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ba80:	ea40 0204 	orr.w	r2, r0, r4
 800ba84:	e7db      	b.n	800ba3e <__b2d+0x4a>
 800ba86:	ea44 030c 	orr.w	r3, r4, ip
 800ba8a:	460a      	mov	r2, r1
 800ba8c:	e7d7      	b.n	800ba3e <__b2d+0x4a>
 800ba8e:	bf00      	nop
 800ba90:	3ff00000 	.word	0x3ff00000

0800ba94 <__d2b>:
 800ba94:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ba98:	4689      	mov	r9, r1
 800ba9a:	2101      	movs	r1, #1
 800ba9c:	ec57 6b10 	vmov	r6, r7, d0
 800baa0:	4690      	mov	r8, r2
 800baa2:	f7ff fc09 	bl	800b2b8 <_Balloc>
 800baa6:	4604      	mov	r4, r0
 800baa8:	b930      	cbnz	r0, 800bab8 <__d2b+0x24>
 800baaa:	4602      	mov	r2, r0
 800baac:	4b25      	ldr	r3, [pc, #148]	; (800bb44 <__d2b+0xb0>)
 800baae:	4826      	ldr	r0, [pc, #152]	; (800bb48 <__d2b+0xb4>)
 800bab0:	f240 310a 	movw	r1, #778	; 0x30a
 800bab4:	f000 fb54 	bl	800c160 <__assert_func>
 800bab8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800babc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bac0:	bb35      	cbnz	r5, 800bb10 <__d2b+0x7c>
 800bac2:	2e00      	cmp	r6, #0
 800bac4:	9301      	str	r3, [sp, #4]
 800bac6:	d028      	beq.n	800bb1a <__d2b+0x86>
 800bac8:	4668      	mov	r0, sp
 800baca:	9600      	str	r6, [sp, #0]
 800bacc:	f7ff fd06 	bl	800b4dc <__lo0bits>
 800bad0:	9900      	ldr	r1, [sp, #0]
 800bad2:	b300      	cbz	r0, 800bb16 <__d2b+0x82>
 800bad4:	9a01      	ldr	r2, [sp, #4]
 800bad6:	f1c0 0320 	rsb	r3, r0, #32
 800bada:	fa02 f303 	lsl.w	r3, r2, r3
 800bade:	430b      	orrs	r3, r1
 800bae0:	40c2      	lsrs	r2, r0
 800bae2:	6163      	str	r3, [r4, #20]
 800bae4:	9201      	str	r2, [sp, #4]
 800bae6:	9b01      	ldr	r3, [sp, #4]
 800bae8:	61a3      	str	r3, [r4, #24]
 800baea:	2b00      	cmp	r3, #0
 800baec:	bf14      	ite	ne
 800baee:	2202      	movne	r2, #2
 800baf0:	2201      	moveq	r2, #1
 800baf2:	6122      	str	r2, [r4, #16]
 800baf4:	b1d5      	cbz	r5, 800bb2c <__d2b+0x98>
 800baf6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bafa:	4405      	add	r5, r0
 800bafc:	f8c9 5000 	str.w	r5, [r9]
 800bb00:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bb04:	f8c8 0000 	str.w	r0, [r8]
 800bb08:	4620      	mov	r0, r4
 800bb0a:	b003      	add	sp, #12
 800bb0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb14:	e7d5      	b.n	800bac2 <__d2b+0x2e>
 800bb16:	6161      	str	r1, [r4, #20]
 800bb18:	e7e5      	b.n	800bae6 <__d2b+0x52>
 800bb1a:	a801      	add	r0, sp, #4
 800bb1c:	f7ff fcde 	bl	800b4dc <__lo0bits>
 800bb20:	9b01      	ldr	r3, [sp, #4]
 800bb22:	6163      	str	r3, [r4, #20]
 800bb24:	2201      	movs	r2, #1
 800bb26:	6122      	str	r2, [r4, #16]
 800bb28:	3020      	adds	r0, #32
 800bb2a:	e7e3      	b.n	800baf4 <__d2b+0x60>
 800bb2c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bb30:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bb34:	f8c9 0000 	str.w	r0, [r9]
 800bb38:	6918      	ldr	r0, [r3, #16]
 800bb3a:	f7ff fcaf 	bl	800b49c <__hi0bits>
 800bb3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bb42:	e7df      	b.n	800bb04 <__d2b+0x70>
 800bb44:	0800ce87 	.word	0x0800ce87
 800bb48:	0800cf14 	.word	0x0800cf14

0800bb4c <__ratio>:
 800bb4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb50:	4688      	mov	r8, r1
 800bb52:	4669      	mov	r1, sp
 800bb54:	4681      	mov	r9, r0
 800bb56:	f7ff ff4d 	bl	800b9f4 <__b2d>
 800bb5a:	a901      	add	r1, sp, #4
 800bb5c:	4640      	mov	r0, r8
 800bb5e:	ec55 4b10 	vmov	r4, r5, d0
 800bb62:	f7ff ff47 	bl	800b9f4 <__b2d>
 800bb66:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bb6a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800bb6e:	eba3 0c02 	sub.w	ip, r3, r2
 800bb72:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bb76:	1a9b      	subs	r3, r3, r2
 800bb78:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800bb7c:	ec51 0b10 	vmov	r0, r1, d0
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	bfd6      	itet	le
 800bb84:	460a      	movle	r2, r1
 800bb86:	462a      	movgt	r2, r5
 800bb88:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bb8c:	468b      	mov	fp, r1
 800bb8e:	462f      	mov	r7, r5
 800bb90:	bfd4      	ite	le
 800bb92:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800bb96:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bb9a:	4620      	mov	r0, r4
 800bb9c:	ee10 2a10 	vmov	r2, s0
 800bba0:	465b      	mov	r3, fp
 800bba2:	4639      	mov	r1, r7
 800bba4:	f7f4 fe72 	bl	800088c <__aeabi_ddiv>
 800bba8:	ec41 0b10 	vmov	d0, r0, r1
 800bbac:	b003      	add	sp, #12
 800bbae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bbb2 <__copybits>:
 800bbb2:	3901      	subs	r1, #1
 800bbb4:	b570      	push	{r4, r5, r6, lr}
 800bbb6:	1149      	asrs	r1, r1, #5
 800bbb8:	6914      	ldr	r4, [r2, #16]
 800bbba:	3101      	adds	r1, #1
 800bbbc:	f102 0314 	add.w	r3, r2, #20
 800bbc0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bbc4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bbc8:	1f05      	subs	r5, r0, #4
 800bbca:	42a3      	cmp	r3, r4
 800bbcc:	d30c      	bcc.n	800bbe8 <__copybits+0x36>
 800bbce:	1aa3      	subs	r3, r4, r2
 800bbd0:	3b11      	subs	r3, #17
 800bbd2:	f023 0303 	bic.w	r3, r3, #3
 800bbd6:	3211      	adds	r2, #17
 800bbd8:	42a2      	cmp	r2, r4
 800bbda:	bf88      	it	hi
 800bbdc:	2300      	movhi	r3, #0
 800bbde:	4418      	add	r0, r3
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	4288      	cmp	r0, r1
 800bbe4:	d305      	bcc.n	800bbf2 <__copybits+0x40>
 800bbe6:	bd70      	pop	{r4, r5, r6, pc}
 800bbe8:	f853 6b04 	ldr.w	r6, [r3], #4
 800bbec:	f845 6f04 	str.w	r6, [r5, #4]!
 800bbf0:	e7eb      	b.n	800bbca <__copybits+0x18>
 800bbf2:	f840 3b04 	str.w	r3, [r0], #4
 800bbf6:	e7f4      	b.n	800bbe2 <__copybits+0x30>

0800bbf8 <__any_on>:
 800bbf8:	f100 0214 	add.w	r2, r0, #20
 800bbfc:	6900      	ldr	r0, [r0, #16]
 800bbfe:	114b      	asrs	r3, r1, #5
 800bc00:	4298      	cmp	r0, r3
 800bc02:	b510      	push	{r4, lr}
 800bc04:	db11      	blt.n	800bc2a <__any_on+0x32>
 800bc06:	dd0a      	ble.n	800bc1e <__any_on+0x26>
 800bc08:	f011 011f 	ands.w	r1, r1, #31
 800bc0c:	d007      	beq.n	800bc1e <__any_on+0x26>
 800bc0e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bc12:	fa24 f001 	lsr.w	r0, r4, r1
 800bc16:	fa00 f101 	lsl.w	r1, r0, r1
 800bc1a:	428c      	cmp	r4, r1
 800bc1c:	d10b      	bne.n	800bc36 <__any_on+0x3e>
 800bc1e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bc22:	4293      	cmp	r3, r2
 800bc24:	d803      	bhi.n	800bc2e <__any_on+0x36>
 800bc26:	2000      	movs	r0, #0
 800bc28:	bd10      	pop	{r4, pc}
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	e7f7      	b.n	800bc1e <__any_on+0x26>
 800bc2e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bc32:	2900      	cmp	r1, #0
 800bc34:	d0f5      	beq.n	800bc22 <__any_on+0x2a>
 800bc36:	2001      	movs	r0, #1
 800bc38:	e7f6      	b.n	800bc28 <__any_on+0x30>

0800bc3a <_calloc_r>:
 800bc3a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bc3c:	fba1 2402 	umull	r2, r4, r1, r2
 800bc40:	b94c      	cbnz	r4, 800bc56 <_calloc_r+0x1c>
 800bc42:	4611      	mov	r1, r2
 800bc44:	9201      	str	r2, [sp, #4]
 800bc46:	f000 f87b 	bl	800bd40 <_malloc_r>
 800bc4a:	9a01      	ldr	r2, [sp, #4]
 800bc4c:	4605      	mov	r5, r0
 800bc4e:	b930      	cbnz	r0, 800bc5e <_calloc_r+0x24>
 800bc50:	4628      	mov	r0, r5
 800bc52:	b003      	add	sp, #12
 800bc54:	bd30      	pop	{r4, r5, pc}
 800bc56:	220c      	movs	r2, #12
 800bc58:	6002      	str	r2, [r0, #0]
 800bc5a:	2500      	movs	r5, #0
 800bc5c:	e7f8      	b.n	800bc50 <_calloc_r+0x16>
 800bc5e:	4621      	mov	r1, r4
 800bc60:	f7fc fe0e 	bl	8008880 <memset>
 800bc64:	e7f4      	b.n	800bc50 <_calloc_r+0x16>
	...

0800bc68 <_free_r>:
 800bc68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bc6a:	2900      	cmp	r1, #0
 800bc6c:	d044      	beq.n	800bcf8 <_free_r+0x90>
 800bc6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc72:	9001      	str	r0, [sp, #4]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	f1a1 0404 	sub.w	r4, r1, #4
 800bc7a:	bfb8      	it	lt
 800bc7c:	18e4      	addlt	r4, r4, r3
 800bc7e:	f000 fab9 	bl	800c1f4 <__malloc_lock>
 800bc82:	4a1e      	ldr	r2, [pc, #120]	; (800bcfc <_free_r+0x94>)
 800bc84:	9801      	ldr	r0, [sp, #4]
 800bc86:	6813      	ldr	r3, [r2, #0]
 800bc88:	b933      	cbnz	r3, 800bc98 <_free_r+0x30>
 800bc8a:	6063      	str	r3, [r4, #4]
 800bc8c:	6014      	str	r4, [r2, #0]
 800bc8e:	b003      	add	sp, #12
 800bc90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bc94:	f000 bab4 	b.w	800c200 <__malloc_unlock>
 800bc98:	42a3      	cmp	r3, r4
 800bc9a:	d908      	bls.n	800bcae <_free_r+0x46>
 800bc9c:	6825      	ldr	r5, [r4, #0]
 800bc9e:	1961      	adds	r1, r4, r5
 800bca0:	428b      	cmp	r3, r1
 800bca2:	bf01      	itttt	eq
 800bca4:	6819      	ldreq	r1, [r3, #0]
 800bca6:	685b      	ldreq	r3, [r3, #4]
 800bca8:	1949      	addeq	r1, r1, r5
 800bcaa:	6021      	streq	r1, [r4, #0]
 800bcac:	e7ed      	b.n	800bc8a <_free_r+0x22>
 800bcae:	461a      	mov	r2, r3
 800bcb0:	685b      	ldr	r3, [r3, #4]
 800bcb2:	b10b      	cbz	r3, 800bcb8 <_free_r+0x50>
 800bcb4:	42a3      	cmp	r3, r4
 800bcb6:	d9fa      	bls.n	800bcae <_free_r+0x46>
 800bcb8:	6811      	ldr	r1, [r2, #0]
 800bcba:	1855      	adds	r5, r2, r1
 800bcbc:	42a5      	cmp	r5, r4
 800bcbe:	d10b      	bne.n	800bcd8 <_free_r+0x70>
 800bcc0:	6824      	ldr	r4, [r4, #0]
 800bcc2:	4421      	add	r1, r4
 800bcc4:	1854      	adds	r4, r2, r1
 800bcc6:	42a3      	cmp	r3, r4
 800bcc8:	6011      	str	r1, [r2, #0]
 800bcca:	d1e0      	bne.n	800bc8e <_free_r+0x26>
 800bccc:	681c      	ldr	r4, [r3, #0]
 800bcce:	685b      	ldr	r3, [r3, #4]
 800bcd0:	6053      	str	r3, [r2, #4]
 800bcd2:	4421      	add	r1, r4
 800bcd4:	6011      	str	r1, [r2, #0]
 800bcd6:	e7da      	b.n	800bc8e <_free_r+0x26>
 800bcd8:	d902      	bls.n	800bce0 <_free_r+0x78>
 800bcda:	230c      	movs	r3, #12
 800bcdc:	6003      	str	r3, [r0, #0]
 800bcde:	e7d6      	b.n	800bc8e <_free_r+0x26>
 800bce0:	6825      	ldr	r5, [r4, #0]
 800bce2:	1961      	adds	r1, r4, r5
 800bce4:	428b      	cmp	r3, r1
 800bce6:	bf04      	itt	eq
 800bce8:	6819      	ldreq	r1, [r3, #0]
 800bcea:	685b      	ldreq	r3, [r3, #4]
 800bcec:	6063      	str	r3, [r4, #4]
 800bcee:	bf04      	itt	eq
 800bcf0:	1949      	addeq	r1, r1, r5
 800bcf2:	6021      	streq	r1, [r4, #0]
 800bcf4:	6054      	str	r4, [r2, #4]
 800bcf6:	e7ca      	b.n	800bc8e <_free_r+0x26>
 800bcf8:	b003      	add	sp, #12
 800bcfa:	bd30      	pop	{r4, r5, pc}
 800bcfc:	200008a8 	.word	0x200008a8

0800bd00 <sbrk_aligned>:
 800bd00:	b570      	push	{r4, r5, r6, lr}
 800bd02:	4e0e      	ldr	r6, [pc, #56]	; (800bd3c <sbrk_aligned+0x3c>)
 800bd04:	460c      	mov	r4, r1
 800bd06:	6831      	ldr	r1, [r6, #0]
 800bd08:	4605      	mov	r5, r0
 800bd0a:	b911      	cbnz	r1, 800bd12 <sbrk_aligned+0x12>
 800bd0c:	f000 f9f0 	bl	800c0f0 <_sbrk_r>
 800bd10:	6030      	str	r0, [r6, #0]
 800bd12:	4621      	mov	r1, r4
 800bd14:	4628      	mov	r0, r5
 800bd16:	f000 f9eb 	bl	800c0f0 <_sbrk_r>
 800bd1a:	1c43      	adds	r3, r0, #1
 800bd1c:	d00a      	beq.n	800bd34 <sbrk_aligned+0x34>
 800bd1e:	1cc4      	adds	r4, r0, #3
 800bd20:	f024 0403 	bic.w	r4, r4, #3
 800bd24:	42a0      	cmp	r0, r4
 800bd26:	d007      	beq.n	800bd38 <sbrk_aligned+0x38>
 800bd28:	1a21      	subs	r1, r4, r0
 800bd2a:	4628      	mov	r0, r5
 800bd2c:	f000 f9e0 	bl	800c0f0 <_sbrk_r>
 800bd30:	3001      	adds	r0, #1
 800bd32:	d101      	bne.n	800bd38 <sbrk_aligned+0x38>
 800bd34:	f04f 34ff 	mov.w	r4, #4294967295
 800bd38:	4620      	mov	r0, r4
 800bd3a:	bd70      	pop	{r4, r5, r6, pc}
 800bd3c:	200008ac 	.word	0x200008ac

0800bd40 <_malloc_r>:
 800bd40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd44:	1ccd      	adds	r5, r1, #3
 800bd46:	f025 0503 	bic.w	r5, r5, #3
 800bd4a:	3508      	adds	r5, #8
 800bd4c:	2d0c      	cmp	r5, #12
 800bd4e:	bf38      	it	cc
 800bd50:	250c      	movcc	r5, #12
 800bd52:	2d00      	cmp	r5, #0
 800bd54:	4607      	mov	r7, r0
 800bd56:	db01      	blt.n	800bd5c <_malloc_r+0x1c>
 800bd58:	42a9      	cmp	r1, r5
 800bd5a:	d905      	bls.n	800bd68 <_malloc_r+0x28>
 800bd5c:	230c      	movs	r3, #12
 800bd5e:	603b      	str	r3, [r7, #0]
 800bd60:	2600      	movs	r6, #0
 800bd62:	4630      	mov	r0, r6
 800bd64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd68:	4e2e      	ldr	r6, [pc, #184]	; (800be24 <_malloc_r+0xe4>)
 800bd6a:	f000 fa43 	bl	800c1f4 <__malloc_lock>
 800bd6e:	6833      	ldr	r3, [r6, #0]
 800bd70:	461c      	mov	r4, r3
 800bd72:	bb34      	cbnz	r4, 800bdc2 <_malloc_r+0x82>
 800bd74:	4629      	mov	r1, r5
 800bd76:	4638      	mov	r0, r7
 800bd78:	f7ff ffc2 	bl	800bd00 <sbrk_aligned>
 800bd7c:	1c43      	adds	r3, r0, #1
 800bd7e:	4604      	mov	r4, r0
 800bd80:	d14d      	bne.n	800be1e <_malloc_r+0xde>
 800bd82:	6834      	ldr	r4, [r6, #0]
 800bd84:	4626      	mov	r6, r4
 800bd86:	2e00      	cmp	r6, #0
 800bd88:	d140      	bne.n	800be0c <_malloc_r+0xcc>
 800bd8a:	6823      	ldr	r3, [r4, #0]
 800bd8c:	4631      	mov	r1, r6
 800bd8e:	4638      	mov	r0, r7
 800bd90:	eb04 0803 	add.w	r8, r4, r3
 800bd94:	f000 f9ac 	bl	800c0f0 <_sbrk_r>
 800bd98:	4580      	cmp	r8, r0
 800bd9a:	d13a      	bne.n	800be12 <_malloc_r+0xd2>
 800bd9c:	6821      	ldr	r1, [r4, #0]
 800bd9e:	3503      	adds	r5, #3
 800bda0:	1a6d      	subs	r5, r5, r1
 800bda2:	f025 0503 	bic.w	r5, r5, #3
 800bda6:	3508      	adds	r5, #8
 800bda8:	2d0c      	cmp	r5, #12
 800bdaa:	bf38      	it	cc
 800bdac:	250c      	movcc	r5, #12
 800bdae:	4629      	mov	r1, r5
 800bdb0:	4638      	mov	r0, r7
 800bdb2:	f7ff ffa5 	bl	800bd00 <sbrk_aligned>
 800bdb6:	3001      	adds	r0, #1
 800bdb8:	d02b      	beq.n	800be12 <_malloc_r+0xd2>
 800bdba:	6823      	ldr	r3, [r4, #0]
 800bdbc:	442b      	add	r3, r5
 800bdbe:	6023      	str	r3, [r4, #0]
 800bdc0:	e00e      	b.n	800bde0 <_malloc_r+0xa0>
 800bdc2:	6822      	ldr	r2, [r4, #0]
 800bdc4:	1b52      	subs	r2, r2, r5
 800bdc6:	d41e      	bmi.n	800be06 <_malloc_r+0xc6>
 800bdc8:	2a0b      	cmp	r2, #11
 800bdca:	d916      	bls.n	800bdfa <_malloc_r+0xba>
 800bdcc:	1961      	adds	r1, r4, r5
 800bdce:	42a3      	cmp	r3, r4
 800bdd0:	6025      	str	r5, [r4, #0]
 800bdd2:	bf18      	it	ne
 800bdd4:	6059      	strne	r1, [r3, #4]
 800bdd6:	6863      	ldr	r3, [r4, #4]
 800bdd8:	bf08      	it	eq
 800bdda:	6031      	streq	r1, [r6, #0]
 800bddc:	5162      	str	r2, [r4, r5]
 800bdde:	604b      	str	r3, [r1, #4]
 800bde0:	4638      	mov	r0, r7
 800bde2:	f104 060b 	add.w	r6, r4, #11
 800bde6:	f000 fa0b 	bl	800c200 <__malloc_unlock>
 800bdea:	f026 0607 	bic.w	r6, r6, #7
 800bdee:	1d23      	adds	r3, r4, #4
 800bdf0:	1af2      	subs	r2, r6, r3
 800bdf2:	d0b6      	beq.n	800bd62 <_malloc_r+0x22>
 800bdf4:	1b9b      	subs	r3, r3, r6
 800bdf6:	50a3      	str	r3, [r4, r2]
 800bdf8:	e7b3      	b.n	800bd62 <_malloc_r+0x22>
 800bdfa:	6862      	ldr	r2, [r4, #4]
 800bdfc:	42a3      	cmp	r3, r4
 800bdfe:	bf0c      	ite	eq
 800be00:	6032      	streq	r2, [r6, #0]
 800be02:	605a      	strne	r2, [r3, #4]
 800be04:	e7ec      	b.n	800bde0 <_malloc_r+0xa0>
 800be06:	4623      	mov	r3, r4
 800be08:	6864      	ldr	r4, [r4, #4]
 800be0a:	e7b2      	b.n	800bd72 <_malloc_r+0x32>
 800be0c:	4634      	mov	r4, r6
 800be0e:	6876      	ldr	r6, [r6, #4]
 800be10:	e7b9      	b.n	800bd86 <_malloc_r+0x46>
 800be12:	230c      	movs	r3, #12
 800be14:	603b      	str	r3, [r7, #0]
 800be16:	4638      	mov	r0, r7
 800be18:	f000 f9f2 	bl	800c200 <__malloc_unlock>
 800be1c:	e7a1      	b.n	800bd62 <_malloc_r+0x22>
 800be1e:	6025      	str	r5, [r4, #0]
 800be20:	e7de      	b.n	800bde0 <_malloc_r+0xa0>
 800be22:	bf00      	nop
 800be24:	200008a8 	.word	0x200008a8

0800be28 <__ssputs_r>:
 800be28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be2c:	688e      	ldr	r6, [r1, #8]
 800be2e:	429e      	cmp	r6, r3
 800be30:	4682      	mov	sl, r0
 800be32:	460c      	mov	r4, r1
 800be34:	4690      	mov	r8, r2
 800be36:	461f      	mov	r7, r3
 800be38:	d838      	bhi.n	800beac <__ssputs_r+0x84>
 800be3a:	898a      	ldrh	r2, [r1, #12]
 800be3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800be40:	d032      	beq.n	800bea8 <__ssputs_r+0x80>
 800be42:	6825      	ldr	r5, [r4, #0]
 800be44:	6909      	ldr	r1, [r1, #16]
 800be46:	eba5 0901 	sub.w	r9, r5, r1
 800be4a:	6965      	ldr	r5, [r4, #20]
 800be4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800be50:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800be54:	3301      	adds	r3, #1
 800be56:	444b      	add	r3, r9
 800be58:	106d      	asrs	r5, r5, #1
 800be5a:	429d      	cmp	r5, r3
 800be5c:	bf38      	it	cc
 800be5e:	461d      	movcc	r5, r3
 800be60:	0553      	lsls	r3, r2, #21
 800be62:	d531      	bpl.n	800bec8 <__ssputs_r+0xa0>
 800be64:	4629      	mov	r1, r5
 800be66:	f7ff ff6b 	bl	800bd40 <_malloc_r>
 800be6a:	4606      	mov	r6, r0
 800be6c:	b950      	cbnz	r0, 800be84 <__ssputs_r+0x5c>
 800be6e:	230c      	movs	r3, #12
 800be70:	f8ca 3000 	str.w	r3, [sl]
 800be74:	89a3      	ldrh	r3, [r4, #12]
 800be76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be7a:	81a3      	strh	r3, [r4, #12]
 800be7c:	f04f 30ff 	mov.w	r0, #4294967295
 800be80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be84:	6921      	ldr	r1, [r4, #16]
 800be86:	464a      	mov	r2, r9
 800be88:	f7fc fcec 	bl	8008864 <memcpy>
 800be8c:	89a3      	ldrh	r3, [r4, #12]
 800be8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800be92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be96:	81a3      	strh	r3, [r4, #12]
 800be98:	6126      	str	r6, [r4, #16]
 800be9a:	6165      	str	r5, [r4, #20]
 800be9c:	444e      	add	r6, r9
 800be9e:	eba5 0509 	sub.w	r5, r5, r9
 800bea2:	6026      	str	r6, [r4, #0]
 800bea4:	60a5      	str	r5, [r4, #8]
 800bea6:	463e      	mov	r6, r7
 800bea8:	42be      	cmp	r6, r7
 800beaa:	d900      	bls.n	800beae <__ssputs_r+0x86>
 800beac:	463e      	mov	r6, r7
 800beae:	6820      	ldr	r0, [r4, #0]
 800beb0:	4632      	mov	r2, r6
 800beb2:	4641      	mov	r1, r8
 800beb4:	f000 f984 	bl	800c1c0 <memmove>
 800beb8:	68a3      	ldr	r3, [r4, #8]
 800beba:	1b9b      	subs	r3, r3, r6
 800bebc:	60a3      	str	r3, [r4, #8]
 800bebe:	6823      	ldr	r3, [r4, #0]
 800bec0:	4433      	add	r3, r6
 800bec2:	6023      	str	r3, [r4, #0]
 800bec4:	2000      	movs	r0, #0
 800bec6:	e7db      	b.n	800be80 <__ssputs_r+0x58>
 800bec8:	462a      	mov	r2, r5
 800beca:	f000 f99f 	bl	800c20c <_realloc_r>
 800bece:	4606      	mov	r6, r0
 800bed0:	2800      	cmp	r0, #0
 800bed2:	d1e1      	bne.n	800be98 <__ssputs_r+0x70>
 800bed4:	6921      	ldr	r1, [r4, #16]
 800bed6:	4650      	mov	r0, sl
 800bed8:	f7ff fec6 	bl	800bc68 <_free_r>
 800bedc:	e7c7      	b.n	800be6e <__ssputs_r+0x46>
	...

0800bee0 <_svfiprintf_r>:
 800bee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bee4:	4698      	mov	r8, r3
 800bee6:	898b      	ldrh	r3, [r1, #12]
 800bee8:	061b      	lsls	r3, r3, #24
 800beea:	b09d      	sub	sp, #116	; 0x74
 800beec:	4607      	mov	r7, r0
 800beee:	460d      	mov	r5, r1
 800bef0:	4614      	mov	r4, r2
 800bef2:	d50e      	bpl.n	800bf12 <_svfiprintf_r+0x32>
 800bef4:	690b      	ldr	r3, [r1, #16]
 800bef6:	b963      	cbnz	r3, 800bf12 <_svfiprintf_r+0x32>
 800bef8:	2140      	movs	r1, #64	; 0x40
 800befa:	f7ff ff21 	bl	800bd40 <_malloc_r>
 800befe:	6028      	str	r0, [r5, #0]
 800bf00:	6128      	str	r0, [r5, #16]
 800bf02:	b920      	cbnz	r0, 800bf0e <_svfiprintf_r+0x2e>
 800bf04:	230c      	movs	r3, #12
 800bf06:	603b      	str	r3, [r7, #0]
 800bf08:	f04f 30ff 	mov.w	r0, #4294967295
 800bf0c:	e0d1      	b.n	800c0b2 <_svfiprintf_r+0x1d2>
 800bf0e:	2340      	movs	r3, #64	; 0x40
 800bf10:	616b      	str	r3, [r5, #20]
 800bf12:	2300      	movs	r3, #0
 800bf14:	9309      	str	r3, [sp, #36]	; 0x24
 800bf16:	2320      	movs	r3, #32
 800bf18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bf1c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf20:	2330      	movs	r3, #48	; 0x30
 800bf22:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c0cc <_svfiprintf_r+0x1ec>
 800bf26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bf2a:	f04f 0901 	mov.w	r9, #1
 800bf2e:	4623      	mov	r3, r4
 800bf30:	469a      	mov	sl, r3
 800bf32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf36:	b10a      	cbz	r2, 800bf3c <_svfiprintf_r+0x5c>
 800bf38:	2a25      	cmp	r2, #37	; 0x25
 800bf3a:	d1f9      	bne.n	800bf30 <_svfiprintf_r+0x50>
 800bf3c:	ebba 0b04 	subs.w	fp, sl, r4
 800bf40:	d00b      	beq.n	800bf5a <_svfiprintf_r+0x7a>
 800bf42:	465b      	mov	r3, fp
 800bf44:	4622      	mov	r2, r4
 800bf46:	4629      	mov	r1, r5
 800bf48:	4638      	mov	r0, r7
 800bf4a:	f7ff ff6d 	bl	800be28 <__ssputs_r>
 800bf4e:	3001      	adds	r0, #1
 800bf50:	f000 80aa 	beq.w	800c0a8 <_svfiprintf_r+0x1c8>
 800bf54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf56:	445a      	add	r2, fp
 800bf58:	9209      	str	r2, [sp, #36]	; 0x24
 800bf5a:	f89a 3000 	ldrb.w	r3, [sl]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	f000 80a2 	beq.w	800c0a8 <_svfiprintf_r+0x1c8>
 800bf64:	2300      	movs	r3, #0
 800bf66:	f04f 32ff 	mov.w	r2, #4294967295
 800bf6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf6e:	f10a 0a01 	add.w	sl, sl, #1
 800bf72:	9304      	str	r3, [sp, #16]
 800bf74:	9307      	str	r3, [sp, #28]
 800bf76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bf7a:	931a      	str	r3, [sp, #104]	; 0x68
 800bf7c:	4654      	mov	r4, sl
 800bf7e:	2205      	movs	r2, #5
 800bf80:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf84:	4851      	ldr	r0, [pc, #324]	; (800c0cc <_svfiprintf_r+0x1ec>)
 800bf86:	f7f4 f94b 	bl	8000220 <memchr>
 800bf8a:	9a04      	ldr	r2, [sp, #16]
 800bf8c:	b9d8      	cbnz	r0, 800bfc6 <_svfiprintf_r+0xe6>
 800bf8e:	06d0      	lsls	r0, r2, #27
 800bf90:	bf44      	itt	mi
 800bf92:	2320      	movmi	r3, #32
 800bf94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf98:	0711      	lsls	r1, r2, #28
 800bf9a:	bf44      	itt	mi
 800bf9c:	232b      	movmi	r3, #43	; 0x2b
 800bf9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bfa2:	f89a 3000 	ldrb.w	r3, [sl]
 800bfa6:	2b2a      	cmp	r3, #42	; 0x2a
 800bfa8:	d015      	beq.n	800bfd6 <_svfiprintf_r+0xf6>
 800bfaa:	9a07      	ldr	r2, [sp, #28]
 800bfac:	4654      	mov	r4, sl
 800bfae:	2000      	movs	r0, #0
 800bfb0:	f04f 0c0a 	mov.w	ip, #10
 800bfb4:	4621      	mov	r1, r4
 800bfb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bfba:	3b30      	subs	r3, #48	; 0x30
 800bfbc:	2b09      	cmp	r3, #9
 800bfbe:	d94e      	bls.n	800c05e <_svfiprintf_r+0x17e>
 800bfc0:	b1b0      	cbz	r0, 800bff0 <_svfiprintf_r+0x110>
 800bfc2:	9207      	str	r2, [sp, #28]
 800bfc4:	e014      	b.n	800bff0 <_svfiprintf_r+0x110>
 800bfc6:	eba0 0308 	sub.w	r3, r0, r8
 800bfca:	fa09 f303 	lsl.w	r3, r9, r3
 800bfce:	4313      	orrs	r3, r2
 800bfd0:	9304      	str	r3, [sp, #16]
 800bfd2:	46a2      	mov	sl, r4
 800bfd4:	e7d2      	b.n	800bf7c <_svfiprintf_r+0x9c>
 800bfd6:	9b03      	ldr	r3, [sp, #12]
 800bfd8:	1d19      	adds	r1, r3, #4
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	9103      	str	r1, [sp, #12]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	bfbb      	ittet	lt
 800bfe2:	425b      	neglt	r3, r3
 800bfe4:	f042 0202 	orrlt.w	r2, r2, #2
 800bfe8:	9307      	strge	r3, [sp, #28]
 800bfea:	9307      	strlt	r3, [sp, #28]
 800bfec:	bfb8      	it	lt
 800bfee:	9204      	strlt	r2, [sp, #16]
 800bff0:	7823      	ldrb	r3, [r4, #0]
 800bff2:	2b2e      	cmp	r3, #46	; 0x2e
 800bff4:	d10c      	bne.n	800c010 <_svfiprintf_r+0x130>
 800bff6:	7863      	ldrb	r3, [r4, #1]
 800bff8:	2b2a      	cmp	r3, #42	; 0x2a
 800bffa:	d135      	bne.n	800c068 <_svfiprintf_r+0x188>
 800bffc:	9b03      	ldr	r3, [sp, #12]
 800bffe:	1d1a      	adds	r2, r3, #4
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	9203      	str	r2, [sp, #12]
 800c004:	2b00      	cmp	r3, #0
 800c006:	bfb8      	it	lt
 800c008:	f04f 33ff 	movlt.w	r3, #4294967295
 800c00c:	3402      	adds	r4, #2
 800c00e:	9305      	str	r3, [sp, #20]
 800c010:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c0dc <_svfiprintf_r+0x1fc>
 800c014:	7821      	ldrb	r1, [r4, #0]
 800c016:	2203      	movs	r2, #3
 800c018:	4650      	mov	r0, sl
 800c01a:	f7f4 f901 	bl	8000220 <memchr>
 800c01e:	b140      	cbz	r0, 800c032 <_svfiprintf_r+0x152>
 800c020:	2340      	movs	r3, #64	; 0x40
 800c022:	eba0 000a 	sub.w	r0, r0, sl
 800c026:	fa03 f000 	lsl.w	r0, r3, r0
 800c02a:	9b04      	ldr	r3, [sp, #16]
 800c02c:	4303      	orrs	r3, r0
 800c02e:	3401      	adds	r4, #1
 800c030:	9304      	str	r3, [sp, #16]
 800c032:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c036:	4826      	ldr	r0, [pc, #152]	; (800c0d0 <_svfiprintf_r+0x1f0>)
 800c038:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c03c:	2206      	movs	r2, #6
 800c03e:	f7f4 f8ef 	bl	8000220 <memchr>
 800c042:	2800      	cmp	r0, #0
 800c044:	d038      	beq.n	800c0b8 <_svfiprintf_r+0x1d8>
 800c046:	4b23      	ldr	r3, [pc, #140]	; (800c0d4 <_svfiprintf_r+0x1f4>)
 800c048:	bb1b      	cbnz	r3, 800c092 <_svfiprintf_r+0x1b2>
 800c04a:	9b03      	ldr	r3, [sp, #12]
 800c04c:	3307      	adds	r3, #7
 800c04e:	f023 0307 	bic.w	r3, r3, #7
 800c052:	3308      	adds	r3, #8
 800c054:	9303      	str	r3, [sp, #12]
 800c056:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c058:	4433      	add	r3, r6
 800c05a:	9309      	str	r3, [sp, #36]	; 0x24
 800c05c:	e767      	b.n	800bf2e <_svfiprintf_r+0x4e>
 800c05e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c062:	460c      	mov	r4, r1
 800c064:	2001      	movs	r0, #1
 800c066:	e7a5      	b.n	800bfb4 <_svfiprintf_r+0xd4>
 800c068:	2300      	movs	r3, #0
 800c06a:	3401      	adds	r4, #1
 800c06c:	9305      	str	r3, [sp, #20]
 800c06e:	4619      	mov	r1, r3
 800c070:	f04f 0c0a 	mov.w	ip, #10
 800c074:	4620      	mov	r0, r4
 800c076:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c07a:	3a30      	subs	r2, #48	; 0x30
 800c07c:	2a09      	cmp	r2, #9
 800c07e:	d903      	bls.n	800c088 <_svfiprintf_r+0x1a8>
 800c080:	2b00      	cmp	r3, #0
 800c082:	d0c5      	beq.n	800c010 <_svfiprintf_r+0x130>
 800c084:	9105      	str	r1, [sp, #20]
 800c086:	e7c3      	b.n	800c010 <_svfiprintf_r+0x130>
 800c088:	fb0c 2101 	mla	r1, ip, r1, r2
 800c08c:	4604      	mov	r4, r0
 800c08e:	2301      	movs	r3, #1
 800c090:	e7f0      	b.n	800c074 <_svfiprintf_r+0x194>
 800c092:	ab03      	add	r3, sp, #12
 800c094:	9300      	str	r3, [sp, #0]
 800c096:	462a      	mov	r2, r5
 800c098:	4b0f      	ldr	r3, [pc, #60]	; (800c0d8 <_svfiprintf_r+0x1f8>)
 800c09a:	a904      	add	r1, sp, #16
 800c09c:	4638      	mov	r0, r7
 800c09e:	f7fc fc97 	bl	80089d0 <_printf_float>
 800c0a2:	1c42      	adds	r2, r0, #1
 800c0a4:	4606      	mov	r6, r0
 800c0a6:	d1d6      	bne.n	800c056 <_svfiprintf_r+0x176>
 800c0a8:	89ab      	ldrh	r3, [r5, #12]
 800c0aa:	065b      	lsls	r3, r3, #25
 800c0ac:	f53f af2c 	bmi.w	800bf08 <_svfiprintf_r+0x28>
 800c0b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c0b2:	b01d      	add	sp, #116	; 0x74
 800c0b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0b8:	ab03      	add	r3, sp, #12
 800c0ba:	9300      	str	r3, [sp, #0]
 800c0bc:	462a      	mov	r2, r5
 800c0be:	4b06      	ldr	r3, [pc, #24]	; (800c0d8 <_svfiprintf_r+0x1f8>)
 800c0c0:	a904      	add	r1, sp, #16
 800c0c2:	4638      	mov	r0, r7
 800c0c4:	f7fc ff28 	bl	8008f18 <_printf_i>
 800c0c8:	e7eb      	b.n	800c0a2 <_svfiprintf_r+0x1c2>
 800c0ca:	bf00      	nop
 800c0cc:	0800d06c 	.word	0x0800d06c
 800c0d0:	0800d076 	.word	0x0800d076
 800c0d4:	080089d1 	.word	0x080089d1
 800c0d8:	0800be29 	.word	0x0800be29
 800c0dc:	0800d072 	.word	0x0800d072

0800c0e0 <nan>:
 800c0e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c0e8 <nan+0x8>
 800c0e4:	4770      	bx	lr
 800c0e6:	bf00      	nop
 800c0e8:	00000000 	.word	0x00000000
 800c0ec:	7ff80000 	.word	0x7ff80000

0800c0f0 <_sbrk_r>:
 800c0f0:	b538      	push	{r3, r4, r5, lr}
 800c0f2:	4d06      	ldr	r5, [pc, #24]	; (800c10c <_sbrk_r+0x1c>)
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	4604      	mov	r4, r0
 800c0f8:	4608      	mov	r0, r1
 800c0fa:	602b      	str	r3, [r5, #0]
 800c0fc:	f7f6 fcfc 	bl	8002af8 <_sbrk>
 800c100:	1c43      	adds	r3, r0, #1
 800c102:	d102      	bne.n	800c10a <_sbrk_r+0x1a>
 800c104:	682b      	ldr	r3, [r5, #0]
 800c106:	b103      	cbz	r3, 800c10a <_sbrk_r+0x1a>
 800c108:	6023      	str	r3, [r4, #0]
 800c10a:	bd38      	pop	{r3, r4, r5, pc}
 800c10c:	200008b0 	.word	0x200008b0

0800c110 <nanf>:
 800c110:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c118 <nanf+0x8>
 800c114:	4770      	bx	lr
 800c116:	bf00      	nop
 800c118:	7fc00000 	.word	0x7fc00000

0800c11c <strncmp>:
 800c11c:	b510      	push	{r4, lr}
 800c11e:	b17a      	cbz	r2, 800c140 <strncmp+0x24>
 800c120:	4603      	mov	r3, r0
 800c122:	3901      	subs	r1, #1
 800c124:	1884      	adds	r4, r0, r2
 800c126:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c12a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c12e:	4290      	cmp	r0, r2
 800c130:	d101      	bne.n	800c136 <strncmp+0x1a>
 800c132:	42a3      	cmp	r3, r4
 800c134:	d101      	bne.n	800c13a <strncmp+0x1e>
 800c136:	1a80      	subs	r0, r0, r2
 800c138:	bd10      	pop	{r4, pc}
 800c13a:	2800      	cmp	r0, #0
 800c13c:	d1f3      	bne.n	800c126 <strncmp+0xa>
 800c13e:	e7fa      	b.n	800c136 <strncmp+0x1a>
 800c140:	4610      	mov	r0, r2
 800c142:	e7f9      	b.n	800c138 <strncmp+0x1c>

0800c144 <__ascii_wctomb>:
 800c144:	b149      	cbz	r1, 800c15a <__ascii_wctomb+0x16>
 800c146:	2aff      	cmp	r2, #255	; 0xff
 800c148:	bf85      	ittet	hi
 800c14a:	238a      	movhi	r3, #138	; 0x8a
 800c14c:	6003      	strhi	r3, [r0, #0]
 800c14e:	700a      	strbls	r2, [r1, #0]
 800c150:	f04f 30ff 	movhi.w	r0, #4294967295
 800c154:	bf98      	it	ls
 800c156:	2001      	movls	r0, #1
 800c158:	4770      	bx	lr
 800c15a:	4608      	mov	r0, r1
 800c15c:	4770      	bx	lr
	...

0800c160 <__assert_func>:
 800c160:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c162:	4614      	mov	r4, r2
 800c164:	461a      	mov	r2, r3
 800c166:	4b09      	ldr	r3, [pc, #36]	; (800c18c <__assert_func+0x2c>)
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	4605      	mov	r5, r0
 800c16c:	68d8      	ldr	r0, [r3, #12]
 800c16e:	b14c      	cbz	r4, 800c184 <__assert_func+0x24>
 800c170:	4b07      	ldr	r3, [pc, #28]	; (800c190 <__assert_func+0x30>)
 800c172:	9100      	str	r1, [sp, #0]
 800c174:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c178:	4906      	ldr	r1, [pc, #24]	; (800c194 <__assert_func+0x34>)
 800c17a:	462b      	mov	r3, r5
 800c17c:	f000 f80e 	bl	800c19c <fiprintf>
 800c180:	f000 fa8c 	bl	800c69c <abort>
 800c184:	4b04      	ldr	r3, [pc, #16]	; (800c198 <__assert_func+0x38>)
 800c186:	461c      	mov	r4, r3
 800c188:	e7f3      	b.n	800c172 <__assert_func+0x12>
 800c18a:	bf00      	nop
 800c18c:	2000006c 	.word	0x2000006c
 800c190:	0800d07d 	.word	0x0800d07d
 800c194:	0800d08a 	.word	0x0800d08a
 800c198:	0800d0b8 	.word	0x0800d0b8

0800c19c <fiprintf>:
 800c19c:	b40e      	push	{r1, r2, r3}
 800c19e:	b503      	push	{r0, r1, lr}
 800c1a0:	4601      	mov	r1, r0
 800c1a2:	ab03      	add	r3, sp, #12
 800c1a4:	4805      	ldr	r0, [pc, #20]	; (800c1bc <fiprintf+0x20>)
 800c1a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1aa:	6800      	ldr	r0, [r0, #0]
 800c1ac:	9301      	str	r3, [sp, #4]
 800c1ae:	f000 f885 	bl	800c2bc <_vfiprintf_r>
 800c1b2:	b002      	add	sp, #8
 800c1b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c1b8:	b003      	add	sp, #12
 800c1ba:	4770      	bx	lr
 800c1bc:	2000006c 	.word	0x2000006c

0800c1c0 <memmove>:
 800c1c0:	4288      	cmp	r0, r1
 800c1c2:	b510      	push	{r4, lr}
 800c1c4:	eb01 0402 	add.w	r4, r1, r2
 800c1c8:	d902      	bls.n	800c1d0 <memmove+0x10>
 800c1ca:	4284      	cmp	r4, r0
 800c1cc:	4623      	mov	r3, r4
 800c1ce:	d807      	bhi.n	800c1e0 <memmove+0x20>
 800c1d0:	1e43      	subs	r3, r0, #1
 800c1d2:	42a1      	cmp	r1, r4
 800c1d4:	d008      	beq.n	800c1e8 <memmove+0x28>
 800c1d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c1da:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c1de:	e7f8      	b.n	800c1d2 <memmove+0x12>
 800c1e0:	4402      	add	r2, r0
 800c1e2:	4601      	mov	r1, r0
 800c1e4:	428a      	cmp	r2, r1
 800c1e6:	d100      	bne.n	800c1ea <memmove+0x2a>
 800c1e8:	bd10      	pop	{r4, pc}
 800c1ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c1ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c1f2:	e7f7      	b.n	800c1e4 <memmove+0x24>

0800c1f4 <__malloc_lock>:
 800c1f4:	4801      	ldr	r0, [pc, #4]	; (800c1fc <__malloc_lock+0x8>)
 800c1f6:	f000 bc11 	b.w	800ca1c <__retarget_lock_acquire_recursive>
 800c1fa:	bf00      	nop
 800c1fc:	200008b4 	.word	0x200008b4

0800c200 <__malloc_unlock>:
 800c200:	4801      	ldr	r0, [pc, #4]	; (800c208 <__malloc_unlock+0x8>)
 800c202:	f000 bc0c 	b.w	800ca1e <__retarget_lock_release_recursive>
 800c206:	bf00      	nop
 800c208:	200008b4 	.word	0x200008b4

0800c20c <_realloc_r>:
 800c20c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c210:	4680      	mov	r8, r0
 800c212:	4614      	mov	r4, r2
 800c214:	460e      	mov	r6, r1
 800c216:	b921      	cbnz	r1, 800c222 <_realloc_r+0x16>
 800c218:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c21c:	4611      	mov	r1, r2
 800c21e:	f7ff bd8f 	b.w	800bd40 <_malloc_r>
 800c222:	b92a      	cbnz	r2, 800c230 <_realloc_r+0x24>
 800c224:	f7ff fd20 	bl	800bc68 <_free_r>
 800c228:	4625      	mov	r5, r4
 800c22a:	4628      	mov	r0, r5
 800c22c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c230:	f000 fc5c 	bl	800caec <_malloc_usable_size_r>
 800c234:	4284      	cmp	r4, r0
 800c236:	4607      	mov	r7, r0
 800c238:	d802      	bhi.n	800c240 <_realloc_r+0x34>
 800c23a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c23e:	d812      	bhi.n	800c266 <_realloc_r+0x5a>
 800c240:	4621      	mov	r1, r4
 800c242:	4640      	mov	r0, r8
 800c244:	f7ff fd7c 	bl	800bd40 <_malloc_r>
 800c248:	4605      	mov	r5, r0
 800c24a:	2800      	cmp	r0, #0
 800c24c:	d0ed      	beq.n	800c22a <_realloc_r+0x1e>
 800c24e:	42bc      	cmp	r4, r7
 800c250:	4622      	mov	r2, r4
 800c252:	4631      	mov	r1, r6
 800c254:	bf28      	it	cs
 800c256:	463a      	movcs	r2, r7
 800c258:	f7fc fb04 	bl	8008864 <memcpy>
 800c25c:	4631      	mov	r1, r6
 800c25e:	4640      	mov	r0, r8
 800c260:	f7ff fd02 	bl	800bc68 <_free_r>
 800c264:	e7e1      	b.n	800c22a <_realloc_r+0x1e>
 800c266:	4635      	mov	r5, r6
 800c268:	e7df      	b.n	800c22a <_realloc_r+0x1e>

0800c26a <__sfputc_r>:
 800c26a:	6893      	ldr	r3, [r2, #8]
 800c26c:	3b01      	subs	r3, #1
 800c26e:	2b00      	cmp	r3, #0
 800c270:	b410      	push	{r4}
 800c272:	6093      	str	r3, [r2, #8]
 800c274:	da08      	bge.n	800c288 <__sfputc_r+0x1e>
 800c276:	6994      	ldr	r4, [r2, #24]
 800c278:	42a3      	cmp	r3, r4
 800c27a:	db01      	blt.n	800c280 <__sfputc_r+0x16>
 800c27c:	290a      	cmp	r1, #10
 800c27e:	d103      	bne.n	800c288 <__sfputc_r+0x1e>
 800c280:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c284:	f000 b94a 	b.w	800c51c <__swbuf_r>
 800c288:	6813      	ldr	r3, [r2, #0]
 800c28a:	1c58      	adds	r0, r3, #1
 800c28c:	6010      	str	r0, [r2, #0]
 800c28e:	7019      	strb	r1, [r3, #0]
 800c290:	4608      	mov	r0, r1
 800c292:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c296:	4770      	bx	lr

0800c298 <__sfputs_r>:
 800c298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c29a:	4606      	mov	r6, r0
 800c29c:	460f      	mov	r7, r1
 800c29e:	4614      	mov	r4, r2
 800c2a0:	18d5      	adds	r5, r2, r3
 800c2a2:	42ac      	cmp	r4, r5
 800c2a4:	d101      	bne.n	800c2aa <__sfputs_r+0x12>
 800c2a6:	2000      	movs	r0, #0
 800c2a8:	e007      	b.n	800c2ba <__sfputs_r+0x22>
 800c2aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2ae:	463a      	mov	r2, r7
 800c2b0:	4630      	mov	r0, r6
 800c2b2:	f7ff ffda 	bl	800c26a <__sfputc_r>
 800c2b6:	1c43      	adds	r3, r0, #1
 800c2b8:	d1f3      	bne.n	800c2a2 <__sfputs_r+0xa>
 800c2ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c2bc <_vfiprintf_r>:
 800c2bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2c0:	460d      	mov	r5, r1
 800c2c2:	b09d      	sub	sp, #116	; 0x74
 800c2c4:	4614      	mov	r4, r2
 800c2c6:	4698      	mov	r8, r3
 800c2c8:	4606      	mov	r6, r0
 800c2ca:	b118      	cbz	r0, 800c2d4 <_vfiprintf_r+0x18>
 800c2cc:	6983      	ldr	r3, [r0, #24]
 800c2ce:	b90b      	cbnz	r3, 800c2d4 <_vfiprintf_r+0x18>
 800c2d0:	f000 fb06 	bl	800c8e0 <__sinit>
 800c2d4:	4b89      	ldr	r3, [pc, #548]	; (800c4fc <_vfiprintf_r+0x240>)
 800c2d6:	429d      	cmp	r5, r3
 800c2d8:	d11b      	bne.n	800c312 <_vfiprintf_r+0x56>
 800c2da:	6875      	ldr	r5, [r6, #4]
 800c2dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c2de:	07d9      	lsls	r1, r3, #31
 800c2e0:	d405      	bmi.n	800c2ee <_vfiprintf_r+0x32>
 800c2e2:	89ab      	ldrh	r3, [r5, #12]
 800c2e4:	059a      	lsls	r2, r3, #22
 800c2e6:	d402      	bmi.n	800c2ee <_vfiprintf_r+0x32>
 800c2e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c2ea:	f000 fb97 	bl	800ca1c <__retarget_lock_acquire_recursive>
 800c2ee:	89ab      	ldrh	r3, [r5, #12]
 800c2f0:	071b      	lsls	r3, r3, #28
 800c2f2:	d501      	bpl.n	800c2f8 <_vfiprintf_r+0x3c>
 800c2f4:	692b      	ldr	r3, [r5, #16]
 800c2f6:	b9eb      	cbnz	r3, 800c334 <_vfiprintf_r+0x78>
 800c2f8:	4629      	mov	r1, r5
 800c2fa:	4630      	mov	r0, r6
 800c2fc:	f000 f960 	bl	800c5c0 <__swsetup_r>
 800c300:	b1c0      	cbz	r0, 800c334 <_vfiprintf_r+0x78>
 800c302:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c304:	07dc      	lsls	r4, r3, #31
 800c306:	d50e      	bpl.n	800c326 <_vfiprintf_r+0x6a>
 800c308:	f04f 30ff 	mov.w	r0, #4294967295
 800c30c:	b01d      	add	sp, #116	; 0x74
 800c30e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c312:	4b7b      	ldr	r3, [pc, #492]	; (800c500 <_vfiprintf_r+0x244>)
 800c314:	429d      	cmp	r5, r3
 800c316:	d101      	bne.n	800c31c <_vfiprintf_r+0x60>
 800c318:	68b5      	ldr	r5, [r6, #8]
 800c31a:	e7df      	b.n	800c2dc <_vfiprintf_r+0x20>
 800c31c:	4b79      	ldr	r3, [pc, #484]	; (800c504 <_vfiprintf_r+0x248>)
 800c31e:	429d      	cmp	r5, r3
 800c320:	bf08      	it	eq
 800c322:	68f5      	ldreq	r5, [r6, #12]
 800c324:	e7da      	b.n	800c2dc <_vfiprintf_r+0x20>
 800c326:	89ab      	ldrh	r3, [r5, #12]
 800c328:	0598      	lsls	r0, r3, #22
 800c32a:	d4ed      	bmi.n	800c308 <_vfiprintf_r+0x4c>
 800c32c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c32e:	f000 fb76 	bl	800ca1e <__retarget_lock_release_recursive>
 800c332:	e7e9      	b.n	800c308 <_vfiprintf_r+0x4c>
 800c334:	2300      	movs	r3, #0
 800c336:	9309      	str	r3, [sp, #36]	; 0x24
 800c338:	2320      	movs	r3, #32
 800c33a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c33e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c342:	2330      	movs	r3, #48	; 0x30
 800c344:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c508 <_vfiprintf_r+0x24c>
 800c348:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c34c:	f04f 0901 	mov.w	r9, #1
 800c350:	4623      	mov	r3, r4
 800c352:	469a      	mov	sl, r3
 800c354:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c358:	b10a      	cbz	r2, 800c35e <_vfiprintf_r+0xa2>
 800c35a:	2a25      	cmp	r2, #37	; 0x25
 800c35c:	d1f9      	bne.n	800c352 <_vfiprintf_r+0x96>
 800c35e:	ebba 0b04 	subs.w	fp, sl, r4
 800c362:	d00b      	beq.n	800c37c <_vfiprintf_r+0xc0>
 800c364:	465b      	mov	r3, fp
 800c366:	4622      	mov	r2, r4
 800c368:	4629      	mov	r1, r5
 800c36a:	4630      	mov	r0, r6
 800c36c:	f7ff ff94 	bl	800c298 <__sfputs_r>
 800c370:	3001      	adds	r0, #1
 800c372:	f000 80aa 	beq.w	800c4ca <_vfiprintf_r+0x20e>
 800c376:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c378:	445a      	add	r2, fp
 800c37a:	9209      	str	r2, [sp, #36]	; 0x24
 800c37c:	f89a 3000 	ldrb.w	r3, [sl]
 800c380:	2b00      	cmp	r3, #0
 800c382:	f000 80a2 	beq.w	800c4ca <_vfiprintf_r+0x20e>
 800c386:	2300      	movs	r3, #0
 800c388:	f04f 32ff 	mov.w	r2, #4294967295
 800c38c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c390:	f10a 0a01 	add.w	sl, sl, #1
 800c394:	9304      	str	r3, [sp, #16]
 800c396:	9307      	str	r3, [sp, #28]
 800c398:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c39c:	931a      	str	r3, [sp, #104]	; 0x68
 800c39e:	4654      	mov	r4, sl
 800c3a0:	2205      	movs	r2, #5
 800c3a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3a6:	4858      	ldr	r0, [pc, #352]	; (800c508 <_vfiprintf_r+0x24c>)
 800c3a8:	f7f3 ff3a 	bl	8000220 <memchr>
 800c3ac:	9a04      	ldr	r2, [sp, #16]
 800c3ae:	b9d8      	cbnz	r0, 800c3e8 <_vfiprintf_r+0x12c>
 800c3b0:	06d1      	lsls	r1, r2, #27
 800c3b2:	bf44      	itt	mi
 800c3b4:	2320      	movmi	r3, #32
 800c3b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c3ba:	0713      	lsls	r3, r2, #28
 800c3bc:	bf44      	itt	mi
 800c3be:	232b      	movmi	r3, #43	; 0x2b
 800c3c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c3c4:	f89a 3000 	ldrb.w	r3, [sl]
 800c3c8:	2b2a      	cmp	r3, #42	; 0x2a
 800c3ca:	d015      	beq.n	800c3f8 <_vfiprintf_r+0x13c>
 800c3cc:	9a07      	ldr	r2, [sp, #28]
 800c3ce:	4654      	mov	r4, sl
 800c3d0:	2000      	movs	r0, #0
 800c3d2:	f04f 0c0a 	mov.w	ip, #10
 800c3d6:	4621      	mov	r1, r4
 800c3d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3dc:	3b30      	subs	r3, #48	; 0x30
 800c3de:	2b09      	cmp	r3, #9
 800c3e0:	d94e      	bls.n	800c480 <_vfiprintf_r+0x1c4>
 800c3e2:	b1b0      	cbz	r0, 800c412 <_vfiprintf_r+0x156>
 800c3e4:	9207      	str	r2, [sp, #28]
 800c3e6:	e014      	b.n	800c412 <_vfiprintf_r+0x156>
 800c3e8:	eba0 0308 	sub.w	r3, r0, r8
 800c3ec:	fa09 f303 	lsl.w	r3, r9, r3
 800c3f0:	4313      	orrs	r3, r2
 800c3f2:	9304      	str	r3, [sp, #16]
 800c3f4:	46a2      	mov	sl, r4
 800c3f6:	e7d2      	b.n	800c39e <_vfiprintf_r+0xe2>
 800c3f8:	9b03      	ldr	r3, [sp, #12]
 800c3fa:	1d19      	adds	r1, r3, #4
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	9103      	str	r1, [sp, #12]
 800c400:	2b00      	cmp	r3, #0
 800c402:	bfbb      	ittet	lt
 800c404:	425b      	neglt	r3, r3
 800c406:	f042 0202 	orrlt.w	r2, r2, #2
 800c40a:	9307      	strge	r3, [sp, #28]
 800c40c:	9307      	strlt	r3, [sp, #28]
 800c40e:	bfb8      	it	lt
 800c410:	9204      	strlt	r2, [sp, #16]
 800c412:	7823      	ldrb	r3, [r4, #0]
 800c414:	2b2e      	cmp	r3, #46	; 0x2e
 800c416:	d10c      	bne.n	800c432 <_vfiprintf_r+0x176>
 800c418:	7863      	ldrb	r3, [r4, #1]
 800c41a:	2b2a      	cmp	r3, #42	; 0x2a
 800c41c:	d135      	bne.n	800c48a <_vfiprintf_r+0x1ce>
 800c41e:	9b03      	ldr	r3, [sp, #12]
 800c420:	1d1a      	adds	r2, r3, #4
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	9203      	str	r2, [sp, #12]
 800c426:	2b00      	cmp	r3, #0
 800c428:	bfb8      	it	lt
 800c42a:	f04f 33ff 	movlt.w	r3, #4294967295
 800c42e:	3402      	adds	r4, #2
 800c430:	9305      	str	r3, [sp, #20]
 800c432:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c518 <_vfiprintf_r+0x25c>
 800c436:	7821      	ldrb	r1, [r4, #0]
 800c438:	2203      	movs	r2, #3
 800c43a:	4650      	mov	r0, sl
 800c43c:	f7f3 fef0 	bl	8000220 <memchr>
 800c440:	b140      	cbz	r0, 800c454 <_vfiprintf_r+0x198>
 800c442:	2340      	movs	r3, #64	; 0x40
 800c444:	eba0 000a 	sub.w	r0, r0, sl
 800c448:	fa03 f000 	lsl.w	r0, r3, r0
 800c44c:	9b04      	ldr	r3, [sp, #16]
 800c44e:	4303      	orrs	r3, r0
 800c450:	3401      	adds	r4, #1
 800c452:	9304      	str	r3, [sp, #16]
 800c454:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c458:	482c      	ldr	r0, [pc, #176]	; (800c50c <_vfiprintf_r+0x250>)
 800c45a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c45e:	2206      	movs	r2, #6
 800c460:	f7f3 fede 	bl	8000220 <memchr>
 800c464:	2800      	cmp	r0, #0
 800c466:	d03f      	beq.n	800c4e8 <_vfiprintf_r+0x22c>
 800c468:	4b29      	ldr	r3, [pc, #164]	; (800c510 <_vfiprintf_r+0x254>)
 800c46a:	bb1b      	cbnz	r3, 800c4b4 <_vfiprintf_r+0x1f8>
 800c46c:	9b03      	ldr	r3, [sp, #12]
 800c46e:	3307      	adds	r3, #7
 800c470:	f023 0307 	bic.w	r3, r3, #7
 800c474:	3308      	adds	r3, #8
 800c476:	9303      	str	r3, [sp, #12]
 800c478:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c47a:	443b      	add	r3, r7
 800c47c:	9309      	str	r3, [sp, #36]	; 0x24
 800c47e:	e767      	b.n	800c350 <_vfiprintf_r+0x94>
 800c480:	fb0c 3202 	mla	r2, ip, r2, r3
 800c484:	460c      	mov	r4, r1
 800c486:	2001      	movs	r0, #1
 800c488:	e7a5      	b.n	800c3d6 <_vfiprintf_r+0x11a>
 800c48a:	2300      	movs	r3, #0
 800c48c:	3401      	adds	r4, #1
 800c48e:	9305      	str	r3, [sp, #20]
 800c490:	4619      	mov	r1, r3
 800c492:	f04f 0c0a 	mov.w	ip, #10
 800c496:	4620      	mov	r0, r4
 800c498:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c49c:	3a30      	subs	r2, #48	; 0x30
 800c49e:	2a09      	cmp	r2, #9
 800c4a0:	d903      	bls.n	800c4aa <_vfiprintf_r+0x1ee>
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d0c5      	beq.n	800c432 <_vfiprintf_r+0x176>
 800c4a6:	9105      	str	r1, [sp, #20]
 800c4a8:	e7c3      	b.n	800c432 <_vfiprintf_r+0x176>
 800c4aa:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4ae:	4604      	mov	r4, r0
 800c4b0:	2301      	movs	r3, #1
 800c4b2:	e7f0      	b.n	800c496 <_vfiprintf_r+0x1da>
 800c4b4:	ab03      	add	r3, sp, #12
 800c4b6:	9300      	str	r3, [sp, #0]
 800c4b8:	462a      	mov	r2, r5
 800c4ba:	4b16      	ldr	r3, [pc, #88]	; (800c514 <_vfiprintf_r+0x258>)
 800c4bc:	a904      	add	r1, sp, #16
 800c4be:	4630      	mov	r0, r6
 800c4c0:	f7fc fa86 	bl	80089d0 <_printf_float>
 800c4c4:	4607      	mov	r7, r0
 800c4c6:	1c78      	adds	r0, r7, #1
 800c4c8:	d1d6      	bne.n	800c478 <_vfiprintf_r+0x1bc>
 800c4ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c4cc:	07d9      	lsls	r1, r3, #31
 800c4ce:	d405      	bmi.n	800c4dc <_vfiprintf_r+0x220>
 800c4d0:	89ab      	ldrh	r3, [r5, #12]
 800c4d2:	059a      	lsls	r2, r3, #22
 800c4d4:	d402      	bmi.n	800c4dc <_vfiprintf_r+0x220>
 800c4d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c4d8:	f000 faa1 	bl	800ca1e <__retarget_lock_release_recursive>
 800c4dc:	89ab      	ldrh	r3, [r5, #12]
 800c4de:	065b      	lsls	r3, r3, #25
 800c4e0:	f53f af12 	bmi.w	800c308 <_vfiprintf_r+0x4c>
 800c4e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c4e6:	e711      	b.n	800c30c <_vfiprintf_r+0x50>
 800c4e8:	ab03      	add	r3, sp, #12
 800c4ea:	9300      	str	r3, [sp, #0]
 800c4ec:	462a      	mov	r2, r5
 800c4ee:	4b09      	ldr	r3, [pc, #36]	; (800c514 <_vfiprintf_r+0x258>)
 800c4f0:	a904      	add	r1, sp, #16
 800c4f2:	4630      	mov	r0, r6
 800c4f4:	f7fc fd10 	bl	8008f18 <_printf_i>
 800c4f8:	e7e4      	b.n	800c4c4 <_vfiprintf_r+0x208>
 800c4fa:	bf00      	nop
 800c4fc:	0800d1dc 	.word	0x0800d1dc
 800c500:	0800d1fc 	.word	0x0800d1fc
 800c504:	0800d1bc 	.word	0x0800d1bc
 800c508:	0800d06c 	.word	0x0800d06c
 800c50c:	0800d076 	.word	0x0800d076
 800c510:	080089d1 	.word	0x080089d1
 800c514:	0800c299 	.word	0x0800c299
 800c518:	0800d072 	.word	0x0800d072

0800c51c <__swbuf_r>:
 800c51c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c51e:	460e      	mov	r6, r1
 800c520:	4614      	mov	r4, r2
 800c522:	4605      	mov	r5, r0
 800c524:	b118      	cbz	r0, 800c52e <__swbuf_r+0x12>
 800c526:	6983      	ldr	r3, [r0, #24]
 800c528:	b90b      	cbnz	r3, 800c52e <__swbuf_r+0x12>
 800c52a:	f000 f9d9 	bl	800c8e0 <__sinit>
 800c52e:	4b21      	ldr	r3, [pc, #132]	; (800c5b4 <__swbuf_r+0x98>)
 800c530:	429c      	cmp	r4, r3
 800c532:	d12b      	bne.n	800c58c <__swbuf_r+0x70>
 800c534:	686c      	ldr	r4, [r5, #4]
 800c536:	69a3      	ldr	r3, [r4, #24]
 800c538:	60a3      	str	r3, [r4, #8]
 800c53a:	89a3      	ldrh	r3, [r4, #12]
 800c53c:	071a      	lsls	r2, r3, #28
 800c53e:	d52f      	bpl.n	800c5a0 <__swbuf_r+0x84>
 800c540:	6923      	ldr	r3, [r4, #16]
 800c542:	b36b      	cbz	r3, 800c5a0 <__swbuf_r+0x84>
 800c544:	6923      	ldr	r3, [r4, #16]
 800c546:	6820      	ldr	r0, [r4, #0]
 800c548:	1ac0      	subs	r0, r0, r3
 800c54a:	6963      	ldr	r3, [r4, #20]
 800c54c:	b2f6      	uxtb	r6, r6
 800c54e:	4283      	cmp	r3, r0
 800c550:	4637      	mov	r7, r6
 800c552:	dc04      	bgt.n	800c55e <__swbuf_r+0x42>
 800c554:	4621      	mov	r1, r4
 800c556:	4628      	mov	r0, r5
 800c558:	f000 f92e 	bl	800c7b8 <_fflush_r>
 800c55c:	bb30      	cbnz	r0, 800c5ac <__swbuf_r+0x90>
 800c55e:	68a3      	ldr	r3, [r4, #8]
 800c560:	3b01      	subs	r3, #1
 800c562:	60a3      	str	r3, [r4, #8]
 800c564:	6823      	ldr	r3, [r4, #0]
 800c566:	1c5a      	adds	r2, r3, #1
 800c568:	6022      	str	r2, [r4, #0]
 800c56a:	701e      	strb	r6, [r3, #0]
 800c56c:	6963      	ldr	r3, [r4, #20]
 800c56e:	3001      	adds	r0, #1
 800c570:	4283      	cmp	r3, r0
 800c572:	d004      	beq.n	800c57e <__swbuf_r+0x62>
 800c574:	89a3      	ldrh	r3, [r4, #12]
 800c576:	07db      	lsls	r3, r3, #31
 800c578:	d506      	bpl.n	800c588 <__swbuf_r+0x6c>
 800c57a:	2e0a      	cmp	r6, #10
 800c57c:	d104      	bne.n	800c588 <__swbuf_r+0x6c>
 800c57e:	4621      	mov	r1, r4
 800c580:	4628      	mov	r0, r5
 800c582:	f000 f919 	bl	800c7b8 <_fflush_r>
 800c586:	b988      	cbnz	r0, 800c5ac <__swbuf_r+0x90>
 800c588:	4638      	mov	r0, r7
 800c58a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c58c:	4b0a      	ldr	r3, [pc, #40]	; (800c5b8 <__swbuf_r+0x9c>)
 800c58e:	429c      	cmp	r4, r3
 800c590:	d101      	bne.n	800c596 <__swbuf_r+0x7a>
 800c592:	68ac      	ldr	r4, [r5, #8]
 800c594:	e7cf      	b.n	800c536 <__swbuf_r+0x1a>
 800c596:	4b09      	ldr	r3, [pc, #36]	; (800c5bc <__swbuf_r+0xa0>)
 800c598:	429c      	cmp	r4, r3
 800c59a:	bf08      	it	eq
 800c59c:	68ec      	ldreq	r4, [r5, #12]
 800c59e:	e7ca      	b.n	800c536 <__swbuf_r+0x1a>
 800c5a0:	4621      	mov	r1, r4
 800c5a2:	4628      	mov	r0, r5
 800c5a4:	f000 f80c 	bl	800c5c0 <__swsetup_r>
 800c5a8:	2800      	cmp	r0, #0
 800c5aa:	d0cb      	beq.n	800c544 <__swbuf_r+0x28>
 800c5ac:	f04f 37ff 	mov.w	r7, #4294967295
 800c5b0:	e7ea      	b.n	800c588 <__swbuf_r+0x6c>
 800c5b2:	bf00      	nop
 800c5b4:	0800d1dc 	.word	0x0800d1dc
 800c5b8:	0800d1fc 	.word	0x0800d1fc
 800c5bc:	0800d1bc 	.word	0x0800d1bc

0800c5c0 <__swsetup_r>:
 800c5c0:	4b32      	ldr	r3, [pc, #200]	; (800c68c <__swsetup_r+0xcc>)
 800c5c2:	b570      	push	{r4, r5, r6, lr}
 800c5c4:	681d      	ldr	r5, [r3, #0]
 800c5c6:	4606      	mov	r6, r0
 800c5c8:	460c      	mov	r4, r1
 800c5ca:	b125      	cbz	r5, 800c5d6 <__swsetup_r+0x16>
 800c5cc:	69ab      	ldr	r3, [r5, #24]
 800c5ce:	b913      	cbnz	r3, 800c5d6 <__swsetup_r+0x16>
 800c5d0:	4628      	mov	r0, r5
 800c5d2:	f000 f985 	bl	800c8e0 <__sinit>
 800c5d6:	4b2e      	ldr	r3, [pc, #184]	; (800c690 <__swsetup_r+0xd0>)
 800c5d8:	429c      	cmp	r4, r3
 800c5da:	d10f      	bne.n	800c5fc <__swsetup_r+0x3c>
 800c5dc:	686c      	ldr	r4, [r5, #4]
 800c5de:	89a3      	ldrh	r3, [r4, #12]
 800c5e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c5e4:	0719      	lsls	r1, r3, #28
 800c5e6:	d42c      	bmi.n	800c642 <__swsetup_r+0x82>
 800c5e8:	06dd      	lsls	r5, r3, #27
 800c5ea:	d411      	bmi.n	800c610 <__swsetup_r+0x50>
 800c5ec:	2309      	movs	r3, #9
 800c5ee:	6033      	str	r3, [r6, #0]
 800c5f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c5f4:	81a3      	strh	r3, [r4, #12]
 800c5f6:	f04f 30ff 	mov.w	r0, #4294967295
 800c5fa:	e03e      	b.n	800c67a <__swsetup_r+0xba>
 800c5fc:	4b25      	ldr	r3, [pc, #148]	; (800c694 <__swsetup_r+0xd4>)
 800c5fe:	429c      	cmp	r4, r3
 800c600:	d101      	bne.n	800c606 <__swsetup_r+0x46>
 800c602:	68ac      	ldr	r4, [r5, #8]
 800c604:	e7eb      	b.n	800c5de <__swsetup_r+0x1e>
 800c606:	4b24      	ldr	r3, [pc, #144]	; (800c698 <__swsetup_r+0xd8>)
 800c608:	429c      	cmp	r4, r3
 800c60a:	bf08      	it	eq
 800c60c:	68ec      	ldreq	r4, [r5, #12]
 800c60e:	e7e6      	b.n	800c5de <__swsetup_r+0x1e>
 800c610:	0758      	lsls	r0, r3, #29
 800c612:	d512      	bpl.n	800c63a <__swsetup_r+0x7a>
 800c614:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c616:	b141      	cbz	r1, 800c62a <__swsetup_r+0x6a>
 800c618:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c61c:	4299      	cmp	r1, r3
 800c61e:	d002      	beq.n	800c626 <__swsetup_r+0x66>
 800c620:	4630      	mov	r0, r6
 800c622:	f7ff fb21 	bl	800bc68 <_free_r>
 800c626:	2300      	movs	r3, #0
 800c628:	6363      	str	r3, [r4, #52]	; 0x34
 800c62a:	89a3      	ldrh	r3, [r4, #12]
 800c62c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c630:	81a3      	strh	r3, [r4, #12]
 800c632:	2300      	movs	r3, #0
 800c634:	6063      	str	r3, [r4, #4]
 800c636:	6923      	ldr	r3, [r4, #16]
 800c638:	6023      	str	r3, [r4, #0]
 800c63a:	89a3      	ldrh	r3, [r4, #12]
 800c63c:	f043 0308 	orr.w	r3, r3, #8
 800c640:	81a3      	strh	r3, [r4, #12]
 800c642:	6923      	ldr	r3, [r4, #16]
 800c644:	b94b      	cbnz	r3, 800c65a <__swsetup_r+0x9a>
 800c646:	89a3      	ldrh	r3, [r4, #12]
 800c648:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c64c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c650:	d003      	beq.n	800c65a <__swsetup_r+0x9a>
 800c652:	4621      	mov	r1, r4
 800c654:	4630      	mov	r0, r6
 800c656:	f000 fa09 	bl	800ca6c <__smakebuf_r>
 800c65a:	89a0      	ldrh	r0, [r4, #12]
 800c65c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c660:	f010 0301 	ands.w	r3, r0, #1
 800c664:	d00a      	beq.n	800c67c <__swsetup_r+0xbc>
 800c666:	2300      	movs	r3, #0
 800c668:	60a3      	str	r3, [r4, #8]
 800c66a:	6963      	ldr	r3, [r4, #20]
 800c66c:	425b      	negs	r3, r3
 800c66e:	61a3      	str	r3, [r4, #24]
 800c670:	6923      	ldr	r3, [r4, #16]
 800c672:	b943      	cbnz	r3, 800c686 <__swsetup_r+0xc6>
 800c674:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c678:	d1ba      	bne.n	800c5f0 <__swsetup_r+0x30>
 800c67a:	bd70      	pop	{r4, r5, r6, pc}
 800c67c:	0781      	lsls	r1, r0, #30
 800c67e:	bf58      	it	pl
 800c680:	6963      	ldrpl	r3, [r4, #20]
 800c682:	60a3      	str	r3, [r4, #8]
 800c684:	e7f4      	b.n	800c670 <__swsetup_r+0xb0>
 800c686:	2000      	movs	r0, #0
 800c688:	e7f7      	b.n	800c67a <__swsetup_r+0xba>
 800c68a:	bf00      	nop
 800c68c:	2000006c 	.word	0x2000006c
 800c690:	0800d1dc 	.word	0x0800d1dc
 800c694:	0800d1fc 	.word	0x0800d1fc
 800c698:	0800d1bc 	.word	0x0800d1bc

0800c69c <abort>:
 800c69c:	b508      	push	{r3, lr}
 800c69e:	2006      	movs	r0, #6
 800c6a0:	f000 fa54 	bl	800cb4c <raise>
 800c6a4:	2001      	movs	r0, #1
 800c6a6:	f7f6 f9af 	bl	8002a08 <_exit>
	...

0800c6ac <__sflush_r>:
 800c6ac:	898a      	ldrh	r2, [r1, #12]
 800c6ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6b2:	4605      	mov	r5, r0
 800c6b4:	0710      	lsls	r0, r2, #28
 800c6b6:	460c      	mov	r4, r1
 800c6b8:	d458      	bmi.n	800c76c <__sflush_r+0xc0>
 800c6ba:	684b      	ldr	r3, [r1, #4]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	dc05      	bgt.n	800c6cc <__sflush_r+0x20>
 800c6c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	dc02      	bgt.n	800c6cc <__sflush_r+0x20>
 800c6c6:	2000      	movs	r0, #0
 800c6c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c6ce:	2e00      	cmp	r6, #0
 800c6d0:	d0f9      	beq.n	800c6c6 <__sflush_r+0x1a>
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c6d8:	682f      	ldr	r7, [r5, #0]
 800c6da:	602b      	str	r3, [r5, #0]
 800c6dc:	d032      	beq.n	800c744 <__sflush_r+0x98>
 800c6de:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c6e0:	89a3      	ldrh	r3, [r4, #12]
 800c6e2:	075a      	lsls	r2, r3, #29
 800c6e4:	d505      	bpl.n	800c6f2 <__sflush_r+0x46>
 800c6e6:	6863      	ldr	r3, [r4, #4]
 800c6e8:	1ac0      	subs	r0, r0, r3
 800c6ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c6ec:	b10b      	cbz	r3, 800c6f2 <__sflush_r+0x46>
 800c6ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c6f0:	1ac0      	subs	r0, r0, r3
 800c6f2:	2300      	movs	r3, #0
 800c6f4:	4602      	mov	r2, r0
 800c6f6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c6f8:	6a21      	ldr	r1, [r4, #32]
 800c6fa:	4628      	mov	r0, r5
 800c6fc:	47b0      	blx	r6
 800c6fe:	1c43      	adds	r3, r0, #1
 800c700:	89a3      	ldrh	r3, [r4, #12]
 800c702:	d106      	bne.n	800c712 <__sflush_r+0x66>
 800c704:	6829      	ldr	r1, [r5, #0]
 800c706:	291d      	cmp	r1, #29
 800c708:	d82c      	bhi.n	800c764 <__sflush_r+0xb8>
 800c70a:	4a2a      	ldr	r2, [pc, #168]	; (800c7b4 <__sflush_r+0x108>)
 800c70c:	40ca      	lsrs	r2, r1
 800c70e:	07d6      	lsls	r6, r2, #31
 800c710:	d528      	bpl.n	800c764 <__sflush_r+0xb8>
 800c712:	2200      	movs	r2, #0
 800c714:	6062      	str	r2, [r4, #4]
 800c716:	04d9      	lsls	r1, r3, #19
 800c718:	6922      	ldr	r2, [r4, #16]
 800c71a:	6022      	str	r2, [r4, #0]
 800c71c:	d504      	bpl.n	800c728 <__sflush_r+0x7c>
 800c71e:	1c42      	adds	r2, r0, #1
 800c720:	d101      	bne.n	800c726 <__sflush_r+0x7a>
 800c722:	682b      	ldr	r3, [r5, #0]
 800c724:	b903      	cbnz	r3, 800c728 <__sflush_r+0x7c>
 800c726:	6560      	str	r0, [r4, #84]	; 0x54
 800c728:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c72a:	602f      	str	r7, [r5, #0]
 800c72c:	2900      	cmp	r1, #0
 800c72e:	d0ca      	beq.n	800c6c6 <__sflush_r+0x1a>
 800c730:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c734:	4299      	cmp	r1, r3
 800c736:	d002      	beq.n	800c73e <__sflush_r+0x92>
 800c738:	4628      	mov	r0, r5
 800c73a:	f7ff fa95 	bl	800bc68 <_free_r>
 800c73e:	2000      	movs	r0, #0
 800c740:	6360      	str	r0, [r4, #52]	; 0x34
 800c742:	e7c1      	b.n	800c6c8 <__sflush_r+0x1c>
 800c744:	6a21      	ldr	r1, [r4, #32]
 800c746:	2301      	movs	r3, #1
 800c748:	4628      	mov	r0, r5
 800c74a:	47b0      	blx	r6
 800c74c:	1c41      	adds	r1, r0, #1
 800c74e:	d1c7      	bne.n	800c6e0 <__sflush_r+0x34>
 800c750:	682b      	ldr	r3, [r5, #0]
 800c752:	2b00      	cmp	r3, #0
 800c754:	d0c4      	beq.n	800c6e0 <__sflush_r+0x34>
 800c756:	2b1d      	cmp	r3, #29
 800c758:	d001      	beq.n	800c75e <__sflush_r+0xb2>
 800c75a:	2b16      	cmp	r3, #22
 800c75c:	d101      	bne.n	800c762 <__sflush_r+0xb6>
 800c75e:	602f      	str	r7, [r5, #0]
 800c760:	e7b1      	b.n	800c6c6 <__sflush_r+0x1a>
 800c762:	89a3      	ldrh	r3, [r4, #12]
 800c764:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c768:	81a3      	strh	r3, [r4, #12]
 800c76a:	e7ad      	b.n	800c6c8 <__sflush_r+0x1c>
 800c76c:	690f      	ldr	r7, [r1, #16]
 800c76e:	2f00      	cmp	r7, #0
 800c770:	d0a9      	beq.n	800c6c6 <__sflush_r+0x1a>
 800c772:	0793      	lsls	r3, r2, #30
 800c774:	680e      	ldr	r6, [r1, #0]
 800c776:	bf08      	it	eq
 800c778:	694b      	ldreq	r3, [r1, #20]
 800c77a:	600f      	str	r7, [r1, #0]
 800c77c:	bf18      	it	ne
 800c77e:	2300      	movne	r3, #0
 800c780:	eba6 0807 	sub.w	r8, r6, r7
 800c784:	608b      	str	r3, [r1, #8]
 800c786:	f1b8 0f00 	cmp.w	r8, #0
 800c78a:	dd9c      	ble.n	800c6c6 <__sflush_r+0x1a>
 800c78c:	6a21      	ldr	r1, [r4, #32]
 800c78e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c790:	4643      	mov	r3, r8
 800c792:	463a      	mov	r2, r7
 800c794:	4628      	mov	r0, r5
 800c796:	47b0      	blx	r6
 800c798:	2800      	cmp	r0, #0
 800c79a:	dc06      	bgt.n	800c7aa <__sflush_r+0xfe>
 800c79c:	89a3      	ldrh	r3, [r4, #12]
 800c79e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c7a2:	81a3      	strh	r3, [r4, #12]
 800c7a4:	f04f 30ff 	mov.w	r0, #4294967295
 800c7a8:	e78e      	b.n	800c6c8 <__sflush_r+0x1c>
 800c7aa:	4407      	add	r7, r0
 800c7ac:	eba8 0800 	sub.w	r8, r8, r0
 800c7b0:	e7e9      	b.n	800c786 <__sflush_r+0xda>
 800c7b2:	bf00      	nop
 800c7b4:	20400001 	.word	0x20400001

0800c7b8 <_fflush_r>:
 800c7b8:	b538      	push	{r3, r4, r5, lr}
 800c7ba:	690b      	ldr	r3, [r1, #16]
 800c7bc:	4605      	mov	r5, r0
 800c7be:	460c      	mov	r4, r1
 800c7c0:	b913      	cbnz	r3, 800c7c8 <_fflush_r+0x10>
 800c7c2:	2500      	movs	r5, #0
 800c7c4:	4628      	mov	r0, r5
 800c7c6:	bd38      	pop	{r3, r4, r5, pc}
 800c7c8:	b118      	cbz	r0, 800c7d2 <_fflush_r+0x1a>
 800c7ca:	6983      	ldr	r3, [r0, #24]
 800c7cc:	b90b      	cbnz	r3, 800c7d2 <_fflush_r+0x1a>
 800c7ce:	f000 f887 	bl	800c8e0 <__sinit>
 800c7d2:	4b14      	ldr	r3, [pc, #80]	; (800c824 <_fflush_r+0x6c>)
 800c7d4:	429c      	cmp	r4, r3
 800c7d6:	d11b      	bne.n	800c810 <_fflush_r+0x58>
 800c7d8:	686c      	ldr	r4, [r5, #4]
 800c7da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d0ef      	beq.n	800c7c2 <_fflush_r+0xa>
 800c7e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c7e4:	07d0      	lsls	r0, r2, #31
 800c7e6:	d404      	bmi.n	800c7f2 <_fflush_r+0x3a>
 800c7e8:	0599      	lsls	r1, r3, #22
 800c7ea:	d402      	bmi.n	800c7f2 <_fflush_r+0x3a>
 800c7ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c7ee:	f000 f915 	bl	800ca1c <__retarget_lock_acquire_recursive>
 800c7f2:	4628      	mov	r0, r5
 800c7f4:	4621      	mov	r1, r4
 800c7f6:	f7ff ff59 	bl	800c6ac <__sflush_r>
 800c7fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c7fc:	07da      	lsls	r2, r3, #31
 800c7fe:	4605      	mov	r5, r0
 800c800:	d4e0      	bmi.n	800c7c4 <_fflush_r+0xc>
 800c802:	89a3      	ldrh	r3, [r4, #12]
 800c804:	059b      	lsls	r3, r3, #22
 800c806:	d4dd      	bmi.n	800c7c4 <_fflush_r+0xc>
 800c808:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c80a:	f000 f908 	bl	800ca1e <__retarget_lock_release_recursive>
 800c80e:	e7d9      	b.n	800c7c4 <_fflush_r+0xc>
 800c810:	4b05      	ldr	r3, [pc, #20]	; (800c828 <_fflush_r+0x70>)
 800c812:	429c      	cmp	r4, r3
 800c814:	d101      	bne.n	800c81a <_fflush_r+0x62>
 800c816:	68ac      	ldr	r4, [r5, #8]
 800c818:	e7df      	b.n	800c7da <_fflush_r+0x22>
 800c81a:	4b04      	ldr	r3, [pc, #16]	; (800c82c <_fflush_r+0x74>)
 800c81c:	429c      	cmp	r4, r3
 800c81e:	bf08      	it	eq
 800c820:	68ec      	ldreq	r4, [r5, #12]
 800c822:	e7da      	b.n	800c7da <_fflush_r+0x22>
 800c824:	0800d1dc 	.word	0x0800d1dc
 800c828:	0800d1fc 	.word	0x0800d1fc
 800c82c:	0800d1bc 	.word	0x0800d1bc

0800c830 <std>:
 800c830:	2300      	movs	r3, #0
 800c832:	b510      	push	{r4, lr}
 800c834:	4604      	mov	r4, r0
 800c836:	e9c0 3300 	strd	r3, r3, [r0]
 800c83a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c83e:	6083      	str	r3, [r0, #8]
 800c840:	8181      	strh	r1, [r0, #12]
 800c842:	6643      	str	r3, [r0, #100]	; 0x64
 800c844:	81c2      	strh	r2, [r0, #14]
 800c846:	6183      	str	r3, [r0, #24]
 800c848:	4619      	mov	r1, r3
 800c84a:	2208      	movs	r2, #8
 800c84c:	305c      	adds	r0, #92	; 0x5c
 800c84e:	f7fc f817 	bl	8008880 <memset>
 800c852:	4b05      	ldr	r3, [pc, #20]	; (800c868 <std+0x38>)
 800c854:	6263      	str	r3, [r4, #36]	; 0x24
 800c856:	4b05      	ldr	r3, [pc, #20]	; (800c86c <std+0x3c>)
 800c858:	62a3      	str	r3, [r4, #40]	; 0x28
 800c85a:	4b05      	ldr	r3, [pc, #20]	; (800c870 <std+0x40>)
 800c85c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c85e:	4b05      	ldr	r3, [pc, #20]	; (800c874 <std+0x44>)
 800c860:	6224      	str	r4, [r4, #32]
 800c862:	6323      	str	r3, [r4, #48]	; 0x30
 800c864:	bd10      	pop	{r4, pc}
 800c866:	bf00      	nop
 800c868:	0800cb85 	.word	0x0800cb85
 800c86c:	0800cba7 	.word	0x0800cba7
 800c870:	0800cbdf 	.word	0x0800cbdf
 800c874:	0800cc03 	.word	0x0800cc03

0800c878 <_cleanup_r>:
 800c878:	4901      	ldr	r1, [pc, #4]	; (800c880 <_cleanup_r+0x8>)
 800c87a:	f000 b8af 	b.w	800c9dc <_fwalk_reent>
 800c87e:	bf00      	nop
 800c880:	0800c7b9 	.word	0x0800c7b9

0800c884 <__sfmoreglue>:
 800c884:	b570      	push	{r4, r5, r6, lr}
 800c886:	2268      	movs	r2, #104	; 0x68
 800c888:	1e4d      	subs	r5, r1, #1
 800c88a:	4355      	muls	r5, r2
 800c88c:	460e      	mov	r6, r1
 800c88e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c892:	f7ff fa55 	bl	800bd40 <_malloc_r>
 800c896:	4604      	mov	r4, r0
 800c898:	b140      	cbz	r0, 800c8ac <__sfmoreglue+0x28>
 800c89a:	2100      	movs	r1, #0
 800c89c:	e9c0 1600 	strd	r1, r6, [r0]
 800c8a0:	300c      	adds	r0, #12
 800c8a2:	60a0      	str	r0, [r4, #8]
 800c8a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c8a8:	f7fb ffea 	bl	8008880 <memset>
 800c8ac:	4620      	mov	r0, r4
 800c8ae:	bd70      	pop	{r4, r5, r6, pc}

0800c8b0 <__sfp_lock_acquire>:
 800c8b0:	4801      	ldr	r0, [pc, #4]	; (800c8b8 <__sfp_lock_acquire+0x8>)
 800c8b2:	f000 b8b3 	b.w	800ca1c <__retarget_lock_acquire_recursive>
 800c8b6:	bf00      	nop
 800c8b8:	200008b5 	.word	0x200008b5

0800c8bc <__sfp_lock_release>:
 800c8bc:	4801      	ldr	r0, [pc, #4]	; (800c8c4 <__sfp_lock_release+0x8>)
 800c8be:	f000 b8ae 	b.w	800ca1e <__retarget_lock_release_recursive>
 800c8c2:	bf00      	nop
 800c8c4:	200008b5 	.word	0x200008b5

0800c8c8 <__sinit_lock_acquire>:
 800c8c8:	4801      	ldr	r0, [pc, #4]	; (800c8d0 <__sinit_lock_acquire+0x8>)
 800c8ca:	f000 b8a7 	b.w	800ca1c <__retarget_lock_acquire_recursive>
 800c8ce:	bf00      	nop
 800c8d0:	200008b6 	.word	0x200008b6

0800c8d4 <__sinit_lock_release>:
 800c8d4:	4801      	ldr	r0, [pc, #4]	; (800c8dc <__sinit_lock_release+0x8>)
 800c8d6:	f000 b8a2 	b.w	800ca1e <__retarget_lock_release_recursive>
 800c8da:	bf00      	nop
 800c8dc:	200008b6 	.word	0x200008b6

0800c8e0 <__sinit>:
 800c8e0:	b510      	push	{r4, lr}
 800c8e2:	4604      	mov	r4, r0
 800c8e4:	f7ff fff0 	bl	800c8c8 <__sinit_lock_acquire>
 800c8e8:	69a3      	ldr	r3, [r4, #24]
 800c8ea:	b11b      	cbz	r3, 800c8f4 <__sinit+0x14>
 800c8ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8f0:	f7ff bff0 	b.w	800c8d4 <__sinit_lock_release>
 800c8f4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c8f8:	6523      	str	r3, [r4, #80]	; 0x50
 800c8fa:	4b13      	ldr	r3, [pc, #76]	; (800c948 <__sinit+0x68>)
 800c8fc:	4a13      	ldr	r2, [pc, #76]	; (800c94c <__sinit+0x6c>)
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	62a2      	str	r2, [r4, #40]	; 0x28
 800c902:	42a3      	cmp	r3, r4
 800c904:	bf04      	itt	eq
 800c906:	2301      	moveq	r3, #1
 800c908:	61a3      	streq	r3, [r4, #24]
 800c90a:	4620      	mov	r0, r4
 800c90c:	f000 f820 	bl	800c950 <__sfp>
 800c910:	6060      	str	r0, [r4, #4]
 800c912:	4620      	mov	r0, r4
 800c914:	f000 f81c 	bl	800c950 <__sfp>
 800c918:	60a0      	str	r0, [r4, #8]
 800c91a:	4620      	mov	r0, r4
 800c91c:	f000 f818 	bl	800c950 <__sfp>
 800c920:	2200      	movs	r2, #0
 800c922:	60e0      	str	r0, [r4, #12]
 800c924:	2104      	movs	r1, #4
 800c926:	6860      	ldr	r0, [r4, #4]
 800c928:	f7ff ff82 	bl	800c830 <std>
 800c92c:	68a0      	ldr	r0, [r4, #8]
 800c92e:	2201      	movs	r2, #1
 800c930:	2109      	movs	r1, #9
 800c932:	f7ff ff7d 	bl	800c830 <std>
 800c936:	68e0      	ldr	r0, [r4, #12]
 800c938:	2202      	movs	r2, #2
 800c93a:	2112      	movs	r1, #18
 800c93c:	f7ff ff78 	bl	800c830 <std>
 800c940:	2301      	movs	r3, #1
 800c942:	61a3      	str	r3, [r4, #24]
 800c944:	e7d2      	b.n	800c8ec <__sinit+0xc>
 800c946:	bf00      	nop
 800c948:	0800cd80 	.word	0x0800cd80
 800c94c:	0800c879 	.word	0x0800c879

0800c950 <__sfp>:
 800c950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c952:	4607      	mov	r7, r0
 800c954:	f7ff ffac 	bl	800c8b0 <__sfp_lock_acquire>
 800c958:	4b1e      	ldr	r3, [pc, #120]	; (800c9d4 <__sfp+0x84>)
 800c95a:	681e      	ldr	r6, [r3, #0]
 800c95c:	69b3      	ldr	r3, [r6, #24]
 800c95e:	b913      	cbnz	r3, 800c966 <__sfp+0x16>
 800c960:	4630      	mov	r0, r6
 800c962:	f7ff ffbd 	bl	800c8e0 <__sinit>
 800c966:	3648      	adds	r6, #72	; 0x48
 800c968:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c96c:	3b01      	subs	r3, #1
 800c96e:	d503      	bpl.n	800c978 <__sfp+0x28>
 800c970:	6833      	ldr	r3, [r6, #0]
 800c972:	b30b      	cbz	r3, 800c9b8 <__sfp+0x68>
 800c974:	6836      	ldr	r6, [r6, #0]
 800c976:	e7f7      	b.n	800c968 <__sfp+0x18>
 800c978:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c97c:	b9d5      	cbnz	r5, 800c9b4 <__sfp+0x64>
 800c97e:	4b16      	ldr	r3, [pc, #88]	; (800c9d8 <__sfp+0x88>)
 800c980:	60e3      	str	r3, [r4, #12]
 800c982:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c986:	6665      	str	r5, [r4, #100]	; 0x64
 800c988:	f000 f847 	bl	800ca1a <__retarget_lock_init_recursive>
 800c98c:	f7ff ff96 	bl	800c8bc <__sfp_lock_release>
 800c990:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c994:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c998:	6025      	str	r5, [r4, #0]
 800c99a:	61a5      	str	r5, [r4, #24]
 800c99c:	2208      	movs	r2, #8
 800c99e:	4629      	mov	r1, r5
 800c9a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c9a4:	f7fb ff6c 	bl	8008880 <memset>
 800c9a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c9ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c9b0:	4620      	mov	r0, r4
 800c9b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9b4:	3468      	adds	r4, #104	; 0x68
 800c9b6:	e7d9      	b.n	800c96c <__sfp+0x1c>
 800c9b8:	2104      	movs	r1, #4
 800c9ba:	4638      	mov	r0, r7
 800c9bc:	f7ff ff62 	bl	800c884 <__sfmoreglue>
 800c9c0:	4604      	mov	r4, r0
 800c9c2:	6030      	str	r0, [r6, #0]
 800c9c4:	2800      	cmp	r0, #0
 800c9c6:	d1d5      	bne.n	800c974 <__sfp+0x24>
 800c9c8:	f7ff ff78 	bl	800c8bc <__sfp_lock_release>
 800c9cc:	230c      	movs	r3, #12
 800c9ce:	603b      	str	r3, [r7, #0]
 800c9d0:	e7ee      	b.n	800c9b0 <__sfp+0x60>
 800c9d2:	bf00      	nop
 800c9d4:	0800cd80 	.word	0x0800cd80
 800c9d8:	ffff0001 	.word	0xffff0001

0800c9dc <_fwalk_reent>:
 800c9dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9e0:	4606      	mov	r6, r0
 800c9e2:	4688      	mov	r8, r1
 800c9e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c9e8:	2700      	movs	r7, #0
 800c9ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c9ee:	f1b9 0901 	subs.w	r9, r9, #1
 800c9f2:	d505      	bpl.n	800ca00 <_fwalk_reent+0x24>
 800c9f4:	6824      	ldr	r4, [r4, #0]
 800c9f6:	2c00      	cmp	r4, #0
 800c9f8:	d1f7      	bne.n	800c9ea <_fwalk_reent+0xe>
 800c9fa:	4638      	mov	r0, r7
 800c9fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca00:	89ab      	ldrh	r3, [r5, #12]
 800ca02:	2b01      	cmp	r3, #1
 800ca04:	d907      	bls.n	800ca16 <_fwalk_reent+0x3a>
 800ca06:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ca0a:	3301      	adds	r3, #1
 800ca0c:	d003      	beq.n	800ca16 <_fwalk_reent+0x3a>
 800ca0e:	4629      	mov	r1, r5
 800ca10:	4630      	mov	r0, r6
 800ca12:	47c0      	blx	r8
 800ca14:	4307      	orrs	r7, r0
 800ca16:	3568      	adds	r5, #104	; 0x68
 800ca18:	e7e9      	b.n	800c9ee <_fwalk_reent+0x12>

0800ca1a <__retarget_lock_init_recursive>:
 800ca1a:	4770      	bx	lr

0800ca1c <__retarget_lock_acquire_recursive>:
 800ca1c:	4770      	bx	lr

0800ca1e <__retarget_lock_release_recursive>:
 800ca1e:	4770      	bx	lr

0800ca20 <__swhatbuf_r>:
 800ca20:	b570      	push	{r4, r5, r6, lr}
 800ca22:	460e      	mov	r6, r1
 800ca24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca28:	2900      	cmp	r1, #0
 800ca2a:	b096      	sub	sp, #88	; 0x58
 800ca2c:	4614      	mov	r4, r2
 800ca2e:	461d      	mov	r5, r3
 800ca30:	da08      	bge.n	800ca44 <__swhatbuf_r+0x24>
 800ca32:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ca36:	2200      	movs	r2, #0
 800ca38:	602a      	str	r2, [r5, #0]
 800ca3a:	061a      	lsls	r2, r3, #24
 800ca3c:	d410      	bmi.n	800ca60 <__swhatbuf_r+0x40>
 800ca3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ca42:	e00e      	b.n	800ca62 <__swhatbuf_r+0x42>
 800ca44:	466a      	mov	r2, sp
 800ca46:	f000 f903 	bl	800cc50 <_fstat_r>
 800ca4a:	2800      	cmp	r0, #0
 800ca4c:	dbf1      	blt.n	800ca32 <__swhatbuf_r+0x12>
 800ca4e:	9a01      	ldr	r2, [sp, #4]
 800ca50:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ca54:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ca58:	425a      	negs	r2, r3
 800ca5a:	415a      	adcs	r2, r3
 800ca5c:	602a      	str	r2, [r5, #0]
 800ca5e:	e7ee      	b.n	800ca3e <__swhatbuf_r+0x1e>
 800ca60:	2340      	movs	r3, #64	; 0x40
 800ca62:	2000      	movs	r0, #0
 800ca64:	6023      	str	r3, [r4, #0]
 800ca66:	b016      	add	sp, #88	; 0x58
 800ca68:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ca6c <__smakebuf_r>:
 800ca6c:	898b      	ldrh	r3, [r1, #12]
 800ca6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ca70:	079d      	lsls	r5, r3, #30
 800ca72:	4606      	mov	r6, r0
 800ca74:	460c      	mov	r4, r1
 800ca76:	d507      	bpl.n	800ca88 <__smakebuf_r+0x1c>
 800ca78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ca7c:	6023      	str	r3, [r4, #0]
 800ca7e:	6123      	str	r3, [r4, #16]
 800ca80:	2301      	movs	r3, #1
 800ca82:	6163      	str	r3, [r4, #20]
 800ca84:	b002      	add	sp, #8
 800ca86:	bd70      	pop	{r4, r5, r6, pc}
 800ca88:	ab01      	add	r3, sp, #4
 800ca8a:	466a      	mov	r2, sp
 800ca8c:	f7ff ffc8 	bl	800ca20 <__swhatbuf_r>
 800ca90:	9900      	ldr	r1, [sp, #0]
 800ca92:	4605      	mov	r5, r0
 800ca94:	4630      	mov	r0, r6
 800ca96:	f7ff f953 	bl	800bd40 <_malloc_r>
 800ca9a:	b948      	cbnz	r0, 800cab0 <__smakebuf_r+0x44>
 800ca9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800caa0:	059a      	lsls	r2, r3, #22
 800caa2:	d4ef      	bmi.n	800ca84 <__smakebuf_r+0x18>
 800caa4:	f023 0303 	bic.w	r3, r3, #3
 800caa8:	f043 0302 	orr.w	r3, r3, #2
 800caac:	81a3      	strh	r3, [r4, #12]
 800caae:	e7e3      	b.n	800ca78 <__smakebuf_r+0xc>
 800cab0:	4b0d      	ldr	r3, [pc, #52]	; (800cae8 <__smakebuf_r+0x7c>)
 800cab2:	62b3      	str	r3, [r6, #40]	; 0x28
 800cab4:	89a3      	ldrh	r3, [r4, #12]
 800cab6:	6020      	str	r0, [r4, #0]
 800cab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cabc:	81a3      	strh	r3, [r4, #12]
 800cabe:	9b00      	ldr	r3, [sp, #0]
 800cac0:	6163      	str	r3, [r4, #20]
 800cac2:	9b01      	ldr	r3, [sp, #4]
 800cac4:	6120      	str	r0, [r4, #16]
 800cac6:	b15b      	cbz	r3, 800cae0 <__smakebuf_r+0x74>
 800cac8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cacc:	4630      	mov	r0, r6
 800cace:	f000 f8d1 	bl	800cc74 <_isatty_r>
 800cad2:	b128      	cbz	r0, 800cae0 <__smakebuf_r+0x74>
 800cad4:	89a3      	ldrh	r3, [r4, #12]
 800cad6:	f023 0303 	bic.w	r3, r3, #3
 800cada:	f043 0301 	orr.w	r3, r3, #1
 800cade:	81a3      	strh	r3, [r4, #12]
 800cae0:	89a0      	ldrh	r0, [r4, #12]
 800cae2:	4305      	orrs	r5, r0
 800cae4:	81a5      	strh	r5, [r4, #12]
 800cae6:	e7cd      	b.n	800ca84 <__smakebuf_r+0x18>
 800cae8:	0800c879 	.word	0x0800c879

0800caec <_malloc_usable_size_r>:
 800caec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800caf0:	1f18      	subs	r0, r3, #4
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	bfbc      	itt	lt
 800caf6:	580b      	ldrlt	r3, [r1, r0]
 800caf8:	18c0      	addlt	r0, r0, r3
 800cafa:	4770      	bx	lr

0800cafc <_raise_r>:
 800cafc:	291f      	cmp	r1, #31
 800cafe:	b538      	push	{r3, r4, r5, lr}
 800cb00:	4604      	mov	r4, r0
 800cb02:	460d      	mov	r5, r1
 800cb04:	d904      	bls.n	800cb10 <_raise_r+0x14>
 800cb06:	2316      	movs	r3, #22
 800cb08:	6003      	str	r3, [r0, #0]
 800cb0a:	f04f 30ff 	mov.w	r0, #4294967295
 800cb0e:	bd38      	pop	{r3, r4, r5, pc}
 800cb10:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cb12:	b112      	cbz	r2, 800cb1a <_raise_r+0x1e>
 800cb14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cb18:	b94b      	cbnz	r3, 800cb2e <_raise_r+0x32>
 800cb1a:	4620      	mov	r0, r4
 800cb1c:	f000 f830 	bl	800cb80 <_getpid_r>
 800cb20:	462a      	mov	r2, r5
 800cb22:	4601      	mov	r1, r0
 800cb24:	4620      	mov	r0, r4
 800cb26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cb2a:	f000 b817 	b.w	800cb5c <_kill_r>
 800cb2e:	2b01      	cmp	r3, #1
 800cb30:	d00a      	beq.n	800cb48 <_raise_r+0x4c>
 800cb32:	1c59      	adds	r1, r3, #1
 800cb34:	d103      	bne.n	800cb3e <_raise_r+0x42>
 800cb36:	2316      	movs	r3, #22
 800cb38:	6003      	str	r3, [r0, #0]
 800cb3a:	2001      	movs	r0, #1
 800cb3c:	e7e7      	b.n	800cb0e <_raise_r+0x12>
 800cb3e:	2400      	movs	r4, #0
 800cb40:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cb44:	4628      	mov	r0, r5
 800cb46:	4798      	blx	r3
 800cb48:	2000      	movs	r0, #0
 800cb4a:	e7e0      	b.n	800cb0e <_raise_r+0x12>

0800cb4c <raise>:
 800cb4c:	4b02      	ldr	r3, [pc, #8]	; (800cb58 <raise+0xc>)
 800cb4e:	4601      	mov	r1, r0
 800cb50:	6818      	ldr	r0, [r3, #0]
 800cb52:	f7ff bfd3 	b.w	800cafc <_raise_r>
 800cb56:	bf00      	nop
 800cb58:	2000006c 	.word	0x2000006c

0800cb5c <_kill_r>:
 800cb5c:	b538      	push	{r3, r4, r5, lr}
 800cb5e:	4d07      	ldr	r5, [pc, #28]	; (800cb7c <_kill_r+0x20>)
 800cb60:	2300      	movs	r3, #0
 800cb62:	4604      	mov	r4, r0
 800cb64:	4608      	mov	r0, r1
 800cb66:	4611      	mov	r1, r2
 800cb68:	602b      	str	r3, [r5, #0]
 800cb6a:	f7f5 ff3d 	bl	80029e8 <_kill>
 800cb6e:	1c43      	adds	r3, r0, #1
 800cb70:	d102      	bne.n	800cb78 <_kill_r+0x1c>
 800cb72:	682b      	ldr	r3, [r5, #0]
 800cb74:	b103      	cbz	r3, 800cb78 <_kill_r+0x1c>
 800cb76:	6023      	str	r3, [r4, #0]
 800cb78:	bd38      	pop	{r3, r4, r5, pc}
 800cb7a:	bf00      	nop
 800cb7c:	200008b0 	.word	0x200008b0

0800cb80 <_getpid_r>:
 800cb80:	f7f5 bf2a 	b.w	80029d8 <_getpid>

0800cb84 <__sread>:
 800cb84:	b510      	push	{r4, lr}
 800cb86:	460c      	mov	r4, r1
 800cb88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb8c:	f000 f894 	bl	800ccb8 <_read_r>
 800cb90:	2800      	cmp	r0, #0
 800cb92:	bfab      	itete	ge
 800cb94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cb96:	89a3      	ldrhlt	r3, [r4, #12]
 800cb98:	181b      	addge	r3, r3, r0
 800cb9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cb9e:	bfac      	ite	ge
 800cba0:	6563      	strge	r3, [r4, #84]	; 0x54
 800cba2:	81a3      	strhlt	r3, [r4, #12]
 800cba4:	bd10      	pop	{r4, pc}

0800cba6 <__swrite>:
 800cba6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbaa:	461f      	mov	r7, r3
 800cbac:	898b      	ldrh	r3, [r1, #12]
 800cbae:	05db      	lsls	r3, r3, #23
 800cbb0:	4605      	mov	r5, r0
 800cbb2:	460c      	mov	r4, r1
 800cbb4:	4616      	mov	r6, r2
 800cbb6:	d505      	bpl.n	800cbc4 <__swrite+0x1e>
 800cbb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbbc:	2302      	movs	r3, #2
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	f000 f868 	bl	800cc94 <_lseek_r>
 800cbc4:	89a3      	ldrh	r3, [r4, #12]
 800cbc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cbca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cbce:	81a3      	strh	r3, [r4, #12]
 800cbd0:	4632      	mov	r2, r6
 800cbd2:	463b      	mov	r3, r7
 800cbd4:	4628      	mov	r0, r5
 800cbd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cbda:	f000 b817 	b.w	800cc0c <_write_r>

0800cbde <__sseek>:
 800cbde:	b510      	push	{r4, lr}
 800cbe0:	460c      	mov	r4, r1
 800cbe2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbe6:	f000 f855 	bl	800cc94 <_lseek_r>
 800cbea:	1c43      	adds	r3, r0, #1
 800cbec:	89a3      	ldrh	r3, [r4, #12]
 800cbee:	bf15      	itete	ne
 800cbf0:	6560      	strne	r0, [r4, #84]	; 0x54
 800cbf2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cbf6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cbfa:	81a3      	strheq	r3, [r4, #12]
 800cbfc:	bf18      	it	ne
 800cbfe:	81a3      	strhne	r3, [r4, #12]
 800cc00:	bd10      	pop	{r4, pc}

0800cc02 <__sclose>:
 800cc02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc06:	f000 b813 	b.w	800cc30 <_close_r>
	...

0800cc0c <_write_r>:
 800cc0c:	b538      	push	{r3, r4, r5, lr}
 800cc0e:	4d07      	ldr	r5, [pc, #28]	; (800cc2c <_write_r+0x20>)
 800cc10:	4604      	mov	r4, r0
 800cc12:	4608      	mov	r0, r1
 800cc14:	4611      	mov	r1, r2
 800cc16:	2200      	movs	r2, #0
 800cc18:	602a      	str	r2, [r5, #0]
 800cc1a:	461a      	mov	r2, r3
 800cc1c:	f7f5 ff1b 	bl	8002a56 <_write>
 800cc20:	1c43      	adds	r3, r0, #1
 800cc22:	d102      	bne.n	800cc2a <_write_r+0x1e>
 800cc24:	682b      	ldr	r3, [r5, #0]
 800cc26:	b103      	cbz	r3, 800cc2a <_write_r+0x1e>
 800cc28:	6023      	str	r3, [r4, #0]
 800cc2a:	bd38      	pop	{r3, r4, r5, pc}
 800cc2c:	200008b0 	.word	0x200008b0

0800cc30 <_close_r>:
 800cc30:	b538      	push	{r3, r4, r5, lr}
 800cc32:	4d06      	ldr	r5, [pc, #24]	; (800cc4c <_close_r+0x1c>)
 800cc34:	2300      	movs	r3, #0
 800cc36:	4604      	mov	r4, r0
 800cc38:	4608      	mov	r0, r1
 800cc3a:	602b      	str	r3, [r5, #0]
 800cc3c:	f7f5 ff27 	bl	8002a8e <_close>
 800cc40:	1c43      	adds	r3, r0, #1
 800cc42:	d102      	bne.n	800cc4a <_close_r+0x1a>
 800cc44:	682b      	ldr	r3, [r5, #0]
 800cc46:	b103      	cbz	r3, 800cc4a <_close_r+0x1a>
 800cc48:	6023      	str	r3, [r4, #0]
 800cc4a:	bd38      	pop	{r3, r4, r5, pc}
 800cc4c:	200008b0 	.word	0x200008b0

0800cc50 <_fstat_r>:
 800cc50:	b538      	push	{r3, r4, r5, lr}
 800cc52:	4d07      	ldr	r5, [pc, #28]	; (800cc70 <_fstat_r+0x20>)
 800cc54:	2300      	movs	r3, #0
 800cc56:	4604      	mov	r4, r0
 800cc58:	4608      	mov	r0, r1
 800cc5a:	4611      	mov	r1, r2
 800cc5c:	602b      	str	r3, [r5, #0]
 800cc5e:	f7f5 ff22 	bl	8002aa6 <_fstat>
 800cc62:	1c43      	adds	r3, r0, #1
 800cc64:	d102      	bne.n	800cc6c <_fstat_r+0x1c>
 800cc66:	682b      	ldr	r3, [r5, #0]
 800cc68:	b103      	cbz	r3, 800cc6c <_fstat_r+0x1c>
 800cc6a:	6023      	str	r3, [r4, #0]
 800cc6c:	bd38      	pop	{r3, r4, r5, pc}
 800cc6e:	bf00      	nop
 800cc70:	200008b0 	.word	0x200008b0

0800cc74 <_isatty_r>:
 800cc74:	b538      	push	{r3, r4, r5, lr}
 800cc76:	4d06      	ldr	r5, [pc, #24]	; (800cc90 <_isatty_r+0x1c>)
 800cc78:	2300      	movs	r3, #0
 800cc7a:	4604      	mov	r4, r0
 800cc7c:	4608      	mov	r0, r1
 800cc7e:	602b      	str	r3, [r5, #0]
 800cc80:	f7f5 ff21 	bl	8002ac6 <_isatty>
 800cc84:	1c43      	adds	r3, r0, #1
 800cc86:	d102      	bne.n	800cc8e <_isatty_r+0x1a>
 800cc88:	682b      	ldr	r3, [r5, #0]
 800cc8a:	b103      	cbz	r3, 800cc8e <_isatty_r+0x1a>
 800cc8c:	6023      	str	r3, [r4, #0]
 800cc8e:	bd38      	pop	{r3, r4, r5, pc}
 800cc90:	200008b0 	.word	0x200008b0

0800cc94 <_lseek_r>:
 800cc94:	b538      	push	{r3, r4, r5, lr}
 800cc96:	4d07      	ldr	r5, [pc, #28]	; (800ccb4 <_lseek_r+0x20>)
 800cc98:	4604      	mov	r4, r0
 800cc9a:	4608      	mov	r0, r1
 800cc9c:	4611      	mov	r1, r2
 800cc9e:	2200      	movs	r2, #0
 800cca0:	602a      	str	r2, [r5, #0]
 800cca2:	461a      	mov	r2, r3
 800cca4:	f7f5 ff1a 	bl	8002adc <_lseek>
 800cca8:	1c43      	adds	r3, r0, #1
 800ccaa:	d102      	bne.n	800ccb2 <_lseek_r+0x1e>
 800ccac:	682b      	ldr	r3, [r5, #0]
 800ccae:	b103      	cbz	r3, 800ccb2 <_lseek_r+0x1e>
 800ccb0:	6023      	str	r3, [r4, #0]
 800ccb2:	bd38      	pop	{r3, r4, r5, pc}
 800ccb4:	200008b0 	.word	0x200008b0

0800ccb8 <_read_r>:
 800ccb8:	b538      	push	{r3, r4, r5, lr}
 800ccba:	4d07      	ldr	r5, [pc, #28]	; (800ccd8 <_read_r+0x20>)
 800ccbc:	4604      	mov	r4, r0
 800ccbe:	4608      	mov	r0, r1
 800ccc0:	4611      	mov	r1, r2
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	602a      	str	r2, [r5, #0]
 800ccc6:	461a      	mov	r2, r3
 800ccc8:	f7f5 fea8 	bl	8002a1c <_read>
 800cccc:	1c43      	adds	r3, r0, #1
 800ccce:	d102      	bne.n	800ccd6 <_read_r+0x1e>
 800ccd0:	682b      	ldr	r3, [r5, #0]
 800ccd2:	b103      	cbz	r3, 800ccd6 <_read_r+0x1e>
 800ccd4:	6023      	str	r3, [r4, #0]
 800ccd6:	bd38      	pop	{r3, r4, r5, pc}
 800ccd8:	200008b0 	.word	0x200008b0

0800ccdc <_init>:
 800ccdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccde:	bf00      	nop
 800cce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cce2:	bc08      	pop	{r3}
 800cce4:	469e      	mov	lr, r3
 800cce6:	4770      	bx	lr

0800cce8 <_fini>:
 800cce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccea:	bf00      	nop
 800ccec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ccee:	bc08      	pop	{r3}
 800ccf0:	469e      	mov	lr, r3
 800ccf2:	4770      	bx	lr
