0.7
2020.2
Oct 13 2023
20:21:30
/home/marcin-zub/Vivado_projects/project_vivado_3/project_vivado_3.sim/sim_1/synth/func/xsim/tb_UART_Transmitter_func_synth.v,1714998133,verilog,,/home/marcin-zub/Vivado_projects/project_vivado_3/project_vivado_3.srcs/sim_1/new/tb_UART_Transmitter.v,,UART_Transmitter;glbl,,,,,,,,
/home/marcin-zub/Vivado_projects/project_vivado_3/project_vivado_3.srcs/sim_1/new/tb_UART_Transmitter.v,1714997770,verilog,,,,tb_UART_Transmitter,,,,,,,,
