Abstract This paper describes the implementation on field programmable gate array (FPGA) of a turbo decoder for 3GPP Long-Term Evolution standard. Considering the high data rates required by this standard, parallel decoding architecture is used. The parallel decoding latency is reduced N times compared with the serial decoding latency, N being the parallelization factor, usually a power of 2. The decoding performances are similar for both serial and parallel schemes, when very low decoding latency is added to this theoretical parallel latency value. Taking advantage of the quadratic permutation polynomial interleaver properties, and considering some specific FPGA block memory characteristics, a novel simplified parallel decoding scheme is proposed, including only one interleaver, independently of the N value. Moreover, for the single interleaver, we propose a solution that exploits key arithmetic properties of the corresponding equation to perform the address computation in a recursive manner. The proposed method replaces divisions and multiplications by comparisons and subtractions. In addition, an even-odd merge sorting network provides correct data to all N decoding units.
interleaver         1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Interleaving          

quadratic                     0.9960637992494696^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Quadratic_equation    

3GPP Long-Term Evolution      1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/LTE_(telecommunication)

FPGA                          1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Field-programmable_gate_array

data rates                    0.9634974759282284^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Throughput            

latency                       0.9999999999372449^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Latency_(engineering) 

interleaver                   1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Interleaving          

latency                       0.9999999999372449^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Latency_(engineering) 

interleaver                   1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Interleaving          

serial                        0.9999988716644566^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Serial_communication  

parallelization               1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Parallel_computing    

polynomial                    0.9994639159669182^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Polynomial            

sorting network               1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Sorting_network       

decoder                       0.9927521394775487^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Decoder               

single                        0.9937941785268147^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Single_(music)        

architecture                  0.9999999996958877^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Computer_architecture 

recursive                     0.9999997898858276^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Recursion             

latency                       0.9999999999372449^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Latency_(engineering) 

permutation                   0.9999999999997726^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Permutation           

serial                        0.9999988716644566^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Serial_communication  

FPGA                          1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Field-programmable_gate_array

turbo                         0.9999936059752836^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Turbocharger          

arithmetic                    0.5518565496478472^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Arithmetic_logic_unit 

field programmable gate array 1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Field-programmable_gate_array

computation                   0.9984058992835751^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Computation           

memory                        0.9997109870729334^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Computer_memory       

latency                       0.9999999999372449^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Latency_(engineering) 

