
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis

# Written on Wed Aug 16 14:42:24 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                               Requested     Requested     Clock                                                                    Clock                     Clock
Level     Clock                                                               Frequency     Period        Type                                                                     Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       FTDI_CLK                                                            100.0 MHz     10.000        declared                                                                 default_clkgroup          461  
                                                                                                                                                                                                                  
0 -       Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 160.0 MHz     6.250         declared                                                                 default_clkgroup          2    
1 .         Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0             40.0 MHz      25.000        generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup          194  
1 .         Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1             80.0 MHz      12.500        generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup          182  
                                                                                                                                                                                                                  
0 -       Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R                 250.0 MHz     4.000         declared                                                                 default_clkgroup          73   
                                                                                                                                                                                                                  
0 -       Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R                 250.0 MHz     4.000         declared                                                                 default_clkgroup          5    
                                                                                                                                                                                                                  
0 -       Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R                 250.0 MHz     4.000         declared                                                                 default_clkgroup          5    
                                                                                                                                                                                                                  
0 -       Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R                 250.0 MHz     4.000         declared                                                                 default_clkgroup          5    
                                                                                                                                                                                                                  
0 -       Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R                 250.0 MHz     4.000         declared                                                                 default_clkgroup          5    
                                                                                                                                                                                                                  
0 -       Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R                 250.0 MHz     4.000         declared                                                                 default_clkgroup          5    
                                                                                                                                                                                                                  
0 -       System                                                              100.0 MHz     10.000        system                                                                   system_clkgroup           0    
                                                                                                                                                                                                                  
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     10.000        inferred                                                                 Inferred_clkgroup_0_1     6577 
                                                                                                                                                                                                                  
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     100.0 MHz     10.000        inferred                                                                 Inferred_clkgroup_0_2     1112 
==================================================================================================================================================================================================================


Clock Load Summary
******************

                                                                    Clock     Source                                                                Clock Pin                                                                                                                                  Non-clock Pin                                             Non-clock Pin                                                   
Clock                                                               Load      Pin                                                                   Seq Example                                                                                                                                Seq Example                                               Comb Example                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FTDI_CLK                                                            461       FTDI_CLK(port)                                                        USB_3_Protocol_0.ft601_fifo_interface_0.FTDI_BE_1[0].C                                                                                     -                                                         I_1.A(CLKINT)                                                   
                                                                                                                                                                                                                                                                                                                                                                                                                         
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 2         Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160.CLK(OSC_RC160MHZ)     Clock_Reset_0.PF_CCC_C1_0.PF_CCC_C1_0.pll_inst_0.REF_CLK_0                                                                                 -                                                         Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160_INT.I(BUFG)     
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0               194       Clock_Reset_0.PF_CCC_C1_0.PF_CCC_C1_0.pll_inst_0.OUT0(PLL)            Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_LANE0_SD_DFN1.CLK                                                                                     -                                                         Clock_Reset_0.PF_CCC_C1_0.PF_CCC_C1_0.clkint_0.I(BUFG)          
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1               182       Clock_Reset_0.PF_CCC_C1_0.PF_CCC_C1_0.pll_inst_0.OUT1(PLL)            Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.history[1:0].C                                                                              Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1.RX_REF_CLK     Clock_Reset_0.PF_CCC_C1_0.PF_CCC_C1_0.clkint_4.I(BUFG)          
                                                                                                                                                                                                                                                                                                                                                                                                                         
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R                 73        Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0.RX_CLK_R(XCVR_8B10B)       Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_0.u_sicr.Xclk_in_rotator.count[1:0].C                                                         -                                                         Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0_RX_rclkint.A(RCLKINT)
                                                                                                                                                                                                                                                                                                                                                                                                                         
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R                 5         Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1.RX_CLK_R(XCVR_8B10B)       Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_1.u_sicr.Xclk_in_rotator.count[1:0].C                                                         -                                                         Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1_RX_rclkint.A(RCLKINT)
                                                                                                                                                                                                                                                                                                                                                                                                                         
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R                 5         Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2.RX_CLK_R(XCVR_8B10B)       Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_2.u_sicr.Xclk_in_rotator.count[1:0].C                                                         -                                                         Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2_RX_rclkint.A(RCLKINT)
                                                                                                                                                                                                                                                                                                                                                                                                                         
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R                 5         Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3.RX_CLK_R(XCVR_8B10B)       Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_3.u_sicr.Xclk_in_rotator.count[1:0].C                                                         -                                                         Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3_RX_rclkint.A(RCLKINT)
                                                                                                                                                                                                                                                                                                                                                                                                                         
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R                 5         Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0.RX_CLK_R(XCVR_8B10B)       Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xclk_in_rotator.count[1:0].C                                                         -                                                         Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0_RX_rclkint.A(RCLKINT)
                                                                                                                                                                                                                                                                                                                                                                                                                         
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R                 5         Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1.RX_CLK_R(XCVR_8B10B)       Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xclk_in_rotator.count[1:0].C                                                         -                                                         Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1_RX_rclkint.A(RCLKINT)
                                                                                                                                                                                                                                                                                                                                                                                                                         
System                                                              0         -                                                                     -                                                                                                                                          -                                                         -                                                               
                                                                                                                                                                                                                                                                                                                                                                                                                         
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     6577      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)            USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1.B_CLK     -                                                         OUTBUF_DIFF_0_0_0.D(OUTBUF_DIFF)                                
                                                                                                                                                                                                                                                                                                                                                                                                                         
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     1112      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT1(PLL)            UART_Protocol_1.mko_0.MKO_OUT.C                                                                                                            -                                                         Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.clkint_4.I(BUFG)          
=========================================================================================================================================================================================================================================================================================================================================================================================================================
