$date
	Mon Dec 11 09:46:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SN74LS107_tb $end
$var wire 1 ! Q_bar_2 $end
$var wire 1 " Q_bar_1 $end
$var wire 1 # Q_2 $end
$var wire 1 $ Q_1 $end
$var reg 1 % CLK $end
$var reg 1 & CLR_bar_1 $end
$var reg 1 ' CLR_bar_2 $end
$var reg 1 ( J_1 $end
$var reg 1 ) J_2 $end
$var reg 1 * K_1 $end
$var reg 1 + K_2 $end
$scope module DUT $end
$var wire 1 % CLK_1 $end
$var wire 1 % CLK_2 $end
$var wire 1 & CLR_bar_1 $end
$var wire 1 ' CLR_bar_2 $end
$var wire 1 ( J_1 $end
$var wire 1 ) J_2 $end
$var wire 1 * K_1 $end
$var wire 1 + K_2 $end
$var wire 1 ! Q_bar_2 $end
$var wire 1 " Q_bar_1 $end
$var wire 1 # Q_2 $end
$var wire 1 $ Q_1 $end
$scope module FF_1 $end
$var wire 1 % CLK $end
$var wire 1 & CLR_bar $end
$var wire 1 ( J $end
$var wire 1 * K $end
$var reg 1 $ Q $end
$var reg 1 " Q_bar $end
$upscope $end
$scope module FF_2 $end
$var wire 1 % CLK $end
$var wire 1 ' CLR_bar $end
$var wire 1 ) J $end
$var wire 1 + K $end
$var reg 1 # Q $end
$var reg 1 ! Q_bar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x+
x*
x)
x(
1'
1&
0%
x$
x#
x"
x!
$end
#1
1!
0#
1"
0$
0'
0&
#2
1&
#3
1*
0(
1%
#4
0%
#5
1%
0*
#6
0%
#7
0"
1$
1%
1(
#8
0%
#9
1%
0(
#10
0%
#11
1"
0$
1%
1*
1(
#12
0%
#13
0"
1$
0!
1#
1%
0+
1)
1'
#14
0%
#15
1"
0$
1%
0)
#16
0%
#17
0"
1$
1!
0#
1%
1+
#18
0%
#19
1"
0$
1%
0+
#20
0%
#21
0"
1$
0!
1#
1%
1+
1)
#22
0%
#23
1"
0$
1!
0#
1%
#24
0%
#25
0"
1$
0!
1#
1%
