

================================================================
== Vitis HLS Report for 'set3DFloatArray_1'
================================================================
* Date:           Fri Dec 22 01:03:34 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.994 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |      128|      128|         1|          1|          1|   128|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    145|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|      29|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      29|    210|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln10_5_fu_282_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln10_fu_201_p2        |         +|   0|  0|   9|           2|           1|
    |add_ln12_fu_276_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln14_fu_265_p2        |         +|   0|  0|  14|           7|           7|
    |add_ln8_5_fu_187_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln8_fu_123_p2         |         +|   0|  0|  15|           8|           1|
    |and_ln8_fu_181_p2         |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_147_p2       |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln12_fu_175_p2       |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln8_fu_141_p2        |      icmp|   0|  0|  11|           8|           9|
    |or_ln10_fu_207_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln10_19_fu_233_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln10_20_fu_245_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln10_21_fu_288_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln10_fu_213_p3     |    select|   0|  0|   6|           1|           1|
    |select_ln8_3_fu_161_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln8_4_fu_193_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln8_fu_153_p3      |    select|   0|  0|   2|           1|           1|
    |xor_ln8_fu_169_p2         |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 145|          65|          53|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |i_reg_79                 |   9|          2|    2|          4|
    |ii_reg_101               |   9|          2|    2|          4|
    |iii_reg_112              |   9|          2|    6|         12|
    |indvar_flatten17_reg_68  |   9|          2|    8|         16|
    |indvar_flatten_reg_90    |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  65|         14|   27|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |i_reg_79                 |  2|   0|    2|          0|
    |ii_reg_101               |  2|   0|    2|          0|
    |iii_reg_112              |  6|   0|    6|          0|
    |indvar_flatten17_reg_68  |  8|   0|    8|          0|
    |indvar_flatten_reg_90    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 29|   0|   29|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  set3DFloatArray.1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  set3DFloatArray.1|  return value|
|array_r_address0  |  out|    7|   ap_memory|            array_r|         array|
|array_r_ce0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_we0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_d0        |  out|   32|   ap_memory|            array_r|         array|
+------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 4 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [../src/hls/cnn.cpp:8]   --->   Operation 4 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i8 0, void %.lr.ph11, i8 %add_ln8, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 5 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i = phi i2 0, void %.lr.ph11, i2 %select_ln8_4, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 6 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %.lr.ph11, i8 %select_ln10_21, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:10]   --->   Operation 7 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%ii = phi i2 0, void %.lr.ph11, i2 %select_ln10_20, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:10]   --->   Operation 8 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph11, i6 %add_ln12, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:12]   --->   Operation 9 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.90ns)   --->   "%add_ln8 = add i8 %indvar_flatten17, i8 1" [../src/hls/cnn.cpp:8]   --->   Operation 10 'add' 'add_ln8' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = trunc i2 %ii" [../src/hls/cnn.cpp:10]   --->   Operation 11 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %empty, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 12 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln8 = icmp_eq  i8 %indvar_flatten17, i8 128" [../src/hls/cnn.cpp:8]   --->   Operation 14 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %._crit_edge7.loopexit, void %._crit_edge12.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 15 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 16 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 17 'speclooptripcount' 'empty_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln10 = icmp_eq  i8 %indvar_flatten, i8 64" [../src/hls/cnn.cpp:10]   --->   Operation 18 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.26ns)   --->   "%select_ln8 = select i1 %icmp_ln10, i2 0, i2 %ii" [../src/hls/cnn.cpp:8]   --->   Operation 19 'select' 'select_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln8_3 = select i1 %icmp_ln10, i6 0, i6 %tmp_7" [../src/hls/cnn.cpp:8]   --->   Operation 20 'select' 'select_ln8_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node and_ln8)   --->   "%xor_ln8 = xor i1 %icmp_ln10, i1 1" [../src/hls/cnn.cpp:8]   --->   Operation 22 'xor' 'xor_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.87ns)   --->   "%icmp_ln12 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:12]   --->   Operation 23 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln8 = and i1 %icmp_ln12, i1 %xor_ln8" [../src/hls/cnn.cpp:8]   --->   Operation 24 'and' 'and_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.62ns)   --->   "%add_ln8_5 = add i2 %i, i2 1" [../src/hls/cnn.cpp:8]   --->   Operation 25 'add' 'add_ln8_5' <Predicate = (!icmp_ln8)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.26ns)   --->   "%select_ln8_4 = select i1 %icmp_ln10, i2 %add_ln8_5, i2 %i" [../src/hls/cnn.cpp:8]   --->   Operation 26 'select' 'select_ln8_4' <Predicate = (!icmp_ln8)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.62ns)   --->   "%add_ln10 = add i2 %select_ln8, i2 1" [../src/hls/cnn.cpp:10]   --->   Operation 27 'add' 'add_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln10)   --->   "%or_ln10 = or i1 %and_ln8, i1 %icmp_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 29 'or' 'or_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln10 = select i1 %or_ln10, i6 0, i6 %iii" [../src/hls/cnn.cpp:10]   --->   Operation 30 'select' 'select_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%empty_32 = trunc i2 %add_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 31 'trunc' 'empty_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%p_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %empty_32, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 32 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_19 = select i1 %and_ln8, i6 %p_mid1, i6 %select_ln8_3" [../src/hls/cnn.cpp:10]   --->   Operation 33 'select' 'select_ln10_19' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_19_cast = zext i6 %select_ln10_19" [../src/hls/cnn.cpp:10]   --->   Operation 34 'zext' 'select_ln10_19_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.26ns)   --->   "%select_ln10_20 = select i1 %and_ln8, i2 %add_ln10, i2 %select_ln8" [../src/hls/cnn.cpp:10]   --->   Operation 36 'select' 'select_ln10_20' <Predicate = (!icmp_ln8)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:12]   --->   Operation 37 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%trunc_ln14 = trunc i2 %select_ln8_4" [../src/hls/cnn.cpp:14]   --->   Operation 38 'trunc' 'trunc_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %trunc_ln14, i6 %select_ln10" [../src/hls/cnn.cpp:14]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln14 = add i7 %tmp, i7 %select_ln10_19_cast" [../src/hls/cnn.cpp:14]   --->   Operation 40 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %add_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 41 'zext' 'zext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 42 'getelementptr' 'array_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array_addr" [../src/hls/cnn.cpp:14]   --->   Operation 43 'store' 'store_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 44 [1/1] (0.88ns)   --->   "%add_ln12 = add i6 %select_ln10, i6 1" [../src/hls/cnn.cpp:12]   --->   Operation 44 'add' 'add_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.90ns)   --->   "%add_ln10_5 = add i8 %indvar_flatten, i8 1" [../src/hls/cnn.cpp:10]   --->   Operation 45 'add' 'add_ln10_5' <Predicate = (!icmp_ln8)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.44ns)   --->   "%select_ln10_21 = select i1 %icmp_ln10, i8 1, i8 %add_ln10_5" [../src/hls/cnn.cpp:10]   --->   Operation 46 'select' 'select_ln10_21' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [../src/hls/cnn.cpp:18]   --->   Operation 48 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8              (br               ) [ 0110]
indvar_flatten17    (phi              ) [ 0010]
i                   (phi              ) [ 0010]
indvar_flatten      (phi              ) [ 0010]
ii                  (phi              ) [ 0010]
iii                 (phi              ) [ 0010]
add_ln8             (add              ) [ 0110]
empty               (trunc            ) [ 0000]
tmp_7               (bitconcatenate   ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
icmp_ln8            (icmp             ) [ 0010]
br_ln8              (br               ) [ 0000]
specloopname_ln0    (specloopname     ) [ 0000]
empty_31            (speclooptripcount) [ 0000]
icmp_ln10           (icmp             ) [ 0000]
select_ln8          (select           ) [ 0000]
select_ln8_3        (select           ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
xor_ln8             (xor              ) [ 0000]
icmp_ln12           (icmp             ) [ 0000]
and_ln8             (and              ) [ 0000]
add_ln8_5           (add              ) [ 0000]
select_ln8_4        (select           ) [ 0110]
add_ln10            (add              ) [ 0000]
specloopname_ln0    (specloopname     ) [ 0000]
or_ln10             (or               ) [ 0000]
select_ln10         (select           ) [ 0000]
empty_32            (trunc            ) [ 0000]
p_mid1              (bitconcatenate   ) [ 0000]
select_ln10_19      (select           ) [ 0000]
select_ln10_19_cast (zext             ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
select_ln10_20      (select           ) [ 0110]
specloopname_ln12   (specloopname     ) [ 0000]
trunc_ln14          (trunc            ) [ 0000]
tmp                 (bitconcatenate   ) [ 0000]
add_ln14            (add              ) [ 0000]
zext_ln14           (zext             ) [ 0000]
array_addr          (getelementptr    ) [ 0000]
store_ln14          (store            ) [ 0000]
add_ln12            (add              ) [ 0110]
add_ln10_5          (add              ) [ 0000]
select_ln10_21      (select           ) [ 0110]
br_ln0              (br               ) [ 0110]
ret_ln18            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="array_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="7" slack="0"/>
<pin id="58" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln14_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="7" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="68" class="1005" name="indvar_flatten17_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="1"/>
<pin id="70" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten17_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/2 "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="2" slack="1"/>
<pin id="81" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="2" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="indvar_flatten_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="1"/>
<pin id="92" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="ii_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="1"/>
<pin id="103" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="ii_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="2" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="iii_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="1"/>
<pin id="114" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="iii_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln8_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="empty_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="0"/>
<pin id="131" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_7_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln8_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln10_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="select_ln8_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="2" slack="0"/>
<pin id="156" dir="0" index="2" bw="2" slack="0"/>
<pin id="157" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="select_ln8_3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="6" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_3/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="xor_ln8_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln8/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln12_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="0" index="1" bw="6" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="and_ln8_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln8_5_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_5/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln8_4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="0" index="2" bw="2" slack="0"/>
<pin id="197" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_4/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln10_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="or_ln10_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln10_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="0"/>
<pin id="216" dir="0" index="2" bw="6" slack="0"/>
<pin id="217" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="empty_32_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="0"/>
<pin id="223" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_mid1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln10_19_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="6" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_19/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln10_19_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln10_19_cast/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln10_20_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="2" slack="0"/>
<pin id="248" dir="0" index="2" bw="2" slack="0"/>
<pin id="249" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_20/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln14_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="6" slack="0"/>
<pin id="261" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln14_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="0" index="1" bw="6" slack="0"/>
<pin id="268" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln14_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln12_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln10_5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_5/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln10_21_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_21/2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="add_ln8_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="304" class="1005" name="select_ln8_4_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln8_4 "/>
</bind>
</comp>

<comp id="309" class="1005" name="select_ln10_20_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_20 "/>
</bind>
</comp>

<comp id="314" class="1005" name="add_ln12_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="319" class="1005" name="select_ln10_21_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="48" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="50" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="67"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="72" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="105" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="145"><net_src comp="72" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="94" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="105" pin="4"/><net_sink comp="153" pin=2"/></net>

<net id="166"><net_src comp="147" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="133" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="173"><net_src comp="147" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="116" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="169" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="83" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="147" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="83" pin="4"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="153" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="181" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="147" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="116" pin="4"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="201" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="181" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="225" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="161" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="181" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="201" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="153" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="193" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="213" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="241" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="280"><net_src comp="213" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="94" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="8" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="147" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="8" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="282" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="123" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="307"><net_src comp="193" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="312"><net_src comp="245" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="317"><net_src comp="276" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="322"><net_src comp="288" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="94" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_r | {2 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		empty : 1
		tmp_7 : 2
		icmp_ln8 : 1
		br_ln8 : 2
		icmp_ln10 : 1
		select_ln8 : 2
		select_ln8_3 : 3
		xor_ln8 : 2
		icmp_ln12 : 1
		and_ln8 : 2
		add_ln8_5 : 1
		select_ln8_4 : 2
		add_ln10 : 3
		or_ln10 : 2
		select_ln10 : 2
		empty_32 : 4
		p_mid1 : 5
		select_ln10_19 : 6
		select_ln10_19_cast : 7
		select_ln10_20 : 2
		trunc_ln14 : 3
		tmp : 3
		add_ln14 : 8
		zext_ln14 : 9
		array_addr : 10
		store_ln14 : 11
		add_ln12 : 3
		add_ln10_5 : 1
		select_ln10_21 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln8_fu_123       |    0    |    15   |
|          |      add_ln8_5_fu_187      |    0    |    9    |
|    add   |       add_ln10_fu_201      |    0    |    9    |
|          |       add_ln14_fu_265      |    0    |    14   |
|          |       add_ln12_fu_276      |    0    |    13   |
|          |      add_ln10_5_fu_282     |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |       icmp_ln8_fu_141      |    0    |    11   |
|   icmp   |      icmp_ln10_fu_147      |    0    |    11   |
|          |      icmp_ln12_fu_175      |    0    |    10   |
|----------|----------------------------|---------|---------|
|          |      select_ln8_fu_153     |    0    |    2    |
|          |     select_ln8_3_fu_161    |    0    |    6    |
|          |     select_ln8_4_fu_193    |    0    |    2    |
|  select  |     select_ln10_fu_213     |    0    |    6    |
|          |    select_ln10_19_fu_233   |    0    |    6    |
|          |    select_ln10_20_fu_245   |    0    |    2    |
|          |    select_ln10_21_fu_288   |    0    |    8    |
|----------|----------------------------|---------|---------|
|    xor   |       xor_ln8_fu_169       |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |       and_ln8_fu_181       |    0    |    2    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln10_fu_207       |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |        empty_fu_129        |    0    |    0    |
|   trunc  |       empty_32_fu_221      |    0    |    0    |
|          |      trunc_ln14_fu_253     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_7_fu_133        |    0    |    0    |
|bitconcatenate|        p_mid1_fu_225       |    0    |    0    |
|          |         tmp_fu_257         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   | select_ln10_19_cast_fu_241 |    0    |    0    |
|          |      zext_ln14_fu_271      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   145   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln12_reg_314   |    6   |
|    add_ln8_reg_296    |    8   |
|        i_reg_79       |    2   |
|       ii_reg_101      |    2   |
|      iii_reg_112      |    6   |
|indvar_flatten17_reg_68|    8   |
| indvar_flatten_reg_90 |    8   |
| select_ln10_20_reg_309|    2   |
| select_ln10_21_reg_319|    8   |
|  select_ln8_4_reg_304 |    2   |
+-----------------------+--------+
|         Total         |   52   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   145  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   52   |    -   |
+-----------+--------+--------+
|   Total   |   52   |   145  |
+-----------+--------+--------+
