#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Nov 16 08:59:40 2022
# Process ID: 9988
# Log file: C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/abc/planAhead_run_1/planAhead.log
# Journal file: C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/abc/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/abc/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
startgroup
set_property package_pin L13 [get_ports rst]
endgroup
startgroup
set_property package_pin F12 [get_ports {LED[0]}]
endgroup
set_property package_pin "" [get_ports [list  {LED[2]}]]
startgroup
set_property package_pin E12 [get_ports {LED[1]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {LED[1]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {LED[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {LED[3]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {LED[4]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {LED[5]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {LED[6]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {LED[7]}]
endgroup
save_constraints
