
    always @(posedge clk) begin
        if (a == 1'b0)
            q <= 1'b1;
        else
            q <= 1'b0;
    end
endmodule