`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2017/11/02 14:52:16
// Design Name: 
// Module Name: alu
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
`include "defines2.vh"

module alu(
	input wire clk,rst,
	input wire[31:0] a,b,  //æ“ä½œæ•°a,b
	input wire [4:0] alucontrolE,
	input wire [4:0] sa,
	input wire [63:0] hilo_in, //è¯»å–çš„HIã€LOå¯„å­˜å™¨çš„å€?
	input wire [31:0] cp0_rdata, //è¯»å–çš„CP0å¯„å­˜å™¨çš„å€?
	input wire is_except, //ç”¨äºè§¦å‘å¼‚å¸¸æ—¶æ§åˆ¶é™¤æ³•ç›¸å…³åˆ·æ–?
	output reg[63:0] hilo_out, //ç”¨äºå†™å…¥HIã€LOå¯„å­˜å™?
	output reg[31:0] result,
	output wire div_ready,  //é™¤æ³•æ˜¯å¦å®Œæˆ
	output reg div_stall,   //é™¤æ³•çš„æµæ°´çº¿æš‚åœæ§åˆ¶
	output wire overflow     //æº¢å‡ºåˆ¤æ–­
	// output wire zero
    );

	reg double_sign; //å‡‘è¿ç®—ç»“æœçš„åŒç¬¦å·ä½ï¼Œå¤„ç†æ•´å‹æº¢å‡?
	assign overflow = (alucontrolE==`ADD_CONTROL || alucontrolE==`SUB_CONTROL) & (double_sign ^ result[31]); 

	//div
	reg div_start;
	reg div_signed;
	reg [31:0] a_save; //é™¤æ³•æ—¶ä¿å­˜ä¸¤ä¸ªæ“ä½œæ•°ï¼Œé˜²æ­¢å› ä¸ºMé˜¶æ®µçš„åˆ·æ–°ï¼Œç»§è?Œæ•°æ®å‰æ¨é?‰æ‹©å™¨ä¿¡å·æ”¹å˜ï¼Œå¯¼è‡´aluè¾“å…¥å‘ç”Ÿå˜åŒ–ï¼Œä½¿é™¤æ³•å‡ºé”™
	reg [31:0] b_save;
	wire [63:0] div_result;
	
	always @(*) begin
		double_sign = 0;
		hilo_out = 64'b0;
		if(rst | is_except) begin
			div_stall = 1'b0;
			div_start = 1'b0;
		end
		else begin
        	case(alucontrolE)
				//é€»è¾‘è¿ç®—8æ?
				`AND_CONTROL   :  result = a & b;  //æŒ‡ä»¤ANDã€ANDI
				`OR_CONTROL    :  result = a | b;  //æŒ‡ä»¤ORã€ORI
				`XOR_CONTROL   :  result = a ^ b;  //æŒ‡ä»¤XOR
				`NOR_CONTROL   :  result = ~(a | b);  //æŒ‡ä»¤NORã€XORI
				`LUI_CONTROL   :  result = {b[15:0],16'b0}; //æŒ‡ä»¤LUI
				//ç§»ä½æŒ‡ä»¤6æ?
				`SLL_CONTROL   :  result = b << sa;  //æŒ‡ä»¤SLL
				`SRL_CONTROL   :  result = b >> sa;  //æŒ‡ä»¤SRL
				`SRA_CONTROL   :  result = $signed(b) >>> sa;  //æŒ‡ä»¤SRL
				`SLLV_CONTROL  :  result = b << a[4:0];  //æŒ‡ä»¤SLLV
				`SRLV_CONTROL  :  result = b >> a[4:0];  //æŒ‡ä»¤SRLV
				`SRAV_CONTROL  :  result = $signed(b) >>> a[4:0]; //æŒ‡ä»¤SRAV
				//ç®—æ•°è¿ç®—æŒ‡ä»¤14æ?
				`ADD_CONTROL   :  {double_sign,result} = {a[31],a} + {b[31],b}; //æŒ‡ä»¤ADDã€ADDI
				`ADDU_CONTROL  :  result = a + b; //æŒ‡ä»¤ADDUã€ADDIU
				`SUB_CONTROL   :  {double_sign,result} = {a[31],a} - {b[31],b}; //æŒ‡ä»¤SUB
				`SUBU_CONTROL  :  result = a - b; //æŒ‡ä»¤SUBU
				`SLT_CONTROL   :  result = $signed(a) < $signed(b) ? 32'b1 : 32'b0;  //æŒ‡ä»¤SLTã€SLTI
				`SLTU_CONTROL  :  result = a < b ? 32'b1 : 32'b0; //æŒ‡ä»¤SLTUã€SLTIU
				`MULT_CONTROL  :  hilo_out = $signed(a) * $signed(b); //æŒ‡ä»¤MULT 
				`MULTU_CONTROL :  hilo_out = {32'b0, a} * {32'b0, b}; //æŒ‡ä»¤MULTU
				`DIV_CONTROL   :  begin //æŒ‡ä»¤DIV, é™¤æ³•å™¨æ§åˆ¶çŠ¶æ€æœºé€»è¾‘
					if(~div_ready & ~div_start) begin //~div_start : ä¸ºäº†ä¿è¯é™¤æ³•è¿›è¡Œè¿‡ç¨‹ä¸­ï¼Œé™¤æ³•æºæ“ä½œæ•°ä¸å› ALUè¾“å…¥æ”¹å˜è€Œé‡æ–°è¢«èµ‹å??
						//å¿…é¡»éé˜»å¡èµ‹å€¼ï¼Œå¦åˆ™æ—¶åºä¸å¯¹
						div_start <= 1'b1;
						div_signed <= 1'b1;
						div_stall <= 1'b1;
						a_save <= a; //é™¤æ³•æ—¶ä¿å­˜ä¸¤ä¸ªæ“ä½œæ•°
						b_save <= b;
					end
					else if(div_ready) begin
						div_start <= 1'b0;
						div_signed <= 1'b1;
						div_stall <= 1'b0;
						hilo_out <= div_result;
					end
				end
				`DIVU_CONTROL  :  begin //æŒ‡ä»¤DIVU, é™¤æ³•å™¨æ§åˆ¶çŠ¶æ€æœºé€»è¾‘
					if(~div_ready & ~div_start) begin //~div_start : ä¸ºäº†ä¿è¯é™¤æ³•è¿›è¡Œè¿‡ç¨‹ä¸­ï¼Œé™¤æ³•æºæ“ä½œæ•°ä¸å› ALUè¾“å…¥æ”¹å˜è€Œé‡æ–°è¢«èµ‹å??
						//å¿…é¡»éé˜»å¡èµ‹å€¼ï¼Œå¦åˆ™æ—¶åºä¸å¯¹
						div_start <= 1'b1;
						div_signed <= 1'b0;
						div_stall <= 1'b1;
						a_save <= a; ////é™¤æ³•æ—¶ä¿å­˜ä¸¤ä¸ªæ“ä½œæ•°
						b_save <= b;
					end
					else if(div_ready) begin
						div_start <= 1'b0;
						div_signed <= 1'b0;
						div_stall <= 1'b0;
						hilo_out <= div_result;
					end
				end
				//æ•°æ®ç§»åŠ¨æŒ‡ä»¤4æ?
				`MFHI_CONTROL  :  result = hilo_in[63:32]; //æŒ‡ä»¤MFHI
				`MFLO_CONTROL  :  result = hilo_in[31:0]; //æŒ‡ä»¤MFLO
				`MTHI_CONTROL  :  hilo_out = {a,hilo_in[31:0]}; //æŒ‡ä»¤MTHI
				`MTLO_CONTROL  :  hilo_out = {hilo_in[63:32],a}; //æŒ‡ä»¤MTLO
				//è¯»å†™CP0
				`MFC0_CONTROL  :  result = cp0_rdata; //æŒ‡ä»¤MFC0
				`MTC0_CONTROL  :  result = b;  //æŒ‡ä»¤MTC0
				default        :  result = `ZeroWord;
			endcase
		end
    end
	wire annul; //ç»ˆæ­¢é™¤æ³•ä¿¡å·
	assign annul = ((alucontrolE == `DIV_CONTROL)|(alucontrolE == `DIVU_CONTROL)) & is_except;
	//æ¥å…¥é™¤æ³•å™?
	div div(clk,rst,div_signed,a_save,b_save,div_start,annul,div_result,div_ready);
endmodule