ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0x40078000,len:16552
load:0x40080400,len:4
load:0x40080404,len:4312
entry 0x4008065c
[0;32mI (29) boot: ESP-IDF v5.3-dev-2747-g4f3cd0deb9-dirty 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Nov 12 2024 18:04:33[0m
[0;32mI (32) boot: Multicore bootloader[0m
[0;32mI (36) boot: chip revision: v3.1[0m
[0;32mI (40) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (45) boot.esp32: SPI Speed      : 80MHz[0m
[0;32mI (49) boot.esp32: SPI Mode       : QIO[0m
[0;32mI (54) boot.esp32: SPI Flash Size : 4MB[0m
[0;32mI (59) boot: Enabling RNG early entropy source...[0m
[0;32mI (64) boot: Partition Table:[0m
[0;32mI (68) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (75) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (82) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (90) boot:  2 factory          factory app      00 00 00010000 00300000[0m
[0;32mI (97) boot: End of partition table[0m
[0;32mI (101) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=e7240h (946752) map[0m
[0;32mI (353) esp_image: segment 1: paddr=000f7268 vaddr=3ffb0000 size=033ach ( 13228) load[0m
[0;32mI (357) esp_image: segment 2: paddr=000fa61c vaddr=40080000 size=059fch ( 23036) load[0m
[0;32mI (365) esp_image: segment 3: paddr=00100020 vaddr=400d0020 size=3609ch (221340) map[0m
[0;32mI (424) esp_image: segment 4: paddr=001360c4 vaddr=400859fc size=0bb68h ( 47976) load[0m
[0;32mI (447) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (447) boot: Disabling RNG early entropy source...[0m
[0;32mI (459) cpu_start: Multicore app[0m
[0;32mI (459) quad_psram: This chip is ESP32-D0WD[0m
[0;32mI (459) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (461) esp_psram: Speed: 80MHz[0m
[0;32mI (465) esp_psram: PSRAM initialized, cache is in low/high (2-core) mode.[0m
[0;33mW (473) esp_psram: Virtual address not enough for PSRAM, map as much as we can. 4MB is mapped[0m
[0;32mI (948) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (956) cpu_start: Pro cpu start user code[0m
[0;32mI (956) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (956) app_init: Application information:[0m
[0;32mI (959) app_init: Project name:     person_detection[0m
[0;32mI (965) app_init: App version:      f888164-dirty[0m
[0;32mI (970) app_init: Compile time:     Nov 13 2024 16:54:19[0m
[0;32mI (976) app_init: ELF file SHA256:  c50d04ab9...[0m
[0;32mI (982) app_init: ESP-IDF:          v5.3-dev-2747-g4f3cd0deb9-dirty[0m
[0;32mI (988) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (993) efuse_init: Max chip rev:     v3.99 [0m
[0;32mI (998) efuse_init: Chip rev:         v3.1[0m
[0;32mI (1003) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (1010) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (1016) heap_init: At 3FFB41A0 len 0002BE60 (175 KiB): DRAM[0m
[0;32mI (1023) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (1029) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (1036) heap_init: At 40091564 len 0000EA9C (58 KiB): IRAM[0m
[0;32mI (1042) esp_psram: Adding pool of 4096K of PSRAM memory to heap allocator[0m
[0;32mI (1050) spi_flash: detected chip: generic[0m
[0;32mI (1054) spi_flash: flash io: qio[0m
[0;33mW (1058) i2c: This driver is an old driver, please migrate your application code to adapt `driver/i2c_master.h`[0m
[0;32mI (1070) main_task: Started on CPU0[0m
[0;32mI (1080) main_task: Calling app_main()[0m
Total heap size: 4509456
Free heap size: 4479644
Total PSRAM size: 8388608
Free PSRAM size: 4191744
Free heap size after allocation: 4296048
Free PSRAM size after allocation: 4008180
[0;32mI (1090) gpio: GPIO[25]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:2 [0m
[0;32mI (1100) cam_hal: cam init ok[0m
[0;32mI (1100) sccb: pin_sda 26 pin_scl 27[0m
[0;32mI (1110) sccb: sccb_i2c_port=1[0m
[0;32mI (1110) gpio: GPIO[32]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1150) camera: Detected camera at address=0x30[0m
[0;32mI (1150) camera: Detected OV2640 camera[0m
[0;32mI (1150) camera: Camera PID=0x26 VER=0x42 MIDL=0x7f MIDH=0xa2[0m
[0;32mI (1220) esp32 ll_cam: node_size: 3072, nodes_per_line: 1, lines_per_node: 4, dma_half_buffer_min:  3072, dma_half_buffer: 12288,lines_per_half_buffer: 16, dma_buffer_size: 24576, image_size: 18432[0m
[0;32mI (1230) cam_hal: buffer_size: 24576, half_buffer_size: 12288, node_buffer_size: 3072, node_cnt: 8, total_cnt: 1[0m
[0;32mI (1240) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: cam config ok[0m
[0;32mI (1260) ov2640: Set PLL: clk_2x: 0, clk_div: 3, pclk_auto: 1, pclk_div: 8[0m
Modificando los sensores...
PID: 0x26
Camera Initialized

[0;32mI (4770) UART: Received 2 bytes: '~t'[0m
[0;32mI (4770) UART: 0x3ffb8b10   7e 74                                             |~t|[0m

Detected sign: Palma
C: 0.000000, L: 0.000000, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.003906, Palma: 0.996094
ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x12 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0x40078000,len:16552
load:0x40080400,len:4
load:0x40080404,len:4312
entry 0x4008065c
[0;32mI (29) boot: ESP-IDF v5.3-dev-2747-g4f3cd0deb9-dirty 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Nov 12 2024 18:04:33[0m
[0;32mI (32) boot: Multicore bootloader[0m
[0;32mI (36) boot: chip revision: v3.1[0m
[0;32mI (40) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (45) boot.esp32: SPI Speed      : 80MHz[0m
[0;32mI (49) boot.esp32: SPI Mode       : QIO[0m
[0;32mI (54) boot.esp32: SPI Flash Size : 4MB[0m
[0;32mI (59) boot: Enabling RNG early entropy source...[0m
[0;32mI (64) boot: Partition Table:[0m
[0;32mI (68) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (75) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (82) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (90) boot:  2 factory          factory app      00 00 00010000 00300000[0m
[0;32mI (97) boot: End of partition table[0m
[0;32mI (101) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=e7240h (946752) map[0m
[0;32mI (353) esp_image: segment 1: paddr=000f7268 vaddr=3ffb0000 size=033ach ( 13228) load[0m
[0;32mI (357) esp_image: segment 2: paddr=000fa61c vaddr=40080000 size=059fch ( 23036) load[0m
[0;32mI (365) esp_image: segment 3: paddr=00100020 vaddr=400d0020 size=3609ch (221340) map[0m
[0;32mI (424) esp_image: segment 4: paddr=001360c4 vaddr=400859fc size=0bb68h ( 47976) load[0m
[0;32mI (447) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (447) boot: Disabling RNG early entropy source...[0m
[0;32mI (459) cpu_start: Multicore app[0m
[0;32mI (459) quad_psram: This chip is ESP32-D0WD[0m
[0;32mI (459) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (461) esp_psram: Speed: 80MHz[0m
[0;32mI (465) esp_psram: PSRAM initialized, cache is in low/high (2-core) mode.[0m
[0;33mW (473) esp_psram: Virtual address not enough for PSRAM, map as much as we can. 4MB is mapped[0m
[0;32mI (948) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (956) cpu_start: Pro cpu start user code[0m
[0;32mI (956) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (956) app_init: Application information:[0m
[0;32mI (959) app_init: Project name:     person_detection[0m
[0;32mI (965) app_init: App version:      f888164-dirty[0m
[0;32mI (970) app_init: Compile time:     Nov 13 2024 16:54:19[0m
[0;32mI (976) app_init: ELF file SHA256:  c50d04ab9...[0m
[0;32mI (982) app_init: ESP-IDF:          v5.3-dev-2747-g4f3cd0deb9-dirty[0m
[0;32mI (988) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (993) efuse_init: Max chip rev:     v3.99 [0m
[0;32mI (998) efuse_init: Chip rev:         v3.1[0m
[0;32mI (1003) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (1010) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (1016) heap_init: At 3FFB41A0 len 0002BE60 (175 KiB): DRAM[0m
[0;32mI (1023) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (1029) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (1036) heap_init: At 40091564 len 0000EA9C (58 KiB): IRAM[0m
[0;32mI (1042) esp_psram: Adding pool of 4096K of PSRAM memory to heap allocator[0m
[0;32mI (1050) spi_flash: detected chip: generic[0m
[0;32mI (1054) spi_flash: flash io: qio[0m
[0;33mW (1058) i2c: This driver is an old driver, please migrate your application code to adapt `driver/i2c_master.h`[0m
[0;32mI (1070) main_task: Started on CPU0[0m
[0;32mI (1080) main_task: Calling app_main()[0m
Total heap size: 4509456
Free heap size: 4479644
Total PSRAM size: 8388608
Free PSRAM size: 4191744
Free heap size after allocation: 4296048
Free PSRAM size after allocation: 4008180
[0;32mI (1090) gpio: GPIO[25]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:2 [0m
[0;32mI (1100) cam_hal: cam init ok[0m
[0;32mI (1100) sccb: pin_sda 26 pin_scl 27[0m
[0;32mI (1110) sccb: sccb_i2c_port=1[0m
[0;32mI (1110) gpio: GPIO[32]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1150) camera: Detected camera at address=0x30[0m
[0;32mI (1150) camera: Detected OV2640 camera[0m
[0;32mI (1150) camera: Camera PID=0x26 VER=0x42 MIDL=0x7f MIDH=0xa2[0m
[0;32mI (1220) esp32 ll_cam: node_size: 3072, nodes_per_line: 1, lines_per_node: 4, dma_half_buffer_min:  3072, dma_half_buffer: 12288,lines_per_half_buffer: 16, dma_buffer_size: 24576, image_size: 18432[0m
[0;32mI (1230) cam_hal: buffer_size: 24576, half_buffer_size: 12288, node_buffer_size: 3072, node_cnt: 8, total_cnt: 1[0m
[0;32mI (1240) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: cam config ok[0m
[0;32mI (1260) ov2640: Set PLL: clk_2x: 0, clk_div: 3, pclk_auto: 1, pclk_div: 8[0m
Modificando los sensores...
PID: 0x26
Camera Initialized

[0;32mI (1820) UART: Received 2 bytes: 'xd'[0m
[0;32mI (1820) UART: 0x3ffb8b10   78 64                                             |xd|[0m

Detected sign: Puno
C: 0.000000, L: 0.000000, Puno: 0.625000, Cruzados: 0.000000, Rock: 0.011719, Palma: 0.359375

No sign detected
C: 0.222656, L: 0.488281, Puno: 0.046875, Cruzados: 0.082031, Rock: 0.117188, Palma: 0.042969

No sign detected
C: 0.230469, L: 0.496094, Puno: 0.046875, Cruzados: 0.074219, Rock: 0.105469, Palma: 0.042969

Detected sign: L
C: 0.214844, L: 0.523438, Puno: 0.042969, Cruzados: 0.078125, Rock: 0.097656, Palma: 0.042969
Max score indices: 2, 1, 1, 1

[0;32mI (30070) UART: Wrote 30 bytes[0m
[0;32mI (30170) UART: Received 25 bytes: 'ï¿½ï¿½ï¿½{ï¿½oï¿½ï¿½ï¿½ï¿½ï¿½ï¿½>Ó»~ï¿½ï¿½*ï¿½ï¿½~ï¿½'[0m
[0;32mI (30170) UART: 0x3ffb8b10   af ed eb 7b eb 6f fb ef  d0 f7 f6 7f fb 3e d3 bb  |...{.o.......>..|[0m
[0;32mI (30170) UART: 0x3ffb8b20   7e eb aa fb 2a ee 9b 7e  fe                       |~...*..~.|[0m

Detected sign: L
C: 0.207031, L: 0.562500, Puno: 0.039062, Cruzados: 0.070312, Rock: 0.085938, Palma: 0.035156

Detected sign: L
C: 0.210938, L: 0.566406, Puno: 0.039062, Cruzados: 0.062500, Rock: 0.085938, Palma: 0.035156

Detected sign: L
C: 0.199219, L: 0.601562, Puno: 0.035156, Cruzados: 0.058594, Rock: 0.074219, Palma: 0.035156

Detected sign: L
C: 0.199219, L: 0.597656, Puno: 0.035156, Cruzados: 0.066406, Rock: 0.074219, Palma: 0.035156
Max score indices: 1, 1, 1, 1

[0;32mI (58430) UART: Wrote 30 bytes[0m
[0;32mI (58530) UART: Received 62 bytes: '~ï¿½ï¿½ï¿½{ezfztyn|f~v{dï¿½ï¿½/ï¿½~e|uxeyfzï¿½ï¿½ï¿½{ï¿½{ï¿½}ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½oï¿½ï¿½ï¿½ï¿½nï¿½ï¿½ï¿½'[0m
[0;32mI (58530) UART: 0x3ffb8b10   7e b3 bc bb 7b 65 7a 66  7a 74 79 6e 7c 66 7e 76  |~...{ezfztyn|f~v|[0m
[0;32mI (58530) UART: 0x3ffb8b20   7b 64 de dd 2f ff 7e 65  7c 75 78 65 79 66 7a f5  |{d../.~e|uxeyfz.|[0m
[0;32mI (58540) UART: 0x3ffb8b30   be f7 7b ff 7b ec 7d ff  7f d9 ff ff ff ff d9 ff  |..{.{.}.........|[0m
[0;32mI (58550) UART: 0x3ffb8b40   b6 f3 ff 6f ec 7f a7 e7  be f6 6e e7 f7 fe        |...o......n...|[0m

Detected sign: L
C: 0.199219, L: 0.601562, Puno: 0.035156, Cruzados: 0.058594, Rock: 0.074219, Palma: 0.035156

Detected sign: L
C: 0.199219, L: 0.605469, Puno: 0.035156, Cruzados: 0.058594, Rock: 0.066406, Palma: 0.035156

Detected sign: L
C: 0.140625, L: 0.730469, Puno: 0.019531, Cruzados: 0.042969, Rock: 0.046875, Palma: 0.023438

Detected sign: L
C: 0.128906, L: 0.761719, Puno: 0.019531, Cruzados: 0.035156, Rock: 0.035156, Palma: 0.019531
Max score indices: 1, 1, 1, 1

[0;32mI (86810) UART: Wrote 30 bytes[0m
[0;32mI (86910) UART: Received 64 bytes: 'ï¿½ï¿½ï¿½lï¿½ezï¿½ï¿½ï¿½ï¿½e|uï¿½ï¿½|extxf~d|wxf{fxdzt|ext?ï¿½ï¿½ï¿½ï¿½ï¿½{ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½oOï¿½~ï¿½ï¿½ï¿½_ï¿½ï¿½ï¿½'[0m
[0;32mI (86910) UART: 0x3ffb8b10   fe b3 bf 6c fe 65 7a bf  bd ba f8 65 7c 75 f8 ba  |...l.ez....e|u..|[0m
[0;32mI (86910) UART: 0x3ffb8b20   7c 65 78 74 78 66 7e 64  7c 77 78 66 7b 66 78 64  ||extxf~d|wxf{fxd|[0m
[0;32mI (86920) UART: 0x3ffb8b30   7a 74 7c 65 78 74 3f fc  f0 ff fe fb 7f 7b ff 7f  |zt|ext?......{..|[0m
[0;32mI (86930) UART: 0x3ffb8b40   ff fd d6 f7 bc 6f 4f b5  7e af fd f6 5f de bd ff  |.....oO.~..._...|[0m

Detected sign: L
C: 0.121094, L: 0.800781, Puno: 0.011719, Cruzados: 0.027344, Rock: 0.019531, Palma: 0.015625

Detected sign: L
C: 0.128906, L: 0.761719, Puno: 0.019531, Cruzados: 0.035156, Rock: 0.035156, Palma: 0.023438

Detected sign: L
C: 0.128906, L: 0.761719, Puno: 0.019531, Cruzados: 0.035156, Rock: 0.035156, Palma: 0.019531

Detected sign: L
C: 0.121094, L: 0.800781, Puno: 0.011719, Cruzados: 0.027344, Rock: 0.019531, Palma: 0.015625
Max score indices: 1, 1, 1, 1

[0;32mI (115190) UART: Wrote 30 bytes[0m
[0;32mI (115290) UART: Received 61 bytes: 'xd|ï¿½xdyï¿½ï¿½oï¿½fyï¿½xgzlxu|v|uzdzd|tydxe~ï¿½{ï¿½??ï¿½ï¿½ï¿½ï¿½_ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½iï¿½ï¿½ßµï¿½ï¿½}ï¿½'[0m
[0;32mI (115290) UART: 0x3ffb8b10   78 64 7c dd 78 64 79 f6  bc 6f fa 66 79 fd 78 67  |xd|.xdy..o.fy.xg|[0m
[0;32mI (115290) UART: 0x3ffb8b20   7a 6c 78 75 7c 76 7c 75  7a 64 7a 64 7c 74 79 64  |zlxu|v|uzdzd|tyd|[0m
[0;32mI (115300) UART: 0x3ffb8b30   78 65 7e b3 7b f6 3f 3f  f6 ff fe fb 5f fb f7 ff  |xe~.{.??...._...|[0m
[0;32mI (115310) UART: 0x3ffb8b40   ff ff 9b 1f 69 f7 d3 df  b5 d7 df 7d ff           |....i......}.|[0m

Detected sign: L
C: 0.121094, L: 0.800781, Puno: 0.011719, Cruzados: 0.027344, Rock: 0.019531, Palma: 0.015625

Detected sign: L
C: 0.121094, L: 0.785156, Puno: 0.015625, Cruzados: 0.031250, Rock: 0.027344, Palma: 0.019531

Detected sign: L
C: 0.144531, L: 0.753906, Puno: 0.015625, Cruzados: 0.035156, Rock: 0.031250, Palma: 0.023438

Detected sign: L
C: 0.144531, L: 0.753906, Puno: 0.015625, Cruzados: 0.035156, Rock: 0.031250, Palma: 0.023438
Max score indices: 1, 1, 1, 1

[0;32mI (143570) UART: Wrote 30 bytes[0m
[0;32mI (143740) UART: Received 65 bytes: 'yfï¿½ï¿½|tuxgï¿½ï¿½|eï¿½gydxdyvï¿½ï¿½ytzï¿½~tï¿½ï¿½ztxwï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½}ï¿½yï¿½'[0m
[0;32mI (143740) UART: 0x3ffb8b10   79 66 f9 bb 7c 74 7f 75  78 67 fc b2 7c 65 fa 67  |yf..|t.uxg..|e.g|[0m
[0;32mI (143740) UART: 0x3ffb8b20   79 64 78 64 79 76 be f4  79 74 7a e5 7e 74 bd b3  |ydxdyv..ytz.~t..|[0m
[0;32mI (143750) UART: 0x3ffb8b30   7a 74 78 77 7f 7f f2 ff  fe ff 9e d7 ff f2 fe fe  |ztxw............|[0m
[0;32mI (143760) UART: 0x3ffb8b40   ff bf af ef f7 d7 d7 ee  d7 df f7 cf df 7d ff 79  |.............}.y|[0m
[0;32mI (143770) UART: 0x3ffb8b50   d9                                                |.|[0m

Detected sign: L
C: 0.144531, L: 0.753906, Puno: 0.015625, Cruzados: 0.035156, Rock: 0.031250, Palma: 0.023438

Detected sign: L
C: 0.128906, L: 0.769531, Puno: 0.015625, Cruzados: 0.035156, Rock: 0.031250, Palma: 0.019531

Detected sign: L
C: 0.183594, L: 0.687500, Puno: 0.023438, Cruzados: 0.039062, Rock: 0.039062, Palma: 0.027344

Detected sign: L
C: 0.152344, L: 0.722656, Puno: 0.019531, Cruzados: 0.039062, Rock: 0.035156, Palma: 0.023438
Max score indices: 1, 1, 1, 1

[0;32mI (172030) UART: Wrote 30 bytes[0m
[0;32mI (172130) UART: Received 58 bytes: '}ï¿½|uxï¿½xdxexdxdxfyfyt|dztxvyï¿½}ï¿½}uze}l?ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½nï¿½ï¿½'[0m
[0;32mI (172130) UART: 0x3ffb8b10   7d e7 7c 75 78 b3 78 64  78 65 78 64 78 64 78 66  |}.|ux.xdxexdxdxf|[0m
[0;32mI (172130) UART: 0x3ffb8b20   79 66 79 74 7c 64 7a 74  78 76 79 f6 7d fd 7d 75  |yfyt|dztxvy.}.}u|[0m
[0;32mI (172140) UART: 0x3ffb8b30   7a 65 7d 6c 3f 0b b8 ff  fe fb 1f ff f6 ff fe bf  |ze}l?...........|[0m
[0;32mI (172150) UART: 0x3ffb8b40   f2 7f b3 e7 f3 a3 6e e7  b7 ff                    |......n...|[0m

Detected sign: L
C: 0.156250, L: 0.730469, Puno: 0.019531, Cruzados: 0.035156, Rock: 0.031250, Palma: 0.023438

Detected sign: L
C: 0.183594, L: 0.687500, Puno: 0.023438, Cruzados: 0.039062, Rock: 0.039062, Palma: 0.027344

Detected sign: L
C: 0.156250, L: 0.730469, Puno: 0.019531, Cruzados: 0.035156, Rock: 0.031250, Palma: 0.027344

Detected sign: L
C: 0.156250, L: 0.742188, Puno: 0.015625, Cruzados: 0.035156, Rock: 0.027344, Palma: 0.023438
Max score indices: 1, 1, 1, 1

[0;32mI (200410) UART: Wrote 30 bytes[0m
[0;32mI (200510) UART: Received 35 bytes: 'xd~ï¿½|vxd5ï¿½eï¿½ï¿½_ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Gï¿½{ï¿½'[0m
[0;32mI (200510) UART: 0x3ffb8b10   78 64 7e ba 7c 76 78 64  35 f3 65 ff f7 5f 1f 7f  |xd~.|vxd5.e.._..|[0m
[0;32mI (200510) UART: 0x3ffb8b20   fb f6 bd fe df ff 97 bf  f7 a5 df f7 c7 cf f3 47  |...............G|[0m
[0;32mI (200520) UART: 0x3ffb8b30   cf 7b ff                                          |.{.|[0m

Detected sign: L
C: 0.121094, L: 0.800781, Puno: 0.011719, Cruzados: 0.027344, Rock: 0.019531, Palma: 0.019531

Detected sign: L
C: 0.015625, L: 0.984375, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.000000, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.000000, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 1, 1

[0;32mI (228780) UART: Wrote 30 bytes[0m
[0;32mI (228880) UART: Received 28 bytes: 'ï¿½ï¿½ï¿½eï¿½ï¿½|d|e>ï¿½ï¿½ï¿½?ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½'[0m
[0;32mI (228880) UART: 0x3ffb8b10   bc ba f9 65 be e5 7c 64  7c 65 3e b3 ff ff 3f 7f  |...e..|d|e>...?.|[0m
[0;32mI (228880) UART: 0x3ffb8b20   fb ff ff b3 ff fc fe f9  bf b0 b7 fe              |............|[0m

Detected sign: L
C: 0.304688, L: 0.531250, Puno: 0.019531, Cruzados: 0.101562, Rock: 0.019531, Palma: 0.019531

No sign detected
C: 0.457031, L: 0.406250, Puno: 0.007812, Cruzados: 0.121094, Rock: 0.003906, Palma: 0.003906

Detected sign: L
C: 0.000000, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.003906, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 0, 1, 1

[0;32mI (257140) UART: Wrote 30 bytes[0m
[0;32mI (257240) UART: Received 41 bytes: 'ye~ï¿½xuyd|d|dxdï¿½ï¿½ï¿½:ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½{ï¿½'[0m
[0;32mI (257240) UART: 0x3ffb8b10   79 65 7e ba 78 75 79 64  7c 64 7c 64 78 64 df e3  |ye~.xuyd|d|dxd..|[0m
[0;32mI (257240) UART: 0x3ffb8b20   fd 3a f7 df fb ff fc ff  f6 ff fe ff ff dd ff b3  |.:..............|[0m
[0;32mI (257250) UART: 0x3ffb8b30   db f7 ab df f5 af ab 7b  ff                       |.......{.|[0m

Detected sign: L
C: 0.000000, L: 0.992188, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.000000, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.566406, L: 0.187500, Puno: 0.027344, Cruzados: 0.109375, Rock: 0.062500, Palma: 0.050781

Detected sign: C
C: 0.886719, L: 0.109375, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.003906
Max score indices: 1, 1, 0, 0

[0;32mI (285510) UART: Wrote 30 bytes[0m
[0;32mI (285610) UART: Received 62 bytes: 'ydydyï¿½ï¿½}ï¿½xdygxe~dï¿½ï¿½xd|fxe~e}vxd}ï¿½xe|f5ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½o~ï¿½w/ï¿½ï¿½ï¿½oï¿½ï¿½ï¿½'[0m
[0;32mI (285610) UART: 0x3ffb8b10   79 64 79 64 79 ee bd ef  7d f6 78 64 79 67 78 65  |ydydy...}.xdygxe|[0m
[0;32mI (285610) UART: 0x3ffb8b20   7e 64 be fb 78 64 7c 66  78 65 7e 65 7d 76 78 64  |~d..xd|fxe~e}vxd|[0m
[0;32mI (285620) UART: 0x3ffb8b30   7d b2 78 65 7c 66 35 fc  98 ff ff fb 1f ef ff f6  |}.xe|f5.........|[0m
[0;32mI (285630) UART: 0x3ffb8b40   ff fe 6f 7e f9 77 2f bb  ff eb 6f 97 b8 9f        |..o~.w/...o...|[0m

Detected sign: C
C: 0.566406, L: 0.406250, Puno: 0.003906, Cruzados: 0.007812, Rock: 0.003906, Palma: 0.011719

Detected sign: L
C: 0.410156, L: 0.511719, Puno: 0.011719, Cruzados: 0.023438, Rock: 0.015625, Palma: 0.027344

Detected sign: L
C: 0.339844, L: 0.589844, Puno: 0.011719, Cruzados: 0.019531, Rock: 0.015625, Palma: 0.023438

Detected sign: L
C: 0.394531, L: 0.546875, Puno: 0.007812, Cruzados: 0.019531, Rock: 0.007812, Palma: 0.023438
Max score indices: 0, 1, 1, 1

[0;32mI (313890) UART: Wrote 30 bytes[0m
[0;32mI (313990) UART: Received 64 bytes: 'xexoydyeï¿½mxvzf|ï¿½|uï¿½myd|exdzï¿½xd|dxf}ï¿½zd]}ï¿½ï¿½ï¿½ï¿½}mï¿½{ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½oï¿½ï¿½k'[0m
[0;32mI (313990) UART: 0x3ffb8b10   78 65 78 6f 79 64 79 65  fe 6d 78 76 7a 66 7c e7  |xexoydye.mxvzf|.|[0m
[0;32mI (313990) UART: 0x3ffb8b20   7c 75 be 6d 79 64 7c 65  78 64 7a e4 78 64 7c 64  ||u.myd|exdz.xd|d|[0m
[0;32mI (314000) UART: 0x3ffb8b30   78 66 7d b2 7a 64 5d 7d  7f dc ff fe ff 7f 7d 6d  |xf}.zd]}......}m|[0m
[0;32mI (314010) UART: 0x3ffb8b40   f6 7b fe ff bf 83 e3 f3  97 cf b1 b1 6f c1 cf 6b  |.{..........o..k|[0m

Detected sign: L
C: 0.003906, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.015625, L: 0.984375, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.015625, L: 0.984375, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.015625, L: 0.984375, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 1, 1

[0;32mI (342270) UART: Wrote 30 bytes[0m
[0;32mI (342370) UART: Received 64 bytes: 'zdyeyï¿½|exuxf^ï¿½Ý¾ï¿½}u|eyvï¿½ï¿½ï¿½ï¿½xt}d{dxdxï¿½ï¿½}ï¿½}ï¿½ï¿½wqï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½o[ï¿½;ï¿½zï¿½'[0m
[0;32mI (342370) UART: 0x3ffb8b10   7a 64 79 65 79 dd 7c 65  78 75 78 66 5e f7 7f dd  |zdyey.|exuxf^...|[0m
[0;32mI (342370) UART: 0x3ffb8b20   be b2 7d 75 7c 65 79 76  bd b7 bc b3 78 74 7d 64  |..}u|eyv....xt}d|[0m
[0;32mI (342380) UART: 0x3ffb8b30   7b 64 78 64 78 e6 fb 7d  df 7d ff ff 77 7f 71 ff  |{dxdx..}.}..w.q.|[0m
[0;32mI (342390) UART: 0x3ffb8b40   df 7f ff ff ef ed a7 fd  6f 5b ed 3b 06 ef 7a ff  |........o[.;..z.|[0m

Detected sign: L
C: 0.015625, L: 0.984375, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.015625, L: 0.984375, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.015625, L: 0.984375, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.015625, L: 0.984375, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 1, 1

[0;32mI (370650) UART: Wrote 30 bytes[0m
[0;32mI (370750) UART: Received 44 bytes: 'zï¿½zt~ï¿½ï¿½vzf|uyexdxdï¿½kï¿½ï¿½ï¿½ï¿½ï¿½[ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Yï¿½ï¿½ï¿½ï¿½ï¿½ï¿½'[0m
[0;32mI (370750) UART: 0x3ffb8b10   7a bb 7a 74 7e e6 fe 76  7a 66 7c 75 79 65 78 64  |z.zt~..vzf|uyexd|[0m
[0;32mI (370750) UART: 0x3ffb8b20   78 64 ff 6b fa f3 ff fb  df 5b ff ff ef ef ff 9d  |xd.k.....[......|[0m
[0;32mI (370760) UART: 0x3ffb8b30   d9 ee df 59 af 85 df f3  83 cf 7f ff              |...Y........|[0m

Detected sign: L
C: 0.464844, L: 0.519531, Puno: 0.003906, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.011719

Detected sign: L
C: 0.011719, L: 0.988281, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.410156, L: 0.574219, Puno: 0.003906, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.011719

Detected sign: L
C: 0.265625, L: 0.722656, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.007812
Max score indices: 1, 1, 1, 1

[0;32mI (399020) UART: Wrote 30 bytes[0m
[0;32mI (399120) UART: Received 34 bytes: 'ï¿½ï¿½}exdï¿½ï¿½^ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½/ï¿½ï¿½ï¿½ï¾°ï¿½ï¿½{ï¿½'[0m
[0;32mI (399120) UART: 0x3ffb8b10   bd f7 7d 65 78 64 dd fc  5e dd ff bc fb f5 bd ed  |..}exd..^.......|[0m
[0;32mI (399120) UART: 0x3ffb8b20   ff f6 ef ff ff ff 2f ff  f3 d3 ef be b0 ee 87 cd  |....../.........|[0m
[0;32mI (399130) UART: 0x3ffb8b30   7b ff                                             |{.|[0m

Detected sign: L
C: 0.265625, L: 0.714844, Puno: 0.003906, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.011719

Detected sign: L
C: 0.226562, L: 0.761719, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.007812

Detected sign: L
C: 0.265625, L: 0.714844, Puno: 0.003906, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.011719

ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x12 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0x40078000,len:16552
load:0x40080400,len:4
load:0x40080404,len:4312
entry 0x4008065c
[0;32mI (29) boot: ESP-IDF v5.3-dev-2747-g4f3cd0deb9-dirty 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Nov 12 2024 18:04:33[0m
[0;32mI (32) boot: Multicore bootloader[0m
[0;32mI (36) boot: chip revision: v3.1[0m
[0;32mI (40) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (45) boot.esp32: SPI Speed      : 80MHz[0m
[0;32mI (49) boot.esp32: SPI Mode       : QIO[0m
[0;32mI (54) boot.esp32: SPI Flash Size : 4MB[0m
[0;32mI (59) boot: Enabling RNG early entropy source...[0m
[0;32mI (64) boot: Partition Table:[0m
[0;32mI (68) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (75) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (82) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (90) boot:  2 factory          factory app      00 00 00010000 00300000[0m
[0;32mI (97) boot: End of partition table[0m
[0;32mI (101) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=e7240h (946752) map[0m
[0;32mI (353) esp_image: segment 1: paddr=000f7268 vaddr=3ffb0000 size=033ach ( 13228) load[0m
[0;32mI (357) esp_image: segment 2: paddr=000fa61c vaddr=40080000 size=059fch ( 23036) load[0m
[0;32mI (365) esp_image: segment 3: paddr=00100020 vaddr=400d0020 size=3609ch (221340) map[0m
[0;32mI (424) esp_image: segment 4: paddr=001360c4 vaddr=400859fc size=0bb68h ( 47976) load[0m
[0;32mI (447) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (447) boot: Disabling RNG early entropy source...[0m
[0;32mI (459) cpu_start: Multicore app[0m
[0;32mI (459) quad_psram: This chip is ESP32-D0WD[0m
[0;32mI (459) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (461) esp_psram: Speed: 80MHz[0m
[0;32mI (465) esp_psram: PSRAM initialized, cache is in low/high (2-core) mode.[0m
[0;33mW (473) esp_psram: Virtual address not enough for PSRAM, map as much as we can. 4MB is mapped[0m
[0;32mI (948) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (956) cpu_start: Pro cpu start user code[0m
[0;32mI (956) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (956) app_init: Application information:[0m
[0;32mI (959) app_init: Project name:     person_detection[0m
[0;32mI (965) app_init: App version:      f888164-dirty[0m
[0;32mI (970) app_init: Compile time:     Nov 13 2024 16:54:19[0m
[0;32mI (976) app_init: ELF file SHA256:  c50d04ab9...[0m
[0;32mI (982) app_init: ESP-IDF:          v5.3-dev-2747-g4f3cd0deb9-dirty[0m
[0;32mI (988) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (993) efuse_init: Max chip rev:     v3.99 [0m
[0;32mI (998) efuse_init: Chip rev:         v3.1[0m
[0;32mI (1003) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (1010) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (1016) heap_init: At 3FFB41A0 len 0002BE60 (175 KiB): DRAM[0m
[0;32mI (1023) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (1029) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (1036) heap_init: At 40091564 len 0000EA9C (58 KiB): IRAM[0m
[0;32mI (1042) esp_psram: Adding pool of 4096K of PSRAM memory to heap allocator[0m
[0;32mI (1050) spi_flash: detected chip: generic[0m
[0;32mI (1054) spi_flash: flash io: qio[0m
[0;33mW (1058) i2c: This driver is an old driver, please migrate your application code to adapt `driver/i2c_master.h`[0m
[0;32mI (1070) main_task: Started on CPU0[0m
[0;32mI (1080) main_task: Calling app_main()[0m
Total heap size: 4509456
Free heap size: 4479644
Total PSRAM size: 8388608
Free PSRAM size: 4191744
Free heap size after allocation: 4296048
Free PSRAM size after allocation: 4008180
[0;32mI (1090) gpio: GPIO[25]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:2 [0m
[0;32mI (1100) cam_hal: cam init ok[0m
[0;32mI (1100) sccb: pin_sda 26 pin_scl 27[0m
[0;32mI (1110) sccb: sccb_i2c_port=1[0m
[0;32mI (1110) gpio: GPIO[32]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1150) camera: Detected camera at address=0x30[0m
[0;32mI (1150) camera: Detected OV2640 camera[0m
[0;32mI (1150) camera: Camera PID=0x26 VER=0x42 MIDL=0x7f MIDH=0xa2[0m
[0;32mI (1220) esp32 ll_cam: node_size: 3072, nodes_per_line: 1, lines_per_node: 4, dma_half_buffer_min:  3072, dma_half_buffer: 12288,lines_per_half_buffer: 16, dma_buffer_size: 24576, image_size: 18432[0m
[0;32mI (1230) cam_hal: buffer_size: 24576, half_buffer_size: 12288, node_buffer_size: 3072, node_cnt: 8, total_cnt: 1[0m
[0;32mI (1240) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: cam config ok[0m
[0;32mI (1260) ov2640: Set PLL: clk_2x: 0, clk_div: 3, pclk_auto: 1, pclk_div: 8[0m
Modificando los sensores...
PID: 0x26
Camera Initialized

[0;32mI (10210) UART: Received 2 bytes: 'xd'[0m
[0;32mI (10210) UART: 0x3ffb8b10   78 64                                             |xd|[0m

No sign detected
C: 0.433594, L: 0.160156, Puno: 0.074219, Cruzados: 0.082031, Rock: 0.054688, Palma: 0.199219

Detected sign: L
C: 0.082031, L: 0.835938, Puno: 0.015625, Cruzados: 0.027344, Rock: 0.023438, Palma: 0.015625

Detected sign: L
C: 0.003906, L: 0.992188, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.003906, L: 0.992188, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 0, 1, 1, 1

[0;32mI (38460) UART: Wrote 30 bytes[0m
[0;32mI (38560) UART: Received 26 bytes: 'ï¿½6cï¿½ï¿½ï¿½ï¿½ï¿½ï¿½yï¿½wï¿½ï¿½ï¿½ï¿½'ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½'[0m
[0;32mI (38560) UART: 0x3ffb8b10   df 36 63 f7 df bf 1f f6  ff f7 79 e7 77 ff cb e7  |.6c.......y.w...|[0m
[0;32mI (38560) UART: 0x3ffb8b20   fd 27 df e7 bf df e7 b5  fe e1                    |.'........|[0m

Detected sign: L
C: 0.003906, L: 0.992188, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.015625, L: 0.980469, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.003906, L: 0.992188, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x12 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0x40078000,len:16552
load:0x40080400,len:4
load:0x40080404,len:4312
entry 0x4008065c
[0;32mI (29) boot: ESP-IDF v5.3-dev-2747-g4f3cd0deb9-dirty 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Nov 12 2024 18:04:33[0m
[0;32mI (32) boot: Multicore bootloader[0m
[0;32mI (36) boot: chip revision: v3.1[0m
[0;32mI (40) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (45) boot.esp32: SPI Speed      : 80MHz[0m
[0;32mI (49) boot.esp32: SPI Mode       : QIO[0m
[0;32mI (54) boot.esp32: SPI Flash Size : 4MB[0m
[0;32mI (59) boot: Enabling RNG early entropy source...[0m
[0;32mI (64) boot: Partition Table:[0m
[0;32mI (68) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (75) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (82) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (90) boot:  2 factory          factory app      00 00 00010000 00300000[0m
[0;32mI (97) boot: End of partition table[0m
[0;32mI (101) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=e7240h (946752) map[0m
[0;32mI (353) esp_image: segment 1: paddr=000f7268 vaddr=3ffb0000 size=033ach ( 13228) load[0m
[0;32mI (357) esp_image: segment 2: paddr=000fa61c vaddr=40080000 size=059fch ( 23036) load[0m
[0;32mI (365) esp_image: segment 3: paddr=00100020 vaddr=400d0020 size=3609ch (221340) map[0m
[0;32mI (424) esp_image: segment 4: paddr=001360c4 vaddr=400859fc size=0bb68h ( 47976) load[0m
[0;32mI (447) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (447) boot: Disabling RNG early entropy source...[0m
[0;32mI (459) cpu_start: Multicore app[0m
[0;32mI (459) quad_psram: This chip is ESP32-D0WD[0m
[0;32mI (459) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (461) esp_psram: Speed: 80MHz[0m
[0;32mI (465) esp_psram: PSRAM initialized, cache is in low/high (2-core) mode.[0m
[0;33mW (473) esp_psram: Virtual address not enough for PSRAM, map as much as we can. 4MB is mapped[0m
[0;32mI (948) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (956) cpu_start: Pro cpu start user code[0m
[0;32mI (956) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (956) app_init: Application information:[0m
[0;32mI (959) app_init: Project name:     person_detection[0m
[0;32mI (965) app_init: App version:      f888164-dirty[0m
[0;32mI (970) app_init: Compile time:     Nov 13 2024 16:54:19[0m
[0;32mI (976) app_init: ELF file SHA256:  c50d04ab9...[0m
[0;32mI (982) app_init: ESP-IDF:          v5.3-dev-2747-g4f3cd0deb9-dirty[0m
[0;32mI (988) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (993) efuse_init: Max chip rev:     v3.99 [0m
[0;32mI (998) efuse_init: Chip rev:         v3.1[0m
[0;32mI (1003) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (1010) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (1016) heap_init: At 3FFB41A0 len 0002BE60 (175 KiB): DRAM[0m
[0;32mI (1023) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (1029) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (1036) heap_init: At 40091564 len 0000EA9C (58 KiB): IRAM[0m
[0;32mI (1042) esp_psram: Adding pool of 4096K of PSRAM memory to heap allocator[0m
[0;32mI (1050) spi_flash: detected chip: generic[0m
[0;32mI (1054) spi_flash: flash io: qio[0m
[0;33mW (1058) i2c: This driver is an old driver, please migrate your application code to adapt `driver/i2c_master.h`[0m
[0;32mI (1070) main_task: Started on CPU0[0m
[0;32mI (1080) main_task: Calling app_main()[0m
Total heap size: 4509456
Free heap size: 4479644
Total PSRAM size: 8388608
Free PSRAM size: 4191744
Free heap size after allocation: 4296048
Free PSRAM size after allocation: 4008180
[0;32mI (1090) gpio: GPIO[25]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:2 [0m
[0;32mI (1100) cam_hal: cam init ok[0m
[0;32mI (1100) sccb: pin_sda 26 pin_scl 27[0m
[0;32mI (1110) sccb: sccb_i2c_port=1[0m
[0;32mI (1110) gpio: GPIO[32]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1150) camera: Detected camera at address=0x30[0m
[0;32mI (1150) camera: Detected OV2640 camera[0m
[0;32mI (1150) camera: Camera PID=0x26 VER=0x42 MIDL=0x7f MIDH=0xa2[0m
[0;32mI (1220) esp32 ll_cam: node_size: 3072, nodes_per_line: 1, lines_per_node: 4, dma_half_buffer_min:  3072, dma_half_buffer: 12288,lines_per_half_buffer: 16, dma_buffer_size: 24576, image_size: 18432[0m
[0;32mI (1230) cam_hal: buffer_size: 24576, half_buffer_size: 12288, node_buffer_size: 3072, node_cnt: 8, total_cnt: 1[0m
[0;32mI (1240) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: cam config ok[0m
[0;32mI (1260) ov2640: Set PLL: clk_2x: 0, clk_div: 3, pclk_auto: 1, pclk_div: 8[0m
Modificando los sensores...
PID: 0x26
Camera Initialized

[0;32mI (3900) UART: Received 2 bytes: 'xu'[0m
[0;32mI (3900) UART: 0x3ffb8b10   78 75                                             |xu|[0m

Detected sign: L
C: 0.054688, L: 0.945312, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.031250, L: 0.968750, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.000000, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.000000, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 1, 1

[0;32mI (32150) UART: Wrote 30 bytes[0m
[0;32mI (32250) UART: Received 29 bytes: '|vï¿½}ï¿½]ï¿½ï¿½wï¿½ï¿½_ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½/ï¿½ï¿½ï¿½ï¿½ï¿½{ï¿½'[0m
[0;32mI (32250) UART: 0x3ffb8b10   7c 76 ef 7d ff 5d fe fe  77 f5 f5 5f b6 ff ff ff  ||v.}.]..w.._....|[0m
[0;32mI (32250) UART: 0x3ffb8b20   ff b4 2f 1b cf f3 83 cf  f3 83 8a 7b fe           |../........{.|[0m

Detected sign: L
C: 0.000000, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.000000, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.765625, L: 0.058594, Puno: 0.035156, Cruzados: 0.035156, Rock: 0.066406, Palma: 0.039062

Detected sign: L
C: 0.007812, L: 0.988281, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 0, 1

[0;32mI (60510) UART: Wrote 30 bytes[0m
[0;32mI (60610) UART: Received 25 bytes: '?ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½}ï¿½ï¿½ï¿½oï¿½ï¿½ï¿½{ï¿½sï¿½ï¿½oï¿½ï¿½'[0m
[0;32mI (60610) UART: 0x3ffb8b10   3f fe fc ff ef fb fb f6  7d f6 ff fe 6f bf dc ee  |?.......}...o...|[0m
[0;32mI (60610) UART: 0x3ffb8b20   7b dc 73 b1 fe 6f d9 7f  fe                       |{.s..o...|[0m

Detected sign: L
C: 0.011719, L: 0.988281, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.019531, L: 0.980469, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.015625, L: 0.984375, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.019531, L: 0.980469, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 1, 1

[0;32mI (88870) UART: Wrote 30 bytes[0m
[0;32mI (88970) UART: Received 26 bytes: 'ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½{ï¿½'[0m
[0;32mI (88970) UART: 0x3ffb8b10   ff fd 90 d7 ff 1f 7f ff  fe ff ff ff ff a3 cf f3  |................|[0m
[0;32mI (88970) UART: 0x3ffb8b20   87 cf f3 83 cf f7 8b cf  7b ff                    |........{.|[0m

Detected sign: L
C: 0.027344, L: 0.972656, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.054688, L: 0.945312, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.042969, L: 0.953125, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.035156, L: 0.960938, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 1, 1

[0;32mI (117230) UART: Wrote 30 bytes[0m
[0;32mI (117330) UART: Received 25 bytes: '?Oï¿½ï¿½ï¿½ï¿½?ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½vï¿½Ýµï¿½ï¿½ï¿½ï¿½'[0m
[0;32mI (117330) UART: 0x3ffb8b10   3f 4f f0 ff fe fb 3f ff  f6 fe fe ff ff db ee cf  |?O....?.........|[0m
[0;32mI (117330) UART: 0x3ffb8b20   fc 76 df dd b5 8f ef fb  ff                       |.v.......|[0m

Detected sign: L
C: 0.023438, L: 0.972656, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.765625, L: 0.226562, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.003906

Detected sign: C
C: 0.996094, L: 0.000000, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.000000, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 0, 0, 1

[0;32mI (145590) UART: Wrote 30 bytes[0m
[0;32mI (156960) UART: Received 2 bytes: 'xd'[0m
[0;32mI (156960) UART: 0x3ffb8b10   78 64                                             |xd|[0m

Detected sign: C
C: 0.988281, L: 0.011719, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.656250, L: 0.339844, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.632812, L: 0.363281, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.656250, L: 0.339844, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 0, 0, 0, 0

[0;32mI (185210) UART: Wrote 30 bytes[0m
[0;32mI (186310) UART: Received 2 bytes: 'xd'[0m
[0;32mI (186310) UART: 0x3ffb8b10   78 64                                             |xd|[0m

Detected sign: C
C: 0.605469, L: 0.390625, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.605469, L: 0.390625, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.468750, L: 0.523438, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.003906

No sign detected
C: 0.496094, L: 0.496094, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.003906
Max score indices: 0, 0, 1, 0

[0;32mI (214560) UART: Wrote 30 bytes[0m
[0;32mI (214660) UART: Received 2 bytes: 'xd'[0m
[0;32mI (214660) UART: 0x3ffb8b10   78 64                                             |xd|[0m

Detected sign: C
C: 0.628906, L: 0.363281, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.003906

Detected sign: C
C: 0.578125, L: 0.414062, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.003906

Detected sign: C
C: 0.523438, L: 0.468750, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.003906

Detected sign: C
C: 0.605469, L: 0.390625, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.003906
Max score indices: 0, 0, 0, 0

[0;32mI (242910) UART: Wrote 30 bytes[0m
[0;32mI (243010) UART: Received 4 bytes: 'xdxd'[0m
[0;32mI (243010) UART: 0x3ffb8b10   78 64 78 64                                       |xdxd|[0m

No sign detected
C: 0.496094, L: 0.496094, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.523438, L: 0.468750, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.550781, L: 0.441406, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.003906

No sign detected
C: 0.496094, L: 0.496094, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000
Max score indices: 0, 0, 0, 0

[0;32mI (271260) UART: Wrote 30 bytes[0m
[0;32mI (271360) UART: Received 4 bytes: 'xdxd'[0m
[0;32mI (271360) UART: 0x3ffb8b10   78 64 78 64                                       |xdxd|[0m

No sign detected
C: 0.496094, L: 0.496094, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

No sign detected
C: 0.496094, L: 0.496094, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

No sign detected
C: 0.496094, L: 0.496094, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.578125, L: 0.414062, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000
Max score indices: 0, 0, 0, 0

[0;32mI (299610) UART: Wrote 30 bytes[0m
[0;32mI (299710) UART: Received 4 bytes: 'xdxd'[0m
[0;32mI (299710) UART: 0x3ffb8b10   78 64 78 64                                       |xdxd|[0m

Detected sign: C
C: 0.605469, L: 0.390625, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.578125, L: 0.414062, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.863281, L: 0.132812, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.003906

No sign detected
C: 0.500000, L: 0.500000, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 0, 0, 0, 0

[0;32mI (327960) UART: Wrote 30 bytes[0m
[0;32mI (328060) UART: Received 4 bytes: 'xdxd'[0m
[0;32mI (328060) UART: 0x3ffb8b10   78 64 78 64                                       |xdxd|[0m

Detected sign: Cruzados
C: 0.054688, L: 0.027344, Puno: 0.007812, Cruzados: 0.890625, Rock: 0.011719, Palma: 0.003906

Detected sign: L
C: 0.289062, L: 0.558594, Puno: 0.023438, Cruzados: 0.085938, Rock: 0.019531, Palma: 0.023438

Detected sign: L
C: 0.304688, L: 0.527344, Puno: 0.023438, Cruzados: 0.101562, Rock: 0.019531, Palma: 0.023438

Detected sign: L
C: 0.011719, L: 0.984375, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000
Max score indices: 3, 1, 1, 1

[0;32mI (356310) UART: Wrote 30 bytes[0m
[0;32mI (356410) UART: Received 4 bytes: 'xdxd'[0m
[0;32mI (356410) UART: 0x3ffb8b10   78 64 78 64                                       |xdxd|[0m

No sign detected
C: 0.382812, L: 0.382812, Puno: 0.046875, Cruzados: 0.113281, Rock: 0.042969, Palma: 0.039062

No sign detected
C: 0.335938, L: 0.300781, Puno: 0.078125, Cruzados: 0.113281, Rock: 0.125000, Palma: 0.046875

No sign detected
C: 0.394531, L: 0.285156, Puno: 0.066406, Cruzados: 0.117188, Rock: 0.093750, Palma: 0.042969

No sign detected
C: 0.316406, L: 0.496094, Puno: 0.027344, Cruzados: 0.105469, Rock: 0.023438, Palma: 0.027344
Max score indices: 0, 0, 0, 1

[0;32mI (384660) UART: Wrote 30 bytes[0m
ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0x40078000,len:16552
load:0x40080400,len:4
load:0x40080404,len:4312
entry 0x4008065c
[0;32mI (30) boot: ESP-IDF v5.3-dev-2747-g4f3cd0deb9-dirty 2nd stage bootloader[0m
[0;32mI (30) boot: compile time Nov 12 2024 18:04:33[0m
[0;32mI (32) boot: Multicore bootloader[0m
[0;32mI (36) boot: chip revision: v3.1[0m
[0;32mI (40) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (45) boot.esp32: SPI Speed      : 80MHz[0m
[0;32mI (50) boot.esp32: SPI Mode       : QIO[0m
[0;32mI (54) boot.esp32: SPI Flash Size : 4MB[0m
[0;32mI (59) boot: Enabling RNG early entropy source...[0m
[0;32mI (64) boot: Partition Table:[0m
[0;32mI (68) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (75) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (83) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (90) boot:  2 factory          factory app      00 00 00010000 00300000[0m
[0;32mI (98) boot: End of partition table[0m
[0;32mI (102) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=e7240h (946752) map[0m
[0;32mI (353) esp_image: segment 1: paddr=000f7268 vaddr=3ffb0000 size=033ach ( 13228) load[0m
[0;32mI (357) esp_image: segment 2: paddr=000fa61c vaddr=40080000 size=059fch ( 23036) load[0m
[0;32mI (366) esp_image: segment 3: paddr=00100020 vaddr=400d0020 size=3609ch (221340) map[0m
[0;32mI (424) esp_image: segment 4: paddr=001360c4 vaddr=400859fc size=0bb68h ( 47976) load[0m
[0;32mI (448) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (448) boot: Disabling RNG early entropy source...[0m
[0;32mI (459) cpu_start: Multicore app[0m
[0;32mI (459) quad_psram: This chip is ESP32-D0WD[0m
[0;32mI (460) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (462) esp_psram: Speed: 80MHz[0m
[0;32mI (465) esp_psram: PSRAM initialized, cache is in low/high (2-core) mode.[0m
[0;33mW (473) esp_psram: Virtual address not enough for PSRAM, map as much as we can. 4MB is mapped[0m
[0;32mI (949) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (957) cpu_start: Pro cpu start user code[0m
[0;32mI (957) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (957) app_init: Application information:[0m
[0;32mI (960) app_init: Project name:     person_detection[0m
[0;32mI (965) app_init: App version:      f888164-dirty[0m
[0;32mI (971) app_init: Compile time:     Nov 13 2024 16:54:19[0m
[0;32mI (977) app_init: ELF file SHA256:  c50d04ab9...[0m
[0;32mI (982) app_init: ESP-IDF:          v5.3-dev-2747-g4f3cd0deb9-dirty[0m
[0;32mI (989) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (994) efuse_init: Max chip rev:     v3.99 [0m
[0;32mI (999) efuse_init: Chip rev:         v3.1[0m
[0;32mI (1003) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (1011) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (1017) heap_init: At 3FFB41A0 len 0002BE60 (175 KiB): DRAM[0m
[0;32mI (1023) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (1030) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (1036) heap_init: At 40091564 len 0000EA9C (58 KiB): IRAM[0m
[0;32mI (1043) esp_psram: Adding pool of 4096K of PSRAM memory to heap allocator[0m
[0;32mI (1050) spi_flash: detected chip: generic[0m
[0;32mI (1055) spi_flash: flash io: qio[0m
[0;33mW (1059) i2c: This driver is an old driver, please migrate your application code to adapt `driver/i2c_master.h`[0m
[0;32mI (1070) main_task: Started on CPU0[0m
[0;32mI (1080) main_task: Calling app_main()[0m
Total heap size: 4509456
Free heap size: 4479644
Total PSRAM size: 8388608
Free PSRAM size: 4191744
Free heap size after allocation: 4296048
Free PSRAM size after allocation: 4008180
[0;32mI (1090) gpio: GPIO[25]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:2 [0m
[0;32mI (1100) cam_hal: cam init ok[0m
[0;32mI (1100) sccb: pin_sda 26 pin_scl 27[0m
[0;32mI (1110) sccb: sccb_i2c_port=1[0m
[0;32mI (1110) gpio: GPIO[32]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1150) camera: Detected camera at address=0x30[0m
[0;32mI (1150) camera: Detected OV2640 camera[0m
[0;32mI (1150) camera: Camera PID=0x26 VER=0x42 MIDL=0x7f MIDH=0xa2[0m
[0;32mI (1220) esp32 ll_cam: node_size: 3072, nodes_per_line: 1, lines_per_node: 4, dma_half_buffer_min:  3072, dma_half_buffer: 12288,lines_per_half_buffer: 16, dma_buffer_size: 24576, image_size: 18432[0m
[0;32mI (1230) cam_hal: buffer_size: 24576, half_buffer_size: 12288, node_buffer_size: 3072, node_cnt: 8, total_cnt: 1[0m
[0;32mI (1240) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: cam config ok[0m
[0;32mI (1260) ov2640: Set PLL: clk_2x: 0, clk_div: 3, pclk_auto: 1, pclk_div: 8[0m
Modificando los sensores...
PID: 0x26
Camera Initialized

[0;32mI (727010) UART: Received 127 bytes: 'ï¿½ï¿½ï¿½ï¿½ï¿½888888888888888888'[0m
[0;32mI (727020) UART: 0x3ffb8b10   1e 1e 9e 1e 1c 18 18 1e  9e 1e 1c 18 18 1e 9e 1e  |................|[0m
[0;32mI (727020) UART: 0x3ffb8b20   1c 18 18 1e 9e fe 38 18  0e 1c 18 18 38 18 0e 1c  |......8.....8...|[0m
[0;32mI (727030) UART: 0x3ffb8b30   18 18 38 18 0e 1c 18 18  38 18 0e 1c 18 18 38 18  |..8.....8.....8.|[0m
[0;32mI (727040) UART: 0x3ffb8b40   0e 1c 18 18 38 18 0e 1c  18 18 38 18 0e 1c 18 18  |....8.....8.....|[0m
[0;32mI (727050) UART: 0x3ffb8b50   38 18 0e 1c 18 18 38 18  0e 1c 18 18 38 18 0e 1c  |8.....8.....8...|[0m
[0;32mI (727060) UART: 0x3ffb8b60   18 18 38 18 0e 1c 18 18  38 18 0e 1c 18 18 38 18  |..8.....8.....8.|[0m
[0;32mI (727070) UART: 0x3ffb8b70   0e 1c 18 18 38 18 0e 1c  18 18 38 18 0e 1c 18 18  |....8.....8.....|[0m
[0;32mI (727080) UART: 0x3ffb8b80   38 18 0e 1c 18 18 38 18  0e 1c 18 18 38 18 0e     |8.....8.....8..|[0m

Detected sign: L
C: 0.171875, L: 0.816406, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.003906

Detected sign: L
C: 0.078125, L: 0.894531, Puno: 0.003906, Cruzados: 0.007812, Rock: 0.003906, Palma: 0.007812
ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0x40078000,len:16552
load:0x40080400,len:4
load:0x40080404,len:4312
entry 0x4008065c
[0;32mI (29) boot: ESP-IDF v5.3-dev-2747-g4f3cd0deb9-dirty 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Nov 12 2024 18:04:33[0m
[0;32mI (32) boot: Multicore bootloader[0m
[0;32mI (36) boot: chip revision: v3.1[0m
[0;32mI (40) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (45) boot.esp32: SPI Speed      : 80MHz[0m
[0;32mI (49) boot.esp32: SPI Mode       : QIO[0m
[0;32mI (54) boot.esp32: SPI Flash Size : 4MB[0m
[0;32mI (59) boot: Enabling RNG early entropy source...[0m
[0;32mI (64) boot: Partition Table:[0m
[0;32mI (68) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (75) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (82) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (90) boot:  2 factory          factory app      00 00 00010000 00300000[0m
[0;32mI (97) boot: End of partition table[0m
[0;32mI (101) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=e7240h (946752) map[0m
[0;32mI (353) esp_image: segment 1: paddr=000f7268 vaddr=3ffb0000 size=033ach ( 13228) load[0m
[0;32mI (357) esp_image: segment 2: paddr=000fa61c vaddr=40080000 size=059fch ( 23036) load[0m
[0;32mI (365) esp_image: segment 3: paddr=00100020 vaddr=400d0020 size=3609ch (221340) map[0m
[0;32mI (424) esp_image: segment 4: paddr=001360c4 vaddr=400859fc size=0bb68h ( 47976) load[0m
[0;32mI (447) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (447) boot: Disabling RNG early entropy source...[0m
[0;32mI (459) cpu_start: Multicore app[0m
[0;32mI (459) quad_psram: This chip is ESP32-D0WD[0m
[0;32mI (459) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (461) esp_psram: Speed: 80MHz[0m
[0;32mI (465) esp_psram: PSRAM initialized, cache is in low/high (2-core) mode.[0m
[0;33mW (473) esp_psram: Virtual address not enough for PSRAM, map as much as we can. 4MB is mapped[0m
[0;32mI (948) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (956) cpu_start: Pro cpu start user code[0m
[0;32mI (956) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (956) app_init: Application information:[0m
[0;32mI (959) app_init: Project name:     person_detection[0m
[0;32mI (965) app_init: App version:      f888164-dirty[0m
[0;32mI (970) app_init: Compile time:     Nov 13 2024 16:54:19[0m
[0;32mI (976) app_init: ELF file SHA256:  c50d04ab9...[0m
[0;32mI (982) app_init: ESP-IDF:          v5.3-dev-2747-g4f3cd0deb9-dirty[0m
[0;32mI (988) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (993) efuse_init: Max chip rev:     v3.99 [0m
[0;32mI (998) efuse_init: Chip rev:         v3.1[0m
[0;32mI (1003) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (1010) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (1016) heap_init: At 3FFB41A0 len 0002BE60 (175 KiB): DRAM[0m
[0;32mI (1023) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (1029) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (1036) heap_init: At 40091564 len 0000EA9C (58 KiB): IRAM[0m
[0;32mI (1042) esp_psram: Adding pool of 4096K of PSRAM memory to heap allocator[0m
[0;32mI (1050) spi_flash: detected chip: generic[0m
[0;32mI (1054) spi_flash: flash io: qio[0m
[0;33mW (1058) i2c: This driver is an old driver, please migrate your application code to adapt `driver/i2c_master.h`[0m
[0;32mI (1070) main_task: Started on CPU0[0m
[0;32mI (1080) main_task: Calling app_main()[0m
Total heap size: 4509456
Free heap size: 4479644
Total PSRAM size: 8388608
Free PSRAM size: 4191744
Free heap size after allocation: 4296048
Free PSRAM size after allocation: 4008180
[0;32mI (1090) gpio: GPIO[25]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:2 [0m
[0;32mI (1100) cam_hal: cam init ok[0m
[0;32mI (1100) sccb: pin_sda 26 pin_scl 27[0m
[0;32mI (1110) sccb: sccb_i2c_port=1[0m
[0;32mI (1110) gpio: GPIO[32]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1150) camera: Detected camera at address=0x30[0m
[0;32mI (1150) camera: Detected OV2640 camera[0m
[0;32mI (1150) camera: Camera PID=0x26 VER=0x42 MIDL=0x7f MIDH=0xa2[0m
[0;32mI (1220) esp32 ll_cam: node_size: 3072, nodes_per_line: 1, lines_per_node: 4, dma_half_buffer_min:  3072, dma_half_buffer: 12288,lines_per_half_buffer: 16, dma_buffer_size: 24576, image_size: 18432[0m
[0;32mI (1230) cam_hal: buffer_size: 24576, half_buffer_size: 12288, node_buffer_size: 3072, node_cnt: 8, total_cnt: 1[0m
[0;32mI (1240) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: cam config ok[0m
[0;32mI (1260) ov2640: Set PLL: clk_2x: 0, clk_div: 3, pclk_auto: 1, pclk_div: 8[0m
Modificando los sensores...
PID: 0x26
Camera Initialized

[0;32mI (3620) UART: Received 127 bytes: ''[0m
[0;32mI (3620) UART: 0x3ffb8b10   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3630) UART: 0x3ffb8b20   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3640) UART: 0x3ffb8b30   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3640) UART: 0x3ffb8b40   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3650) UART: 0x3ffb8b50   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3660) UART: 0x3ffb8b60   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3670) UART: 0x3ffb8b70   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3680) UART: 0x3ffb8b80   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00     |...............|[0m

Detected sign: L
C: 0.109375, L: 0.890625, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.144531, L: 0.855469, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.339844, L: 0.660156, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0x40078000,len:16552
load:0x40080400,len:4
load:0x40080404,len:4312
entry 0x4008065c
[0;32mI (29) boot: ESP-IDF v5.3-dev-2747-g4f3cd0deb9-dirty 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Nov 12 2024 18:04:33[0m
[0;32mI (32) boot: Multicore bootloader[0m
[0;32mI (36) boot: chip revision: v3.1[0m
[0;32mI (40) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (45) boot.esp32: SPI Speed      : 80MHz[0m
[0;32mI (49) boot.esp32: SPI Mode       : QIO[0m
[0;32mI (54) boot.esp32: SPI Flash Size : 4MB[0m
[0;32mI (59) boot: Enabling RNG early entropy source...[0m
[0;32mI (64) boot: Partition Table:[0m
[0;32mI (68) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (75) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (82) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (90) boot:  2 factory          factory app      00 00 00010000 00300000[0m
[0;32mI (97) boot: End of partition table[0m
[0;32mI (101) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=e7240h (946752) map[0m
[0;32mI (353) esp_image: segment 1: paddr=000f7268 vaddr=3ffb0000 size=033ach ( 13228) load[0m
[0;32mI (357) esp_image: segment 2: paddr=000fa61c vaddr=40080000 size=059fch ( 23036) load[0m
[0;32mI (365) esp_image: segment 3: paddr=00100020 vaddr=400d0020 size=3609ch (221340) map[0m
[0;32mI (424) esp_image: segment 4: paddr=001360c4 vaddr=400859fc size=0bb68h ( 47976) load[0m
[0;32mI (447) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (447) boot: Disabling RNG early entropy source...[0m
[0;32mI (459) cpu_start: Multicore app[0m
[0;32mI (459) quad_psram: This chip is ESP32-D0WD[0m
[0;32mI (459) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (461) esp_psram: Speed: 80MHz[0m
[0;32mI (465) esp_psram: PSRAM initialized, cache is in low/high (2-core) mode.[0m
[0;33mW (473) esp_psram: Virtual address not enough for PSRAM, map as much as we can. 4MB is mapped[0m
[0;32mI (948) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (956) cpu_start: Pro cpu start user code[0m
[0;32mI (956) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (956) app_init: Application information:[0m
[0;32mI (959) app_init: Project name:     person_detection[0m
[0;32mI (965) app_init: App version:      f888164-dirty[0m
[0;32mI (970) app_init: Compile time:     Nov 13 2024 16:54:19[0m
[0;32mI (976) app_init: ELF file SHA256:  c50d04ab9...[0m
[0;32mI (982) app_init: ESP-IDF:          v5.3-dev-2747-g4f3cd0deb9-dirty[0m
[0;32mI (988) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (993) efuse_init: Max chip rev:     v3.99 [0m
[0;32mI (998) efuse_init: Chip rev:         v3.1[0m
[0;32mI (1003) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (1010) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (1016) heap_init: At 3FFB41A0 len 0002BE60 (175 KiB): DRAM[0m
[0;32mI (1023) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (1029) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (1036) heap_init: At 40091564 len 0000EA9C (58 KiB): IRAM[0m
[0;32mI (1042) esp_psram: Adding pool of 4096K of PSRAM memory to heap allocator[0m
[0;32mI (1050) spi_flash: detected chip: generic[0m
[0;32mI (1054) spi_flash: flash io: qio[0m
[0;33mW (1058) i2c: This driver is an old driver, please migrate your application code to adapt `driver/i2c_master.h`[0m
[0;32mI (1070) main_task: Started on CPU0[0m
[0;32mI (1080) main_task: Calling app_main()[0m
Total heap size: 4509456
Free heap size: 4479644
Total PSRAM size: 8388608
Free PSRAM size: 4191744
Free heap size after allocation: 4296048
Free PSRAM size after allocation: 4008180
[0;32mI (1090) gpio: GPIO[25]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:2 [0m
[0;32mI (1100) cam_hal: cam init ok[0m
[0;32mI (1100) sccb: pin_sda 26 pin_scl 27[0m
[0;32mI (1110) sccb: sccb_i2c_port=1[0m
[0;32mI (1110) gpio: GPIO[32]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1150) camera: Detected camera at address=0x30[0m
[0;32mI (1150) camera: Detected OV2640 camera[0m
[0;32mI (1150) camera: Camera PID=0x26 VER=0x42 MIDL=0x7f MIDH=0xa2[0m
[0;32mI (1220) esp32 ll_cam: node_size: 3072, nodes_per_line: 1, lines_per_node: 4, dma_half_buffer_min:  3072, dma_half_buffer: 12288,lines_per_half_buffer: 16, dma_buffer_size: 24576, image_size: 18432[0m
[0;32mI (1230) cam_hal: buffer_size: 24576, half_buffer_size: 12288, node_buffer_size: 3072, node_cnt: 8, total_cnt: 1[0m
[0;32mI (1240) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: cam config ok[0m
[0;32mI (1260) ov2640: Set PLL: clk_2x: 0, clk_div: 3, pclk_auto: 1, pclk_div: 8[0m
Modificando los sensores...
PID: 0x26
Camera Initialized

[0;32mI (3620) UART: Received 127 bytes: ''[0m
[0;32mI (3620) UART: 0x3ffb8b10   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3620) UART: 0x3ffb8b20   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3630) UART: 0x3ffb8b30   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3640) UART: 0x3ffb8b40   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3650) UART: 0x3ffb8b50   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3660) UART: 0x3ffb8b60   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3670) UART: 0x3ffb8b70   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3680) UART: 0x3ffb8b80   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00     |...............|[0m

Detected sign: L
C: 0.007812, L: 0.972656, Puno: 0.000000, Cruzados: 0.011719, Rock: 0.003906, Palma: 0.000000

ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0x40078000,len:16552
load:0x40080400,len:4
load:0x40080404,len:4312
entry 0x4008065c
[0;32mI (29) boot: ESP-IDF v5.3-dev-2747-g4f3cd0deb9-dirty 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Nov 12 2024 18:04:33[0m
[0;32mI (32) boot: Multicore bootloader[0m
[0;32mI (36) boot: chip revision: v3.1[0m
[0;32mI (40) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (45) boot.esp32: SPI Speed      : 80MHz[0m
[0;32mI (49) boot.esp32: SPI Mode       : QIO[0m
[0;32mI (54) boot.esp32: SPI Flash Size : 4MB[0m
[0;32mI (59) boot: Enabling RNG early entropy source...[0m
[0;32mI (64) boot: Partition Table:[0m
[0;32mI (68) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (75) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (82) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (90) boot:  2 factory          factory app      00 00 00010000 00300000[0m
[0;32mI (97) boot: End of partition table[0m
[0;32mI (101) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=e7240h (946752) map[0m
[0;32mI (353) esp_image: segment 1: paddr=000f7268 vaddr=3ffb0000 size=033ach ( 13228) load[0m
[0;32mI (357) esp_image: segment 2: paddr=000fa61c vaddr=40080000 size=059fch ( 23036) load[0m
[0;32mI (365) esp_image: segment 3: paddr=00100020 vaddr=400d0020 size=3609ch (221340) map[0m
[0;32mI (424) esp_image: segment 4: paddr=001360c4 vaddr=400859fc size=0bb68h ( 47976) load[0m
[0;32mI (447) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (447) boot: Disabling RNG early entropy source...[0m
[0;32mI (459) cpu_start: Multicore app[0m
[0;32mI (459) quad_psram: This chip is ESP32-D0WD[0m
[0;32mI (459) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (461) esp_psram: Speed: 80MHz[0m
[0;32mI (465) esp_psram: PSRAM initialized, cache is in low/high (2-core) mode.[0m
[0;33mW (473) esp_psram: Virtual address not enough for PSRAM, map as much as we can. 4MB is mapped[0m
[0;32mI (948) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (956) cpu_start: Pro cpu start user code[0m
[0;32mI (956) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (956) app_init: Application information:[0m
[0;32mI (959) app_init: Project name:     person_detection[0m
[0;32mI (965) app_init: App version:      f888164-dirty[0m
[0;32mI (970) app_init: Compile time:     Nov 13 2024 16:54:19[0m
[0;32mI (976) app_init: ELF file SHA256:  c50d04ab9...[0m
[0;32mI (982) app_init: ESP-IDF:          v5.3-dev-2747-g4f3cd0deb9-dirty[0m
[0;32mI (988) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (993) efuse_init: Max chip rev:     v3.99 [0m
[0;32mI (998) efuse_init: Chip rev:         v3.1[0m
[0;32mI (1003) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (1010) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (1016) heap_init: At 3FFB41A0 len 0002BE60 (175 KiB): DRAM[0m
[0;32mI (1023) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (1029) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (1036) heap_init: At 40091564 len 0000EA9C (58 KiB): IRAM[0m
[0;32mI (1042) esp_psram: Adding pool of 4096K of PSRAM memory to heap allocator[0m
[0;32mI (1050) spi_flash: detected chip: generic[0m
[0;32mI (1054) spi_flash: flash io: qio[0m
[0;33mW (1058) i2c: This driver is an old driver, please migrate your application code to adapt `driver/i2c_master.h`[0m
[0;32mI (1070) main_task: Started on CPU0[0m
[0;32mI (1080) main_task: Calling app_main()[0m
Total heap size: 4509456
Free heap size: 4479644
Total PSRAM size: 8388608
Free PSRAM size: 4191744
Free heap size after allocation: 4296048
Free PSRAM size after allocation: 4008180
[0;32mI (1090) gpio: GPIO[25]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:2 [0m
[0;32mI (1100) cam_hal: cam init ok[0m
[0;32mI (1100) sccb: pin_sda 26 pin_scl 27[0m
[0;32mI (1110) sccb: sccb_i2c_port=1[0m
[0;32mI (1110) gpio: GPIO[32]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1150) camera: Detected camera at address=0x30[0m
[0;32mI (1150) camera: Detected OV2640 camera[0m
[0;32mI (1150) camera: Camera PID=0x26 VER=0x42 MIDL=0x7f MIDH=0xa2[0m
[0;32mI (1220) esp32 ll_cam: node_size: 3072, nodes_per_line: 1, lines_per_node: 4, dma_half_buffer_min:  3072, dma_half_buffer: 12288,lines_per_half_buffer: 16, dma_buffer_size: 24576, image_size: 18432[0m
[0;32mI (1230) cam_hal: buffer_size: 24576, half_buffer_size: 12288, node_buffer_size: 3072, node_cnt: 8, total_cnt: 1[0m
[0;32mI (1240) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: cam config ok[0m
[0;32mI (1260) ov2640: Set PLL: clk_2x: 0, clk_div: 3, pclk_auto: 1, pclk_div: 8[0m
Modificando los sensores...
PID: 0x26
Camera Initialized

[0;32mI (3620) UART: Received 127 bytes: ''[0m
[0;32mI (3620) UART: 0x3ffb8b10   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3630) UART: 0x3ffb8b20   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3630) UART: 0x3ffb8b30   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3640) UART: 0x3ffb8b40   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3650) UART: 0x3ffb8b50   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3660) UART: 0x3ffb8b60   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3670) UART: 0x3ffb8b70   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (3680) UART: 0x3ffb8b80   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00     |...............|[0m

Detected sign: L
C: 0.035156, L: 0.933594, Puno: 0.003906, Cruzados: 0.015625, Rock: 0.003906, Palma: 0.003906

No sign detected
C: 0.218750, L: 0.273438, Puno: 0.089844, Cruzados: 0.156250, Rock: 0.218750, Palma: 0.046875

No sign detected
C: 0.218750, L: 0.246094, Puno: 0.101562, Cruzados: 0.140625, Rock: 0.246094, Palma: 0.050781

Detected sign: C
C: 0.601562, L: 0.386719, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.003906
Max score indices: 1, 1, 1, 0

[0;32mI (31940) UART: Wrote 30 bytes[0m
[0;32mI (31940) UART: Received 127 bytes: ''[0m
[0;32mI (31940) UART: 0x3ffb8b10   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (31940) UART: 0x3ffb8b20   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (31950) UART: 0x3ffb8b30   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (31960) UART: 0x3ffb8b40   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (31970) UART: 0x3ffb8b50   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (31980) UART: 0x3ffb8b60   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (31990) UART: 0x3ffb8b70   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (32000) UART: 0x3ffb8b80   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00     |...............|[0m

Detected sign: C
C: 0.843750, L: 0.093750, Puno: 0.007812, Cruzados: 0.015625, Rock: 0.023438, Palma: 0.019531

Detected sign: C
C: 0.769531, L: 0.132812, Puno: 0.019531, Cruzados: 0.023438, Rock: 0.039062, Palma: 0.019531

No sign detected
C: 0.449219, L: 0.148438, Puno: 0.050781, Cruzados: 0.042969, Rock: 0.257812, Palma: 0.050781

Detected sign: Rock
C: 0.062500, L: 0.078125, Puno: 0.121094, Cruzados: 0.085938, Rock: 0.574219, Palma: 0.078125
Max score indices: 0, 0, 0, 4

[0;32mI (60260) UART: Wrote 30 bytes[0m
[0;32mI (60260) UART: Received 127 bytes: ''[0m
[0;32mI (60260) UART: 0x3ffb8b10   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (60260) UART: 0x3ffb8b20   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (60270) UART: 0x3ffb8b30   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (60280) UART: 0x3ffb8b40   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (60290) UART: 0x3ffb8b50   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (60300) UART: 0x3ffb8b60   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (60310) UART: 0x3ffb8b70   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (60320) UART: 0x3ffb8b80   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00     |...............|[0m

Detected sign: C
C: 0.582031, L: 0.417969, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.109375, L: 0.890625, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.058594, L: 0.941406, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.160156, L: 0.839844, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 0, 1, 1, 1

[0;32mI (88580) UART: Wrote 30 bytes[0m
[0;32mI (88580) UART: Received 127 bytes: ''[0m
[0;32mI (88580) UART: 0x3ffb8b10   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (88580) UART: 0x3ffb8b20   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (88590) UART: 0x3ffb8b30   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (88600) UART: 0x3ffb8b40   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (88610) UART: 0x3ffb8b50   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (88620) UART: 0x3ffb8b60   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (88630) UART: 0x3ffb8b70   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (88640) UART: 0x3ffb8b80   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00     |...............|[0m

Detected sign: L
C: 0.191406, L: 0.722656, Puno: 0.015625, Cruzados: 0.031250, Rock: 0.015625, Palma: 0.019531

Detected sign: L
C: 0.046875, L: 0.941406, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.003906

Detected sign: L
C: 0.019531, L: 0.976562, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.656250, L: 0.156250, Puno: 0.031250, Cruzados: 0.046875, Rock: 0.050781, Palma: 0.058594
Max score indices: 1, 1, 1, 0

[0;32mI (116900) UART: Wrote 30 bytes[0m
[0;32mI (116900) UART: Received 127 bytes: ''[0m
[0;32mI (116900) UART: 0x3ffb8b10   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (116900) UART: 0x3ffb8b20   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (116910) UART: 0x3ffb8b30   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (116920) UART: 0x3ffb8b40   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (116930) UART: 0x3ffb8b50   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (116940) UART: 0x3ffb8b60   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (116950) UART: 0x3ffb8b70   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (116960) UART: 0x3ffb8b80   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00     |...............|[0m

Detected sign: L
C: 0.003906, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.003906, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.871094, L: 0.117188, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.007812

Detected sign: C
C: 0.582031, L: 0.417969, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 0, 0

[0;32mI (145220) UART: Wrote 30 bytes[0m
[0;32mI (145220) UART: Received 127 bytes: ''[0m
[0;32mI (145220) UART: 0x3ffb8b10   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (145220) UART: 0x3ffb8b20   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (145230) UART: 0x3ffb8b30   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (145240) UART: 0x3ffb8b40   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (145250) UART: 0x3ffb8b50   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (145260) UART: 0x3ffb8b60   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (145270) UART: 0x3ffb8b70   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (145280) UART: 0x3ffb8b80   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00     |...............|[0m

Detected sign: C
C: 0.582031, L: 0.417969, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

No sign detected
C: 0.500000, L: 0.500000, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.292969, L: 0.707031, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.292969, L: 0.707031, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 0, 0, 1, 1

[0;32mI (173540) UART: Wrote 30 bytes[0m
[0;32mI (173540) UART: Received 127 bytes: ''[0m
[0;32mI (173540) UART: 0x3ffb8b10   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (173540) UART: 0x3ffb8b20   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (173550) UART: 0x3ffb8b30   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (173560) UART: 0x3ffb8b40   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (173570) UART: 0x3ffb8b50   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (173580) UART: 0x3ffb8b60   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (173590) UART: 0x3ffb8b70   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (173600) UART: 0x3ffb8b80   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00     |...............|[0m

Detected sign: L
C: 0.363281, L: 0.632812, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.363281, L: 0.632812, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.363281, L: 0.632812, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.363281, L: 0.632812, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 1, 1

[0;32mI (201860) UART: Wrote 30 bytes[0m
[0;32mI (201860) UART: Received 127 bytes: ''[0m
[0;32mI (201860) UART: 0x3ffb8b10   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (201860) UART: 0x3ffb8b20   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (201870) UART: 0x3ffb8b30   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (201880) UART: 0x3ffb8b40   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (201890) UART: 0x3ffb8b50   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (201900) UART: 0x3ffb8b60   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (201910) UART: 0x3ffb8b70   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (201920) UART: 0x3ffb8b80   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00     |...............|[0m

Detected sign: L
C: 0.363281, L: 0.632812, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.339844, L: 0.660156, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.066406, L: 0.933594, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.066406, L: 0.933594, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 1, 1

[0;32mI (230180) UART: Wrote 30 bytes[0m
[0;32mI (230180) UART: Received 127 bytes: ''[0m
[0;32mI (230180) UART: 0x3ffb8b10   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (230180) UART: 0x3ffb8b20   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (230190) UART: 0x3ffb8b30   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (230200) UART: 0x3ffb8b40   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (230210) UART: 0x3ffb8b50   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (230220) UART: 0x3ffb8b60   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (230230) UART: 0x3ffb8b70   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (230240) UART: 0x3ffb8b80   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00     |...............|[0m

Detected sign: L
C: 0.046875, L: 0.953125, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.031250, L: 0.968750, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.363281, L: 0.632812, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.089844, L: 0.910156, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 1, 1

[0;32mI (258500) UART: Wrote 30 bytes[0m
[0;32mI (258500) UART: Received 127 bytes: ''[0m
[0;32mI (258500) UART: 0x3ffb8b10   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (258500) UART: 0x3ffb8b20   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (258510) UART: 0x3ffb8b30   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (258520) UART: 0x3ffb8b40   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (258530) UART: 0x3ffb8b50   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (258540) UART: 0x3ffb8b60   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (258550) UART: 0x3ffb8b70   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (258560) UART: 0x3ffb8b80   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00     |...............|[0m

Detected sign: L
C: 0.097656, L: 0.902344, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.089844, L: 0.910156, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.082031, L: 0.917969, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.039062, L: 0.960938, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 1, 1

[0;32mI (286820) UART: Wrote 30 bytes[0m
[0;32mI (286820) UART: Received 127 bytes: ''[0m
[0;32mI (286820) UART: 0x3ffb8b10   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (286820) UART: 0x3ffb8b20   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (286830) UART: 0x3ffb8b30   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (286840) UART: 0x3ffb8b40   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (286850) UART: 0x3ffb8b50   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (286860) UART: 0x3ffb8b60   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (286870) UART: 0x3ffb8b70   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (286880) UART: 0x3ffb8b80   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00     |...............|[0m

Detected sign: L
C: 0.019531, L: 0.980469, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.023438, L: 0.976562, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.015625, L: 0.984375, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.339844, L: 0.660156, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 1, 1

[0;32mI (315140) UART: Wrote 30 bytes[0m
[0;32mI (315140) UART: Received 127 bytes: ''[0m
[0;32mI (315140) UART: 0x3ffb8b10   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (315140) UART: 0x3ffb8b20   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (315150) UART: 0x3ffb8b30   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (315160) UART: 0x3ffb8b40   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (315170) UART: 0x3ffb8b50   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (315180) UART: 0x3ffb8b60   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (315190) UART: 0x3ffb8b70   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (315200) UART: 0x3ffb8b80   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00     |...............|[0m

Detected sign: Palma
C: 0.003906, L: 0.000000, Puno: 0.000000, Cruzados: 0.031250, Rock: 0.062500, Palma: 0.898438

Detected sign: L
C: 0.085938, L: 0.804688, Puno: 0.011719, Cruzados: 0.035156, Rock: 0.027344, Palma: 0.035156

No sign detected
C: 0.445312, L: 0.148438, Puno: 0.003906, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.398438

Detected sign: Palma
C: 0.078125, L: 0.011719, Puno: 0.003906, Cruzados: 0.011719, Rock: 0.000000, Palma: 0.890625
Max score indices: 5, 1, 0, 5

[0;32mI (343460) UART: Wrote 30 bytes[0m
[0;32mI (343460) UART: Received 127 bytes: ''[0m
[0;32mI (343460) UART: 0x3ffb8b10   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (343460) UART: 0x3ffb8b20   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (343470) UART: 0x3ffb8b30   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (343480) UART: 0x3ffb8b40   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (343490) UART: 0x3ffb8b50   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (343500) UART: 0x3ffb8b60   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (343510) UART: 0x3ffb8b70   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  |................|[0m
[0;32mI (343520) UART: 0x3ffb8b80   00 00 00 00 00 00 00 00  00 00 00 00 00 00 00     |...............|[0m

Detected sign: L
C: 0.292969, L: 0.707031, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0x40078000,len:16552
load:0x40080400,len:4
load:0x40080404,len:4312
entry 0x4008065c
[0;32mI (30) boot: ESP-IDF v5.3-dev-2747-g4f3cd0deb9-dirty 2nd stage bootloader[0m
[0;32mI (30) boot: compile time Nov 12 2024 18:04:33[0m
[0;32mI (32) boot: Multicore bootloader[0m
[0;32mI (36) boot: chip revision: v3.1[0m
[0;32mI (40) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (45) boot.esp32: SPI Speed      : 80MHz[0m
[0;32mI (50) boot.esp32: SPI Mode       : QIO[0m
[0;32mI (54) boot.esp32: SPI Flash Size : 4MB[0m
[0;32mI (59) boot: Enabling RNG early entropy source...[0m
[0;32mI (64) boot: Partition Table:[0m
[0;32mI (68) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (75) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (83) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (90) boot:  2 factory          factory app      00 00 00010000 00300000[0m
[0;32mI (98) boot: End of partition table[0m
[0;32mI (102) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=e7240h (946752) map[0m
[0;32mI (353) esp_image: segment 1: paddr=000f7268 vaddr=3ffb0000 size=033ach ( 13228) load[0m
[0;32mI (357) esp_image: segment 2: paddr=000fa61c vaddr=40080000 size=059fch ( 23036) load[0m
[0;32mI (366) esp_image: segment 3: paddr=00100020 vaddr=400d0020 size=3609ch (221340) map[0m
[0;32mI (424) esp_image: segment 4: paddr=001360c4 vaddr=400859fc size=0bb68h ( 47976) load[0m
[0;32mI (448) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (448) boot: Disabling RNG early entropy source...[0m
[0;32mI (459) cpu_start: Multicore app[0m
[0;32mI (459) quad_psram: This chip is ESP32-D0WD[0m
[0;32mI (460) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (462) esp_psram: Speed: 80MHz[0m
[0;32mI (465) esp_psram: PSRAM initialized, cache is in low/high (2-core) mode.[0m
[0;33mW (473) esp_psram: Virtual address not enough for PSRAM, map as much as we can. 4MB is mapped[0m
[0;32mI (949) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (957) cpu_start: Pro cpu start user code[0m
[0;32mI (957) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (957) app_init: Application information:[0m
[0;32mI (960) app_init: Project name:     person_detection[0m
[0;32mI (965) app_init: App version:      f888164-dirty[0m
[0;32mI (971) app_init: Compile time:     Nov 13 2024 16:54:19[0m
[0;32mI (977) app_init: ELF file SHA256:  c50d04ab9...[0m
[0;32mI (982) app_init: ESP-IDF:          v5.3-dev-2747-g4f3cd0deb9-dirty[0m
[0;32mI (989) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (994) efuse_init: Max chip rev:     v3.99 [0m
[0;32mI (999) efuse_init: Chip rev:         v3.1[0m
[0;32mI (1003) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (1011) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (1017) heap_init: At 3FFB41A0 len 0002BE60 (175 KiB): DRAM[0m
[0;32mI (1023) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (1030) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (1036) heap_init: At 40091564 len 0000EA9C (58 KiB): IRAM[0m
[0;32mI (1043) esp_psram: Adding pool of 4096K of PSRAM memory to heap allocator[0m
[0;32mI (1050) spi_flash: detected chip: generic[0m
[0;32mI (1055) spi_flash: flash io: qio[0m
[0;33mW (1059) i2c: This driver is an old driver, please migrate your application code to adapt `driver/i2c_master.h`[0m
[0;32mI (1070) main_task: Started on CPU0[0m
[0;32mI (1080) main_task: Calling app_main()[0m
Total heap size: 4509456
Free heap size: 4479644
Total PSRAM size: 8388608
Free PSRAM size: 4191744
Free heap size after allocation: 4296048
Free PSRAM size after allocation: 4008180
[0;32mI (1090) gpio: GPIO[25]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:2 [0m
[0;32mI (1100) cam_hal: cam init ok[0m
[0;32mI (1100) sccb: pin_sda 26 pin_scl 27[0m
[0;32mI (1110) sccb: sccb_i2c_port=1[0m
[0;32mI (1110) gpio: GPIO[32]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1150) camera: Detected camera at address=0x30[0m
[0;32mI (1150) camera: Detected OV2640 camera[0m
[0;32mI (1150) camera: Camera PID=0x26 VER=0x42 MIDL=0x7f MIDH=0xa2[0m
[0;32mI (1220) esp32 ll_cam: node_size: 3072, nodes_per_line: 1, lines_per_node: 4, dma_half_buffer_min:  3072, dma_half_buffer: 12288,lines_per_half_buffer: 16, dma_buffer_size: 24576, image_size: 18432[0m
[0;32mI (1230) cam_hal: buffer_size: 24576, half_buffer_size: 12288, node_buffer_size: 3072, node_cnt: 8, total_cnt: 1[0m
[0;32mI (1240) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: cam config ok[0m
[0;32mI (1260) ov2640: Set PLL: clk_2x: 0, clk_div: 3, pclk_auto: 1, pclk_div: 8[0m
Modificando los sensores...
PID: 0x26
Camera Initialized

[0;32mI (19320) UART: Received 13 bytes: 'Open locker 1'[0m
[0;32mI (19320) UART: 0x3ffb8b10   4f 70 65 6e 20 6c 6f 63  6b 65 72 20 31           |Open locker 1|[0m

No sign detected
C: 0.039062, L: 0.183594, Puno: 0.398438, Cruzados: 0.085938, Rock: 0.132812, Palma: 0.164062

Detected sign: C
C: 0.527344, L: 0.472656, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

No sign detected
C: 0.500000, L: 0.500000, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.554688, L: 0.445312, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 2, 0, 0, 0

[0;32mI (47570) UART: Wrote 30 bytes[0m
[0;32mI (77320) UART: Received 13 bytes: 'Open locker 3'[0m
[0;32mI (77320) UART: 0x3ffb8b10   4f 70 65 6e 20 6c 6f 63  6b 65 72 20 33           |Open locker 3|[0m

Detected sign: C
C: 0.527344, L: 0.472656, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.554688, L: 0.445312, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.527344, L: 0.472656, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.527344, L: 0.472656, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 0, 0, 0, 0

[0;32mI (105570) UART: Wrote 30 bytes[0m
ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0x40078000,len:16552
load:0x40080400,len:4
load:0x40080404,len:4312
entry 0x4008065c
[0;32mI (29) boot: ESP-IDF v5.3-dev-2747-g4f3cd0deb9-dirty 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Nov 12 2024 18:04:33[0m
[0;32mI (32) boot: Multicore bootloader[0m
[0;32mI (36) boot: chip revision: v3.1[0m
[0;32mI (40) qio_mode: Enabling default flash chip QIO[0m
[0;31mE (45) qio_mode: Failed to set QIE bit, not enabling QIO mode[0m
[0;32mI (51) boot.esp32: SPI Speed      : 20MHz[0m
[0;32mI (56) boot.esp32: SPI Mode       : DIO[0m
[0;32mI (60) boot.esp32: SPI Flash Size : 2MB[0m
[0;32mI (65) boot: Enabling RNG early entropy source...[0m
[0;31mE (70) flash_parts: partition 0 invalid magic number 0xa50a[0m
[0;31mE (77) boot: Failed to verify partition table[0m
[0;31mE (82) boot: load partition table error![0m
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
1ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0x40078000,len:16552
load:0x40080400,len:4
load:0x40080404,len:4312
entry 0x4008065c
[0;32mI (29) boot: ESP-IDF v5.3-dev-2747-g4f3cd0deb9-dirty 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Nov 12 2024 18:04:33[0m
[0;32mI (32) boot: Multicore bootloader[0m
[0;32mI (36) boot: chip revision: v3.1[0m
[0;32mI (40) qio_mode: Enabling default flash chip QIO[0m
[0;31mE (45) qio_mode: Failed to set QIE bit, not enabling QIO mode[0m
[0;32mI (51) boot.esp32: SPI Speed      : 20MHz[0m
[0;32mI (56) boot.esp32: SPI Mode       : DIO[0m
[0;32mI (60) boot.esp32: SPI Flash Size : 2MB[0m
[0;32mI (65) boot: Enabling RNG early entropy source...[0m
[0;31mE (70) flash_parts: partition 0 invalid magic number 0xa50a[0m
[0;31mE (77) boot: Failed to verify partition table[0m
[0;31mE (82) boot: load partition table error![0m
ets Jul 29 2019 12:21:46

rst:0x3 (SW_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
1ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1150 mmu set 00020000, pos 00020000
1150 mmu set 00030000, pos 00030000
1150 mmu set 00040000, pos 00040000
1150 mmu set 00050000, pos 00050000
1150 mmu set 00060000, pos 00060000
1150 mmu set 00070000, pos 00070000
1150 mmu set 00080000, pos 00080000
1150 mmu set 00090000, pos 00090000
1150 mmu set 000a0000, pos 000a0000
1150 mmu set 000b0000, pos 000b0000
1150 mmu set 000c0000, pos 000c0000
1150 mmu set 000d0000, pos 000d0000
1150 mmu set 000e0000, pos 000e0000
1150 mmu set 000f0000, pos 000f0000
1150 mmu set 00100000, pos 00100000
1150 mmu set 00110000, pos 00110000
1150 mmu set 00120000, pos 00120000
1150 mmu set 00130000, pos 00130000
1150 mmu set 00140000, pos 00140000
1150 mmu set 00150000, pos 00150000
1150 mmu set 00160000, pos 00160000
1150 mmu set 00170000, pos 00170000
1150 mmu set 00180000, pos 00180000
1150 mmu set 00190000, pos 00190000
1150 mmu set 001a0000, pos 001a0000
1150 mmu set 001b0000, pos 001b0000
1150 mmu set 001c0000, pos 001c0000
1150 mmu set 001d0000, pos 001d0000
1150 mmu set 001e0000, pos 001e0000
1150 mmu set 001f0000, pos 001f0000
ets Jul 29 2019 12:21:46

rst:0x7 (TG0WDT_SYS_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0xd0012000,len:4138
load:0x600a6002,len:1008696519
1150 mmu set 00010000, pos 00010000
1ï¿½ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0x40078000,len:16552
load:0x40080400,len:4
load:0x40080404,len:4312
entry 0x4008065c
[0;32mI (30) boot: ESP-IDF v5.3-dev-2747-g4f3cd0deb9-dirty 2nd stage bootloader[0m
[0;32mI (30) boot: compile time Nov 12 2024 18:04:33[0m
[0;32mI (32) boot: Multicore bootloader[0m
[0;32mI (36) boot: chip revision: v3.1[0m
[0;32mI (44) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (45) boot.esp32: SPI Speed      : 80MHz[0m
[0;32mI (50) boot.esp32: SPI Mode       : QIO[0m
[0;32mI (54) boot.esp32: SPI Flash Size : 4MB[0m
[0;32mI (59) boot: Enabling RNG early entropy source...[0m
[0;32mI (64) boot: Partition Table:[0m
[0;32mI (68) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (75) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (83) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (90) boot:  2 factory          factory app      00 00 00010000 00300000[0m
[0;32mI (98) boot: End of partition table[0m
[0;32mI (102) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=e7240h (946752) map[0m
[0;32mI (353) esp_image: segment 1: paddr=000f7268 vaddr=3ffb0000 size=033ach ( 13228) load[0m
[0;32mI (357) esp_image: segment 2: paddr=000fa61c vaddr=40080000 size=059fch ( 23036) load[0m
[0;32mI (366) esp_image: segment 3: paddr=00100020 vaddr=400d0020 size=3609ch (221340) map[0m
[0;32mI (424) esp_image: segment 4: paddr=001360c4 vaddr=400859fc size=0bb68h ( 47976) load[0m
[0;32mI (448) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (448) boot: Disabling RNG early entropy source...[0m
[0;32mI (459) cpu_start: Multicore app[0m
[0;32mI (459) quad_psram: This chip is ESP32-D0WD[0m
[0;32mI (460) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (462) esp_psram: Speed: 80MHz[0m
[0;32mI (465) esp_psram: PSRAM initialized, cache is in low/high (2-core) mode.[0m
[0;33mW (473) esp_psram: Virtual address not enough for PSRAM, map as much as we can. 4MB is mapped[0m
[0;32mI (949) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (957) cpu_start: Pro cpu start user code[0m
[0;32mI (957) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (957) app_init: Application information:[0m
[0;32mI (960) app_init: Project name:     person_detection[0m
[0;32mI (965) app_init: App version:      f888164-dirty[0m
[0;32mI (971) app_init: Compile time:     Nov 13 2024 16:54:19[0m
[0;32mI (977) app_init: ELF file SHA256:  c50d04ab9...[0m
[0;32mI (982) app_init: ESP-IDF:          v5.3-dev-2747-g4f3cd0deb9-dirty[0m
[0;32mI (989) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (994) efuse_init: Max chip rev:     v3.99 [0m
[0;32mI (999) efuse_init: Chip rev:         v3.1[0m
[0;32mI (1003) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (1011) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (1017) heap_init: At 3FFB41A0 len 0002BE60 (175 KiB): DRAM[0m
[0;32mI (1023) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (1030) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (1036) heap_init: At 40091564 len 0000EA9C (58 KiB): IRAM[0m
[0;32mI (1043) esp_psram: Adding pool of 4096K of PSRAM memory to heap allocator[0m
[0;32mI (1050) spi_flash: detected chip: generic[0m
[0;32mI (1055) spi_flash: flash io: qio[0m
[0;33mW (1059) i2c: This driver is an old driver, please migrate your application code to adapt `driver/i2c_master.h`[0m
[0;32mI (1070) main_task: Started on CPU0[0m
[0;32mI (1080) main_task: Calling app_main()[0m
Total heap size: 4509456
Free heap size: 4479644
Total PSRAM size: 8388608
Free PSRAM size: 4191744
Free heap size after allocation: 4296048
Free PSRAM size after allocation: 4008180
[0;32mI (1090) gpio: GPIO[25]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:2 [0m
[0;32mI (1100) cam_hal: cam init ok[0m
[0;32mI (1100) sccb: pin_sda 26 pin_scl 27[0m
[0;32mI (1110) sccb: sccb_i2c_port=1[0m
[0;32mI (1110) gpio: GPIO[32]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1150) camera: Detected camera at address=0x30[0m
[0;32mI (1150) camera: Detected OV2640 camera[0m
[0;32mI (1150) camera: Camera PID=0x26 VER=0x42 MIDL=0x7f MIDH=0xa2[0m
[0;32mI (1220) esp32 ll_cam: node_size: 3072, nodes_per_line: 1, lines_per_node: 4, dma_half_buffer_min:  3072, dma_half_buffer: 12288,lines_per_half_buffer: 16, dma_buffer_size: 24576, image_size: 18432[0m
[0;32mI (1230) cam_hal: buffer_size: 24576, half_buffer_size: 12288, node_buffer_size: 3072, node_cnt: 8, total_cnt: 1[0m
[0;32mI (1240) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: cam config ok[0m
[0;32mI (1260) ov2640: Set PLL: clk_2x: 0, clk_div: 3, pclk_auto: 1, pclk_div: 8[0m
Modificando los sensores...
PID: 0x26
Camera Initialized

[0;32mI (18370) UART: Received 13 bytes: 'Open locker 3'[0m
[0;32mI (18370) UART: 0x3ffb8b10   4f 70 65 6e 20 6c 6f 63  6b 65 72 20 33           |Open locker 3|[0m

Detected sign: L
C: 0.390625, L: 0.609375, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: Rock
C: 0.066406, L: 0.066406, Puno: 0.093750, Cruzados: 0.078125, Rock: 0.625000, Palma: 0.066406

Detected sign: Rock
C: 0.183594, L: 0.085938, Puno: 0.066406, Cruzados: 0.042969, Rock: 0.558594, Palma: 0.062500

Detected sign: C
C: 0.605469, L: 0.128906, Puno: 0.046875, Cruzados: 0.031250, Rock: 0.113281, Palma: 0.074219
Max score indices: 1, 4, 4, 0

[0;32mI (46620) UART: Wrote 30 bytes[0m
[0;32mI (79350) UART: Received 13 bytes: 'Open locker 2'[0m
[0;32mI (79350) UART: 0x3ffb8b10   4f 70 65 6e 20 6c 6f 63  6b 65 72 20 32           |Open locker 2|[0m

Detected sign: L
C: 0.472656, L: 0.527344, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.472656, L: 0.527344, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

No sign detected
C: 0.500000, L: 0.500000, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.472656, L: 0.527344, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 0, 1

[0;32mI (107600) UART: Wrote 30 bytes[0m
[0;32mI (326350) UART: Received 13 bytes: 'Open locker 1'[0m
[0;32mI (326350) UART: 0x3ffb8b10   4f 70 65 6e 20 6c 6f 63  6b 65 72 20 31           |Open locker 1|[0m

Detected sign: L
C: 0.031250, L: 0.964844, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.074219, L: 0.925781, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.074219, L: 0.925781, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.074219, L: 0.925781, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 1, 1

[0;32mI (354600) UART: Wrote 30 bytes[0m
ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x33 (SPI_FAST_FLASH_BOOT)
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
invalid header: 0xffffffff
ets Jul 29 2019 12:21:46

rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:1
load:0x3fff0030,len:7524
load:0x40078000,len:16552
load:0x40080400,len:4
load:0x40080404,len:4312
entry 0x4008065c
[0;32mI (30) boot: ESP-IDF v5.3-dev-2747-g4f3cd0deb9-dirty 2nd stage bootloader[0m
[0;32mI (30) boot: compile time Nov 12 2024 18:04:33[0m
[0;32mI (32) boot: Multicore bootloader[0m
[0;32mI (36) boot: chip revision: v3.1[0m
[0;32mI (40) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (45) boot.esp32: SPI Speed      : 80MHz[0m
[0;32mI (50) boot.esp32: SPI Mode       : QIO[0m
[0;32mI (54) boot.esp32: SPI Flash Size : 4MB[0m
[0;32mI (59) boot: Enabling RNG early entropy source...[0m
[0;32mI (64) boot: Partition Table:[0m
[0;32mI (68) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (75) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (83) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (90) boot:  2 factory          factory app      00 00 00010000 00300000[0m
[0;32mI (98) boot: End of partition table[0m
[0;32mI (102) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=e7240h (946752) map[0m
[0;32mI (353) esp_image: segment 1: paddr=000f7268 vaddr=3ffb0000 size=033ach ( 13228) load[0m
[0;32mI (357) esp_image: segment 2: paddr=000fa61c vaddr=40080000 size=059fch ( 23036) load[0m
[0;32mI (366) esp_image: segment 3: paddr=00100020 vaddr=400d0020 size=3609ch (221340) map[0m
[0;32mI (424) esp_image: segment 4: paddr=001360c4 vaddr=400859fc size=0bb68h ( 47976) load[0m
[0;32mI (448) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (448) boot: Disabling RNG early entropy source...[0m
[0;32mI (459) cpu_start: Multicore app[0m
[0;32mI (459) quad_psram: This chip is ESP32-D0WD[0m
[0;32mI (460) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (462) esp_psram: Speed: 80MHz[0m
[0;32mI (465) esp_psram: PSRAM initialized, cache is in low/high (2-core) mode.[0m
[0;33mW (473) esp_psram: Virtual address not enough for PSRAM, map as much as we can. 4MB is mapped[0m
[0;32mI (949) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (957) cpu_start: Pro cpu start user code[0m
[0;32mI (957) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (957) app_init: Application information:[0m
[0;32mI (960) app_init: Project name:     person_detection[0m
[0;32mI (965) app_init: App version:      f888164-dirty[0m
[0;32mI (971) app_init: Compile time:     Nov 13 2024 16:54:19[0m
[0;32mI (977) app_init: ELF file SHA256:  c50d04ab9...[0m
[0;32mI (982) app_init: ESP-IDF:          v5.3-dev-2747-g4f3cd0deb9-dirty[0m
[0;32mI (989) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (994) efuse_init: Max chip rev:     v3.99 [0m
[0;32mI (999) efuse_init: Chip rev:         v3.1[0m
[0;32mI (1003) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (1011) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (1017) heap_init: At 3FFB41A0 len 0002BE60 (175 KiB): DRAM[0m
[0;32mI (1023) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (1030) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (1036) heap_init: At 40091564 len 0000EA9C (58 KiB): IRAM[0m
[0;32mI (1043) esp_psram: Adding pool of 4096K of PSRAM memory to heap allocator[0m
[0;32mI (1050) spi_flash: detected chip: generic[0m
[0;32mI (1055) spi_flash: flash io: qio[0m
[0;33mW (1059) i2c: This driver is an old driver, please migrate your application code to adapt `driver/i2c_master.h`[0m
[0;32mI (1070) main_task: Started on CPU0[0m
[0;32mI (1080) main_task: Calling app_main()[0m
Total heap size: 4509456
Free heap size: 4479644
Total PSRAM size: 8388608
Free PSRAM size: 4191744
Free heap size after allocation: 4296048
Free PSRAM size after allocation: 4008180
[0;32mI (1090) gpio: GPIO[25]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:2 [0m
[0;32mI (1100) cam_hal: cam init ok[0m
[0;32mI (1100) sccb: pin_sda 26 pin_scl 27[0m
[0;32mI (1110) sccb: sccb_i2c_port=1[0m
[0;32mI (1110) gpio: GPIO[32]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1150) camera: Detected camera at address=0x30[0m
[0;32mI (1150) camera: Detected OV2640 camera[0m
[0;32mI (1150) camera: Camera PID=0x26 VER=0x42 MIDL=0x7f MIDH=0xa2[0m
[0;32mI (1220) esp32 ll_cam: node_size: 3072, nodes_per_line: 1, lines_per_node: 4, dma_half_buffer_min:  3072, dma_half_buffer: 12288,lines_per_half_buffer: 16, dma_buffer_size: 24576, image_size: 18432[0m
[0;32mI (1230) cam_hal: buffer_size: 24576, half_buffer_size: 12288, node_buffer_size: 3072, node_cnt: 8, total_cnt: 1[0m
[0;32mI (1240) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: Allocating 9216 Byte frame buffer in PSRAM[0m
[0;32mI (1250) cam_hal: cam config ok[0m
[0;32mI (1260) ov2640: Set PLL: clk_2x: 0, clk_div: 3, pclk_auto: 1, pclk_div: 8[0m
Modificando los sensores...
PID: 0x26
Camera Initialized

[0;32mI (8740) UART: Received 13 bytes: 'Open locker 2'[0m
[0;32mI (8740) UART: 0x3ffb8b10   4f 70 65 6e 20 6c 6f 63  6b 65 72 20 32           |Open locker 2|[0m

Detected sign: L
C: 0.132812, L: 0.867188, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.769531, L: 0.226562, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.144531, L: 0.851562, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.042969, L: 0.929688, Puno: 0.003906, Cruzados: 0.015625, Rock: 0.003906, Palma: 0.007812
Max score indices: 1, 0, 1, 1

[0;32mI (36990) UART: Wrote 30 bytes[0m
[0;32mI (48740) UART: Received 13 bytes: 'Open locker 1'[0m
[0;32mI (48740) UART: 0x3ffb8b10   4f 70 65 6e 20 6c 6f 63  6b 65 72 20 31           |Open locker 1|[0m

Detected sign: C
C: 0.554688, L: 0.445312, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.066406, L: 0.933594, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.054688, L: 0.945312, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.226562, L: 0.765625, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000
Max score indices: 0, 1, 1, 1

[0;32mI (76990) UART: Wrote 30 bytes[0m
[0;32mI (142890) UART: Received 13 bytes: 'Open locker 1'[0m
[0;32mI (142890) UART: 0x3ffb8b10   4f 70 65 6e 20 6c 6f 63  6b 65 72 20 31           |Open locker 1|[0m

Detected sign: C
C: 0.578125, L: 0.414062, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.132812, L: 0.863281, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.835938, L: 0.160156, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.003906

Detected sign: L
C: 0.089844, L: 0.910156, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 0, 1, 0, 1

[0;32mI (171140) UART: Wrote 30 bytes[0m
[0;32mI (171240) UART: Received 30 bytes: 'Max score indices: 0, 1, 0, 1
'[0m
[0;32mI (171240) UART: 0x3ffb8b10   4d 61 78 20 73 63 6f 72  65 20 69 6e 64 69 63 65  |Max score indice|[0m
[0;32mI (171240) UART: 0x3ffb8b20   73 3a 20 30 2c 20 31 2c  20 30 2c 20 31 0a        |s: 0, 1, 0, 1.|[0m

Detected sign: L
C: 0.175781, L: 0.824219, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.523438, L: 0.468750, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

Detected sign: C
C: 0.875000, L: 0.121094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.003906

Detected sign: L
C: 0.144531, L: 0.851562, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 0, 0, 1

[0;32mI (199500) UART: Wrote 30 bytes[0m
[0;32mI (199600) UART: Received 30 bytes: 'Max score indices: 1, 0, 0, 1
'[0m
[0;32mI (199600) UART: 0x3ffb8b10   4d 61 78 20 73 63 6f 72  65 20 69 6e 64 69 63 65  |Max score indice|[0m
[0;32mI (199600) UART: 0x3ffb8b20   73 3a 20 31 2c 20 30 2c  20 30 2c 20 31 0a        |s: 1, 0, 0, 1.|[0m

Detected sign: L
C: 0.003906, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.000000, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.007812, L: 0.992188, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.058594, L: 0.937500, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000
Max score indices: 1, 1, 1, 1

[0;32mI (227860) UART: Wrote 30 bytes[0m
[0;32mI (279410) UART: Received 13 bytes: 'Open locker 1'[0m
[0;32mI (279410) UART: 0x3ffb8b10   4f 70 65 6e 20 6c 6f 63  6b 65 72 20 31           |Open locker 1|[0m

Detected sign: L
C: 0.175781, L: 0.816406, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.023438, L: 0.976562, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.003906, L: 0.996094, Puno: 0.000000, Cruzados: 0.000000, Rock: 0.000000, Palma: 0.000000

Detected sign: L
C: 0.066406, L: 0.925781, Puno: 0.000000, Cruzados: 0.003906, Rock: 0.000000, Palma: 0.003906
Max score indices: 1, 1, 1, 1

[0;32mI (307660) UART: Wrote 30 bytes[0m
