Classic Timing Analyzer report for DFF2
Sat Apr 02 20:46:52 2016
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.101 ns                                       ; EN     ; Q~reg0 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.191 ns                                       ; Q~reg0 ; Q      ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.793 ns                                      ; D      ; Q~reg0 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q~reg0 ; Q~reg0 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                   ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q~reg0 ; Q~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 3.101 ns   ; EN   ; Q~reg0 ; CLK      ;
; N/A   ; None         ; 3.032 ns   ; D    ; Q~reg0 ; CLK      ;
+-------+--------------+------------+------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 6.191 ns   ; Q~reg0 ; Q  ; CLK        ;
+-------+--------------+------------+--------+----+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; -2.793 ns ; D    ; Q~reg0 ; CLK      ;
; N/A           ; None        ; -2.862 ns ; EN   ; Q~reg0 ; CLK      ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sat Apr 02 20:46:52 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DFF2 -c DFF2 --timing_analysis_only
Info: Only one processor detected - disabling parallel compilation
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 500.0 MHz between source register "Q~reg0" and destination register "Q~reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y26_N17; Fanout = 2; REG Node = 'Q~reg0'
            Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X21_Y26_N16; Fanout = 1; COMB Node = 'Q~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X21_Y26_N17; Fanout = 2; REG Node = 'Q~reg0'
            Info: Total cell delay = 0.396 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.287 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.860 ns) + CELL(0.618 ns) = 2.287 ns; Loc. = LCFF_X21_Y26_N17; Fanout = 2; REG Node = 'Q~reg0'
                Info: Total cell delay = 1.427 ns ( 62.40 % )
                Info: Total interconnect delay = 0.860 ns ( 37.60 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.287 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.860 ns) + CELL(0.618 ns) = 2.287 ns; Loc. = LCFF_X21_Y26_N17; Fanout = 2; REG Node = 'Q~reg0'
                Info: Total cell delay = 1.427 ns ( 62.40 % )
                Info: Total interconnect delay = 0.860 ns ( 37.60 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "Q~reg0" (data pin = "EN", clock pin = "CLK") is 3.101 ns
    Info: + Longest pin to register delay is 5.298 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_C21; Fanout = 1; PIN Node = 'EN'
        Info: 2: + IC(4.041 ns) + CELL(0.272 ns) = 5.143 ns; Loc. = LCCOMB_X21_Y26_N16; Fanout = 1; COMB Node = 'Q~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.298 ns; Loc. = LCFF_X21_Y26_N17; Fanout = 2; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.257 ns ( 23.73 % )
        Info: Total interconnect delay = 4.041 ns ( 76.27 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.287 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.860 ns) + CELL(0.618 ns) = 2.287 ns; Loc. = LCFF_X21_Y26_N17; Fanout = 2; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.427 ns ( 62.40 % )
        Info: Total interconnect delay = 0.860 ns ( 37.60 % )
Info: tco from clock "CLK" to destination pin "Q" through register "Q~reg0" is 6.191 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.287 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.860 ns) + CELL(0.618 ns) = 2.287 ns; Loc. = LCFF_X21_Y26_N17; Fanout = 2; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.427 ns ( 62.40 % )
        Info: Total interconnect delay = 0.860 ns ( 37.60 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.810 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y26_N17; Fanout = 2; REG Node = 'Q~reg0'
        Info: 2: + IC(1.686 ns) + CELL(2.124 ns) = 3.810 ns; Loc. = PIN_G5; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 2.124 ns ( 55.75 % )
        Info: Total interconnect delay = 1.686 ns ( 44.25 % )
Info: th for register "Q~reg0" (data pin = "D", clock pin = "CLK") is -2.793 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.287 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.860 ns) + CELL(0.618 ns) = 2.287 ns; Loc. = LCFF_X21_Y26_N17; Fanout = 2; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.427 ns ( 62.40 % )
        Info: Total interconnect delay = 0.860 ns ( 37.60 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.229 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_J8; Fanout = 1; PIN Node = 'D'
        Info: 2: + IC(4.241 ns) + CELL(0.053 ns) = 5.074 ns; Loc. = LCCOMB_X21_Y26_N16; Fanout = 1; COMB Node = 'Q~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.229 ns; Loc. = LCFF_X21_Y26_N17; Fanout = 2; REG Node = 'Q~reg0'
        Info: Total cell delay = 0.988 ns ( 18.89 % )
        Info: Total interconnect delay = 4.241 ns ( 81.11 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 216 megabytes
    Info: Processing ended: Sat Apr 02 20:46:52 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


