v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 43500 48000 1 0 0 spice-model-1.sym
{
T 43600 48700 5 10 0 1 0 0 1
device=model
T 43600 48600 5 10 1 1 0 0 1
refdes=A?
T 44800 48300 5 10 1 1 0 0 1
model-name=unknown
T 44000 48100 5 10 1 1 0 0 1
file=unknown
}
C 47000 46900 1 0 0 aop-spice-1.sym
{
T 48050 47050 5 8 0 0 0 0 1
device=AOP-Standard
T 47700 47700 5 10 1 1 0 0 1
refdes=U?
}
C 47700 44500 1 180 0 12V-minus-1.sym
C 47300 49900 1 0 0 12V-plus-1.sym
N 47500 47700 47500 49900 4
N 47500 46900 47500 44500 4
C 49100 46100 1 90 0 resistor-1.sym
{
T 48700 46400 5 10 0 0 90 0 1
device=RESISTOR
T 48800 46300 5 10 1 1 90 0 1
refdes=R?
}
C 50100 46100 1 90 0 resistor-1.sym
{
T 49700 46400 5 10 0 0 90 0 1
device=RESISTOR
T 49800 46300 5 10 1 1 90 0 1
refdes=R?
}
C 50200 44800 1 90 0 capacitor-1.sym
{
T 49500 45000 5 10 0 0 90 0 1
device=CAPACITOR
T 49700 45000 5 10 1 1 90 0 1
refdes=C?
T 49300 45000 5 10 0 0 90 0 1
symversion=0.1
}
N 50000 46100 50000 45700 4
N 48000 47300 50000 47300 4
N 49000 47300 49000 47000 4
N 50000 47300 50000 47000 4
{
T 50000 47300 5 10 1 1 0 0 1
netname=Vout
}
N 49000 44000 49000 46100 4
N 50000 44800 50000 44500 4
N 50000 44500 49000 44500 4
C 48900 43700 1 0 0 gnd-1.sym
N 47000 47100 45500 47100 4
N 45500 47100 45500 46000 4
C 45400 45700 1 0 0 gnd-1.sym
C 42200 45800 1 0 0 vac-1.sym
{
T 42900 46450 5 10 1 1 0 0 1
refdes=V?
T 42900 46650 5 10 0 0 0 0 1
device=vac
T 42900 46850 5 10 0 0 0 0 1
footprint=none
T 42900 46250 5 10 1 1 0 0 1
value=dc 0 ac 1
}
N 42500 47000 42500 47500 4
N 42500 47500 47000 47500 4
{
T 42500 47500 5 10 1 1 0 0 1
netname=Vin
}
N 42500 45800 42500 45000 4
C 42400 44700 1 0 0 gnd-1.sym
