// Seed: 415738904
module module_0 (
    input  tri  id_0,
    output tri1 id_1
);
  assign id_1 = id_0;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input supply0 id_2
    , id_13,
    input wand id_3,
    input tri0 id_4,
    input wire id_5,
    input wor id_6,
    input supply0 id_7,
    output supply1 id_8,
    output tri0 id_9,
    input wor id_10,
    input supply0 id_11
);
  wire id_14;
  generate
    tri id_15 = 1;
  endgenerate
  assign id_0  = id_13;
  assign id_15 = id_15;
  tri  id_16, id_17 = 1;
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_9
  );
  assign modCall_1.id_0 = 0;
  if (id_14) begin : LABEL_0
    assign id_1 = id_13;
  end
endmodule
