INFO: [v++ 60-1548] Creating build summary session with primary output /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/fir_hls.hlscompile_summary, at Mon Mar  3 18:53:15 2025
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls -config /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg -cmdlineconfig /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'fran' on host 'asus' (Linux_x86_64 version 6.8.0-52-generic) on Mon Mar 03 18:53:17 CET 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/fran/Documentos/progra/sys_fir/lab/fir_2'
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls 
INFO: [HLS 200-1510] Running: open_project /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.h' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=fir_hls_TB.cpp' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(12)
INFO: [HLS 200-10] Adding test bench file '/home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=fir_hls' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-S' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
INFO: [HLS 200-1465] Applying ini 'clock=8ns' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/config.cmdline
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 290.262 MB.
INFO: [HLS 200-10] Analyzing design file '/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.12 seconds; current allocated memory: 292.320 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_12_1> at /home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_2' is marked as complete unroll implied by the pipeline pragma (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:15:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_3' is marked as complete unroll implied by the pipeline pragma (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:22:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_2' (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:15:26) in function 'fir_hls' completely with a factor of 7 (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_3' (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:22:26) in function 'fir_hls' completely with a factor of 8 (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'shift_reg' due to pipeline pragma (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10:13)
INFO: [HLS 214-248] Applying array_partition to 'shift_reg': Complete partitioning on dimension 1. (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.5 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.5 seconds; current allocated memory: 293.840 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 293.840 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.367 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_hls' (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:6:22)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 316.105 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 326.621 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_hls_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 328.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 328.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_hls_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 329.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 329.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 329.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 329.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_hls_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_hls_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 329.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_hls_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_hls_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_hls_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 330.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_hls/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_hls/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_hls' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 332.879 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 336.230 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 341.363 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 210.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.61 seconds. CPU system time: 0.93 seconds. Elapsed time: 11.16 seconds; current allocated memory: 51.230 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 8.46 seconds. Total CPU system time: 1.23 seconds. Total elapsed time: 14.07 seconds; peak allocated memory: 341.492 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Mar  3 18:53:31 2025...
INFO: [v++ 60-791] Total elapsed time: 0h 0m 18s
