--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -a -v system_modified.ncd

Design file:              system_modified.ncd
Device,package,speed:     xc4vlx60,ff668,-11 (PRODUCTION 1.71 2012-12-04, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! net_ring_osc_2                    SLICE_X4Y150.Y    SLICE_X6Y150.G3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: Default period analysis for net 
"fpga_0_clk_1_sys_clk_pin_IBUFG" 

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   1.064ns.
--------------------------------------------------------------------------------
Delay:                  1.064ns (data path - clock path skew + uncertainty)
  Source:               clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Destination:          clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Data Path Delay:      1.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 to clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y203.YQ     Tcko                  0.291   clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    SLICE_X75Y203.BY     net (fanout=1)        0.524   clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
    SLICE_X75Y203.CLK    Tdick                 0.249   clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.540ns logic, 0.524ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  0.820ns (data path - clock path skew + uncertainty)
  Source:               clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 (FF)
  Destination:          clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Data Path Delay:      0.812ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.089 - 0.097)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 to clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y202.YQ     Tcko                  0.291   clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<0>
                                                       clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0
    SLICE_X77Y203.BY     net (fanout=1)        0.272   clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<0>
    SLICE_X77Y203.CLK    Tdick                 0.249   clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (0.540ns logic, 0.272ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Delay:                  0.809ns (data path - clock path skew + uncertainty)
  Source:               clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Destination:          clock_generator_0/clock_generator_0/DCM0_INST/rsti (FF)
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.096 - 0.104)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 to clock_generator_0/clock_generator_0/DCM0_INST/rsti
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y203.YQ     Tcko                  0.291   clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    SLICE_X74Y203.BY     net (fanout=1)        0.272   clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
    SLICE_X74Y203.CLK    Tdick                 0.238   clock_generator_0/clock_generator_0/DCM0_INST/rsti
                                                       clock_generator_0/clock_generator_0/DCM0_INST/rsti
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.529ns logic, 0.272ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default period analysis for net "clk_100_0000MHz" 

 305026 paths analyzed, 11529 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   9.200ns.
--------------------------------------------------------------------------------
Delay:                  9.200ns (data path - clock path skew + uncertainty)
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0 (FF)
  Destination:          lmb_bram/lmb_bram/ramb16_9 (RAM)
  Data Path Delay:      9.140ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_0000MHz rising
  Destination Clock:    clk_100_0000MHz rising
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0 to lmb_bram/lmb_bram/ramb16_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y217.YQ     Tcko                  0.307   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0
    SLICE_X32Y233.G1     net (fanout=14)       1.714   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X32Y233.Y      Tilo                  0.166   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg<5>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI21
    SLICE_X31Y233.F3     net (fanout=1)        0.333   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI2
    SLICE_X31Y233.COUT   Topcyf                0.486   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_left_shift<0>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3
    SLICE_X31Y234.CIN    net (fanout=2)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
    SLICE_X31Y234.COUT   Tbyp                  0.074   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X31Y235.CIN    net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X31Y235.XB     Tcinxb                0.261   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q<0>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X58Y223.F1     net (fanout=49)       1.541   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X58Y223.X      Tilo                  0.166   mb_plb_M_ABus<54>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc<22>1
    RAMB16_X0Y26.ADDRA8  net (fanout=17)       3.722   ilmb_LMB_ABus<22>
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.370   lmb_bram/lmb_bram/ramb16_9
                                                       lmb_bram/lmb_bram/ramb16_9
    -------------------------------------------------  ---------------------------
    Total                                      9.140ns (1.830ns logic, 7.310ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  9.052ns (data path - clock path skew + uncertainty)
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0 (FF)
  Destination:          lmb_bram/lmb_bram/ramb16_10 (RAM)
  Data Path Delay:      8.992ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_0000MHz rising
  Destination Clock:    clk_100_0000MHz rising
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0 to lmb_bram/lmb_bram/ramb16_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y217.YQ     Tcko                  0.307   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0
    SLICE_X32Y233.G1     net (fanout=14)       1.714   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X32Y233.Y      Tilo                  0.166   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg<5>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI21
    SLICE_X31Y233.F3     net (fanout=1)        0.333   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI2
    SLICE_X31Y233.COUT   Topcyf                0.486   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_left_shift<0>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3
    SLICE_X31Y234.CIN    net (fanout=2)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
    SLICE_X31Y234.COUT   Tbyp                  0.074   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X31Y235.CIN    net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X31Y235.XB     Tcinxb                0.261   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q<0>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X58Y223.F1     net (fanout=49)       1.541   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X58Y223.X      Tilo                  0.166   mb_plb_M_ABus<54>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc<22>1
    RAMB16_X1Y26.ADDRA8  net (fanout=17)       3.574   ilmb_LMB_ABus<22>
    RAMB16_X1Y26.CLKA    Trcck_ADDRA           0.370   lmb_bram/lmb_bram/ramb16_10
                                                       lmb_bram/lmb_bram/ramb16_10
    -------------------------------------------------  ---------------------------
    Total                                      8.992ns (1.830ns logic, 7.162ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay:                  9.038ns (data path - clock path skew + uncertainty)
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0 (FF)
  Destination:          lmb_bram/lmb_bram/ramb16_11 (RAM)
  Data Path Delay:      8.978ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_0000MHz rising
  Destination Clock:    clk_100_0000MHz rising
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0 to lmb_bram/lmb_bram/ramb16_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y217.YQ     Tcko                  0.307   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0
    SLICE_X32Y233.G1     net (fanout=14)       1.714   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X32Y233.Y      Tilo                  0.166   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg<5>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI21
    SLICE_X31Y233.F3     net (fanout=1)        0.333   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI2
    SLICE_X31Y233.COUT   Topcyf                0.486   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_left_shift<0>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3
    SLICE_X31Y234.CIN    net (fanout=2)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O
    SLICE_X31Y234.COUT   Tbyp                  0.074   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X31Y235.CIN    net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X31Y235.XB     Tcinxb                0.261   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q<0>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X58Y223.F1     net (fanout=49)       1.541   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X58Y223.X      Tilo                  0.166   mb_plb_M_ABus<54>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc<22>1
    RAMB16_X0Y27.ADDRA8  net (fanout=17)       3.560   ilmb_LMB_ABus<22>
    RAMB16_X0Y27.CLKA    Trcck_ADDRA           0.370   lmb_bram/lmb_bram/ramb16_11
                                                       lmb_bram/lmb_bram/ramb16_11
    -------------------------------------------------  ---------------------------
    Total                                      8.978ns (1.830ns logic, 7.148ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock 
"clk_100_0000MHz" 

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.582ns.
--------------------------------------------------------------------------------
Offset:                 4.582ns (data path - clock path + uncertainty)
  Source:               dut_uart_granted (PAD)
  Destination:          dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29 (FF)
  Destination Clock:    clk_100_0000MHz rising
  Data Path Delay:      4.374ns (Levels of Logic = 3)
  Clock Path Delay:     -0.028ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dut_uart_granted to dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.898   dut_uart_granted
                                                       dut_uart_granted
                                                       dut_uart_granted_IBUF
    SLICE_X86Y201.F3     net (fanout=1)        2.275   dut_uart_granted_IBUF
    SLICE_X86Y201.X      Tilo                  0.166   dut_control_core_0/N20
                                                       dut_control_core_0/dut_control_core_0/USER_LOGIC_I/IP2Bus_Data<29>_SW0
    SLICE_X78Y203.F2     net (fanout=1)        0.852   dut_control_core_0/N20
    SLICE_X78Y203.CLK    Tfck                  0.183   mb_plb_Sl_rdDBus<29>
                                                       dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29_rstpot
                                                       dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29
    -------------------------------------------------  ---------------------------
    Total                                      4.374ns (1.247ns logic, 3.127ns route)
                                                       (28.5% logic, 71.5% route)

  Minimum Clock Path: fpga_0_clk_1_sys_clk_pin to dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C13.I                Tiopi                 0.775   fpga_0_clk_1_sys_clk_pin
                                                       fpga_0_clk_1_sys_clk_pin
                                                       fpga_0_clk_1_sys_clk_pin_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=5)        1.004   fpga_0_clk_1_sys_clk_pin_IBUFG
    DCM_ADV_X0Y7.CLK0    Tdmcko_CLK           -6.336   clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST
                                                       clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST
    BUFGCTRL_X0Y31.I0    net (fanout=1)        1.787   clock_generator_0/clock_generator_0/SIG_DCM0_CLK0
    BUFGCTRL_X0Y31.O     Tbgcko_O              0.708   clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST
                                                       clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST
    SLICE_X78Y203.CLK    net (fanout=1824)     2.034   clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                     -0.028ns (-4.853ns logic, 4.825ns route)

--------------------------------------------------------------------------------
Offset:                 4.234ns (data path - clock path + uncertainty)
  Source:               fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:          proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock:    clk_100_0000MHz rising
  Data Path Delay:      3.969ns (Levels of Logic = 1)
  Clock Path Delay:     -0.085ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fpga_0_rst_1_sys_rst_pin to proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.892   fpga_0_rst_1_sys_rst_pin
                                                       fpga_0_rst_1_sys_rst_pin
                                                       fpga_0_rst_1_sys_rst_pin_IBUF
    SLICE_X71Y212.BY     net (fanout=5)        2.855   fpga_0_rst_1_sys_rst_pin_IBUF
    SLICE_X71Y212.CLK    Tdick                 0.222   proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
                                                       proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (1.114ns logic, 2.855ns route)
                                                       (28.1% logic, 71.9% route)

  Minimum Clock Path: fpga_0_clk_1_sys_clk_pin to proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C13.I                Tiopi                 0.775   fpga_0_clk_1_sys_clk_pin
                                                       fpga_0_clk_1_sys_clk_pin
                                                       fpga_0_clk_1_sys_clk_pin_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=5)        1.004   fpga_0_clk_1_sys_clk_pin_IBUFG
    DCM_ADV_X0Y7.CLK0    Tdmcko_CLK           -6.336   clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST
                                                       clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST
    BUFGCTRL_X0Y31.I0    net (fanout=1)        1.787   clock_generator_0/clock_generator_0/SIG_DCM0_CLK0
    BUFGCTRL_X0Y31.O     Tbgcko_O              0.708   clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST
                                                       clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST
    SLICE_X71Y212.CLK    net (fanout=1824)     1.977   clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                     -0.085ns (-4.853ns logic, 4.768ns route)

--------------------------------------------------------------------------------
Offset:                 3.481ns (data path - clock path + uncertainty)
  Source:               dut_rst (PAD)
  Destination:          dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31 (FF)
  Destination Clock:    clk_100_0000MHz rising
  Data Path Delay:      3.311ns (Levels of Logic = 3)
  Clock Path Delay:     0.010ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dut_rst to dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 0.897   dut_rst
                                                       dut_rst
                                                       dut_rst_IBUF
    SLICE_X85Y203.G3     net (fanout=1)        1.914   dut_rst_IBUF
    SLICE_X85Y203.Y      Tilo                  0.165   mb_plb_Sl_rdDBus<31>
                                                       dut_control_core_0/dut_control_core_0/USER_LOGIC_I/IP2Bus_Data<31>_SW0
    SLICE_X85Y203.F4     net (fanout=1)        0.136   dut_control_core_0/N22
    SLICE_X85Y203.CLK    Tfck                  0.199   mb_plb_Sl_rdDBus<31>
                                                       dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31_rstpot
                                                       dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (1.261ns logic, 2.050ns route)
                                                       (38.1% logic, 61.9% route)

  Minimum Clock Path: fpga_0_clk_1_sys_clk_pin to dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C13.I                Tiopi                 0.775   fpga_0_clk_1_sys_clk_pin
                                                       fpga_0_clk_1_sys_clk_pin
                                                       fpga_0_clk_1_sys_clk_pin_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=5)        1.004   fpga_0_clk_1_sys_clk_pin_IBUFG
    DCM_ADV_X0Y7.CLK0    Tdmcko_CLK           -6.336   clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST
                                                       clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST
    BUFGCTRL_X0Y31.I0    net (fanout=1)        1.787   clock_generator_0/clock_generator_0/SIG_DCM0_CLK0
    BUFGCTRL_X0Y31.O     Tbgcko_O              0.708   clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST
                                                       clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST
    SLICE_X85Y203.CLK    net (fanout=1824)     2.072   clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.010ns (-4.853ns logic, 4.863ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock 
"clk_100_0000MHz" 

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   6.410ns.
--------------------------------------------------------------------------------
Offset:                 6.410ns (clock path + data path + uncertainty)
  Source:               dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_1 (FF)
  Destination:          dut_uart_request (PAD)
  Source Clock:         clk_100_0000MHz rising
  Data Path Delay:      6.108ns (Levels of Logic = 1)
  Clock Path Delay:     0.122ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Clock Path: fpga_0_clk_1_sys_clk_pin to dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C13.I                Tiopi                 0.932   fpga_0_clk_1_sys_clk_pin
                                                       fpga_0_clk_1_sys_clk_pin
                                                       fpga_0_clk_1_sys_clk_pin_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=5)        1.091   fpga_0_clk_1_sys_clk_pin_IBUFG
    DCM_ADV_X0Y7.CLK0    Tdmcko_CLK           -7.206   clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST
                                                       clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST
    BUFGCTRL_X0Y31.I0    net (fanout=1)        1.942   clock_generator_0/clock_generator_0/SIG_DCM0_CLK0
    BUFGCTRL_X0Y31.O     Tbgcko_O              0.770   clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST
                                                       clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST
    SLICE_X84Y200.CLK    net (fanout=1824)     2.593   clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (-5.504ns logic, 5.626ns route)

  Maximum Data Path: dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_1 to dut_uart_request
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y200.YQ     Tcko                  0.307   dut_uart_request_OBUF
                                                       dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_1
    P8.O                 net (fanout=2)        2.657   dut_uart_request_OBUF
    P8.PAD               Tioop                 3.144   dut_uart_request
                                                       dut_uart_request_OBUF
                                                       dut_uart_request
    -------------------------------------------------  ---------------------------
    Total                                      6.108ns (3.451ns logic, 2.657ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Offset:                 6.381ns (clock path + data path + uncertainty)
  Source:               dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_3 (FF)
  Destination:          dut_uart_release (PAD)
  Source Clock:         clk_100_0000MHz rising
  Data Path Delay:      6.082ns (Levels of Logic = 1)
  Clock Path Delay:     0.119ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Clock Path: fpga_0_clk_1_sys_clk_pin to dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C13.I                Tiopi                 0.932   fpga_0_clk_1_sys_clk_pin
                                                       fpga_0_clk_1_sys_clk_pin
                                                       fpga_0_clk_1_sys_clk_pin_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=5)        1.091   fpga_0_clk_1_sys_clk_pin_IBUFG
    DCM_ADV_X0Y7.CLK0    Tdmcko_CLK           -7.206   clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST
                                                       clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST
    BUFGCTRL_X0Y31.I0    net (fanout=1)        1.942   clock_generator_0/clock_generator_0/SIG_DCM0_CLK0
    BUFGCTRL_X0Y31.O     Tbgcko_O              0.770   clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST
                                                       clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST
    SLICE_X84Y203.CLK    net (fanout=1824)     2.590   clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (-5.504ns logic, 5.623ns route)

  Maximum Data Path: dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_3 to dut_uart_release
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y203.YQ     Tcko                  0.307   dut_uart_release_OBUF
                                                       dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_3
    M7.O                 net (fanout=2)        2.638   dut_uart_release_OBUF
    M7.PAD               Tioop                 3.137   dut_uart_release
                                                       dut_uart_release_OBUF
                                                       dut_uart_release
    -------------------------------------------------  ---------------------------
    Total                                      6.082ns (3.444ns logic, 2.638ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Offset:                 6.296ns (clock path + data path + uncertainty)
  Source:               dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_4 (FF)
  Destination:          dut_test_done (PAD)
  Source Clock:         clk_100_0000MHz rising
  Data Path Delay:      6.022ns (Levels of Logic = 1)
  Clock Path Delay:     0.094ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Clock Path: fpga_0_clk_1_sys_clk_pin to dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C13.I                Tiopi                 0.932   fpga_0_clk_1_sys_clk_pin
                                                       fpga_0_clk_1_sys_clk_pin
                                                       fpga_0_clk_1_sys_clk_pin_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=5)        1.091   fpga_0_clk_1_sys_clk_pin_IBUFG
    DCM_ADV_X0Y7.CLK0    Tdmcko_CLK           -7.206   clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST
                                                       clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST
    BUFGCTRL_X0Y31.I0    net (fanout=1)        1.942   clock_generator_0/clock_generator_0/SIG_DCM0_CLK0
    BUFGCTRL_X0Y31.O     Tbgcko_O              0.770   clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST
                                                       clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST
    SLICE_X87Y206.CLK    net (fanout=1824)     2.565   clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.094ns (-5.504ns logic, 5.598ns route)

  Maximum Data Path: dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_4 to dut_test_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y206.YQ     Tcko                  0.291   dut_test_done_OBUF
                                                       dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_4
    P5.O                 net (fanout=2)        2.581   dut_test_done_OBUF
    P5.PAD               Tioop                 3.150   dut_test_done
                                                       dut_test_done_OBUF
                                                       dut_test_done
    -------------------------------------------------  ---------------------------
    Total                                      6.022ns (3.441ns logic, 2.581ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default period analysis for net "mdm_0/Dbg_Update_1" 

 320 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.998ns.
--------------------------------------------------------------------------------
Delay:                  4.499ns (data path - clock path skew + uncertainty)
  Source:               mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk (FF)
  Data Path Delay:      4.499ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mdm_0/Dbg_Update_1 falling
  Destination Clock:    mdm_0/Dbg_Update_1 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y218.YQ     Tcko                  0.262   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    SLICE_X54Y219.F2     net (fanout=17)       0.708   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd
    SLICE_X54Y219.X      Tilo                  0.166   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<0>1
    SLICE_X53Y216.F4     net (fanout=2)        0.444   microblaze_0_mdm_bus_Dbg_Reg_En<0>
    SLICE_X53Y216.X      Tilo                  0.165   mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv_shift1
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_cmp_eq000011
    SLICE_X50Y216.G1     net (fanout=4)        0.718   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N6
    SLICE_X50Y216.Y      Tilo                  0.166   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq000011
    SLICE_X50Y216.F4     net (fanout=2)        0.140   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N16
    SLICE_X50Y216.X      Tilo                  0.166   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq00002
    SLICE_X43Y202.CE     net (fanout=9)        1.094   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X43Y202.CLK    Tceck                 0.470   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk
    -------------------------------------------------  ---------------------------
    Total                                      4.499ns (1.395ns logic, 3.104ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Delay:                  4.490ns (data path - clock path skew + uncertainty)
  Source:               mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk (FF)
  Data Path Delay:      4.490ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mdm_0/Dbg_Update_1 falling
  Destination Clock:    mdm_0/Dbg_Update_1 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y218.YQ     Tcko                  0.262   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    SLICE_X54Y219.F2     net (fanout=17)       0.708   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd
    SLICE_X54Y219.X      Tilo                  0.166   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<0>1
    SLICE_X53Y216.F4     net (fanout=2)        0.444   microblaze_0_mdm_bus_Dbg_Reg_En<0>
    SLICE_X53Y216.X      Tilo                  0.165   mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv_shift1
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_cmp_eq000011
    SLICE_X50Y216.G1     net (fanout=4)        0.718   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N6
    SLICE_X50Y216.Y      Tilo                  0.166   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq000011
    SLICE_X50Y216.F4     net (fanout=2)        0.140   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N16
    SLICE_X50Y216.X      Tilo                  0.166   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq00002
    SLICE_X45Y203.CE     net (fanout=9)        1.085   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X45Y203.CLK    Tceck                 0.470   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
    -------------------------------------------------  ---------------------------
    Total                                      4.490ns (1.395ns logic, 3.095ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Delay:                  4.336ns (data path - clock path skew + uncertainty)
  Source:               mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_4 (FF)
  Data Path Delay:      4.336ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mdm_0/Dbg_Update_1 falling
  Destination Clock:    mdm_0/Dbg_Update_1 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y218.YQ     Tcko                  0.262   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    SLICE_X54Y219.F2     net (fanout=17)       0.708   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd
    SLICE_X54Y219.X      Tilo                  0.166   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<0>1
    SLICE_X53Y216.F4     net (fanout=2)        0.444   microblaze_0_mdm_bus_Dbg_Reg_En<0>
    SLICE_X53Y216.X      Tilo                  0.165   mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv_shift1
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_cmp_eq000011
    SLICE_X50Y216.G1     net (fanout=4)        0.718   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N6
    SLICE_X50Y216.Y      Tilo                  0.166   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq000011
    SLICE_X50Y216.F4     net (fanout=2)        0.140   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N16
    SLICE_X50Y216.X      Tilo                  0.166   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq00002
    SLICE_X47Y203.CE     net (fanout=9)        0.931   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X47Y203.CLK    Tceck                 0.470   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg<4>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (1.395ns logic, 2.941ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default period analysis for net "mdm_0/Dbg_Clk_1" 

 241 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.406ns.
--------------------------------------------------------------------------------
Delay:                  3.203ns (data path - clock path skew + uncertainty)
  Source:               mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_4 (FF)
  Data Path Delay:      3.203ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mdm_0/Dbg_Clk_1 falling
  Destination Clock:    mdm_0/Dbg_Clk_1 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y215.YQ     Tcko                  0.262   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
    SLICE_X58Y214.G4     net (fanout=1)        0.296   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X58Y214.Y      Tilo                  0.166   mdm_0/Dbg_Shift_1
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shifting_Data_SW0
    SLICE_X58Y214.F4     net (fanout=1)        0.135   mdm_0/mdm_0/MDM_Core_I1/N40
    SLICE_X58Y214.X      Tilo                  0.166   mdm_0/Dbg_Shift_1
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shifting_Data
    SLICE_X43Y208.SR     net (fanout=10)       1.351   mdm_0/Dbg_Shift_1
    SLICE_X43Y208.CLK    Tsrck                 0.827   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<4>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (1.421ns logic, 1.782ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Delay:                  3.203ns (data path - clock path skew + uncertainty)
  Source:               mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_5 (FF)
  Data Path Delay:      3.203ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mdm_0/Dbg_Clk_1 falling
  Destination Clock:    mdm_0/Dbg_Clk_1 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y215.YQ     Tcko                  0.262   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
    SLICE_X58Y214.G4     net (fanout=1)        0.296   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X58Y214.Y      Tilo                  0.166   mdm_0/Dbg_Shift_1
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shifting_Data_SW0
    SLICE_X58Y214.F4     net (fanout=1)        0.135   mdm_0/mdm_0/MDM_Core_I1/N40
    SLICE_X58Y214.X      Tilo                  0.166   mdm_0/Dbg_Shift_1
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shifting_Data
    SLICE_X43Y208.SR     net (fanout=10)       1.351   mdm_0/Dbg_Shift_1
    SLICE_X43Y208.CLK    Tsrck                 0.827   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<4>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (1.421ns logic, 1.782ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Delay:                  3.203ns (data path - clock path skew + uncertainty)
  Source:               mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:          microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_6 (FF)
  Data Path Delay:      3.203ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mdm_0/Dbg_Clk_1 falling
  Destination Clock:    mdm_0/Dbg_Clk_1 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y215.YQ     Tcko                  0.262   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
    SLICE_X58Y214.G4     net (fanout=1)        0.296   mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X58Y214.Y      Tilo                  0.166   mdm_0/Dbg_Shift_1
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shifting_Data_SW0
    SLICE_X58Y214.F4     net (fanout=1)        0.135   mdm_0/mdm_0/MDM_Core_I1/N40
    SLICE_X58Y214.X      Tilo                  0.166   mdm_0/Dbg_Shift_1
                                                       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shifting_Data
    SLICE_X43Y209.SR     net (fanout=10)       1.351   mdm_0/Dbg_Shift_1
    SLICE_X43Y209.CLK    Tsrck                 0.827   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<6>
                                                       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (1.421ns logic, 1.782ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default period analysis for net 
"ring_osc_0_ring_en_pin_OBUF" 

 2144 paths analyzed, 222 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.441ns.
--------------------------------------------------------------------------------
Delay:                  8.441ns (data path - clock path skew + uncertainty)
  Source:               ring_osc_0/ring_osc_0/USER_LOGIC_I/count_0 (FF)
  Destination:          ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63 (FF)
  Data Path Delay:      8.441ns (Levels of Logic = 32)
  Clock Path Skew:      0.000ns
  Source Clock:         ring_osc_0_ring_en_pin_OBUF rising
  Destination Clock:    ring_osc_0_ring_en_pin_OBUF rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ring_osc_0/ring_osc_0/USER_LOGIC_I/count_0 to ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y176.XQ     Tcko                  0.307   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<0>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/count_0
    SLICE_X54Y176.F2     net (fanout=2)        0.443   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<0>
    SLICE_X54Y176.COUT   Topcyf                0.491   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<0>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_lut<0>_INV_0
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<0>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<1>
    SLICE_X54Y177.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<1>
    SLICE_X54Y177.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<2>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<2>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<3>
    SLICE_X54Y178.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<3>
    SLICE_X54Y178.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<4>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<4>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<5>
    SLICE_X54Y179.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<5>
    SLICE_X54Y179.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<6>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<6>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<7>
    SLICE_X54Y180.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<7>
    SLICE_X54Y180.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<8>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<8>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<9>
    SLICE_X54Y181.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<9>
    SLICE_X54Y181.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<10>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<10>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<11>
    SLICE_X54Y182.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<11>
    SLICE_X54Y182.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<12>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<12>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<13>
    SLICE_X54Y183.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<13>
    SLICE_X54Y183.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<14>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<14>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<15>
    SLICE_X54Y184.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<15>
    SLICE_X54Y184.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<16>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<16>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<17>
    SLICE_X54Y185.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<17>
    SLICE_X54Y185.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<18>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<18>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<19>
    SLICE_X62Y176.BX     net (fanout=1)        1.014   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<19>
    SLICE_X62Y176.COUT   Tbxcy                 0.447   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<20>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<20>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<21>
    SLICE_X62Y177.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<21>
    SLICE_X62Y177.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<22>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<22>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<23>
    SLICE_X62Y178.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<23>
    SLICE_X62Y178.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<24>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<24>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<25>
    SLICE_X62Y179.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<25>
    SLICE_X62Y179.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<26>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<26>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<27>
    SLICE_X62Y180.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<27>
    SLICE_X62Y180.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<28>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<28>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<29>
    SLICE_X62Y181.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<29>
    SLICE_X62Y181.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<30>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<30>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<31>
    SLICE_X62Y182.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<31>
    SLICE_X62Y182.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<32>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<32>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<33>
    SLICE_X62Y183.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<33>
    SLICE_X62Y183.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<34>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<34>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<35>
    SLICE_X62Y184.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<35>
    SLICE_X62Y184.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<36>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<36>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<37>
    SLICE_X62Y185.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<37>
    SLICE_X62Y185.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<38>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<38>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<39>
    SLICE_X56Y176.BX     net (fanout=1)        1.214   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<39>
    SLICE_X56Y176.COUT   Tbxcy                 0.447   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<40>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<40>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<41>
    SLICE_X56Y177.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<41>
    SLICE_X56Y177.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<42>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<42>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<43>
    SLICE_X56Y178.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<43>
    SLICE_X56Y178.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<44>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<44>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<45>
    SLICE_X56Y179.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<45>
    SLICE_X56Y179.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<46>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<46>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<47>
    SLICE_X56Y180.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<47>
    SLICE_X56Y180.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<48>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<48>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<49>
    SLICE_X56Y181.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<49>
    SLICE_X56Y181.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<50>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<50>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<51>
    SLICE_X56Y182.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<51>
    SLICE_X56Y182.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<52>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<52>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<53>
    SLICE_X56Y183.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<53>
    SLICE_X56Y183.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<54>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<54>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<55>
    SLICE_X56Y184.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<55>
    SLICE_X56Y184.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<56>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<56>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<57>
    SLICE_X56Y185.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<57>
    SLICE_X56Y185.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<58>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<58>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<59>
    SLICE_X68Y178.BX     net (fanout=1)        1.171   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<59>
    SLICE_X68Y178.COUT   Tbxcy                 0.447   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<60>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<60>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<61>
    SLICE_X68Y179.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<61>
    SLICE_X68Y179.CLK    Tcinck                0.408   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<62>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<62>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_xor<63>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63
    -------------------------------------------------  ---------------------------
    Total                                      8.441ns (4.599ns logic, 3.842ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Delay:                  8.434ns (data path - clock path skew + uncertainty)
  Source:               ring_osc_0/ring_osc_0/USER_LOGIC_I/count_6 (FF)
  Destination:          ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63 (FF)
  Data Path Delay:      8.434ns (Levels of Logic = 29)
  Clock Path Skew:      0.000ns
  Source Clock:         ring_osc_0_ring_en_pin_OBUF rising
  Destination Clock:    ring_osc_0_ring_en_pin_OBUF rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ring_osc_0/ring_osc_0/USER_LOGIC_I/count_6 to ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y179.XQ     Tcko                  0.307   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<6>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/count_6
    SLICE_X54Y179.F1     net (fanout=2)        0.664   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<6>
    SLICE_X54Y179.COUT   Topcyf                0.491   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<6>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<6>_rt
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<6>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<7>
    SLICE_X54Y180.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<7>
    SLICE_X54Y180.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<8>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<8>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<9>
    SLICE_X54Y181.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<9>
    SLICE_X54Y181.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<10>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<10>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<11>
    SLICE_X54Y182.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<11>
    SLICE_X54Y182.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<12>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<12>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<13>
    SLICE_X54Y183.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<13>
    SLICE_X54Y183.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<14>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<14>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<15>
    SLICE_X54Y184.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<15>
    SLICE_X54Y184.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<16>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<16>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<17>
    SLICE_X54Y185.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<17>
    SLICE_X54Y185.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<18>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<18>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<19>
    SLICE_X62Y176.BX     net (fanout=1)        1.014   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<19>
    SLICE_X62Y176.COUT   Tbxcy                 0.447   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<20>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<20>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<21>
    SLICE_X62Y177.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<21>
    SLICE_X62Y177.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<22>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<22>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<23>
    SLICE_X62Y178.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<23>
    SLICE_X62Y178.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<24>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<24>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<25>
    SLICE_X62Y179.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<25>
    SLICE_X62Y179.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<26>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<26>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<27>
    SLICE_X62Y180.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<27>
    SLICE_X62Y180.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<28>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<28>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<29>
    SLICE_X62Y181.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<29>
    SLICE_X62Y181.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<30>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<30>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<31>
    SLICE_X62Y182.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<31>
    SLICE_X62Y182.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<32>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<32>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<33>
    SLICE_X62Y183.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<33>
    SLICE_X62Y183.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<34>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<34>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<35>
    SLICE_X62Y184.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<35>
    SLICE_X62Y184.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<36>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<36>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<37>
    SLICE_X62Y185.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<37>
    SLICE_X62Y185.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<38>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<38>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<39>
    SLICE_X56Y176.BX     net (fanout=1)        1.214   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<39>
    SLICE_X56Y176.COUT   Tbxcy                 0.447   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<40>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<40>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<41>
    SLICE_X56Y177.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<41>
    SLICE_X56Y177.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<42>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<42>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<43>
    SLICE_X56Y178.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<43>
    SLICE_X56Y178.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<44>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<44>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<45>
    SLICE_X56Y179.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<45>
    SLICE_X56Y179.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<46>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<46>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<47>
    SLICE_X56Y180.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<47>
    SLICE_X56Y180.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<48>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<48>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<49>
    SLICE_X56Y181.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<49>
    SLICE_X56Y181.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<50>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<50>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<51>
    SLICE_X56Y182.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<51>
    SLICE_X56Y182.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<52>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<52>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<53>
    SLICE_X56Y183.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<53>
    SLICE_X56Y183.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<54>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<54>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<55>
    SLICE_X56Y184.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<55>
    SLICE_X56Y184.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<56>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<56>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<57>
    SLICE_X56Y185.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<57>
    SLICE_X56Y185.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<58>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<58>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<59>
    SLICE_X68Y178.BX     net (fanout=1)        1.171   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<59>
    SLICE_X68Y178.COUT   Tbxcy                 0.447   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<60>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<60>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<61>
    SLICE_X68Y179.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<61>
    SLICE_X68Y179.CLK    Tcinck                0.408   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<62>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<62>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_xor<63>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63
    -------------------------------------------------  ---------------------------
    Total                                      8.434ns (4.371ns logic, 4.063ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Delay:                  8.417ns (data path - clock path skew + uncertainty)
  Source:               ring_osc_0/ring_osc_0/USER_LOGIC_I/count_3 (FF)
  Destination:          ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63 (FF)
  Data Path Delay:      8.417ns (Levels of Logic = 31)
  Clock Path Skew:      0.000ns
  Source Clock:         ring_osc_0_ring_en_pin_OBUF rising
  Destination Clock:    ring_osc_0_ring_en_pin_OBUF rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ring_osc_0/ring_osc_0/USER_LOGIC_I/count_3 to ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y177.YQ     Tcko                  0.307   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<2>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/count_3
    SLICE_X54Y177.G1     net (fanout=2)        0.508   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<3>
    SLICE_X54Y177.COUT   Topcyg                0.478   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<2>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<3>_rt
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<3>
    SLICE_X54Y178.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<3>
    SLICE_X54Y178.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<4>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<4>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<5>
    SLICE_X54Y179.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<5>
    SLICE_X54Y179.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<6>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<6>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<7>
    SLICE_X54Y180.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<7>
    SLICE_X54Y180.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<8>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<8>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<9>
    SLICE_X54Y181.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<9>
    SLICE_X54Y181.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<10>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<10>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<11>
    SLICE_X54Y182.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<11>
    SLICE_X54Y182.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<12>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<12>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<13>
    SLICE_X54Y183.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<13>
    SLICE_X54Y183.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<14>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<14>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<15>
    SLICE_X54Y184.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<15>
    SLICE_X54Y184.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<16>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<16>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<17>
    SLICE_X54Y185.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<17>
    SLICE_X54Y185.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<18>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<18>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<19>
    SLICE_X62Y176.BX     net (fanout=1)        1.014   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<19>
    SLICE_X62Y176.COUT   Tbxcy                 0.447   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<20>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<20>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<21>
    SLICE_X62Y177.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<21>
    SLICE_X62Y177.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<22>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<22>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<23>
    SLICE_X62Y178.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<23>
    SLICE_X62Y178.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<24>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<24>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<25>
    SLICE_X62Y179.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<25>
    SLICE_X62Y179.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<26>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<26>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<27>
    SLICE_X62Y180.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<27>
    SLICE_X62Y180.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<28>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<28>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<29>
    SLICE_X62Y181.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<29>
    SLICE_X62Y181.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<30>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<30>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<31>
    SLICE_X62Y182.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<31>
    SLICE_X62Y182.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<32>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<32>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<33>
    SLICE_X62Y183.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<33>
    SLICE_X62Y183.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<34>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<34>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<35>
    SLICE_X62Y184.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<35>
    SLICE_X62Y184.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<36>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<36>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<37>
    SLICE_X62Y185.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<37>
    SLICE_X62Y185.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<38>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<38>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<39>
    SLICE_X56Y176.BX     net (fanout=1)        1.214   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<39>
    SLICE_X56Y176.COUT   Tbxcy                 0.447   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<40>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<40>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<41>
    SLICE_X56Y177.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<41>
    SLICE_X56Y177.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<42>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<42>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<43>
    SLICE_X56Y178.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<43>
    SLICE_X56Y178.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<44>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<44>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<45>
    SLICE_X56Y179.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<45>
    SLICE_X56Y179.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<46>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<46>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<47>
    SLICE_X56Y180.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<47>
    SLICE_X56Y180.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<48>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<48>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<49>
    SLICE_X56Y181.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<49>
    SLICE_X56Y181.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<50>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<50>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<51>
    SLICE_X56Y182.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<51>
    SLICE_X56Y182.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<52>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<52>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<53>
    SLICE_X56Y183.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<53>
    SLICE_X56Y183.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<54>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<54>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<55>
    SLICE_X56Y184.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<55>
    SLICE_X56Y184.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<56>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<56>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<57>
    SLICE_X56Y185.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<57>
    SLICE_X56Y185.COUT   Tbyp                  0.076   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<58>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<58>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<59>
    SLICE_X68Y178.BX     net (fanout=1)        1.171   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<59>
    SLICE_X68Y178.COUT   Tbxcy                 0.447   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<60>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<60>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<61>
    SLICE_X68Y179.CIN    net (fanout=1)        0.000   ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<61>
    SLICE_X68Y179.CLK    Tcinck                0.408   ring_osc_0/ring_osc_0/USER_LOGIC_I/count<62>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy<62>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_xor<63>
                                                       ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63
    -------------------------------------------------  ---------------------------
    Total                                      8.417ns (4.510ns logic, 3.907ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock fpga_0_clk_1_sys_clk_pin
--------------------------+------------+------------+------------------+--------+
                          |Max Setup to|Max Hold to |                  | Clock  |
Source                    | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------------------+------------+------------+------------------+--------+
dut_rst                   |    3.481(R)|   -2.380(R)|clk_100_0000MHz   |   0.000|
dut_uart_granted          |    4.582(R)|   -3.404(R)|clk_100_0000MHz   |   0.000|
fpga_0_RS232_Uart_1_RX_pin|    1.319(R)|   -0.545(R)|clk_100_0000MHz   |   0.000|
fpga_0_rst_1_sys_rst_pin  |    4.234(R)|   -3.106(R)|clk_100_0000MHz   |   0.000|
--------------------------+------------+------------+------------------+--------+

Clock fpga_0_clk_1_sys_clk_pin to Pad
--------------------------+------------+------------------+--------+
                          | clk (edge) |                  | Clock  |
Destination               |   to PAD   |Internal Clock(s) | Phase  |
--------------------------+------------+------------------+--------+
dut_test_done             |    6.296(R)|clk_100_0000MHz   |   0.000|
dut_uart_release          |    6.381(R)|clk_100_0000MHz   |   0.000|
dut_uart_request          |    6.410(R)|clk_100_0000MHz   |   0.000|
fpga_0_RS232_Uart_1_TX_pin|    3.834(R)|clk_100_0000MHz   |   0.000|
--------------------------+------------+------------------+--------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    9.200|         |         |         |
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 307742 paths, 0 nets, and 18556 connections

Design statistics:
   Minimum period:   9.200ns{1}   (Maximum frequency: 108.696MHz)
   Minimum input required time before clock:   4.582ns
   Maximum output delay after clock:   6.410ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 28 10:47:21 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 425 MB



