#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Dec 29 19:53:35 2019
# Process ID: 7184
# Current directory: C:/Users/ugur/Desktop/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16272 C:\Users\ugur\Desktop\project\project.xpr
# Log file: C:/Users/ugur/Desktop/project/vivado.log
# Journal file: C:/Users/ugur/Desktop/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ugur/Desktop/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 784.047 ; gain = 174.926
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <C:\Users\ugur\Desktop\project\project.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 809.363 ; gain = 7.520
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: FSM
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1280.199 ; gain = 228.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:417]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:148]
INFO: [Synth 8-6157] synthesizing module 'clockDivider' [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:132]
INFO: [Synth 8-6155] done synthesizing module 'clockDivider' (1#1) [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:132]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:180]
INFO: [Synth 8-6157] synthesizing module 'mux16bit_4' [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'mux16bit_4' (2#1) [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:61]
INFO: [Synth 8-6157] synthesizing module 'SevSeg_4digit' [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/SevSeg_4digit.sv:37]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/SevSeg_4digit.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'SevSeg_4digit' (3#1) [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/SevSeg_4digit.sv:37]
WARNING: [Synth 8-87] always_comb on 'SevSegNum_reg' did not result in combinational logic [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:182]
WARNING: [Synth 8-87] always_comb on 'count_ld_reg' did not result in combinational logic [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:183]
WARNING: [Synth 8-87] always_comb on 'count_clr_reg' did not result in combinational logic [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:184]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:186]
WARNING: [Synth 8-87] always_comb on 'num_ld_reg' did not result in combinational logic [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:187]
WARNING: [Synth 8-87] always_comb on 'num_clr_reg' did not result in combinational logic [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:188]
WARNING: [Synth 8-87] always_comb on 'cells_ld_reg' did not result in combinational logic [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:201]
WARNING: [Synth 8-87] always_comb on 'cells_clr_reg' did not result in combinational logic [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:202]
WARNING: [Synth 8-87] always_comb on 'assignGroup_reg' did not result in combinational logic [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:207]
WARNING: [Synth 8-87] always_comb on 'enable_reg' did not result in combinational logic [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'controller' (4#1) [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:148]
INFO: [Synth 8-6157] synthesizing module 'data_path' [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:305]
INFO: [Synth 8-6157] synthesizing module 'partB' [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:104]
INFO: [Synth 8-6157] synthesizing module 'decoder2_4' [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder2_4' (5#1) [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fileReg' [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:70]
INFO: [Synth 8-6157] synthesizing module 'register4' [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'register4' (6#1) [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'fileReg' (7#1) [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'partB' (8#1) [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:104]
INFO: [Synth 8-6157] synthesizing module 'cellsProcess' [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'cellsProcess' (9#1) [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:358]
INFO: [Synth 8-6157] synthesizing module 'cellGroupProcess' [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:384]
INFO: [Synth 8-6155] done synthesizing module 'cellGroupProcess' (10#1) [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:384]
WARNING: [Synth 8-5788] Register cells_reg in module data_path is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:342]
INFO: [Synth 8-6155] done synthesizing module 'data_path' (11#1) [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:305]
INFO: [Synth 8-6157] synthesizing module 'converter' [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/converter.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/converter.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'converter' (12#1) [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/converter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (13#1) [C:/Users/ugur/Desktop/project/project.srcs/sources_1/new/partA.sv:417]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1346.582 ; gain = 294.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1346.582 ; gain = 294.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1346.582 ; gain = 294.586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1346.582 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ugur/Desktop/project/project.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/ugur/Desktop/project/project.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1467.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1486.777 ; gain = 434.781
34 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1486.777 ; gain = 677.414
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 30 01:08:49 2019...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 20:55:21 2019...
