<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › pci › echoaudio › echoaudio_3g.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>echoaudio_3g.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/****************************************************************************</span>

<span class="cm">   Copyright Echo Digital Audio Corporation (c) 1998 - 2004</span>
<span class="cm">   All rights reserved</span>
<span class="cm">   www.echoaudio.com</span>

<span class="cm">   This file is part of Echo Digital Audio&#39;s generic driver library.</span>

<span class="cm">   Echo Digital Audio&#39;s generic driver library is free software;</span>
<span class="cm">   you can redistribute it and/or modify it under the terms of</span>
<span class="cm">   the GNU General Public License as published by the Free Software</span>
<span class="cm">   Foundation.</span>

<span class="cm">   This program is distributed in the hope that it will be useful,</span>
<span class="cm">   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">   GNU General Public License for more details.</span>

<span class="cm">   You should have received a copy of the GNU General Public License</span>
<span class="cm">   along with this program; if not, write to the Free Software</span>
<span class="cm">   Foundation, Inc., 59 Temple Place - Suite 330, Boston,</span>
<span class="cm">   MA  02111-1307, USA.</span>

<span class="cm">   *************************************************************************</span>

<span class="cm"> Translation from C++ and adaptation for use in ALSA-Driver</span>
<span class="cm"> were made by Giuliano Pochini &lt;pochini@shiny.it&gt;</span>

<span class="cm">****************************************************************************/</span>



<span class="cm">/* These functions are common for all &quot;3G&quot; cards */</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">check_asic_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">echoaudio</span> <span class="o">*</span><span class="n">chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">box_status</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wait_handshake</span><span class="p">(</span><span class="n">chip</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">comm_page</span><span class="o">-&gt;</span><span class="n">ext_box_status</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">E3G_ASIC_NOT_LOADED</span><span class="p">);</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">asic_loaded</span> <span class="o">=</span> <span class="n">FALSE</span><span class="p">;</span>
	<span class="n">clear_handshake</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
	<span class="n">send_vector</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">DSP_VC_TEST_ASIC</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wait_handshake</span><span class="p">(</span><span class="n">chip</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">dsp_code</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">box_status</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">comm_page</span><span class="o">-&gt;</span><span class="n">ext_box_status</span><span class="p">);</span>
	<span class="n">DE_INIT</span><span class="p">((</span><span class="s">&quot;box_status=%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">box_status</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">box_status</span> <span class="o">==</span> <span class="n">E3G_ASIC_NOT_LOADED</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">asic_loaded</span> <span class="o">=</span> <span class="n">TRUE</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">box_status</span> <span class="o">&amp;</span> <span class="n">E3G_BOX_TYPE_MASK</span><span class="p">;</span>
<span class="p">}</span>



<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">get_frq_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">echoaudio</span> <span class="o">*</span><span class="n">chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">comm_page</span><span class="o">-&gt;</span><span class="n">e3g_frq_register</span><span class="p">);</span>
<span class="p">}</span>



<span class="cm">/* Most configuration of 3G cards is accomplished by writing the control</span>
<span class="cm">register. write_control_reg sends the new control register value to the DSP. */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">write_control_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">echoaudio</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ctl</span><span class="p">,</span> <span class="n">u32</span> <span class="n">frq</span><span class="p">,</span>
			     <span class="kt">char</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wait_handshake</span><span class="p">(</span><span class="n">chip</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="n">DE_ACT</span><span class="p">((</span><span class="s">&quot;WriteControlReg: Setting 0x%x, 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ctl</span><span class="p">,</span> <span class="n">frq</span><span class="p">));</span>

	<span class="n">ctl</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">ctl</span><span class="p">);</span>
	<span class="n">frq</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">frq</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ctl</span> <span class="o">!=</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">comm_page</span><span class="o">-&gt;</span><span class="n">control_register</span> <span class="o">||</span>
	    <span class="n">frq</span> <span class="o">!=</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">comm_page</span><span class="o">-&gt;</span><span class="n">e3g_frq_register</span> <span class="o">||</span> <span class="n">force</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">comm_page</span><span class="o">-&gt;</span><span class="n">e3g_frq_register</span> <span class="o">=</span> <span class="n">frq</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">comm_page</span><span class="o">-&gt;</span><span class="n">control_register</span> <span class="o">=</span> <span class="n">ctl</span><span class="p">;</span>
		<span class="n">clear_handshake</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">send_vector</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">DSP_VC_WRITE_CONTROL_REG</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">DE_ACT</span><span class="p">((</span><span class="s">&quot;WriteControlReg: not written, no change</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>



<span class="cm">/* Set the digital mode - currently for Gina24, Layla24, Mona, 3G */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">set_digital_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">echoaudio</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">previous_mode</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">o</span><span class="p">;</span>

	<span class="cm">/* All audio channels must be closed before changing the digital mode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">snd_BUG_ON</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">pipe_alloc_mask</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">snd_BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">digital_modes</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">mode</span><span class="p">))))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">previous_mode</span> <span class="o">=</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">digital_mode</span><span class="p">;</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">dsp_set_digital_mode</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>

	<span class="cm">/* If we successfully changed the digital mode from or to ADAT,</span>
<span class="cm">	 * then make sure all output, input and monitor levels are</span>
<span class="cm">	 * updated by the DSP comm object. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">previous_mode</span> <span class="o">!=</span> <span class="n">mode</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">previous_mode</span> <span class="o">==</span> <span class="n">DIGITAL_MODE_ADAT</span> <span class="o">||</span> <span class="n">mode</span> <span class="o">==</span> <span class="n">DIGITAL_MODE_ADAT</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">o</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">o</span> <span class="o">&lt;</span> <span class="n">num_busses_out</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span> <span class="n">o</span><span class="o">++</span><span class="p">)</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_busses_in</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
				<span class="n">set_monitor_gain</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">o</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span>
						 <span class="n">chip</span><span class="o">-&gt;</span><span class="n">monitor_gain</span><span class="p">[</span><span class="n">o</span><span class="p">][</span><span class="n">i</span><span class="p">]);</span>

<span class="cp">#ifdef ECHOCARD_HAS_INPUT_GAIN</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_busses_in</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">set_input_gain</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">input_gain</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">update_input_line_level</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
<span class="cp">#endif</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">o</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">o</span> <span class="o">&lt;</span> <span class="n">num_busses_out</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span> <span class="n">o</span><span class="o">++</span><span class="p">)</span>
			<span class="n">set_output_gain</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">o</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">output_gain</span><span class="p">[</span><span class="n">o</span><span class="p">]);</span>
		<span class="n">update_output_line_level</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
		<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>



<span class="k">static</span> <span class="n">u32</span> <span class="nf">set_spdif_bits</span><span class="p">(</span><span class="k">struct</span> <span class="n">echoaudio</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="n">u32</span> <span class="n">control_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">control_reg</span> <span class="o">&amp;=</span> <span class="n">E3G_SPDIF_FORMAT_CLEAR_MASK</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">32000</span> :
		<span class="n">control_reg</span> <span class="o">|=</span> <span class="n">E3G_SPDIF_SAMPLE_RATE0</span> <span class="o">|</span> <span class="n">E3G_SPDIF_SAMPLE_RATE1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">44100</span> :
		<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">professional_spdif</span><span class="p">)</span>
			<span class="n">control_reg</span> <span class="o">|=</span> <span class="n">E3G_SPDIF_SAMPLE_RATE0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">48000</span> :
		<span class="n">control_reg</span> <span class="o">|=</span> <span class="n">E3G_SPDIF_SAMPLE_RATE1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">professional_spdif</span><span class="p">)</span>
		<span class="n">control_reg</span> <span class="o">|=</span> <span class="n">E3G_SPDIF_PRO_MODE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">non_audio_spdif</span><span class="p">)</span>
		<span class="n">control_reg</span> <span class="o">|=</span> <span class="n">E3G_SPDIF_NOT_AUDIO</span><span class="p">;</span>

	<span class="n">control_reg</span> <span class="o">|=</span> <span class="n">E3G_SPDIF_24_BIT</span> <span class="o">|</span> <span class="n">E3G_SPDIF_TWO_CHANNEL</span> <span class="o">|</span>
		<span class="n">E3G_SPDIF_COPY_PERMIT</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">control_reg</span><span class="p">;</span>
<span class="p">}</span>



<span class="cm">/* Set the S/PDIF output format */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">set_professional_spdif</span><span class="p">(</span><span class="k">struct</span> <span class="n">echoaudio</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">char</span> <span class="n">prof</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">control_reg</span><span class="p">;</span>

	<span class="n">control_reg</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">comm_page</span><span class="o">-&gt;</span><span class="n">control_register</span><span class="p">);</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">professional_spdif</span> <span class="o">=</span> <span class="n">prof</span><span class="p">;</span>
	<span class="n">control_reg</span> <span class="o">=</span> <span class="n">set_spdif_bits</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">control_reg</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">sample_rate</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">write_control_reg</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">control_reg</span><span class="p">,</span> <span class="n">get_frq_reg</span><span class="p">(</span><span class="n">chip</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>



<span class="cm">/* detect_input_clocks() returns a bitmask consisting of all the input clocks</span>
<span class="cm">currently connected to the hardware; this changes as the user connects and</span>
<span class="cm">disconnects clock inputs. You should use this information to determine which</span>
<span class="cm">clocks the user is allowed to select. */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">detect_input_clocks</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">echoaudio</span> <span class="o">*</span><span class="n">chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">clocks_from_dsp</span><span class="p">,</span> <span class="n">clock_bits</span><span class="p">;</span>

	<span class="cm">/* Map the DSP clock detect bits to the generic driver clock</span>
<span class="cm">	 * detect bits */</span>
	<span class="n">clocks_from_dsp</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">comm_page</span><span class="o">-&gt;</span><span class="n">status_clocks</span><span class="p">);</span>

	<span class="n">clock_bits</span> <span class="o">=</span> <span class="n">ECHO_CLOCK_BIT_INTERNAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clocks_from_dsp</span> <span class="o">&amp;</span> <span class="n">E3G_CLOCK_DETECT_BIT_WORD</span><span class="p">)</span>
		<span class="n">clock_bits</span> <span class="o">|=</span> <span class="n">ECHO_CLOCK_BIT_WORD</span><span class="p">;</span>

	<span class="k">switch</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">digital_mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DIGITAL_MODE_SPDIF_RCA</span>:
	<span class="k">case</span> <span class="n">DIGITAL_MODE_SPDIF_OPTICAL</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">clocks_from_dsp</span> <span class="o">&amp;</span> <span class="n">E3G_CLOCK_DETECT_BIT_SPDIF</span><span class="p">)</span>
			<span class="n">clock_bits</span> <span class="o">|=</span> <span class="n">ECHO_CLOCK_BIT_SPDIF</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DIGITAL_MODE_ADAT</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">clocks_from_dsp</span> <span class="o">&amp;</span> <span class="n">E3G_CLOCK_DETECT_BIT_ADAT</span><span class="p">)</span>
			<span class="n">clock_bits</span> <span class="o">|=</span> <span class="n">ECHO_CLOCK_BIT_ADAT</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">clock_bits</span><span class="p">;</span>
<span class="p">}</span>



<span class="k">static</span> <span class="kt">int</span> <span class="nf">load_asic</span><span class="p">(</span><span class="k">struct</span> <span class="n">echoaudio</span> <span class="o">*</span><span class="n">chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">box_type</span><span class="p">,</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">asic_loaded</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Give the DSP a few milliseconds to settle down */</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">load_asic_generic</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">DSP_FNC_LOAD_3G_ASIC</span><span class="p">,</span> <span class="n">FW_3G_ASIC</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">asic_code</span> <span class="o">=</span> <span class="n">FW_3G_ASIC</span><span class="p">;</span>

	<span class="cm">/* Now give the new ASIC some time to set up */</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="cm">/* See if it worked */</span>
	<span class="n">box_type</span> <span class="o">=</span> <span class="n">check_asic_status</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>

	<span class="cm">/* Set up the control register if the load succeeded -</span>
<span class="cm">	 * 48 kHz, internal clock, S/PDIF RCA mode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">box_type</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">write_control_reg</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">E3G_48KHZ</span><span class="p">,</span>
					<span class="n">E3G_FREQ_REG_DEFAULT</span><span class="p">,</span> <span class="n">TRUE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">box_type</span><span class="p">;</span>
<span class="p">}</span>



<span class="k">static</span> <span class="kt">int</span> <span class="nf">set_sample_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">echoaudio</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="n">u32</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">control_reg</span><span class="p">,</span> <span class="n">clock</span><span class="p">,</span> <span class="n">base_rate</span><span class="p">,</span> <span class="n">frq_reg</span><span class="p">;</span>

	<span class="cm">/* Only set the clock for internal mode. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">input_clock</span> <span class="o">!=</span> <span class="n">ECHO_CLOCK_INTERNAL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DE_ACT</span><span class="p">((</span><span class="s">&quot;set_sample_rate: Cannot set sample rate - &quot;</span>
			<span class="s">&quot;clock not set to CLK_CLOCKININTERNAL</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">));</span>
		<span class="cm">/* Save the rate anyhow */</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">comm_page</span><span class="o">-&gt;</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">rate</span><span class="p">);</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
		<span class="n">set_input_clock</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">input_clock</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">snd_BUG_ON</span><span class="p">(</span><span class="n">rate</span> <span class="o">&gt;=</span> <span class="mi">50000</span> <span class="o">&amp;&amp;</span>
		       <span class="n">chip</span><span class="o">-&gt;</span><span class="n">digital_mode</span> <span class="o">==</span> <span class="n">DIGITAL_MODE_ADAT</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clock</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">control_reg</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">comm_page</span><span class="o">-&gt;</span><span class="n">control_register</span><span class="p">);</span>
	<span class="n">control_reg</span> <span class="o">&amp;=</span> <span class="n">E3G_CLOCK_CLEAR_MASK</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">96000</span>:
		<span class="n">clock</span> <span class="o">=</span> <span class="n">E3G_96KHZ</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">88200</span>:
		<span class="n">clock</span> <span class="o">=</span> <span class="n">E3G_88KHZ</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">48000</span>:
		<span class="n">clock</span> <span class="o">=</span> <span class="n">E3G_48KHZ</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">44100</span>:
		<span class="n">clock</span> <span class="o">=</span> <span class="n">E3G_44KHZ</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">32000</span>:
		<span class="n">clock</span> <span class="o">=</span> <span class="n">E3G_32KHZ</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">clock</span> <span class="o">=</span> <span class="n">E3G_CONTINUOUS_CLOCK</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;</span> <span class="mi">50000</span><span class="p">)</span>
			<span class="n">clock</span> <span class="o">|=</span> <span class="n">E3G_DOUBLE_SPEED_MODE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">control_reg</span> <span class="o">|=</span> <span class="n">clock</span><span class="p">;</span>
	<span class="n">control_reg</span> <span class="o">=</span> <span class="n">set_spdif_bits</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">control_reg</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="n">base_rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">base_rate</span> <span class="o">&gt;</span> <span class="mi">50000</span><span class="p">)</span>
		<span class="n">base_rate</span> <span class="o">/=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">base_rate</span> <span class="o">&lt;</span> <span class="mi">32000</span><span class="p">)</span>
		<span class="n">base_rate</span> <span class="o">=</span> <span class="mi">32000</span><span class="p">;</span>

	<span class="n">frq_reg</span> <span class="o">=</span> <span class="n">E3G_MAGIC_NUMBER</span> <span class="o">/</span> <span class="n">base_rate</span> <span class="o">-</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">frq_reg</span> <span class="o">&gt;</span> <span class="n">E3G_FREQ_REG_MAX</span><span class="p">)</span>
		<span class="n">frq_reg</span> <span class="o">=</span> <span class="n">E3G_FREQ_REG_MAX</span><span class="p">;</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">comm_page</span><span class="o">-&gt;</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">rate</span><span class="p">);</span>	<span class="cm">/* ignored by the DSP */</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
	<span class="n">DE_ACT</span><span class="p">((</span><span class="s">&quot;SetSampleRate: %d clock %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rate</span><span class="p">,</span> <span class="n">control_reg</span><span class="p">));</span>

	<span class="cm">/* Tell the DSP about it - DSP reads both control reg &amp; freq reg */</span>
	<span class="k">return</span> <span class="n">write_control_reg</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">control_reg</span><span class="p">,</span> <span class="n">frq_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>



<span class="cm">/* Set the sample clock source to internal, S/PDIF, ADAT */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">set_input_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">echoaudio</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="n">u16</span> <span class="n">clock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">control_reg</span><span class="p">,</span> <span class="n">clocks_from_dsp</span><span class="p">;</span>

	<span class="n">DE_ACT</span><span class="p">((</span><span class="s">&quot;set_input_clock:</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">));</span>

	<span class="cm">/* Mask off the clock select bits */</span>
	<span class="n">control_reg</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">comm_page</span><span class="o">-&gt;</span><span class="n">control_register</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="n">E3G_CLOCK_CLEAR_MASK</span><span class="p">;</span>
	<span class="n">clocks_from_dsp</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">comm_page</span><span class="o">-&gt;</span><span class="n">status_clocks</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">clock</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ECHO_CLOCK_INTERNAL</span>:
		<span class="n">DE_ACT</span><span class="p">((</span><span class="s">&quot;Set Echo3G clock to INTERNAL</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">));</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">input_clock</span> <span class="o">=</span> <span class="n">ECHO_CLOCK_INTERNAL</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">set_sample_rate</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">sample_rate</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">ECHO_CLOCK_SPDIF</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">digital_mode</span> <span class="o">==</span> <span class="n">DIGITAL_MODE_ADAT</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
		<span class="n">DE_ACT</span><span class="p">((</span><span class="s">&quot;Set Echo3G clock to SPDIF</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">));</span>
		<span class="n">control_reg</span> <span class="o">|=</span> <span class="n">E3G_SPDIF_CLOCK</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clocks_from_dsp</span> <span class="o">&amp;</span> <span class="n">E3G_CLOCK_DETECT_BIT_SPDIF96</span><span class="p">)</span>
			<span class="n">control_reg</span> <span class="o">|=</span> <span class="n">E3G_DOUBLE_SPEED_MODE</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">control_reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">E3G_DOUBLE_SPEED_MODE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ECHO_CLOCK_ADAT</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">digital_mode</span> <span class="o">!=</span> <span class="n">DIGITAL_MODE_ADAT</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
		<span class="n">DE_ACT</span><span class="p">((</span><span class="s">&quot;Set Echo3G clock to ADAT</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">));</span>
		<span class="n">control_reg</span> <span class="o">|=</span> <span class="n">E3G_ADAT_CLOCK</span><span class="p">;</span>
		<span class="n">control_reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">E3G_DOUBLE_SPEED_MODE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ECHO_CLOCK_WORD</span>:
		<span class="n">DE_ACT</span><span class="p">((</span><span class="s">&quot;Set Echo3G clock to WORD</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">));</span>
		<span class="n">control_reg</span> <span class="o">|=</span> <span class="n">E3G_WORD_CLOCK</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clocks_from_dsp</span> <span class="o">&amp;</span> <span class="n">E3G_CLOCK_DETECT_BIT_WORD96</span><span class="p">)</span>
			<span class="n">control_reg</span> <span class="o">|=</span> <span class="n">E3G_DOUBLE_SPEED_MODE</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">control_reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">E3G_DOUBLE_SPEED_MODE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DE_ACT</span><span class="p">((</span><span class="s">&quot;Input clock 0x%x not supported for Echo3G</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clock</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">input_clock</span> <span class="o">=</span> <span class="n">clock</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">write_control_reg</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">control_reg</span><span class="p">,</span> <span class="n">get_frq_reg</span><span class="p">(</span><span class="n">chip</span><span class="p">),</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>



<span class="k">static</span> <span class="kt">int</span> <span class="nf">dsp_set_digital_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">echoaudio</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">control_reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">,</span> <span class="n">incompatible_clock</span><span class="p">;</span>

	<span class="cm">/* Set clock to &quot;internal&quot; if it&#39;s not compatible with the new mode */</span>
	<span class="n">incompatible_clock</span> <span class="o">=</span> <span class="n">FALSE</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DIGITAL_MODE_SPDIF_OPTICAL</span>:
	<span class="k">case</span> <span class="n">DIGITAL_MODE_SPDIF_RCA</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">input_clock</span> <span class="o">==</span> <span class="n">ECHO_CLOCK_ADAT</span><span class="p">)</span>
			<span class="n">incompatible_clock</span> <span class="o">=</span> <span class="n">TRUE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DIGITAL_MODE_ADAT</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">input_clock</span> <span class="o">==</span> <span class="n">ECHO_CLOCK_SPDIF</span><span class="p">)</span>
			<span class="n">incompatible_clock</span> <span class="o">=</span> <span class="n">TRUE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DE_ACT</span><span class="p">((</span><span class="s">&quot;Digital mode not supported: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mode</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">incompatible_clock</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">sample_rate</span> <span class="o">=</span> <span class="mi">48000</span><span class="p">;</span>
		<span class="n">set_input_clock</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">ECHO_CLOCK_INTERNAL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Clear the current digital mode */</span>
	<span class="n">control_reg</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">comm_page</span><span class="o">-&gt;</span><span class="n">control_register</span><span class="p">);</span>
	<span class="n">control_reg</span> <span class="o">&amp;=</span> <span class="n">E3G_DIGITAL_MODE_CLEAR_MASK</span><span class="p">;</span>

	<span class="cm">/* Tweak the control reg */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DIGITAL_MODE_SPDIF_OPTICAL</span>:
		<span class="n">control_reg</span> <span class="o">|=</span> <span class="n">E3G_SPDIF_OPTICAL_MODE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DIGITAL_MODE_SPDIF_RCA</span>:
		<span class="cm">/* E3G_SPDIF_OPTICAL_MODE bit cleared */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DIGITAL_MODE_ADAT</span>:
		<span class="n">control_reg</span> <span class="o">|=</span> <span class="n">E3G_ADAT_MODE</span><span class="p">;</span>
		<span class="n">control_reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">E3G_DOUBLE_SPEED_MODE</span><span class="p">;</span>	<span class="cm">/* @@ useless */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">write_control_reg</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">control_reg</span><span class="p">,</span> <span class="n">get_frq_reg</span><span class="p">(</span><span class="n">chip</span><span class="p">),</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">digital_mode</span> <span class="o">=</span> <span class="n">mode</span><span class="p">;</span>

	<span class="n">DE_ACT</span><span class="p">((</span><span class="s">&quot;set_digital_mode(%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">digital_mode</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">incompatible_clock</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
