
HomeArt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ab4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000880  08008c44  08008c44  00018c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094c4  080094c4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080094c4  080094c4  000194c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080094cc  080094cc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080094cc  080094cc  000194cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080094d0  080094d0  000194d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080094d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000e00  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000e70  20000e70  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016d3b  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003211  00000000  00000000  00036ddb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fc8  00000000  00000000  00039ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ec0  00000000  00000000  0003afb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024656  00000000  00000000  0003be78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015bdf  00000000  00000000  000604ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8e67  00000000  00000000  000760ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014ef14  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004560  00000000  00000000  0014ef68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008c2c 	.word	0x08008c2c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08008c2c 	.word	0x08008c2c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2f>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a24:	bf24      	itt	cs
 8000a26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a2e:	d90d      	bls.n	8000a4c <__aeabi_d2f+0x30>
 8000a30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a44:	bf08      	it	eq
 8000a46:	f020 0001 	biceq.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a50:	d121      	bne.n	8000a96 <__aeabi_d2f+0x7a>
 8000a52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a56:	bfbc      	itt	lt
 8000a58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	4770      	bxlt	lr
 8000a5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a66:	f1c2 0218 	rsb	r2, r2, #24
 8000a6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a72:	fa20 f002 	lsr.w	r0, r0, r2
 8000a76:	bf18      	it	ne
 8000a78:	f040 0001 	orrne.w	r0, r0, #1
 8000a7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a88:	ea40 000c 	orr.w	r0, r0, ip
 8000a8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a94:	e7cc      	b.n	8000a30 <__aeabi_d2f+0x14>
 8000a96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a9a:	d107      	bne.n	8000aac <__aeabi_d2f+0x90>
 8000a9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aa0:	bf1e      	ittt	ne
 8000aa2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aa6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aaa:	4770      	bxne	lr
 8000aac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ab0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ab4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_uldivmod>:
 8000abc:	b953      	cbnz	r3, 8000ad4 <__aeabi_uldivmod+0x18>
 8000abe:	b94a      	cbnz	r2, 8000ad4 <__aeabi_uldivmod+0x18>
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	bf08      	it	eq
 8000ac4:	2800      	cmpeq	r0, #0
 8000ac6:	bf1c      	itt	ne
 8000ac8:	f04f 31ff 	movne.w	r1, #4294967295
 8000acc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad0:	f000 b96e 	b.w	8000db0 <__aeabi_idiv0>
 8000ad4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ad8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000adc:	f000 f806 	bl	8000aec <__udivmoddi4>
 8000ae0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae8:	b004      	add	sp, #16
 8000aea:	4770      	bx	lr

08000aec <__udivmoddi4>:
 8000aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af0:	9d08      	ldr	r5, [sp, #32]
 8000af2:	4604      	mov	r4, r0
 8000af4:	468c      	mov	ip, r1
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	f040 8083 	bne.w	8000c02 <__udivmoddi4+0x116>
 8000afc:	428a      	cmp	r2, r1
 8000afe:	4617      	mov	r7, r2
 8000b00:	d947      	bls.n	8000b92 <__udivmoddi4+0xa6>
 8000b02:	fab2 f282 	clz	r2, r2
 8000b06:	b142      	cbz	r2, 8000b1a <__udivmoddi4+0x2e>
 8000b08:	f1c2 0020 	rsb	r0, r2, #32
 8000b0c:	fa24 f000 	lsr.w	r0, r4, r0
 8000b10:	4091      	lsls	r1, r2
 8000b12:	4097      	lsls	r7, r2
 8000b14:	ea40 0c01 	orr.w	ip, r0, r1
 8000b18:	4094      	lsls	r4, r2
 8000b1a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b1e:	0c23      	lsrs	r3, r4, #16
 8000b20:	fbbc f6f8 	udiv	r6, ip, r8
 8000b24:	fa1f fe87 	uxth.w	lr, r7
 8000b28:	fb08 c116 	mls	r1, r8, r6, ip
 8000b2c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b30:	fb06 f10e 	mul.w	r1, r6, lr
 8000b34:	4299      	cmp	r1, r3
 8000b36:	d909      	bls.n	8000b4c <__udivmoddi4+0x60>
 8000b38:	18fb      	adds	r3, r7, r3
 8000b3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b3e:	f080 8119 	bcs.w	8000d74 <__udivmoddi4+0x288>
 8000b42:	4299      	cmp	r1, r3
 8000b44:	f240 8116 	bls.w	8000d74 <__udivmoddi4+0x288>
 8000b48:	3e02      	subs	r6, #2
 8000b4a:	443b      	add	r3, r7
 8000b4c:	1a5b      	subs	r3, r3, r1
 8000b4e:	b2a4      	uxth	r4, r4
 8000b50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b54:	fb08 3310 	mls	r3, r8, r0, r3
 8000b58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b5c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b60:	45a6      	cmp	lr, r4
 8000b62:	d909      	bls.n	8000b78 <__udivmoddi4+0x8c>
 8000b64:	193c      	adds	r4, r7, r4
 8000b66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b6a:	f080 8105 	bcs.w	8000d78 <__udivmoddi4+0x28c>
 8000b6e:	45a6      	cmp	lr, r4
 8000b70:	f240 8102 	bls.w	8000d78 <__udivmoddi4+0x28c>
 8000b74:	3802      	subs	r0, #2
 8000b76:	443c      	add	r4, r7
 8000b78:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b7c:	eba4 040e 	sub.w	r4, r4, lr
 8000b80:	2600      	movs	r6, #0
 8000b82:	b11d      	cbz	r5, 8000b8c <__udivmoddi4+0xa0>
 8000b84:	40d4      	lsrs	r4, r2
 8000b86:	2300      	movs	r3, #0
 8000b88:	e9c5 4300 	strd	r4, r3, [r5]
 8000b8c:	4631      	mov	r1, r6
 8000b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b92:	b902      	cbnz	r2, 8000b96 <__udivmoddi4+0xaa>
 8000b94:	deff      	udf	#255	; 0xff
 8000b96:	fab2 f282 	clz	r2, r2
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	d150      	bne.n	8000c40 <__udivmoddi4+0x154>
 8000b9e:	1bcb      	subs	r3, r1, r7
 8000ba0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ba4:	fa1f f887 	uxth.w	r8, r7
 8000ba8:	2601      	movs	r6, #1
 8000baa:	fbb3 fcfe 	udiv	ip, r3, lr
 8000bae:	0c21      	lsrs	r1, r4, #16
 8000bb0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000bb4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bb8:	fb08 f30c 	mul.w	r3, r8, ip
 8000bbc:	428b      	cmp	r3, r1
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0xe4>
 8000bc0:	1879      	adds	r1, r7, r1
 8000bc2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0xe2>
 8000bc8:	428b      	cmp	r3, r1
 8000bca:	f200 80e9 	bhi.w	8000da0 <__udivmoddi4+0x2b4>
 8000bce:	4684      	mov	ip, r0
 8000bd0:	1ac9      	subs	r1, r1, r3
 8000bd2:	b2a3      	uxth	r3, r4
 8000bd4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bd8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000bdc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000be0:	fb08 f800 	mul.w	r8, r8, r0
 8000be4:	45a0      	cmp	r8, r4
 8000be6:	d907      	bls.n	8000bf8 <__udivmoddi4+0x10c>
 8000be8:	193c      	adds	r4, r7, r4
 8000bea:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bee:	d202      	bcs.n	8000bf6 <__udivmoddi4+0x10a>
 8000bf0:	45a0      	cmp	r8, r4
 8000bf2:	f200 80d9 	bhi.w	8000da8 <__udivmoddi4+0x2bc>
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	eba4 0408 	sub.w	r4, r4, r8
 8000bfc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c00:	e7bf      	b.n	8000b82 <__udivmoddi4+0x96>
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d909      	bls.n	8000c1a <__udivmoddi4+0x12e>
 8000c06:	2d00      	cmp	r5, #0
 8000c08:	f000 80b1 	beq.w	8000d6e <__udivmoddi4+0x282>
 8000c0c:	2600      	movs	r6, #0
 8000c0e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c12:	4630      	mov	r0, r6
 8000c14:	4631      	mov	r1, r6
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	fab3 f683 	clz	r6, r3
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d14a      	bne.n	8000cb8 <__udivmoddi4+0x1cc>
 8000c22:	428b      	cmp	r3, r1
 8000c24:	d302      	bcc.n	8000c2c <__udivmoddi4+0x140>
 8000c26:	4282      	cmp	r2, r0
 8000c28:	f200 80b8 	bhi.w	8000d9c <__udivmoddi4+0x2b0>
 8000c2c:	1a84      	subs	r4, r0, r2
 8000c2e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c32:	2001      	movs	r0, #1
 8000c34:	468c      	mov	ip, r1
 8000c36:	2d00      	cmp	r5, #0
 8000c38:	d0a8      	beq.n	8000b8c <__udivmoddi4+0xa0>
 8000c3a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c3e:	e7a5      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000c40:	f1c2 0320 	rsb	r3, r2, #32
 8000c44:	fa20 f603 	lsr.w	r6, r0, r3
 8000c48:	4097      	lsls	r7, r2
 8000c4a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c4e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c52:	40d9      	lsrs	r1, r3
 8000c54:	4330      	orrs	r0, r6
 8000c56:	0c03      	lsrs	r3, r0, #16
 8000c58:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c5c:	fa1f f887 	uxth.w	r8, r7
 8000c60:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c68:	fb06 f108 	mul.w	r1, r6, r8
 8000c6c:	4299      	cmp	r1, r3
 8000c6e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x19c>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c7a:	f080 808d 	bcs.w	8000d98 <__udivmoddi4+0x2ac>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 808a 	bls.w	8000d98 <__udivmoddi4+0x2ac>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b281      	uxth	r1, r0
 8000c8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c90:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c98:	fb00 f308 	mul.w	r3, r0, r8
 8000c9c:	428b      	cmp	r3, r1
 8000c9e:	d907      	bls.n	8000cb0 <__udivmoddi4+0x1c4>
 8000ca0:	1879      	adds	r1, r7, r1
 8000ca2:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ca6:	d273      	bcs.n	8000d90 <__udivmoddi4+0x2a4>
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d971      	bls.n	8000d90 <__udivmoddi4+0x2a4>
 8000cac:	3802      	subs	r0, #2
 8000cae:	4439      	add	r1, r7
 8000cb0:	1acb      	subs	r3, r1, r3
 8000cb2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000cb6:	e778      	b.n	8000baa <__udivmoddi4+0xbe>
 8000cb8:	f1c6 0c20 	rsb	ip, r6, #32
 8000cbc:	fa03 f406 	lsl.w	r4, r3, r6
 8000cc0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000cc4:	431c      	orrs	r4, r3
 8000cc6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000cca:	fa01 f306 	lsl.w	r3, r1, r6
 8000cce:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000cd2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000cd6:	431f      	orrs	r7, r3
 8000cd8:	0c3b      	lsrs	r3, r7, #16
 8000cda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cde:	fa1f f884 	uxth.w	r8, r4
 8000ce2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ce6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000cea:	fb09 fa08 	mul.w	sl, r9, r8
 8000cee:	458a      	cmp	sl, r1
 8000cf0:	fa02 f206 	lsl.w	r2, r2, r6
 8000cf4:	fa00 f306 	lsl.w	r3, r0, r6
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x220>
 8000cfa:	1861      	adds	r1, r4, r1
 8000cfc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d00:	d248      	bcs.n	8000d94 <__udivmoddi4+0x2a8>
 8000d02:	458a      	cmp	sl, r1
 8000d04:	d946      	bls.n	8000d94 <__udivmoddi4+0x2a8>
 8000d06:	f1a9 0902 	sub.w	r9, r9, #2
 8000d0a:	4421      	add	r1, r4
 8000d0c:	eba1 010a 	sub.w	r1, r1, sl
 8000d10:	b2bf      	uxth	r7, r7
 8000d12:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d16:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d1a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d1e:	fb00 f808 	mul.w	r8, r0, r8
 8000d22:	45b8      	cmp	r8, r7
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x24a>
 8000d26:	19e7      	adds	r7, r4, r7
 8000d28:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d2c:	d22e      	bcs.n	8000d8c <__udivmoddi4+0x2a0>
 8000d2e:	45b8      	cmp	r8, r7
 8000d30:	d92c      	bls.n	8000d8c <__udivmoddi4+0x2a0>
 8000d32:	3802      	subs	r0, #2
 8000d34:	4427      	add	r7, r4
 8000d36:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d3a:	eba7 0708 	sub.w	r7, r7, r8
 8000d3e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d42:	454f      	cmp	r7, r9
 8000d44:	46c6      	mov	lr, r8
 8000d46:	4649      	mov	r1, r9
 8000d48:	d31a      	bcc.n	8000d80 <__udivmoddi4+0x294>
 8000d4a:	d017      	beq.n	8000d7c <__udivmoddi4+0x290>
 8000d4c:	b15d      	cbz	r5, 8000d66 <__udivmoddi4+0x27a>
 8000d4e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d52:	eb67 0701 	sbc.w	r7, r7, r1
 8000d56:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d5a:	40f2      	lsrs	r2, r6
 8000d5c:	ea4c 0202 	orr.w	r2, ip, r2
 8000d60:	40f7      	lsrs	r7, r6
 8000d62:	e9c5 2700 	strd	r2, r7, [r5]
 8000d66:	2600      	movs	r6, #0
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	462e      	mov	r6, r5
 8000d70:	4628      	mov	r0, r5
 8000d72:	e70b      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000d74:	4606      	mov	r6, r0
 8000d76:	e6e9      	b.n	8000b4c <__udivmoddi4+0x60>
 8000d78:	4618      	mov	r0, r3
 8000d7a:	e6fd      	b.n	8000b78 <__udivmoddi4+0x8c>
 8000d7c:	4543      	cmp	r3, r8
 8000d7e:	d2e5      	bcs.n	8000d4c <__udivmoddi4+0x260>
 8000d80:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d84:	eb69 0104 	sbc.w	r1, r9, r4
 8000d88:	3801      	subs	r0, #1
 8000d8a:	e7df      	b.n	8000d4c <__udivmoddi4+0x260>
 8000d8c:	4608      	mov	r0, r1
 8000d8e:	e7d2      	b.n	8000d36 <__udivmoddi4+0x24a>
 8000d90:	4660      	mov	r0, ip
 8000d92:	e78d      	b.n	8000cb0 <__udivmoddi4+0x1c4>
 8000d94:	4681      	mov	r9, r0
 8000d96:	e7b9      	b.n	8000d0c <__udivmoddi4+0x220>
 8000d98:	4666      	mov	r6, ip
 8000d9a:	e775      	b.n	8000c88 <__udivmoddi4+0x19c>
 8000d9c:	4630      	mov	r0, r6
 8000d9e:	e74a      	b.n	8000c36 <__udivmoddi4+0x14a>
 8000da0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000da4:	4439      	add	r1, r7
 8000da6:	e713      	b.n	8000bd0 <__udivmoddi4+0xe4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	443c      	add	r4, r7
 8000dac:	e724      	b.n	8000bf8 <__udivmoddi4+0x10c>
 8000dae:	bf00      	nop

08000db0 <__aeabi_idiv0>:
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop

08000db4 <DHT22_Set_Pin_Output>:

uint8_t RH_byte1, RH_byte2, Temp_byte1, Temp_byte2;
uint16_t SUM, RH, TEMP;
uint16_t DHT22_presence = 0;

void DHT22_Set_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b088      	sub	sp, #32
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	460b      	mov	r3, r1
 8000dbe:	807b      	strh	r3, [r7, #2]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc0:	f107 030c 	add.w	r3, r7, #12
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	609a      	str	r2, [r3, #8]
 8000dcc:	60da      	str	r2, [r3, #12]
 8000dce:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000dd0:	887b      	ldrh	r3, [r7, #2]
 8000dd2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000ddc:	f107 030c 	add.w	r3, r7, #12
 8000de0:	4619      	mov	r1, r3
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f004 fd1c 	bl	8005820 <HAL_GPIO_Init>
}
 8000de8:	bf00      	nop
 8000dea:	3720      	adds	r7, #32
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <DHT22_Set_Pin_Input>:

void DHT22_Set_Pin_Input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b088      	sub	sp, #32
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	460b      	mov	r3, r1
 8000dfa:	807b      	strh	r3, [r7, #2]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfc:	f107 030c 	add.w	r3, r7, #12
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	605a      	str	r2, [r3, #4]
 8000e06:	609a      	str	r2, [r3, #8]
 8000e08:	60da      	str	r2, [r3, #12]
 8000e0a:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000e0c:	887b      	ldrh	r3, [r7, #2]
 8000e0e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e10:	2300      	movs	r3, #0
 8000e12:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP; // cambiar a PULLUP si no funciona as√≠
 8000e14:	2301      	movs	r3, #1
 8000e16:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000e18:	f107 030c 	add.w	r3, r7, #12
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	6878      	ldr	r0, [r7, #4]
 8000e20:	f004 fcfe 	bl	8005820 <HAL_GPIO_Init>
}
 8000e24:	bf00      	nop
 8000e26:	3720      	adds	r7, #32
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <DHT22_Start>:

void DHT22_Start(void){
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0

	DHT22_Set_Pin_Output(DHT22_PORT, DHT22_PIN); // set the pin as output
 8000e30:	2180      	movs	r1, #128	; 0x80
 8000e32:	4811      	ldr	r0, [pc, #68]	; (8000e78 <DHT22_Start+0x4c>)
 8000e34:	f7ff ffbe 	bl	8000db4 <DHT22_Set_Pin_Output>
	HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 1);   // pull the pin low
 8000e38:	2201      	movs	r2, #1
 8000e3a:	2180      	movs	r1, #128	; 0x80
 8000e3c:	480e      	ldr	r0, [pc, #56]	; (8000e78 <DHT22_Start+0x4c>)
 8000e3e:	f004 fea3 	bl	8005b88 <HAL_GPIO_WritePin>
	HAL_Delay(1200);   // wait for > 1ms
 8000e42:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8000e46:	f003 ff57 	bl	8004cf8 <HAL_Delay>
	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 0);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2180      	movs	r1, #128	; 0x80
 8000e4e:	480a      	ldr	r0, [pc, #40]	; (8000e78 <DHT22_Start+0x4c>)
 8000e50:	f004 fe9a 	bl	8005b88 <HAL_GPIO_WritePin>
	delay(18000);
 8000e54:	f244 6050 	movw	r0, #18000	; 0x4650
 8000e58:	f002 f892 	bl	8002f80 <delay>
	HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 1);   // pull the pin high
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	2180      	movs	r1, #128	; 0x80
 8000e60:	4805      	ldr	r0, [pc, #20]	; (8000e78 <DHT22_Start+0x4c>)
 8000e62:	f004 fe91 	bl	8005b88 <HAL_GPIO_WritePin>
	delay (30);   // wait for 30us
 8000e66:	201e      	movs	r0, #30
 8000e68:	f002 f88a 	bl	8002f80 <delay>

	DHT22_Set_Pin_Input(DHT22_PORT, DHT22_PIN);   // set as input
 8000e6c:	2180      	movs	r1, #128	; 0x80
 8000e6e:	4802      	ldr	r0, [pc, #8]	; (8000e78 <DHT22_Start+0x4c>)
 8000e70:	f7ff ffbe 	bl	8000df0 <DHT22_Set_Pin_Input>
}
 8000e74:	bf00      	nop
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	40021000 	.word	0x40021000

08000e7c <DHT22_Check_Response>:

uint8_t DHT22_Check_Response(void){
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0

	DHT22_Set_Pin_Input(DHT22_PORT, DHT22_PIN);   // set as input
 8000e82:	2180      	movs	r1, #128	; 0x80
 8000e84:	4815      	ldr	r0, [pc, #84]	; (8000edc <DHT22_Check_Response+0x60>)
 8000e86:	f7ff ffb3 	bl	8000df0 <DHT22_Set_Pin_Input>
	uint8_t Response = 0;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	71fb      	strb	r3, [r7, #7]
	delay (40);  // wait for 40us
 8000e8e:	2028      	movs	r0, #40	; 0x28
 8000e90:	f002 f876 	bl	8002f80 <delay>
	if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN))) // if the pin is low
 8000e94:	2180      	movs	r1, #128	; 0x80
 8000e96:	4811      	ldr	r0, [pc, #68]	; (8000edc <DHT22_Check_Response+0x60>)
 8000e98:	f004 fe5e 	bl	8005b58 <HAL_GPIO_ReadPin>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d10e      	bne.n	8000ec0 <DHT22_Check_Response+0x44>
	{
		delay (80);   // wait for 80us
 8000ea2:	2050      	movs	r0, #80	; 0x50
 8000ea4:	f002 f86c 	bl	8002f80 <delay>

		if ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN))) Response = 1;  // if the pin is high, response is ok
 8000ea8:	2180      	movs	r1, #128	; 0x80
 8000eaa:	480c      	ldr	r0, [pc, #48]	; (8000edc <DHT22_Check_Response+0x60>)
 8000eac:	f004 fe54 	bl	8005b58 <HAL_GPIO_ReadPin>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d002      	beq.n	8000ebc <DHT22_Check_Response+0x40>
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	71fb      	strb	r3, [r7, #7]
 8000eba:	e001      	b.n	8000ec0 <DHT22_Check_Response+0x44>
		else Response = -1;
 8000ebc:	23ff      	movs	r3, #255	; 0xff
 8000ebe:	71fb      	strb	r3, [r7, #7]
	}

	while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)));   // wait for the pin to go low
 8000ec0:	bf00      	nop
 8000ec2:	2180      	movs	r1, #128	; 0x80
 8000ec4:	4805      	ldr	r0, [pc, #20]	; (8000edc <DHT22_Check_Response+0x60>)
 8000ec6:	f004 fe47 	bl	8005b58 <HAL_GPIO_ReadPin>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d1f8      	bne.n	8000ec2 <DHT22_Check_Response+0x46>
	return Response;
 8000ed0:	79fb      	ldrb	r3, [r7, #7]
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40021000 	.word	0x40021000

08000ee0 <DHT22_Read>:

uint8_t DHT22_Read(void){
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0

	uint8_t i,j;
	for (j=0;j<8;j++)
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	71bb      	strb	r3, [r7, #6]
 8000eea:	e037      	b.n	8000f5c <DHT22_Read+0x7c>
	{
		while (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)));   // wait for the pin to go high
 8000eec:	bf00      	nop
 8000eee:	2180      	movs	r1, #128	; 0x80
 8000ef0:	481e      	ldr	r0, [pc, #120]	; (8000f6c <DHT22_Read+0x8c>)
 8000ef2:	f004 fe31 	bl	8005b58 <HAL_GPIO_ReadPin>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d0f8      	beq.n	8000eee <DHT22_Read+0xe>
		delay (40);   // wait for 40 us
 8000efc:	2028      	movs	r0, #40	; 0x28
 8000efe:	f002 f83f 	bl	8002f80 <delay>

		if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))   // if the pin is low
 8000f02:	2180      	movs	r1, #128	; 0x80
 8000f04:	4819      	ldr	r0, [pc, #100]	; (8000f6c <DHT22_Read+0x8c>)
 8000f06:	f004 fe27 	bl	8005b58 <HAL_GPIO_ReadPin>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d10e      	bne.n	8000f2e <DHT22_Read+0x4e>
		{
			i&= ~(1<<(7-j));   // write 0
 8000f10:	79bb      	ldrb	r3, [r7, #6]
 8000f12:	f1c3 0307 	rsb	r3, r3, #7
 8000f16:	2201      	movs	r2, #1
 8000f18:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1c:	b25b      	sxtb	r3, r3
 8000f1e:	43db      	mvns	r3, r3
 8000f20:	b25a      	sxtb	r2, r3
 8000f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f26:	4013      	ands	r3, r2
 8000f28:	b25b      	sxtb	r3, r3
 8000f2a:	71fb      	strb	r3, [r7, #7]
 8000f2c:	e00b      	b.n	8000f46 <DHT22_Read+0x66>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8000f2e:	79bb      	ldrb	r3, [r7, #6]
 8000f30:	f1c3 0307 	rsb	r3, r3, #7
 8000f34:	2201      	movs	r2, #1
 8000f36:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3a:	b25a      	sxtb	r2, r3
 8000f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	b25b      	sxtb	r3, r3
 8000f44:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)));  // wait for the pin to go low
 8000f46:	bf00      	nop
 8000f48:	2180      	movs	r1, #128	; 0x80
 8000f4a:	4808      	ldr	r0, [pc, #32]	; (8000f6c <DHT22_Read+0x8c>)
 8000f4c:	f004 fe04 	bl	8005b58 <HAL_GPIO_ReadPin>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d1f8      	bne.n	8000f48 <DHT22_Read+0x68>
	for (j=0;j<8;j++)
 8000f56:	79bb      	ldrb	r3, [r7, #6]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	71bb      	strb	r3, [r7, #6]
 8000f5c:	79bb      	ldrb	r3, [r7, #6]
 8000f5e:	2b07      	cmp	r3, #7
 8000f60:	d9c4      	bls.n	8000eec <DHT22_Read+0xc>
	}

	return i;
 8000f62:	79fb      	ldrb	r3, [r7, #7]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40021000 	.word	0x40021000

08000f70 <DHT22_getData>:

void DHT22_getData(DHT22_DataTypedef *DHT_Data){
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]

	  DHT22_Start();
 8000f78:	f7ff ff58 	bl	8000e2c <DHT22_Start>
	  DHT22_presence = DHT22_Check_Response();
 8000f7c:	f7ff ff7e 	bl	8000e7c <DHT22_Check_Response>
 8000f80:	4603      	mov	r3, r0
 8000f82:	b29a      	uxth	r2, r3
 8000f84:	4b30      	ldr	r3, [pc, #192]	; (8001048 <DHT22_getData+0xd8>)
 8000f86:	801a      	strh	r2, [r3, #0]

	  RH_byte1 = DHT22_Read();
 8000f88:	f7ff ffaa 	bl	8000ee0 <DHT22_Read>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	461a      	mov	r2, r3
 8000f90:	4b2e      	ldr	r3, [pc, #184]	; (800104c <DHT22_getData+0xdc>)
 8000f92:	701a      	strb	r2, [r3, #0]
	  RH_byte2 = DHT22_Read();
 8000f94:	f7ff ffa4 	bl	8000ee0 <DHT22_Read>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	4b2c      	ldr	r3, [pc, #176]	; (8001050 <DHT22_getData+0xe0>)
 8000f9e:	701a      	strb	r2, [r3, #0]
	  Temp_byte1 = DHT22_Read();
 8000fa0:	f7ff ff9e 	bl	8000ee0 <DHT22_Read>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	4b2a      	ldr	r3, [pc, #168]	; (8001054 <DHT22_getData+0xe4>)
 8000faa:	701a      	strb	r2, [r3, #0]
	  Temp_byte2 = DHT22_Read();
 8000fac:	f7ff ff98 	bl	8000ee0 <DHT22_Read>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	4b28      	ldr	r3, [pc, #160]	; (8001058 <DHT22_getData+0xe8>)
 8000fb6:	701a      	strb	r2, [r3, #0]

	  SUM = DHT22_Read();
 8000fb8:	f7ff ff92 	bl	8000ee0 <DHT22_Read>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	4b26      	ldr	r3, [pc, #152]	; (800105c <DHT22_getData+0xec>)
 8000fc2:	801a      	strh	r2, [r3, #0]

	  RH = ((RH_byte1<<8)|RH_byte2);
 8000fc4:	4b21      	ldr	r3, [pc, #132]	; (800104c <DHT22_getData+0xdc>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	021b      	lsls	r3, r3, #8
 8000fca:	b21a      	sxth	r2, r3
 8000fcc:	4b20      	ldr	r3, [pc, #128]	; (8001050 <DHT22_getData+0xe0>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	b21b      	sxth	r3, r3
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	b21b      	sxth	r3, r3
 8000fd6:	b29a      	uxth	r2, r3
 8000fd8:	4b21      	ldr	r3, [pc, #132]	; (8001060 <DHT22_getData+0xf0>)
 8000fda:	801a      	strh	r2, [r3, #0]
	  TEMP = ((Temp_byte1<<8)|Temp_byte2);
 8000fdc:	4b1d      	ldr	r3, [pc, #116]	; (8001054 <DHT22_getData+0xe4>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	021b      	lsls	r3, r3, #8
 8000fe2:	b21a      	sxth	r2, r3
 8000fe4:	4b1c      	ldr	r3, [pc, #112]	; (8001058 <DHT22_getData+0xe8>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	b21b      	sxth	r3, r3
 8000fea:	4313      	orrs	r3, r2
 8000fec:	b21b      	sxth	r3, r3
 8000fee:	b29a      	uxth	r2, r3
 8000ff0:	4b1c      	ldr	r3, [pc, #112]	; (8001064 <DHT22_getData+0xf4>)
 8000ff2:	801a      	strh	r2, [r3, #0]

	  DHT_Data->Temperature = (float) (TEMP/10.0);
 8000ff4:	4b1b      	ldr	r3, [pc, #108]	; (8001064 <DHT22_getData+0xf4>)
 8000ff6:	881b      	ldrh	r3, [r3, #0]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff fa93 	bl	8000524 <__aeabi_i2d>
 8000ffe:	f04f 0200 	mov.w	r2, #0
 8001002:	4b19      	ldr	r3, [pc, #100]	; (8001068 <DHT22_getData+0xf8>)
 8001004:	f7ff fc22 	bl	800084c <__aeabi_ddiv>
 8001008:	4602      	mov	r2, r0
 800100a:	460b      	mov	r3, r1
 800100c:	4610      	mov	r0, r2
 800100e:	4619      	mov	r1, r3
 8001010:	f7ff fd04 	bl	8000a1c <__aeabi_d2f>
 8001014:	4602      	mov	r2, r0
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	601a      	str	r2, [r3, #0]
	  DHT_Data->Humidity = (float) (RH/10.0);
 800101a:	4b11      	ldr	r3, [pc, #68]	; (8001060 <DHT22_getData+0xf0>)
 800101c:	881b      	ldrh	r3, [r3, #0]
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fa80 	bl	8000524 <__aeabi_i2d>
 8001024:	f04f 0200 	mov.w	r2, #0
 8001028:	4b0f      	ldr	r3, [pc, #60]	; (8001068 <DHT22_getData+0xf8>)
 800102a:	f7ff fc0f 	bl	800084c <__aeabi_ddiv>
 800102e:	4602      	mov	r2, r0
 8001030:	460b      	mov	r3, r1
 8001032:	4610      	mov	r0, r2
 8001034:	4619      	mov	r1, r3
 8001036:	f7ff fcf1 	bl	8000a1c <__aeabi_d2f>
 800103a:	4602      	mov	r2, r0
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	605a      	str	r2, [r3, #4]
}
 8001040:	bf00      	nop
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	2000008c 	.word	0x2000008c
 800104c:	20000909 	.word	0x20000909
 8001050:	2000090d 	.word	0x2000090d
 8001054:	20000908 	.word	0x20000908
 8001058:	2000090c 	.word	0x2000090c
 800105c:	2000090a 	.word	0x2000090a
 8001060:	20000904 	.word	0x20000904
 8001064:	20000906 	.word	0x20000906
 8001068:	40240000 	.word	0x40240000

0800106c <ESP_clearBuffer>:
char *Terminate = "</body></html>";


/*****************************************************************************************************************************************/

void ESP_clearBuffer(void){
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0

	memset(buffer_app, 0, 60);
 8001070:	223c      	movs	r2, #60	; 0x3c
 8001072:	2100      	movs	r1, #0
 8001074:	4803      	ldr	r0, [pc, #12]	; (8001084 <ESP_clearBuffer+0x18>)
 8001076:	f007 f9a3 	bl	80083c0 <memset>
	buffer_index = 0;
 800107a:	4b03      	ldr	r3, [pc, #12]	; (8001088 <ESP_clearBuffer+0x1c>)
 800107c:	2200      	movs	r2, #0
 800107e:	801a      	strh	r2, [r3, #0]
}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000934 	.word	0x20000934
 8001088:	20000a56 	.word	0x20000a56

0800108c <ESP_Init>:


void ESP_Init(char *SSID, char *PASSWD){
 800108c:	b580      	push	{r7, lr}
 800108e:	b09a      	sub	sp, #104	; 0x68
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]

	ESP_clearBuffer();
 8001096:	f7ff ffe9 	bl	800106c <ESP_clearBuffer>
	char data[80];

	ringInit();
 800109a:	f001 fb3f 	bl	800271c <ringInit>

	HAL_Delay(1000);
 800109e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010a2:	f003 fe29 	bl	8004cf8 <HAL_Delay>

	/********** AT **********/

	UART_send("AT\r\n", WiFi_UART);
 80010a6:	4974      	ldr	r1, [pc, #464]	; (8001278 <ESP_Init+0x1ec>)
 80010a8:	4874      	ldr	r0, [pc, #464]	; (800127c <ESP_Init+0x1f0>)
 80010aa:	f001 fcf5 	bl	8002a98 <UART_send>
	while(!(UART_waitFor("OK\r\n", WiFi_UART)));
 80010ae:	bf00      	nop
 80010b0:	4971      	ldr	r1, [pc, #452]	; (8001278 <ESP_Init+0x1ec>)
 80010b2:	4873      	ldr	r0, [pc, #460]	; (8001280 <ESP_Init+0x1f4>)
 80010b4:	f001 fd86 	bl	8002bc4 <UART_waitFor>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d0f8      	beq.n	80010b0 <ESP_Init+0x24>
	UART_send("AT  ---->  OK\n", PC_UART);
 80010be:	4971      	ldr	r1, [pc, #452]	; (8001284 <ESP_Init+0x1f8>)
 80010c0:	4871      	ldr	r0, [pc, #452]	; (8001288 <ESP_Init+0x1fc>)
 80010c2:	f001 fce9 	bl	8002a98 <UART_send>


	HAL_Delay(2000);
 80010c6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80010ca:	f003 fe15 	bl	8004cf8 <HAL_Delay>


	/********** AT+RST **********/
	UART_send("AT+RST\r\n", WiFi_UART);
 80010ce:	496a      	ldr	r1, [pc, #424]	; (8001278 <ESP_Init+0x1ec>)
 80010d0:	486e      	ldr	r0, [pc, #440]	; (800128c <ESP_Init+0x200>)
 80010d2:	f001 fce1 	bl	8002a98 <UART_send>
	UART_send("\nReseteando ", PC_UART);
 80010d6:	496b      	ldr	r1, [pc, #428]	; (8001284 <ESP_Init+0x1f8>)
 80010d8:	486d      	ldr	r0, [pc, #436]	; (8001290 <ESP_Init+0x204>)
 80010da:	f001 fcdd 	bl	8002a98 <UART_send>

	for (int i=0; i<3; i++)
 80010de:	2300      	movs	r3, #0
 80010e0:	667b      	str	r3, [r7, #100]	; 0x64
 80010e2:	e00a      	b.n	80010fa <ESP_Init+0x6e>
	{
		UART_send(" . ", PC_UART);
 80010e4:	4967      	ldr	r1, [pc, #412]	; (8001284 <ESP_Init+0x1f8>)
 80010e6:	486b      	ldr	r0, [pc, #428]	; (8001294 <ESP_Init+0x208>)
 80010e8:	f001 fcd6 	bl	8002a98 <UART_send>
		HAL_Delay(1500);
 80010ec:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80010f0:	f003 fe02 	bl	8004cf8 <HAL_Delay>
	for (int i=0; i<3; i++)
 80010f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80010f6:	3301      	adds	r3, #1
 80010f8:	667b      	str	r3, [r7, #100]	; 0x64
 80010fa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	ddf1      	ble.n	80010e4 <ESP_Init+0x58>
	}


	/********** AT **********/
	UART_send("AT\r\n", WiFi_UART);
 8001100:	495d      	ldr	r1, [pc, #372]	; (8001278 <ESP_Init+0x1ec>)
 8001102:	485e      	ldr	r0, [pc, #376]	; (800127c <ESP_Init+0x1f0>)
 8001104:	f001 fcc8 	bl	8002a98 <UART_send>
	while(!(UART_waitFor("OK\r\n", WiFi_UART)));
 8001108:	bf00      	nop
 800110a:	495b      	ldr	r1, [pc, #364]	; (8001278 <ESP_Init+0x1ec>)
 800110c:	485c      	ldr	r0, [pc, #368]	; (8001280 <ESP_Init+0x1f4>)
 800110e:	f001 fd59 	bl	8002bc4 <UART_waitFor>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d0f8      	beq.n	800110a <ESP_Init+0x7e>
	UART_send("\n\nAT  ---->  OK\n\n", PC_UART);
 8001118:	495a      	ldr	r1, [pc, #360]	; (8001284 <ESP_Init+0x1f8>)
 800111a:	485f      	ldr	r0, [pc, #380]	; (8001298 <ESP_Init+0x20c>)
 800111c:	f001 fcbc 	bl	8002a98 <UART_send>


	HAL_Delay(2000);
 8001120:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001124:	f003 fde8 	bl	8004cf8 <HAL_Delay>


	/********** AT+CWMODE=3 **********/
	UART_send("AT+CWMODE=3\r\n", WiFi_UART);
 8001128:	4953      	ldr	r1, [pc, #332]	; (8001278 <ESP_Init+0x1ec>)
 800112a:	485c      	ldr	r0, [pc, #368]	; (800129c <ESP_Init+0x210>)
 800112c:	f001 fcb4 	bl	8002a98 <UART_send>
	while (!(UART_waitFor("OK\r\n", WiFi_UART)));
 8001130:	bf00      	nop
 8001132:	4951      	ldr	r1, [pc, #324]	; (8001278 <ESP_Init+0x1ec>)
 8001134:	4852      	ldr	r0, [pc, #328]	; (8001280 <ESP_Init+0x1f4>)
 8001136:	f001 fd45 	bl	8002bc4 <UART_waitFor>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d0f8      	beq.n	8001132 <ESP_Init+0xa6>
	UART_send("CW MODE  ---->  3\n\n", PC_UART);
 8001140:	4950      	ldr	r1, [pc, #320]	; (8001284 <ESP_Init+0x1f8>)
 8001142:	4857      	ldr	r0, [pc, #348]	; (80012a0 <ESP_Init+0x214>)
 8001144:	f001 fca8 	bl	8002a98 <UART_send>


	/********** AT+CWJAP="SSID","PASSWD" **********/
	UART_send("Conectando con la RED proporcionada ", PC_UART);
 8001148:	494e      	ldr	r1, [pc, #312]	; (8001284 <ESP_Init+0x1f8>)
 800114a:	4856      	ldr	r0, [pc, #344]	; (80012a4 <ESP_Init+0x218>)
 800114c:	f001 fca4 	bl	8002a98 <UART_send>

	for (int i=0; i<3; i++)
 8001150:	2300      	movs	r3, #0
 8001152:	663b      	str	r3, [r7, #96]	; 0x60
 8001154:	e00a      	b.n	800116c <ESP_Init+0xe0>
	{
		UART_send(" . ", PC_UART);
 8001156:	494b      	ldr	r1, [pc, #300]	; (8001284 <ESP_Init+0x1f8>)
 8001158:	484e      	ldr	r0, [pc, #312]	; (8001294 <ESP_Init+0x208>)
 800115a:	f001 fc9d 	bl	8002a98 <UART_send>
		HAL_Delay(1500);
 800115e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001162:	f003 fdc9 	bl	8004cf8 <HAL_Delay>
	for (int i=0; i<3; i++)
 8001166:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001168:	3301      	adds	r3, #1
 800116a:	663b      	str	r3, [r7, #96]	; 0x60
 800116c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800116e:	2b02      	cmp	r3, #2
 8001170:	ddf1      	ble.n	8001156 <ESP_Init+0xca>
	}

	sprintf (data, "AT+CWJAP=\"%s\",\"%s\"\r\n", SSID, PASSWD);
 8001172:	f107 000c 	add.w	r0, r7, #12
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	494b      	ldr	r1, [pc, #300]	; (80012a8 <ESP_Init+0x21c>)
 800117c:	f007 f928 	bl	80083d0 <siprintf>
	UART_send(data, WiFi_UART);
 8001180:	f107 030c 	add.w	r3, r7, #12
 8001184:	493c      	ldr	r1, [pc, #240]	; (8001278 <ESP_Init+0x1ec>)
 8001186:	4618      	mov	r0, r3
 8001188:	f001 fc86 	bl	8002a98 <UART_send>
	while (!(UART_waitFor("WIFI GOT IP\r\n\r\nOK\r\n", WiFi_UART)));
 800118c:	bf00      	nop
 800118e:	493a      	ldr	r1, [pc, #232]	; (8001278 <ESP_Init+0x1ec>)
 8001190:	4846      	ldr	r0, [pc, #280]	; (80012ac <ESP_Init+0x220>)
 8001192:	f001 fd17 	bl	8002bc4 <UART_waitFor>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d0f8      	beq.n	800118e <ESP_Init+0x102>
	sprintf (data, "\n\nConectado a  \"%s\"\n\n", SSID);
 800119c:	f107 030c 	add.w	r3, r7, #12
 80011a0:	687a      	ldr	r2, [r7, #4]
 80011a2:	4943      	ldr	r1, [pc, #268]	; (80012b0 <ESP_Init+0x224>)
 80011a4:	4618      	mov	r0, r3
 80011a6:	f007 f913 	bl	80083d0 <siprintf>
	UART_send(data,PC_UART);
 80011aa:	f107 030c 	add.w	r3, r7, #12
 80011ae:	4935      	ldr	r1, [pc, #212]	; (8001284 <ESP_Init+0x1f8>)
 80011b0:	4618      	mov	r0, r3
 80011b2:	f001 fc71 	bl	8002a98 <UART_send>
	//UART_send("AT+CIPSTA?\r\n", WiFi_UART);
	//sprintf (data, "AT+CIPSTA?\r\n");


	/********** AT+CIFSR **********/
	UART_send("AT+CIFSR\r\n", WiFi_UART);
 80011b6:	4930      	ldr	r1, [pc, #192]	; (8001278 <ESP_Init+0x1ec>)
 80011b8:	483e      	ldr	r0, [pc, #248]	; (80012b4 <ESP_Init+0x228>)
 80011ba:	f001 fc6d 	bl	8002a98 <UART_send>
	while (!(UART_waitFor("CIFSR:STAIP,\"", WiFi_UART)));
 80011be:	bf00      	nop
 80011c0:	492d      	ldr	r1, [pc, #180]	; (8001278 <ESP_Init+0x1ec>)
 80011c2:	483d      	ldr	r0, [pc, #244]	; (80012b8 <ESP_Init+0x22c>)
 80011c4:	f001 fcfe 	bl	8002bc4 <UART_waitFor>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d0f8      	beq.n	80011c0 <ESP_Init+0x134>
	while (!(UART_copyUpto("\"",buffer, WiFi_UART)));
 80011ce:	bf00      	nop
 80011d0:	4a29      	ldr	r2, [pc, #164]	; (8001278 <ESP_Init+0x1ec>)
 80011d2:	493a      	ldr	r1, [pc, #232]	; (80012bc <ESP_Init+0x230>)
 80011d4:	483a      	ldr	r0, [pc, #232]	; (80012c0 <ESP_Init+0x234>)
 80011d6:	f001 fc77 	bl	8002ac8 <UART_copyUpto>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d0f7      	beq.n	80011d0 <ESP_Init+0x144>
	while (!(UART_waitFor("OK\r\n", WiFi_UART)));
 80011e0:	bf00      	nop
 80011e2:	4925      	ldr	r1, [pc, #148]	; (8001278 <ESP_Init+0x1ec>)
 80011e4:	4826      	ldr	r0, [pc, #152]	; (8001280 <ESP_Init+0x1f4>)
 80011e6:	f001 fced 	bl	8002bc4 <UART_waitFor>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d0f8      	beq.n	80011e2 <ESP_Init+0x156>
	int len = strlen (buffer);
 80011f0:	4832      	ldr	r0, [pc, #200]	; (80012bc <ESP_Init+0x230>)
 80011f2:	f7fe ffed 	bl	80001d0 <strlen>
 80011f6:	4603      	mov	r3, r0
 80011f8:	65fb      	str	r3, [r7, #92]	; 0x5c
	buffer[len-1] = '\0';
 80011fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80011fc:	3b01      	subs	r3, #1
 80011fe:	4a2f      	ldr	r2, [pc, #188]	; (80012bc <ESP_Init+0x230>)
 8001200:	2100      	movs	r1, #0
 8001202:	54d1      	strb	r1, [r2, r3]
	sprintf (data, "IP :  %s\n\n", buffer);
 8001204:	f107 030c 	add.w	r3, r7, #12
 8001208:	4a2c      	ldr	r2, [pc, #176]	; (80012bc <ESP_Init+0x230>)
 800120a:	492e      	ldr	r1, [pc, #184]	; (80012c4 <ESP_Init+0x238>)
 800120c:	4618      	mov	r0, r3
 800120e:	f007 f8df 	bl	80083d0 <siprintf>
	UART_send(data, PC_UART);
 8001212:	f107 030c 	add.w	r3, r7, #12
 8001216:	491b      	ldr	r1, [pc, #108]	; (8001284 <ESP_Init+0x1f8>)
 8001218:	4618      	mov	r0, r3
 800121a:	f001 fc3d 	bl	8002a98 <UART_send>


	/********** AT+CIPMUX=1 **********/
	UART_send("AT+CIPMUX=1\r\n", WiFi_UART);
 800121e:	4916      	ldr	r1, [pc, #88]	; (8001278 <ESP_Init+0x1ec>)
 8001220:	4829      	ldr	r0, [pc, #164]	; (80012c8 <ESP_Init+0x23c>)
 8001222:	f001 fc39 	bl	8002a98 <UART_send>
	while (!(UART_waitFor("AT+CIPMUX=1\r\r\n\r\nOK\r\n", WiFi_UART)));
 8001226:	bf00      	nop
 8001228:	4913      	ldr	r1, [pc, #76]	; (8001278 <ESP_Init+0x1ec>)
 800122a:	4828      	ldr	r0, [pc, #160]	; (80012cc <ESP_Init+0x240>)
 800122c:	f001 fcca 	bl	8002bc4 <UART_waitFor>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d0f8      	beq.n	8001228 <ESP_Init+0x19c>
	UART_send("CIPMUX  ---->  OK\n\n", PC_UART);
 8001236:	4913      	ldr	r1, [pc, #76]	; (8001284 <ESP_Init+0x1f8>)
 8001238:	4825      	ldr	r0, [pc, #148]	; (80012d0 <ESP_Init+0x244>)
 800123a:	f001 fc2d 	bl	8002a98 <UART_send>
	//while (!(UART_waitFor("OK\r\n", WiFi_UART)));
	//UART_send("CIPSTART  ---->  OK\n\n", PC_UART);


	/********** AT+CIPSERVER=1,80 **********/
	UART_send("AT+CIPSERVER=1,80\r\n", WiFi_UART);
 800123e:	490e      	ldr	r1, [pc, #56]	; (8001278 <ESP_Init+0x1ec>)
 8001240:	4824      	ldr	r0, [pc, #144]	; (80012d4 <ESP_Init+0x248>)
 8001242:	f001 fc29 	bl	8002a98 <UART_send>
	while (!(UART_waitFor("OK\r\n", WiFi_UART)));
 8001246:	bf00      	nop
 8001248:	490b      	ldr	r1, [pc, #44]	; (8001278 <ESP_Init+0x1ec>)
 800124a:	480d      	ldr	r0, [pc, #52]	; (8001280 <ESP_Init+0x1f4>)
 800124c:	f001 fcba 	bl	8002bc4 <UART_waitFor>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d0f8      	beq.n	8001248 <ESP_Init+0x1bc>
	UART_send("CIPSERVER  ---->  OK\n\n", PC_UART);
 8001256:	490b      	ldr	r1, [pc, #44]	; (8001284 <ESP_Init+0x1f8>)
 8001258:	481f      	ldr	r0, [pc, #124]	; (80012d8 <ESP_Init+0x24c>)
 800125a:	f001 fc1d 	bl	8002a98 <UART_send>


	/********** FIN **********/
	UART_send("Conectado a la IP\n\n", PC_UART);
 800125e:	4909      	ldr	r1, [pc, #36]	; (8001284 <ESP_Init+0x1f8>)
 8001260:	481e      	ldr	r0, [pc, #120]	; (80012dc <ESP_Init+0x250>)
 8001262:	f001 fc19 	bl	8002a98 <UART_send>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1); // CONNECTED
 8001266:	2201      	movs	r2, #1
 8001268:	2101      	movs	r1, #1
 800126a:	481d      	ldr	r0, [pc, #116]	; (80012e0 <ESP_Init+0x254>)
 800126c:	f004 fc8c 	bl	8005b88 <HAL_GPIO_WritePin>
}
 8001270:	bf00      	nop
 8001272:	3768      	adds	r7, #104	; 0x68
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	20000e10 	.word	0x20000e10
 800127c:	08009058 	.word	0x08009058
 8001280:	08009060 	.word	0x08009060
 8001284:	20000d84 	.word	0x20000d84
 8001288:	08009068 	.word	0x08009068
 800128c:	08009078 	.word	0x08009078
 8001290:	08009084 	.word	0x08009084
 8001294:	08009094 	.word	0x08009094
 8001298:	08009098 	.word	0x08009098
 800129c:	080090ac 	.word	0x080090ac
 80012a0:	080090bc 	.word	0x080090bc
 80012a4:	080090d0 	.word	0x080090d0
 80012a8:	080090f8 	.word	0x080090f8
 80012ac:	08009110 	.word	0x08009110
 80012b0:	08009124 	.word	0x08009124
 80012b4:	0800913c 	.word	0x0800913c
 80012b8:	08009148 	.word	0x08009148
 80012bc:	2000098c 	.word	0x2000098c
 80012c0:	08009158 	.word	0x08009158
 80012c4:	0800915c 	.word	0x0800915c
 80012c8:	08009168 	.word	0x08009168
 80012cc:	08009178 	.word	0x08009178
 80012d0:	08009190 	.word	0x08009190
 80012d4:	080091a4 	.word	0x080091a4
 80012d8:	080091b8 	.word	0x080091b8
 80012dc:	080091d0 	.word	0x080091d0
 80012e0:	40020800 	.word	0x40020800

080012e4 <ESP_messageHandler>:
	}
	return -1;
}


void ESP_messageHandler(void){
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0

	//__HAL_UART_DISABLE_IT(&huart2, UART_IT_RXNE);

	memset(textrc, 0, 100);
 80012e8:	2264      	movs	r2, #100	; 0x64
 80012ea:	2100      	movs	r1, #0
 80012ec:	48a2      	ldr	r0, [pc, #648]	; (8001578 <ESP_messageHandler+0x294>)
 80012ee:	f007 f867 	bl	80083c0 <memset>

	HAL_UART_Receive(&huart2, (uint8_t *)textrc, 100, 100); //(uint8_t *)
 80012f2:	2364      	movs	r3, #100	; 0x64
 80012f4:	2264      	movs	r2, #100	; 0x64
 80012f6:	49a0      	ldr	r1, [pc, #640]	; (8001578 <ESP_messageHandler+0x294>)
 80012f8:	48a0      	ldr	r0, [pc, #640]	; (800157c <ESP_messageHandler+0x298>)
 80012fa:	f006 f90c 	bl	8007516 <HAL_UART_Receive>

	HAL_UART_Transmit(&huart6, (uint8_t *)textrc, 100, HAL_MAX_DELAY);
 80012fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001302:	2264      	movs	r2, #100	; 0x64
 8001304:	499c      	ldr	r1, [pc, #624]	; (8001578 <ESP_messageHandler+0x294>)
 8001306:	489e      	ldr	r0, [pc, #632]	; (8001580 <ESP_messageHandler+0x29c>)
 8001308:	f006 f873 	bl	80073f2 <HAL_UART_Transmit>
	UART_send("\n", PC_UART);
 800130c:	499c      	ldr	r1, [pc, #624]	; (8001580 <ESP_messageHandler+0x29c>)
 800130e:	489d      	ldr	r0, [pc, #628]	; (8001584 <ESP_messageHandler+0x2a0>)
 8001310:	f001 fbc2 	bl	8002a98 <UART_send>

	fragment[0] = textrc[25]; // Asignaci√≥n de Fragmento
 8001314:	4b98      	ldr	r3, [pc, #608]	; (8001578 <ESP_messageHandler+0x294>)
 8001316:	7e5a      	ldrb	r2, [r3, #25]
 8001318:	4b9b      	ldr	r3, [pc, #620]	; (8001588 <ESP_messageHandler+0x2a4>)
 800131a:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart6, (uint8_t *)fragment, 1, HAL_MAX_DELAY);
 800131c:	f04f 33ff 	mov.w	r3, #4294967295
 8001320:	2201      	movs	r2, #1
 8001322:	4999      	ldr	r1, [pc, #612]	; (8001588 <ESP_messageHandler+0x2a4>)
 8001324:	4896      	ldr	r0, [pc, #600]	; (8001580 <ESP_messageHandler+0x29c>)
 8001326:	f006 f864 	bl	80073f2 <HAL_UART_Transmit>
	UART_send("\n", PC_UART);
 800132a:	4995      	ldr	r1, [pc, #596]	; (8001580 <ESP_messageHandler+0x29c>)
 800132c:	4895      	ldr	r0, [pc, #596]	; (8001584 <ESP_messageHandler+0x2a0>)
 800132e:	f001 fbb3 	bl	8002a98 <UART_send>


	// SENSORES DHT22
	actSensor = 0;
 8001332:	4b96      	ldr	r3, [pc, #600]	; (800158c <ESP_messageHandler+0x2a8>)
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]

	if(textrc[27] == '[') actSensor = 1;
 8001338:	4b8f      	ldr	r3, [pc, #572]	; (8001578 <ESP_messageHandler+0x294>)
 800133a:	7edb      	ldrb	r3, [r3, #27]
 800133c:	2b5b      	cmp	r3, #91	; 0x5b
 800133e:	d102      	bne.n	8001346 <ESP_messageHandler+0x62>
 8001340:	4b92      	ldr	r3, [pc, #584]	; (800158c <ESP_messageHandler+0x2a8>)
 8001342:	2201      	movs	r2, #1
 8001344:	601a      	str	r2, [r3, #0]

	// SEGURIDAD
	if (fragment[0] == 's'){
 8001346:	4b90      	ldr	r3, [pc, #576]	; (8001588 <ESP_messageHandler+0x2a4>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b73      	cmp	r3, #115	; 0x73
 800134c:	d10b      	bne.n	8001366 <ESP_messageHandler+0x82>
		UART_send("SEGURIDAD \n", PC_UART);
 800134e:	498c      	ldr	r1, [pc, #560]	; (8001580 <ESP_messageHandler+0x29c>)
 8001350:	488f      	ldr	r0, [pc, #572]	; (8001590 <ESP_messageHandler+0x2ac>)
 8001352:	f001 fba1 	bl	8002a98 <UART_send>
		vSeg[0] = textrc[28]; // Alarma Interior
 8001356:	4b88      	ldr	r3, [pc, #544]	; (8001578 <ESP_messageHandler+0x294>)
 8001358:	7f1a      	ldrb	r2, [r3, #28]
 800135a:	4b8e      	ldr	r3, [pc, #568]	; (8001594 <ESP_messageHandler+0x2b0>)
 800135c:	701a      	strb	r2, [r3, #0]
		vSeg[1] = textrc[31]; // Alarma Exterior
 800135e:	4b86      	ldr	r3, [pc, #536]	; (8001578 <ESP_messageHandler+0x294>)
 8001360:	7fda      	ldrb	r2, [r3, #31]
 8001362:	4b8c      	ldr	r3, [pc, #560]	; (8001594 <ESP_messageHandler+0x2b0>)
 8001364:	705a      	strb	r2, [r3, #1]
	}

	// ILUMINACI√ìN
	if (fragment[0] == 'i'){
 8001366:	4b88      	ldr	r3, [pc, #544]	; (8001588 <ESP_messageHandler+0x2a4>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	2b69      	cmp	r3, #105	; 0x69
 800136c:	f040 82c9 	bne.w	8001902 <ESP_messageHandler+0x61e>
		UART_send("ILUMINACION \n", PC_UART);
 8001370:	4983      	ldr	r1, [pc, #524]	; (8001580 <ESP_messageHandler+0x29c>)
 8001372:	4889      	ldr	r0, [pc, #548]	; (8001598 <ESP_messageHandler+0x2b4>)
 8001374:	f001 fb90 	bl	8002a98 <UART_send>
		vIlum[0] = textrc[28]; 	// Luz Sala
 8001378:	4b7f      	ldr	r3, [pc, #508]	; (8001578 <ESP_messageHandler+0x294>)
 800137a:	7f1a      	ldrb	r2, [r3, #28]
 800137c:	4b87      	ldr	r3, [pc, #540]	; (800159c <ESP_messageHandler+0x2b8>)
 800137e:	701a      	strb	r2, [r3, #0]
		vIlum[1] = textrc[31]; 	// Luz Comedor
 8001380:	4b7d      	ldr	r3, [pc, #500]	; (8001578 <ESP_messageHandler+0x294>)
 8001382:	7fda      	ldrb	r2, [r3, #31]
 8001384:	4b85      	ldr	r3, [pc, #532]	; (800159c <ESP_messageHandler+0x2b8>)
 8001386:	705a      	strb	r2, [r3, #1]
		vIlum[2] = textrc[34]; 	// Luz Ambiente
 8001388:	4b7b      	ldr	r3, [pc, #492]	; (8001578 <ESP_messageHandler+0x294>)
 800138a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800138e:	4b83      	ldr	r3, [pc, #524]	; (800159c <ESP_messageHandler+0x2b8>)
 8001390:	709a      	strb	r2, [r3, #2]
		vIlum[3] = textrc[37]; 	// Luz Recibidor
 8001392:	4b79      	ldr	r3, [pc, #484]	; (8001578 <ESP_messageHandler+0x294>)
 8001394:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001398:	4b80      	ldr	r3, [pc, #512]	; (800159c <ESP_messageHandler+0x2b8>)
 800139a:	70da      	strb	r2, [r3, #3]
		vIlum[4] = textrc[40]; 	// Luz Cocina
 800139c:	4b76      	ldr	r3, [pc, #472]	; (8001578 <ESP_messageHandler+0x294>)
 800139e:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80013a2:	4b7e      	ldr	r3, [pc, #504]	; (800159c <ESP_messageHandler+0x2b8>)
 80013a4:	711a      	strb	r2, [r3, #4]
		vIlum[5] = textrc[43]; 	// Luz Fregadero
 80013a6:	4b74      	ldr	r3, [pc, #464]	; (8001578 <ESP_messageHandler+0x294>)
 80013a8:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 80013ac:	4b7b      	ldr	r3, [pc, #492]	; (800159c <ESP_messageHandler+0x2b8>)
 80013ae:	715a      	strb	r2, [r3, #5]
		vIlum[6] = textrc[46]; 	// Luz Ba√±o
 80013b0:	4b71      	ldr	r3, [pc, #452]	; (8001578 <ESP_messageHandler+0x294>)
 80013b2:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 80013b6:	4b79      	ldr	r3, [pc, #484]	; (800159c <ESP_messageHandler+0x2b8>)
 80013b8:	719a      	strb	r2, [r3, #6]
		vIlum[7] = textrc[49]; 	// Luz Espejo
 80013ba:	4b6f      	ldr	r3, [pc, #444]	; (8001578 <ESP_messageHandler+0x294>)
 80013bc:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 80013c0:	4b76      	ldr	r3, [pc, #472]	; (800159c <ESP_messageHandler+0x2b8>)
 80013c2:	71da      	strb	r2, [r3, #7]
		vIlum[8] = textrc[52]; 	// Luz Dormitorio
 80013c4:	4b6c      	ldr	r3, [pc, #432]	; (8001578 <ESP_messageHandler+0x294>)
 80013c6:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 80013ca:	4b74      	ldr	r3, [pc, #464]	; (800159c <ESP_messageHandler+0x2b8>)
 80013cc:	721a      	strb	r2, [r3, #8]
		vIlum[9] = textrc[55]; 	// Luz Mesita Izq
 80013ce:	4b6a      	ldr	r3, [pc, #424]	; (8001578 <ESP_messageHandler+0x294>)
 80013d0:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 80013d4:	4b71      	ldr	r3, [pc, #452]	; (800159c <ESP_messageHandler+0x2b8>)
 80013d6:	725a      	strb	r2, [r3, #9]
		vIlum[10] = textrc[58]; // Luz Mesita Dch
 80013d8:	4b67      	ldr	r3, [pc, #412]	; (8001578 <ESP_messageHandler+0x294>)
 80013da:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
 80013de:	4b6f      	ldr	r3, [pc, #444]	; (800159c <ESP_messageHandler+0x2b8>)
 80013e0:	729a      	strb	r2, [r3, #10]
		vIlum[11] = textrc[61]; // Luz Oficina
 80013e2:	4b65      	ldr	r3, [pc, #404]	; (8001578 <ESP_messageHandler+0x294>)
 80013e4:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 80013e8:	4b6c      	ldr	r3, [pc, #432]	; (800159c <ESP_messageHandler+0x2b8>)
 80013ea:	72da      	strb	r2, [r3, #11]
		vIlum[12] = textrc[64]; // Luz Gaming
 80013ec:	4b62      	ldr	r3, [pc, #392]	; (8001578 <ESP_messageHandler+0x294>)
 80013ee:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80013f2:	4b6a      	ldr	r3, [pc, #424]	; (800159c <ESP_messageHandler+0x2b8>)
 80013f4:	731a      	strb	r2, [r3, #12]
		vIlum[13] = textrc[67]; // Luz Rx100
 80013f6:	4b60      	ldr	r3, [pc, #384]	; (8001578 <ESP_messageHandler+0x294>)
 80013f8:	f893 2043 	ldrb.w	r2, [r3, #67]	; 0x43
 80013fc:	4b67      	ldr	r3, [pc, #412]	; (800159c <ESP_messageHandler+0x2b8>)
 80013fe:	735a      	strb	r2, [r3, #13]
		vIlum[14] = textrc[68]; // Luz Rx10
 8001400:	4b5d      	ldr	r3, [pc, #372]	; (8001578 <ESP_messageHandler+0x294>)
 8001402:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8001406:	4b65      	ldr	r3, [pc, #404]	; (800159c <ESP_messageHandler+0x2b8>)
 8001408:	739a      	strb	r2, [r3, #14]
		vIlum[15] = textrc[69]; // Luz Rx1
 800140a:	4b5b      	ldr	r3, [pc, #364]	; (8001578 <ESP_messageHandler+0x294>)
 800140c:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8001410:	4b62      	ldr	r3, [pc, #392]	; (800159c <ESP_messageHandler+0x2b8>)
 8001412:	73da      	strb	r2, [r3, #15]
		vIlum[16] = textrc[72]; // Luz Gx100
 8001414:	4b58      	ldr	r3, [pc, #352]	; (8001578 <ESP_messageHandler+0x294>)
 8001416:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800141a:	4b60      	ldr	r3, [pc, #384]	; (800159c <ESP_messageHandler+0x2b8>)
 800141c:	741a      	strb	r2, [r3, #16]
		vIlum[17] = textrc[73]; // Luz Gx10
 800141e:	4b56      	ldr	r3, [pc, #344]	; (8001578 <ESP_messageHandler+0x294>)
 8001420:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
 8001424:	4b5d      	ldr	r3, [pc, #372]	; (800159c <ESP_messageHandler+0x2b8>)
 8001426:	745a      	strb	r2, [r3, #17]
		vIlum[18] = textrc[74]; // Luz Gx1
 8001428:	4b53      	ldr	r3, [pc, #332]	; (8001578 <ESP_messageHandler+0x294>)
 800142a:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
 800142e:	4b5b      	ldr	r3, [pc, #364]	; (800159c <ESP_messageHandler+0x2b8>)
 8001430:	749a      	strb	r2, [r3, #18]
		vIlum[19] = textrc[77]; // Luz Bx100
 8001432:	4b51      	ldr	r3, [pc, #324]	; (8001578 <ESP_messageHandler+0x294>)
 8001434:	f893 204d 	ldrb.w	r2, [r3, #77]	; 0x4d
 8001438:	4b58      	ldr	r3, [pc, #352]	; (800159c <ESP_messageHandler+0x2b8>)
 800143a:	74da      	strb	r2, [r3, #19]
		vIlum[20] = textrc[78]; // Luz Bx10
 800143c:	4b4e      	ldr	r3, [pc, #312]	; (8001578 <ESP_messageHandler+0x294>)
 800143e:	f893 204e 	ldrb.w	r2, [r3, #78]	; 0x4e
 8001442:	4b56      	ldr	r3, [pc, #344]	; (800159c <ESP_messageHandler+0x2b8>)
 8001444:	751a      	strb	r2, [r3, #20]
		vIlum[21] = textrc[79]; // Luz Bx1
 8001446:	4b4c      	ldr	r3, [pc, #304]	; (8001578 <ESP_messageHandler+0x294>)
 8001448:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
 800144c:	4b53      	ldr	r3, [pc, #332]	; (800159c <ESP_messageHandler+0x2b8>)
 800144e:	755a      	strb	r2, [r3, #21]
		vIlum[22] = textrc[82]; // Luz Garaje
 8001450:	4b49      	ldr	r3, [pc, #292]	; (8001578 <ESP_messageHandler+0x294>)
 8001452:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
 8001456:	4b51      	ldr	r3, [pc, #324]	; (800159c <ESP_messageHandler+0x2b8>)
 8001458:	759a      	strb	r2, [r3, #22]
		vIlum[23] = textrc[85]; // Luz Jard√≠n
 800145a:	4b47      	ldr	r3, [pc, #284]	; (8001578 <ESP_messageHandler+0x294>)
 800145c:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 8001460:	4b4e      	ldr	r3, [pc, #312]	; (800159c <ESP_messageHandler+0x2b8>)
 8001462:	75da      	strb	r2, [r3, #23]
		vIlum[24] = textrc[88]; // Luz Porche
 8001464:	4b44      	ldr	r3, [pc, #272]	; (8001578 <ESP_messageHandler+0x294>)
 8001466:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 800146a:	4b4c      	ldr	r3, [pc, #304]	; (800159c <ESP_messageHandler+0x2b8>)
 800146c:	761a      	strb	r2, [r3, #24]
		vIlum[25] = textrc[91]; // Luz Tendedero
 800146e:	4b42      	ldr	r3, [pc, #264]	; (8001578 <ESP_messageHandler+0x294>)
 8001470:	f893 205b 	ldrb.w	r2, [r3, #91]	; 0x5b
 8001474:	4b49      	ldr	r3, [pc, #292]	; (800159c <ESP_messageHandler+0x2b8>)
 8001476:	765a      	strb	r2, [r3, #25]
		vIlum[26] = textrc[94]; // Autom√°tico
 8001478:	4b3f      	ldr	r3, [pc, #252]	; (8001578 <ESP_messageHandler+0x294>)
 800147a:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
 800147e:	4b47      	ldr	r3, [pc, #284]	; (800159c <ESP_messageHandler+0x2b8>)
 8001480:	769a      	strb	r2, [r3, #26]


		if(vIlum[0] == '0' || vSal[1] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, RESET); // Luz Sala
 8001482:	4b46      	ldr	r3, [pc, #280]	; (800159c <ESP_messageHandler+0x2b8>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	2b30      	cmp	r3, #48	; 0x30
 8001488:	d003      	beq.n	8001492 <ESP_messageHandler+0x1ae>
 800148a:	4b45      	ldr	r3, [pc, #276]	; (80015a0 <ESP_messageHandler+0x2bc>)
 800148c:	785b      	ldrb	r3, [r3, #1]
 800148e:	2b30      	cmp	r3, #48	; 0x30
 8001490:	d105      	bne.n	800149e <ESP_messageHandler+0x1ba>
 8001492:	2200      	movs	r2, #0
 8001494:	2108      	movs	r1, #8
 8001496:	4843      	ldr	r0, [pc, #268]	; (80015a4 <ESP_messageHandler+0x2c0>)
 8001498:	f004 fb76 	bl	8005b88 <HAL_GPIO_WritePin>
 800149c:	e00c      	b.n	80014b8 <ESP_messageHandler+0x1d4>
		else if(vIlum[0] == '1' || vSal[1] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, SET);
 800149e:	4b3f      	ldr	r3, [pc, #252]	; (800159c <ESP_messageHandler+0x2b8>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b31      	cmp	r3, #49	; 0x31
 80014a4:	d003      	beq.n	80014ae <ESP_messageHandler+0x1ca>
 80014a6:	4b3e      	ldr	r3, [pc, #248]	; (80015a0 <ESP_messageHandler+0x2bc>)
 80014a8:	785b      	ldrb	r3, [r3, #1]
 80014aa:	2b31      	cmp	r3, #49	; 0x31
 80014ac:	d104      	bne.n	80014b8 <ESP_messageHandler+0x1d4>
 80014ae:	2201      	movs	r2, #1
 80014b0:	2108      	movs	r1, #8
 80014b2:	483c      	ldr	r0, [pc, #240]	; (80015a4 <ESP_messageHandler+0x2c0>)
 80014b4:	f004 fb68 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[1] == '0' || vSal[2] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, RESET); // Luz Comedor
 80014b8:	4b38      	ldr	r3, [pc, #224]	; (800159c <ESP_messageHandler+0x2b8>)
 80014ba:	785b      	ldrb	r3, [r3, #1]
 80014bc:	2b30      	cmp	r3, #48	; 0x30
 80014be:	d003      	beq.n	80014c8 <ESP_messageHandler+0x1e4>
 80014c0:	4b37      	ldr	r3, [pc, #220]	; (80015a0 <ESP_messageHandler+0x2bc>)
 80014c2:	789b      	ldrb	r3, [r3, #2]
 80014c4:	2b30      	cmp	r3, #48	; 0x30
 80014c6:	d105      	bne.n	80014d4 <ESP_messageHandler+0x1f0>
 80014c8:	2200      	movs	r2, #0
 80014ca:	2102      	movs	r1, #2
 80014cc:	4835      	ldr	r0, [pc, #212]	; (80015a4 <ESP_messageHandler+0x2c0>)
 80014ce:	f004 fb5b 	bl	8005b88 <HAL_GPIO_WritePin>
 80014d2:	e00c      	b.n	80014ee <ESP_messageHandler+0x20a>
		else if(vIlum[1] == '1'|| vSal[2] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, SET);
 80014d4:	4b31      	ldr	r3, [pc, #196]	; (800159c <ESP_messageHandler+0x2b8>)
 80014d6:	785b      	ldrb	r3, [r3, #1]
 80014d8:	2b31      	cmp	r3, #49	; 0x31
 80014da:	d003      	beq.n	80014e4 <ESP_messageHandler+0x200>
 80014dc:	4b30      	ldr	r3, [pc, #192]	; (80015a0 <ESP_messageHandler+0x2bc>)
 80014de:	789b      	ldrb	r3, [r3, #2]
 80014e0:	2b31      	cmp	r3, #49	; 0x31
 80014e2:	d104      	bne.n	80014ee <ESP_messageHandler+0x20a>
 80014e4:	2201      	movs	r2, #1
 80014e6:	2102      	movs	r1, #2
 80014e8:	482e      	ldr	r0, [pc, #184]	; (80015a4 <ESP_messageHandler+0x2c0>)
 80014ea:	f004 fb4d 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[2] == '0' || vSal[3] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, RESET); // Luz Ambiente
 80014ee:	4b2b      	ldr	r3, [pc, #172]	; (800159c <ESP_messageHandler+0x2b8>)
 80014f0:	789b      	ldrb	r3, [r3, #2]
 80014f2:	2b30      	cmp	r3, #48	; 0x30
 80014f4:	d003      	beq.n	80014fe <ESP_messageHandler+0x21a>
 80014f6:	4b2a      	ldr	r3, [pc, #168]	; (80015a0 <ESP_messageHandler+0x2bc>)
 80014f8:	78db      	ldrb	r3, [r3, #3]
 80014fa:	2b30      	cmp	r3, #48	; 0x30
 80014fc:	d105      	bne.n	800150a <ESP_messageHandler+0x226>
 80014fe:	2200      	movs	r2, #0
 8001500:	2120      	movs	r1, #32
 8001502:	4828      	ldr	r0, [pc, #160]	; (80015a4 <ESP_messageHandler+0x2c0>)
 8001504:	f004 fb40 	bl	8005b88 <HAL_GPIO_WritePin>
 8001508:	e00c      	b.n	8001524 <ESP_messageHandler+0x240>
		else if(vIlum[2] == '1' || vSal[3] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, SET);
 800150a:	4b24      	ldr	r3, [pc, #144]	; (800159c <ESP_messageHandler+0x2b8>)
 800150c:	789b      	ldrb	r3, [r3, #2]
 800150e:	2b31      	cmp	r3, #49	; 0x31
 8001510:	d003      	beq.n	800151a <ESP_messageHandler+0x236>
 8001512:	4b23      	ldr	r3, [pc, #140]	; (80015a0 <ESP_messageHandler+0x2bc>)
 8001514:	78db      	ldrb	r3, [r3, #3]
 8001516:	2b31      	cmp	r3, #49	; 0x31
 8001518:	d104      	bne.n	8001524 <ESP_messageHandler+0x240>
 800151a:	2201      	movs	r2, #1
 800151c:	2120      	movs	r1, #32
 800151e:	4821      	ldr	r0, [pc, #132]	; (80015a4 <ESP_messageHandler+0x2c0>)
 8001520:	f004 fb32 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[3] == '0' || vSal[4] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, RESET); // Luz Recibidor
 8001524:	4b1d      	ldr	r3, [pc, #116]	; (800159c <ESP_messageHandler+0x2b8>)
 8001526:	78db      	ldrb	r3, [r3, #3]
 8001528:	2b30      	cmp	r3, #48	; 0x30
 800152a:	d003      	beq.n	8001534 <ESP_messageHandler+0x250>
 800152c:	4b1c      	ldr	r3, [pc, #112]	; (80015a0 <ESP_messageHandler+0x2bc>)
 800152e:	791b      	ldrb	r3, [r3, #4]
 8001530:	2b30      	cmp	r3, #48	; 0x30
 8001532:	d105      	bne.n	8001540 <ESP_messageHandler+0x25c>
 8001534:	2200      	movs	r2, #0
 8001536:	2101      	movs	r1, #1
 8001538:	481a      	ldr	r0, [pc, #104]	; (80015a4 <ESP_messageHandler+0x2c0>)
 800153a:	f004 fb25 	bl	8005b88 <HAL_GPIO_WritePin>
 800153e:	e00c      	b.n	800155a <ESP_messageHandler+0x276>
		else if(vIlum[3] == '1' || vSal[4] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, SET);
 8001540:	4b16      	ldr	r3, [pc, #88]	; (800159c <ESP_messageHandler+0x2b8>)
 8001542:	78db      	ldrb	r3, [r3, #3]
 8001544:	2b31      	cmp	r3, #49	; 0x31
 8001546:	d003      	beq.n	8001550 <ESP_messageHandler+0x26c>
 8001548:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <ESP_messageHandler+0x2bc>)
 800154a:	791b      	ldrb	r3, [r3, #4]
 800154c:	2b31      	cmp	r3, #49	; 0x31
 800154e:	d104      	bne.n	800155a <ESP_messageHandler+0x276>
 8001550:	2201      	movs	r2, #1
 8001552:	2101      	movs	r1, #1
 8001554:	4813      	ldr	r0, [pc, #76]	; (80015a4 <ESP_messageHandler+0x2c0>)
 8001556:	f004 fb17 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[4] == '0' || vCoc[0] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, RESET); // Luz Cocina
 800155a:	4b10      	ldr	r3, [pc, #64]	; (800159c <ESP_messageHandler+0x2b8>)
 800155c:	791b      	ldrb	r3, [r3, #4]
 800155e:	2b30      	cmp	r3, #48	; 0x30
 8001560:	d003      	beq.n	800156a <ESP_messageHandler+0x286>
 8001562:	4b11      	ldr	r3, [pc, #68]	; (80015a8 <ESP_messageHandler+0x2c4>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	2b30      	cmp	r3, #48	; 0x30
 8001568:	d122      	bne.n	80015b0 <ESP_messageHandler+0x2cc>
 800156a:	2200      	movs	r2, #0
 800156c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001570:	480e      	ldr	r0, [pc, #56]	; (80015ac <ESP_messageHandler+0x2c8>)
 8001572:	f004 fb09 	bl	8005b88 <HAL_GPIO_WritePin>
 8001576:	e029      	b.n	80015cc <ESP_messageHandler+0x2e8>
 8001578:	200009d8 	.word	0x200009d8
 800157c:	20000e10 	.word	0x20000e10
 8001580:	20000d84 	.word	0x20000d84
 8001584:	0800924c 	.word	0x0800924c
 8001588:	200009bc 	.word	0x200009bc
 800158c:	20000a50 	.word	0x20000a50
 8001590:	08009250 	.word	0x08009250
 8001594:	20000a54 	.word	0x20000a54
 8001598:	0800925c 	.word	0x0800925c
 800159c:	200009a0 	.word	0x200009a0
 80015a0:	20000a48 	.word	0x20000a48
 80015a4:	40020c00 	.word	0x40020c00
 80015a8:	20000910 	.word	0x20000910
 80015ac:	40020800 	.word	0x40020800
		else if(vIlum[4] == '1' || vCoc[0] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, SET);
 80015b0:	4b95      	ldr	r3, [pc, #596]	; (8001808 <ESP_messageHandler+0x524>)
 80015b2:	791b      	ldrb	r3, [r3, #4]
 80015b4:	2b31      	cmp	r3, #49	; 0x31
 80015b6:	d003      	beq.n	80015c0 <ESP_messageHandler+0x2dc>
 80015b8:	4b94      	ldr	r3, [pc, #592]	; (800180c <ESP_messageHandler+0x528>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	2b31      	cmp	r3, #49	; 0x31
 80015be:	d105      	bne.n	80015cc <ESP_messageHandler+0x2e8>
 80015c0:	2201      	movs	r2, #1
 80015c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015c6:	4892      	ldr	r0, [pc, #584]	; (8001810 <ESP_messageHandler+0x52c>)
 80015c8:	f004 fade 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[5] == '0' || vCoc[1] == '0') HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, RESET); // Luz Fregadero
 80015cc:	4b8e      	ldr	r3, [pc, #568]	; (8001808 <ESP_messageHandler+0x524>)
 80015ce:	795b      	ldrb	r3, [r3, #5]
 80015d0:	2b30      	cmp	r3, #48	; 0x30
 80015d2:	d003      	beq.n	80015dc <ESP_messageHandler+0x2f8>
 80015d4:	4b8d      	ldr	r3, [pc, #564]	; (800180c <ESP_messageHandler+0x528>)
 80015d6:	785b      	ldrb	r3, [r3, #1]
 80015d8:	2b30      	cmp	r3, #48	; 0x30
 80015da:	d106      	bne.n	80015ea <ESP_messageHandler+0x306>
 80015dc:	2200      	movs	r2, #0
 80015de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015e2:	488c      	ldr	r0, [pc, #560]	; (8001814 <ESP_messageHandler+0x530>)
 80015e4:	f004 fad0 	bl	8005b88 <HAL_GPIO_WritePin>
 80015e8:	e00d      	b.n	8001606 <ESP_messageHandler+0x322>
		else if(vIlum[5] == '1' || vCoc[1] == '1')HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, SET);
 80015ea:	4b87      	ldr	r3, [pc, #540]	; (8001808 <ESP_messageHandler+0x524>)
 80015ec:	795b      	ldrb	r3, [r3, #5]
 80015ee:	2b31      	cmp	r3, #49	; 0x31
 80015f0:	d003      	beq.n	80015fa <ESP_messageHandler+0x316>
 80015f2:	4b86      	ldr	r3, [pc, #536]	; (800180c <ESP_messageHandler+0x528>)
 80015f4:	785b      	ldrb	r3, [r3, #1]
 80015f6:	2b31      	cmp	r3, #49	; 0x31
 80015f8:	d105      	bne.n	8001606 <ESP_messageHandler+0x322>
 80015fa:	2201      	movs	r2, #1
 80015fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001600:	4884      	ldr	r0, [pc, #528]	; (8001814 <ESP_messageHandler+0x530>)
 8001602:	f004 fac1 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[6] == '0' || vBan[0] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, RESET); // Luz Ba√±o
 8001606:	4b80      	ldr	r3, [pc, #512]	; (8001808 <ESP_messageHandler+0x524>)
 8001608:	799b      	ldrb	r3, [r3, #6]
 800160a:	2b30      	cmp	r3, #48	; 0x30
 800160c:	d003      	beq.n	8001616 <ESP_messageHandler+0x332>
 800160e:	4b82      	ldr	r3, [pc, #520]	; (8001818 <ESP_messageHandler+0x534>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	2b30      	cmp	r3, #48	; 0x30
 8001614:	d105      	bne.n	8001622 <ESP_messageHandler+0x33e>
 8001616:	2200      	movs	r2, #0
 8001618:	2140      	movs	r1, #64	; 0x40
 800161a:	4880      	ldr	r0, [pc, #512]	; (800181c <ESP_messageHandler+0x538>)
 800161c:	f004 fab4 	bl	8005b88 <HAL_GPIO_WritePin>
 8001620:	e00c      	b.n	800163c <ESP_messageHandler+0x358>
		else if(vIlum[6] == '1' || vBan[0] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, SET);
 8001622:	4b79      	ldr	r3, [pc, #484]	; (8001808 <ESP_messageHandler+0x524>)
 8001624:	799b      	ldrb	r3, [r3, #6]
 8001626:	2b31      	cmp	r3, #49	; 0x31
 8001628:	d003      	beq.n	8001632 <ESP_messageHandler+0x34e>
 800162a:	4b7b      	ldr	r3, [pc, #492]	; (8001818 <ESP_messageHandler+0x534>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2b31      	cmp	r3, #49	; 0x31
 8001630:	d104      	bne.n	800163c <ESP_messageHandler+0x358>
 8001632:	2201      	movs	r2, #1
 8001634:	2140      	movs	r1, #64	; 0x40
 8001636:	4879      	ldr	r0, [pc, #484]	; (800181c <ESP_messageHandler+0x538>)
 8001638:	f004 faa6 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[7] == '0' || vBan[1] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // Luz Espejo
 800163c:	4b72      	ldr	r3, [pc, #456]	; (8001808 <ESP_messageHandler+0x524>)
 800163e:	79db      	ldrb	r3, [r3, #7]
 8001640:	2b30      	cmp	r3, #48	; 0x30
 8001642:	d003      	beq.n	800164c <ESP_messageHandler+0x368>
 8001644:	4b74      	ldr	r3, [pc, #464]	; (8001818 <ESP_messageHandler+0x534>)
 8001646:	785b      	ldrb	r3, [r3, #1]
 8001648:	2b30      	cmp	r3, #48	; 0x30
 800164a:	d105      	bne.n	8001658 <ESP_messageHandler+0x374>
 800164c:	2200      	movs	r2, #0
 800164e:	2108      	movs	r1, #8
 8001650:	4873      	ldr	r0, [pc, #460]	; (8001820 <ESP_messageHandler+0x53c>)
 8001652:	f004 fa99 	bl	8005b88 <HAL_GPIO_WritePin>
 8001656:	e00c      	b.n	8001672 <ESP_messageHandler+0x38e>
		else if(vIlum[7] == '1' || vBan[1] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);
 8001658:	4b6b      	ldr	r3, [pc, #428]	; (8001808 <ESP_messageHandler+0x524>)
 800165a:	79db      	ldrb	r3, [r3, #7]
 800165c:	2b31      	cmp	r3, #49	; 0x31
 800165e:	d003      	beq.n	8001668 <ESP_messageHandler+0x384>
 8001660:	4b6d      	ldr	r3, [pc, #436]	; (8001818 <ESP_messageHandler+0x534>)
 8001662:	785b      	ldrb	r3, [r3, #1]
 8001664:	2b31      	cmp	r3, #49	; 0x31
 8001666:	d104      	bne.n	8001672 <ESP_messageHandler+0x38e>
 8001668:	2201      	movs	r2, #1
 800166a:	2108      	movs	r1, #8
 800166c:	486c      	ldr	r0, [pc, #432]	; (8001820 <ESP_messageHandler+0x53c>)
 800166e:	f004 fa8b 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[8] == '0' || vDor[0] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, RESET); // Luz Dormitorio
 8001672:	4b65      	ldr	r3, [pc, #404]	; (8001808 <ESP_messageHandler+0x524>)
 8001674:	7a1b      	ldrb	r3, [r3, #8]
 8001676:	2b30      	cmp	r3, #48	; 0x30
 8001678:	d003      	beq.n	8001682 <ESP_messageHandler+0x39e>
 800167a:	4b6a      	ldr	r3, [pc, #424]	; (8001824 <ESP_messageHandler+0x540>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	2b30      	cmp	r3, #48	; 0x30
 8001680:	d105      	bne.n	800168e <ESP_messageHandler+0x3aa>
 8001682:	2200      	movs	r2, #0
 8001684:	2180      	movs	r1, #128	; 0x80
 8001686:	4865      	ldr	r0, [pc, #404]	; (800181c <ESP_messageHandler+0x538>)
 8001688:	f004 fa7e 	bl	8005b88 <HAL_GPIO_WritePin>
 800168c:	e00c      	b.n	80016a8 <ESP_messageHandler+0x3c4>
		else if(vIlum[8] == '1' || vDor[0] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, SET);
 800168e:	4b5e      	ldr	r3, [pc, #376]	; (8001808 <ESP_messageHandler+0x524>)
 8001690:	7a1b      	ldrb	r3, [r3, #8]
 8001692:	2b31      	cmp	r3, #49	; 0x31
 8001694:	d003      	beq.n	800169e <ESP_messageHandler+0x3ba>
 8001696:	4b63      	ldr	r3, [pc, #396]	; (8001824 <ESP_messageHandler+0x540>)
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	2b31      	cmp	r3, #49	; 0x31
 800169c:	d104      	bne.n	80016a8 <ESP_messageHandler+0x3c4>
 800169e:	2201      	movs	r2, #1
 80016a0:	2180      	movs	r1, #128	; 0x80
 80016a2:	485e      	ldr	r0, [pc, #376]	; (800181c <ESP_messageHandler+0x538>)
 80016a4:	f004 fa70 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[9] == '0' || vDor[1] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // Luz Mesita Izq
 80016a8:	4b57      	ldr	r3, [pc, #348]	; (8001808 <ESP_messageHandler+0x524>)
 80016aa:	7a5b      	ldrb	r3, [r3, #9]
 80016ac:	2b30      	cmp	r3, #48	; 0x30
 80016ae:	d003      	beq.n	80016b8 <ESP_messageHandler+0x3d4>
 80016b0:	4b5c      	ldr	r3, [pc, #368]	; (8001824 <ESP_messageHandler+0x540>)
 80016b2:	785b      	ldrb	r3, [r3, #1]
 80016b4:	2b30      	cmp	r3, #48	; 0x30
 80016b6:	d105      	bne.n	80016c4 <ESP_messageHandler+0x3e0>
 80016b8:	2200      	movs	r2, #0
 80016ba:	2110      	movs	r1, #16
 80016bc:	4858      	ldr	r0, [pc, #352]	; (8001820 <ESP_messageHandler+0x53c>)
 80016be:	f004 fa63 	bl	8005b88 <HAL_GPIO_WritePin>
 80016c2:	e00c      	b.n	80016de <ESP_messageHandler+0x3fa>
		else if(vIlum[9] == '1' || vDor[1] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 80016c4:	4b50      	ldr	r3, [pc, #320]	; (8001808 <ESP_messageHandler+0x524>)
 80016c6:	7a5b      	ldrb	r3, [r3, #9]
 80016c8:	2b31      	cmp	r3, #49	; 0x31
 80016ca:	d003      	beq.n	80016d4 <ESP_messageHandler+0x3f0>
 80016cc:	4b55      	ldr	r3, [pc, #340]	; (8001824 <ESP_messageHandler+0x540>)
 80016ce:	785b      	ldrb	r3, [r3, #1]
 80016d0:	2b31      	cmp	r3, #49	; 0x31
 80016d2:	d104      	bne.n	80016de <ESP_messageHandler+0x3fa>
 80016d4:	2201      	movs	r2, #1
 80016d6:	2110      	movs	r1, #16
 80016d8:	4851      	ldr	r0, [pc, #324]	; (8001820 <ESP_messageHandler+0x53c>)
 80016da:	f004 fa55 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[10] == '0' || vDor[2] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // Luz Mesita Dch
 80016de:	4b4a      	ldr	r3, [pc, #296]	; (8001808 <ESP_messageHandler+0x524>)
 80016e0:	7a9b      	ldrb	r3, [r3, #10]
 80016e2:	2b30      	cmp	r3, #48	; 0x30
 80016e4:	d003      	beq.n	80016ee <ESP_messageHandler+0x40a>
 80016e6:	4b4f      	ldr	r3, [pc, #316]	; (8001824 <ESP_messageHandler+0x540>)
 80016e8:	789b      	ldrb	r3, [r3, #2]
 80016ea:	2b30      	cmp	r3, #48	; 0x30
 80016ec:	d105      	bne.n	80016fa <ESP_messageHandler+0x416>
 80016ee:	2200      	movs	r2, #0
 80016f0:	2140      	movs	r1, #64	; 0x40
 80016f2:	484b      	ldr	r0, [pc, #300]	; (8001820 <ESP_messageHandler+0x53c>)
 80016f4:	f004 fa48 	bl	8005b88 <HAL_GPIO_WritePin>
 80016f8:	e00c      	b.n	8001714 <ESP_messageHandler+0x430>
		else if(vIlum[10] == '1' || vDor[2] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);
 80016fa:	4b43      	ldr	r3, [pc, #268]	; (8001808 <ESP_messageHandler+0x524>)
 80016fc:	7a9b      	ldrb	r3, [r3, #10]
 80016fe:	2b31      	cmp	r3, #49	; 0x31
 8001700:	d003      	beq.n	800170a <ESP_messageHandler+0x426>
 8001702:	4b48      	ldr	r3, [pc, #288]	; (8001824 <ESP_messageHandler+0x540>)
 8001704:	789b      	ldrb	r3, [r3, #2]
 8001706:	2b31      	cmp	r3, #49	; 0x31
 8001708:	d104      	bne.n	8001714 <ESP_messageHandler+0x430>
 800170a:	2201      	movs	r2, #1
 800170c:	2140      	movs	r1, #64	; 0x40
 800170e:	4844      	ldr	r0, [pc, #272]	; (8001820 <ESP_messageHandler+0x53c>)
 8001710:	f004 fa3a 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[11] == '0' || vOfi[0] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // Luz Oficina
 8001714:	4b3c      	ldr	r3, [pc, #240]	; (8001808 <ESP_messageHandler+0x524>)
 8001716:	7adb      	ldrb	r3, [r3, #11]
 8001718:	2b30      	cmp	r3, #48	; 0x30
 800171a:	d003      	beq.n	8001724 <ESP_messageHandler+0x440>
 800171c:	4b42      	ldr	r3, [pc, #264]	; (8001828 <ESP_messageHandler+0x544>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b30      	cmp	r3, #48	; 0x30
 8001722:	d105      	bne.n	8001730 <ESP_messageHandler+0x44c>
 8001724:	2200      	movs	r2, #0
 8001726:	2120      	movs	r1, #32
 8001728:	483d      	ldr	r0, [pc, #244]	; (8001820 <ESP_messageHandler+0x53c>)
 800172a:	f004 fa2d 	bl	8005b88 <HAL_GPIO_WritePin>
 800172e:	e00c      	b.n	800174a <ESP_messageHandler+0x466>
		else if(vIlum[11] == '1' || vOfi[0] == '1') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);
 8001730:	4b35      	ldr	r3, [pc, #212]	; (8001808 <ESP_messageHandler+0x524>)
 8001732:	7adb      	ldrb	r3, [r3, #11]
 8001734:	2b31      	cmp	r3, #49	; 0x31
 8001736:	d003      	beq.n	8001740 <ESP_messageHandler+0x45c>
 8001738:	4b3b      	ldr	r3, [pc, #236]	; (8001828 <ESP_messageHandler+0x544>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b31      	cmp	r3, #49	; 0x31
 800173e:	d104      	bne.n	800174a <ESP_messageHandler+0x466>
 8001740:	2201      	movs	r2, #1
 8001742:	2120      	movs	r1, #32
 8001744:	4836      	ldr	r0, [pc, #216]	; (8001820 <ESP_messageHandler+0x53c>)
 8001746:	f004 fa1f 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[12] == '0' || vOfi[1] == '0'){ // Luz Gaming
 800174a:	4b2f      	ldr	r3, [pc, #188]	; (8001808 <ESP_messageHandler+0x524>)
 800174c:	7b1b      	ldrb	r3, [r3, #12]
 800174e:	2b30      	cmp	r3, #48	; 0x30
 8001750:	d003      	beq.n	800175a <ESP_messageHandler+0x476>
 8001752:	4b35      	ldr	r3, [pc, #212]	; (8001828 <ESP_messageHandler+0x544>)
 8001754:	785b      	ldrb	r3, [r3, #1]
 8001756:	2b30      	cmp	r3, #48	; 0x30
 8001758:	d10c      	bne.n	8001774 <ESP_messageHandler+0x490>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800175a:	4b34      	ldr	r3, [pc, #208]	; (800182c <ESP_messageHandler+0x548>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2200      	movs	r2, #0
 8001760:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001762:	4b32      	ldr	r3, [pc, #200]	; (800182c <ESP_messageHandler+0x548>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	2200      	movs	r2, #0
 8001768:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 800176a:	4b30      	ldr	r3, [pc, #192]	; (800182c <ESP_messageHandler+0x548>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2200      	movs	r2, #0
 8001770:	63da      	str	r2, [r3, #60]	; 0x3c
 8001772:	e03a      	b.n	80017ea <ESP_messageHandler+0x506>
		}
		else if(vIlum[12] == '1' || vOfi[1] == '1'){
 8001774:	4b24      	ldr	r3, [pc, #144]	; (8001808 <ESP_messageHandler+0x524>)
 8001776:	7b1b      	ldrb	r3, [r3, #12]
 8001778:	2b31      	cmp	r3, #49	; 0x31
 800177a:	d003      	beq.n	8001784 <ESP_messageHandler+0x4a0>
 800177c:	4b2a      	ldr	r3, [pc, #168]	; (8001828 <ESP_messageHandler+0x544>)
 800177e:	785b      	ldrb	r3, [r3, #1]
 8001780:	2b31      	cmp	r3, #49	; 0x31
 8001782:	d132      	bne.n	80017ea <ESP_messageHandler+0x506>

			//uint8_t r, g, b;

			r = rgb_value (vIlum[13],vIlum[14],vIlum[15]);
 8001784:	4b20      	ldr	r3, [pc, #128]	; (8001808 <ESP_messageHandler+0x524>)
 8001786:	7b5b      	ldrb	r3, [r3, #13]
 8001788:	4a1f      	ldr	r2, [pc, #124]	; (8001808 <ESP_messageHandler+0x524>)
 800178a:	7b91      	ldrb	r1, [r2, #14]
 800178c:	4a1e      	ldr	r2, [pc, #120]	; (8001808 <ESP_messageHandler+0x524>)
 800178e:	7bd2      	ldrb	r2, [r2, #15]
 8001790:	4618      	mov	r0, r3
 8001792:	f000 fda1 	bl	80022d8 <rgb_value>
 8001796:	4603      	mov	r3, r0
 8001798:	4a25      	ldr	r2, [pc, #148]	; (8001830 <ESP_messageHandler+0x54c>)
 800179a:	6013      	str	r3, [r2, #0]
			g = rgb_value (vIlum[16],vIlum[17],vIlum[18]);
 800179c:	4b1a      	ldr	r3, [pc, #104]	; (8001808 <ESP_messageHandler+0x524>)
 800179e:	7c1b      	ldrb	r3, [r3, #16]
 80017a0:	4a19      	ldr	r2, [pc, #100]	; (8001808 <ESP_messageHandler+0x524>)
 80017a2:	7c51      	ldrb	r1, [r2, #17]
 80017a4:	4a18      	ldr	r2, [pc, #96]	; (8001808 <ESP_messageHandler+0x524>)
 80017a6:	7c92      	ldrb	r2, [r2, #18]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f000 fd95 	bl	80022d8 <rgb_value>
 80017ae:	4603      	mov	r3, r0
 80017b0:	4a20      	ldr	r2, [pc, #128]	; (8001834 <ESP_messageHandler+0x550>)
 80017b2:	6013      	str	r3, [r2, #0]
			b = rgb_value (vIlum[19],vIlum[20],vIlum[21]);
 80017b4:	4b14      	ldr	r3, [pc, #80]	; (8001808 <ESP_messageHandler+0x524>)
 80017b6:	7cdb      	ldrb	r3, [r3, #19]
 80017b8:	4a13      	ldr	r2, [pc, #76]	; (8001808 <ESP_messageHandler+0x524>)
 80017ba:	7d11      	ldrb	r1, [r2, #20]
 80017bc:	4a12      	ldr	r2, [pc, #72]	; (8001808 <ESP_messageHandler+0x524>)
 80017be:	7d52      	ldrb	r2, [r2, #21]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f000 fd89 	bl	80022d8 <rgb_value>
 80017c6:	4603      	mov	r3, r0
 80017c8:	4a1b      	ldr	r2, [pc, #108]	; (8001838 <ESP_messageHandler+0x554>)
 80017ca:	6013      	str	r3, [r2, #0]

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, g); // PA8
 80017cc:	4b19      	ldr	r3, [pc, #100]	; (8001834 <ESP_messageHandler+0x550>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4b16      	ldr	r3, [pc, #88]	; (800182c <ESP_messageHandler+0x548>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, r); // PA9
 80017d6:	4b16      	ldr	r3, [pc, #88]	; (8001830 <ESP_messageHandler+0x54c>)
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	4b14      	ldr	r3, [pc, #80]	; (800182c <ESP_messageHandler+0x548>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, b); // PA10
 80017e0:	4b15      	ldr	r3, [pc, #84]	; (8001838 <ESP_messageHandler+0x554>)
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	4b11      	ldr	r3, [pc, #68]	; (800182c <ESP_messageHandler+0x548>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	63da      	str	r2, [r3, #60]	; 0x3c
		}

		if(vIlum[22] == '0' || vGar[0] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET); // Luz Garaje
 80017ea:	4b07      	ldr	r3, [pc, #28]	; (8001808 <ESP_messageHandler+0x524>)
 80017ec:	7d9b      	ldrb	r3, [r3, #22]
 80017ee:	2b30      	cmp	r3, #48	; 0x30
 80017f0:	d003      	beq.n	80017fa <ESP_messageHandler+0x516>
 80017f2:	4b12      	ldr	r3, [pc, #72]	; (800183c <ESP_messageHandler+0x558>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	2b30      	cmp	r3, #48	; 0x30
 80017f8:	d122      	bne.n	8001840 <ESP_messageHandler+0x55c>
 80017fa:	2200      	movs	r2, #0
 80017fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001800:	4803      	ldr	r0, [pc, #12]	; (8001810 <ESP_messageHandler+0x52c>)
 8001802:	f004 f9c1 	bl	8005b88 <HAL_GPIO_WritePin>
 8001806:	e029      	b.n	800185c <ESP_messageHandler+0x578>
 8001808:	200009a0 	.word	0x200009a0
 800180c:	20000910 	.word	0x20000910
 8001810:	40020800 	.word	0x40020800
 8001814:	40020000 	.word	0x40020000
 8001818:	20000988 	.word	0x20000988
 800181c:	40020c00 	.word	0x40020c00
 8001820:	40020400 	.word	0x40020400
 8001824:	20000914 	.word	0x20000914
 8001828:	2000097c 	.word	0x2000097c
 800182c:	20000cf4 	.word	0x20000cf4
 8001830:	20000928 	.word	0x20000928
 8001834:	2000091c 	.word	0x2000091c
 8001838:	20000918 	.word	0x20000918
 800183c:	20000970 	.word	0x20000970
		else if(vIlum[22] == '1' || vGar[0] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, SET);
 8001840:	4b9f      	ldr	r3, [pc, #636]	; (8001ac0 <ESP_messageHandler+0x7dc>)
 8001842:	7d9b      	ldrb	r3, [r3, #22]
 8001844:	2b31      	cmp	r3, #49	; 0x31
 8001846:	d003      	beq.n	8001850 <ESP_messageHandler+0x56c>
 8001848:	4b9e      	ldr	r3, [pc, #632]	; (8001ac4 <ESP_messageHandler+0x7e0>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	2b31      	cmp	r3, #49	; 0x31
 800184e:	d105      	bne.n	800185c <ESP_messageHandler+0x578>
 8001850:	2201      	movs	r2, #1
 8001852:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001856:	489c      	ldr	r0, [pc, #624]	; (8001ac8 <ESP_messageHandler+0x7e4>)
 8001858:	f004 f996 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[23] == '0' || vExt[3] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, RESET); // Luz Jard√≠n
 800185c:	4b98      	ldr	r3, [pc, #608]	; (8001ac0 <ESP_messageHandler+0x7dc>)
 800185e:	7ddb      	ldrb	r3, [r3, #23]
 8001860:	2b30      	cmp	r3, #48	; 0x30
 8001862:	d003      	beq.n	800186c <ESP_messageHandler+0x588>
 8001864:	4b99      	ldr	r3, [pc, #612]	; (8001acc <ESP_messageHandler+0x7e8>)
 8001866:	78db      	ldrb	r3, [r3, #3]
 8001868:	2b30      	cmp	r3, #48	; 0x30
 800186a:	d105      	bne.n	8001878 <ESP_messageHandler+0x594>
 800186c:	2200      	movs	r2, #0
 800186e:	2104      	movs	r1, #4
 8001870:	4897      	ldr	r0, [pc, #604]	; (8001ad0 <ESP_messageHandler+0x7ec>)
 8001872:	f004 f989 	bl	8005b88 <HAL_GPIO_WritePin>
 8001876:	e00c      	b.n	8001892 <ESP_messageHandler+0x5ae>
		else if(vIlum[23] == '1' || vExt[3] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, SET);
 8001878:	4b91      	ldr	r3, [pc, #580]	; (8001ac0 <ESP_messageHandler+0x7dc>)
 800187a:	7ddb      	ldrb	r3, [r3, #23]
 800187c:	2b31      	cmp	r3, #49	; 0x31
 800187e:	d003      	beq.n	8001888 <ESP_messageHandler+0x5a4>
 8001880:	4b92      	ldr	r3, [pc, #584]	; (8001acc <ESP_messageHandler+0x7e8>)
 8001882:	78db      	ldrb	r3, [r3, #3]
 8001884:	2b31      	cmp	r3, #49	; 0x31
 8001886:	d104      	bne.n	8001892 <ESP_messageHandler+0x5ae>
 8001888:	2201      	movs	r2, #1
 800188a:	2104      	movs	r1, #4
 800188c:	4890      	ldr	r0, [pc, #576]	; (8001ad0 <ESP_messageHandler+0x7ec>)
 800188e:	f004 f97b 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[24] == '0' || vExt[2] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, RESET); // Luz Porche
 8001892:	4b8b      	ldr	r3, [pc, #556]	; (8001ac0 <ESP_messageHandler+0x7dc>)
 8001894:	7e1b      	ldrb	r3, [r3, #24]
 8001896:	2b30      	cmp	r3, #48	; 0x30
 8001898:	d003      	beq.n	80018a2 <ESP_messageHandler+0x5be>
 800189a:	4b8c      	ldr	r3, [pc, #560]	; (8001acc <ESP_messageHandler+0x7e8>)
 800189c:	789b      	ldrb	r3, [r3, #2]
 800189e:	2b30      	cmp	r3, #48	; 0x30
 80018a0:	d105      	bne.n	80018ae <ESP_messageHandler+0x5ca>
 80018a2:	2200      	movs	r2, #0
 80018a4:	2110      	movs	r1, #16
 80018a6:	488a      	ldr	r0, [pc, #552]	; (8001ad0 <ESP_messageHandler+0x7ec>)
 80018a8:	f004 f96e 	bl	8005b88 <HAL_GPIO_WritePin>
 80018ac:	e00c      	b.n	80018c8 <ESP_messageHandler+0x5e4>
		else if(vIlum[24] == '1' || vExt[2] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, SET);
 80018ae:	4b84      	ldr	r3, [pc, #528]	; (8001ac0 <ESP_messageHandler+0x7dc>)
 80018b0:	7e1b      	ldrb	r3, [r3, #24]
 80018b2:	2b31      	cmp	r3, #49	; 0x31
 80018b4:	d003      	beq.n	80018be <ESP_messageHandler+0x5da>
 80018b6:	4b85      	ldr	r3, [pc, #532]	; (8001acc <ESP_messageHandler+0x7e8>)
 80018b8:	789b      	ldrb	r3, [r3, #2]
 80018ba:	2b31      	cmp	r3, #49	; 0x31
 80018bc:	d104      	bne.n	80018c8 <ESP_messageHandler+0x5e4>
 80018be:	2201      	movs	r2, #1
 80018c0:	2110      	movs	r1, #16
 80018c2:	4883      	ldr	r0, [pc, #524]	; (8001ad0 <ESP_messageHandler+0x7ec>)
 80018c4:	f004 f960 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[25] == '0' || vExt[1] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, RESET); // Luz Tendedero
 80018c8:	4b7d      	ldr	r3, [pc, #500]	; (8001ac0 <ESP_messageHandler+0x7dc>)
 80018ca:	7e5b      	ldrb	r3, [r3, #25]
 80018cc:	2b30      	cmp	r3, #48	; 0x30
 80018ce:	d003      	beq.n	80018d8 <ESP_messageHandler+0x5f4>
 80018d0:	4b7e      	ldr	r3, [pc, #504]	; (8001acc <ESP_messageHandler+0x7e8>)
 80018d2:	785b      	ldrb	r3, [r3, #1]
 80018d4:	2b30      	cmp	r3, #48	; 0x30
 80018d6:	d106      	bne.n	80018e6 <ESP_messageHandler+0x602>
 80018d8:	2200      	movs	r2, #0
 80018da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018de:	487a      	ldr	r0, [pc, #488]	; (8001ac8 <ESP_messageHandler+0x7e4>)
 80018e0:	f004 f952 	bl	8005b88 <HAL_GPIO_WritePin>
 80018e4:	e00d      	b.n	8001902 <ESP_messageHandler+0x61e>
		else if(vIlum[25] == '1' || vExt[1] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, SET);
 80018e6:	4b76      	ldr	r3, [pc, #472]	; (8001ac0 <ESP_messageHandler+0x7dc>)
 80018e8:	7e5b      	ldrb	r3, [r3, #25]
 80018ea:	2b31      	cmp	r3, #49	; 0x31
 80018ec:	d003      	beq.n	80018f6 <ESP_messageHandler+0x612>
 80018ee:	4b77      	ldr	r3, [pc, #476]	; (8001acc <ESP_messageHandler+0x7e8>)
 80018f0:	785b      	ldrb	r3, [r3, #1]
 80018f2:	2b31      	cmp	r3, #49	; 0x31
 80018f4:	d105      	bne.n	8001902 <ESP_messageHandler+0x61e>
 80018f6:	2201      	movs	r2, #1
 80018f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018fc:	4872      	ldr	r0, [pc, #456]	; (8001ac8 <ESP_messageHandler+0x7e4>)
 80018fe:	f004 f943 	bl	8005b88 <HAL_GPIO_WritePin>
	}

	// PUERTAS Y VENTANAS
	if (fragment[0] == 'p'){
 8001902:	4b74      	ldr	r3, [pc, #464]	; (8001ad4 <ESP_messageHandler+0x7f0>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b70      	cmp	r3, #112	; 0x70
 8001908:	d107      	bne.n	800191a <ESP_messageHandler+0x636>
		UART_send("PUERTAS Y VENTANAS (PUERTA PARCELA)\n", PC_UART);
 800190a:	4973      	ldr	r1, [pc, #460]	; (8001ad8 <ESP_messageHandler+0x7f4>)
 800190c:	4873      	ldr	r0, [pc, #460]	; (8001adc <ESP_messageHandler+0x7f8>)
 800190e:	f001 f8c3 	bl	8002a98 <UART_send>
		vVent[0] = textrc[28]; // P. Parcela
 8001912:	4b73      	ldr	r3, [pc, #460]	; (8001ae0 <ESP_messageHandler+0x7fc>)
 8001914:	7f1a      	ldrb	r2, [r3, #28]
 8001916:	4b73      	ldr	r3, [pc, #460]	; (8001ae4 <ESP_messageHandler+0x800>)
 8001918:	701a      	strb	r2, [r3, #0]
	}
	if (fragment[0] == 'g'){
 800191a:	4b6e      	ldr	r3, [pc, #440]	; (8001ad4 <ESP_messageHandler+0x7f0>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	2b67      	cmp	r3, #103	; 0x67
 8001920:	d107      	bne.n	8001932 <ESP_messageHandler+0x64e>
		UART_send("PUERTAS Y VENTANAS (PUERTA GARAJE)\n", PC_UART);
 8001922:	496d      	ldr	r1, [pc, #436]	; (8001ad8 <ESP_messageHandler+0x7f4>)
 8001924:	4870      	ldr	r0, [pc, #448]	; (8001ae8 <ESP_messageHandler+0x804>)
 8001926:	f001 f8b7 	bl	8002a98 <UART_send>
		vVent[1] = textrc[31]; // P. Garaje
 800192a:	4b6d      	ldr	r3, [pc, #436]	; (8001ae0 <ESP_messageHandler+0x7fc>)
 800192c:	7fda      	ldrb	r2, [r3, #31]
 800192e:	4b6d      	ldr	r3, [pc, #436]	; (8001ae4 <ESP_messageHandler+0x800>)
 8001930:	705a      	strb	r2, [r3, #1]
	}
	if (fragment[0] == 'l'){
 8001932:	4b68      	ldr	r3, [pc, #416]	; (8001ad4 <ESP_messageHandler+0x7f0>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	2b6c      	cmp	r3, #108	; 0x6c
 8001938:	d108      	bne.n	800194c <ESP_messageHandler+0x668>
		UART_send("PUERTAS Y VENTANAS (VENTANA SAL√ìN)\n", PC_UART);
 800193a:	4967      	ldr	r1, [pc, #412]	; (8001ad8 <ESP_messageHandler+0x7f4>)
 800193c:	486b      	ldr	r0, [pc, #428]	; (8001aec <ESP_messageHandler+0x808>)
 800193e:	f001 f8ab 	bl	8002a98 <UART_send>
		vVent[2] = textrc[34]; // V. Sal√≥n
 8001942:	4b67      	ldr	r3, [pc, #412]	; (8001ae0 <ESP_messageHandler+0x7fc>)
 8001944:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001948:	4b66      	ldr	r3, [pc, #408]	; (8001ae4 <ESP_messageHandler+0x800>)
 800194a:	709a      	strb	r2, [r3, #2]
	}
	if (fragment[0] == 'd'){
 800194c:	4b61      	ldr	r3, [pc, #388]	; (8001ad4 <ESP_messageHandler+0x7f0>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	2b64      	cmp	r3, #100	; 0x64
 8001952:	d108      	bne.n	8001966 <ESP_messageHandler+0x682>
		UART_send("PUERTAS Y VENTANAS (VENTANA DORMITORIO)\n", PC_UART);
 8001954:	4960      	ldr	r1, [pc, #384]	; (8001ad8 <ESP_messageHandler+0x7f4>)
 8001956:	4866      	ldr	r0, [pc, #408]	; (8001af0 <ESP_messageHandler+0x80c>)
 8001958:	f001 f89e 	bl	8002a98 <UART_send>
		vVent[3] = textrc[37]; // V. Dormitorio
 800195c:	4b60      	ldr	r3, [pc, #384]	; (8001ae0 <ESP_messageHandler+0x7fc>)
 800195e:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001962:	4b60      	ldr	r3, [pc, #384]	; (8001ae4 <ESP_messageHandler+0x800>)
 8001964:	70da      	strb	r2, [r3, #3]
	}
	if (fragment[0] == 'o'){
 8001966:	4b5b      	ldr	r3, [pc, #364]	; (8001ad4 <ESP_messageHandler+0x7f0>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	2b6f      	cmp	r3, #111	; 0x6f
 800196c:	d108      	bne.n	8001980 <ESP_messageHandler+0x69c>
		UART_send("PUERTAS Y VENTANAS (VENTANA OFICINA)\n", PC_UART);
 800196e:	495a      	ldr	r1, [pc, #360]	; (8001ad8 <ESP_messageHandler+0x7f4>)
 8001970:	4860      	ldr	r0, [pc, #384]	; (8001af4 <ESP_messageHandler+0x810>)
 8001972:	f001 f891 	bl	8002a98 <UART_send>
		vVent[4] = textrc[40]; // V. Oficina
 8001976:	4b5a      	ldr	r3, [pc, #360]	; (8001ae0 <ESP_messageHandler+0x7fc>)
 8001978:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800197c:	4b59      	ldr	r3, [pc, #356]	; (8001ae4 <ESP_messageHandler+0x800>)
 800197e:	711a      	strb	r2, [r3, #4]
	}

	// TIEMPO
	if (fragment[0] == 't'){
 8001980:	4b54      	ldr	r3, [pc, #336]	; (8001ad4 <ESP_messageHandler+0x7f0>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2b74      	cmp	r3, #116	; 0x74
 8001986:	d133      	bne.n	80019f0 <ESP_messageHandler+0x70c>
		UART_send("TIEMPO\n", PC_UART);
 8001988:	4953      	ldr	r1, [pc, #332]	; (8001ad8 <ESP_messageHandler+0x7f4>)
 800198a:	485b      	ldr	r0, [pc, #364]	; (8001af8 <ESP_messageHandler+0x814>)
 800198c:	f001 f884 	bl	8002a98 <UART_send>
		vTemp[0] = textrc[28]; 	// Vent. Sal√≥n
 8001990:	4b53      	ldr	r3, [pc, #332]	; (8001ae0 <ESP_messageHandler+0x7fc>)
 8001992:	7f1a      	ldrb	r2, [r3, #28]
 8001994:	4b59      	ldr	r3, [pc, #356]	; (8001afc <ESP_messageHandler+0x818>)
 8001996:	701a      	strb	r2, [r3, #0]
		vTemp[1] = textrc[31]; 	// Vent. Dormitorio
 8001998:	4b51      	ldr	r3, [pc, #324]	; (8001ae0 <ESP_messageHandler+0x7fc>)
 800199a:	7fda      	ldrb	r2, [r3, #31]
 800199c:	4b57      	ldr	r3, [pc, #348]	; (8001afc <ESP_messageHandler+0x818>)
 800199e:	705a      	strb	r2, [r3, #1]
		vTemp[2] = textrc[34]; 	// Vent. Oficina
 80019a0:	4b4f      	ldr	r3, [pc, #316]	; (8001ae0 <ESP_messageHandler+0x7fc>)
 80019a2:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80019a6:	4b55      	ldr	r3, [pc, #340]	; (8001afc <ESP_messageHandler+0x818>)
 80019a8:	709a      	strb	r2, [r3, #2]
		vTemp[3] = textrc[37]; 	// Calefacci√≥n
 80019aa:	4b4d      	ldr	r3, [pc, #308]	; (8001ae0 <ESP_messageHandler+0x7fc>)
 80019ac:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 80019b0:	4b52      	ldr	r3, [pc, #328]	; (8001afc <ESP_messageHandler+0x818>)
 80019b2:	70da      	strb	r2, [r3, #3]
		vTemp[4] = textrc[40]; 	// Autom√°tico
 80019b4:	4b4a      	ldr	r3, [pc, #296]	; (8001ae0 <ESP_messageHandler+0x7fc>)
 80019b6:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80019ba:	4b50      	ldr	r3, [pc, #320]	; (8001afc <ESP_messageHandler+0x818>)
 80019bc:	711a      	strb	r2, [r3, #4]

		if(vTemp[4] == '0'){
 80019be:	4b4f      	ldr	r3, [pc, #316]	; (8001afc <ESP_messageHandler+0x818>)
 80019c0:	791b      	ldrb	r3, [r3, #4]
 80019c2:	2b30      	cmp	r3, #48	; 0x30
 80019c4:	d114      	bne.n	80019f0 <ESP_messageHandler+0x70c>
			if(vTemp[3] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, RESET); // Calefacci√≥n
 80019c6:	4b4d      	ldr	r3, [pc, #308]	; (8001afc <ESP_messageHandler+0x818>)
 80019c8:	78db      	ldrb	r3, [r3, #3]
 80019ca:	2b30      	cmp	r3, #48	; 0x30
 80019cc:	d106      	bne.n	80019dc <ESP_messageHandler+0x6f8>
 80019ce:	2200      	movs	r2, #0
 80019d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019d4:	484a      	ldr	r0, [pc, #296]	; (8001b00 <ESP_messageHandler+0x81c>)
 80019d6:	f004 f8d7 	bl	8005b88 <HAL_GPIO_WritePin>
 80019da:	e009      	b.n	80019f0 <ESP_messageHandler+0x70c>
			else if(vTemp[3] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, SET);
 80019dc:	4b47      	ldr	r3, [pc, #284]	; (8001afc <ESP_messageHandler+0x818>)
 80019de:	78db      	ldrb	r3, [r3, #3]
 80019e0:	2b31      	cmp	r3, #49	; 0x31
 80019e2:	d105      	bne.n	80019f0 <ESP_messageHandler+0x70c>
 80019e4:	2201      	movs	r2, #1
 80019e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019ea:	4845      	ldr	r0, [pc, #276]	; (8001b00 <ESP_messageHandler+0x81c>)
 80019ec:	f004 f8cc 	bl	8005b88 <HAL_GPIO_WritePin>
		}
    }

	// EXTERIOR
	if (fragment[0] == 'e'){
 80019f0:	4b38      	ldr	r3, [pc, #224]	; (8001ad4 <ESP_messageHandler+0x7f0>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b65      	cmp	r3, #101	; 0x65
 80019f6:	f040 8094 	bne.w	8001b22 <ESP_messageHandler+0x83e>
		UART_send("LUCES (EXTERIOR)\n", PC_UART);
 80019fa:	4937      	ldr	r1, [pc, #220]	; (8001ad8 <ESP_messageHandler+0x7f4>)
 80019fc:	4841      	ldr	r0, [pc, #260]	; (8001b04 <ESP_messageHandler+0x820>)
 80019fe:	f001 f84b 	bl	8002a98 <UART_send>
		//vExt[0] = textrc[28]; 	// Toldo Tendedero
		vExt[1] = textrc[31]; 	// Luz Tendedero
 8001a02:	4b37      	ldr	r3, [pc, #220]	; (8001ae0 <ESP_messageHandler+0x7fc>)
 8001a04:	7fda      	ldrb	r2, [r3, #31]
 8001a06:	4b31      	ldr	r3, [pc, #196]	; (8001acc <ESP_messageHandler+0x7e8>)
 8001a08:	705a      	strb	r2, [r3, #1]
		vExt[2] = textrc[34]; 	// Luz Porche
 8001a0a:	4b35      	ldr	r3, [pc, #212]	; (8001ae0 <ESP_messageHandler+0x7fc>)
 8001a0c:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001a10:	4b2e      	ldr	r3, [pc, #184]	; (8001acc <ESP_messageHandler+0x7e8>)
 8001a12:	709a      	strb	r2, [r3, #2]
		vExt[3] = textrc[37]; 	// Luz Jard√≠n
 8001a14:	4b32      	ldr	r3, [pc, #200]	; (8001ae0 <ESP_messageHandler+0x7fc>)
 8001a16:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001a1a:	4b2c      	ldr	r3, [pc, #176]	; (8001acc <ESP_messageHandler+0x7e8>)
 8001a1c:	70da      	strb	r2, [r3, #3]
		//vExt[4] = textrc[40]; 	// Puerta Parcela
		vExt[5] = textrc[43]; // Autom√°tico
 8001a1e:	4b30      	ldr	r3, [pc, #192]	; (8001ae0 <ESP_messageHandler+0x7fc>)
 8001a20:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8001a24:	4b29      	ldr	r3, [pc, #164]	; (8001acc <ESP_messageHandler+0x7e8>)
 8001a26:	715a      	strb	r2, [r3, #5]
		vExt[6] = textrc[46]; // Ropa tendida
 8001a28:	4b2d      	ldr	r3, [pc, #180]	; (8001ae0 <ESP_messageHandler+0x7fc>)
 8001a2a:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8001a2e:	4b27      	ldr	r3, [pc, #156]	; (8001acc <ESP_messageHandler+0x7e8>)
 8001a30:	719a      	strb	r2, [r3, #6]

		if(vIlum[25] == '0' || vExt[1] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, RESET); // Luz Tendedero
 8001a32:	4b23      	ldr	r3, [pc, #140]	; (8001ac0 <ESP_messageHandler+0x7dc>)
 8001a34:	7e5b      	ldrb	r3, [r3, #25]
 8001a36:	2b30      	cmp	r3, #48	; 0x30
 8001a38:	d003      	beq.n	8001a42 <ESP_messageHandler+0x75e>
 8001a3a:	4b24      	ldr	r3, [pc, #144]	; (8001acc <ESP_messageHandler+0x7e8>)
 8001a3c:	785b      	ldrb	r3, [r3, #1]
 8001a3e:	2b30      	cmp	r3, #48	; 0x30
 8001a40:	d106      	bne.n	8001a50 <ESP_messageHandler+0x76c>
 8001a42:	2200      	movs	r2, #0
 8001a44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a48:	481f      	ldr	r0, [pc, #124]	; (8001ac8 <ESP_messageHandler+0x7e4>)
 8001a4a:	f004 f89d 	bl	8005b88 <HAL_GPIO_WritePin>
 8001a4e:	e00d      	b.n	8001a6c <ESP_messageHandler+0x788>
		else if(vIlum[25] == '1' || vExt[1] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, SET);
 8001a50:	4b1b      	ldr	r3, [pc, #108]	; (8001ac0 <ESP_messageHandler+0x7dc>)
 8001a52:	7e5b      	ldrb	r3, [r3, #25]
 8001a54:	2b31      	cmp	r3, #49	; 0x31
 8001a56:	d003      	beq.n	8001a60 <ESP_messageHandler+0x77c>
 8001a58:	4b1c      	ldr	r3, [pc, #112]	; (8001acc <ESP_messageHandler+0x7e8>)
 8001a5a:	785b      	ldrb	r3, [r3, #1]
 8001a5c:	2b31      	cmp	r3, #49	; 0x31
 8001a5e:	d105      	bne.n	8001a6c <ESP_messageHandler+0x788>
 8001a60:	2201      	movs	r2, #1
 8001a62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a66:	4818      	ldr	r0, [pc, #96]	; (8001ac8 <ESP_messageHandler+0x7e4>)
 8001a68:	f004 f88e 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[24] == '0' || vExt[2] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, RESET); // Luz Porche
 8001a6c:	4b14      	ldr	r3, [pc, #80]	; (8001ac0 <ESP_messageHandler+0x7dc>)
 8001a6e:	7e1b      	ldrb	r3, [r3, #24]
 8001a70:	2b30      	cmp	r3, #48	; 0x30
 8001a72:	d003      	beq.n	8001a7c <ESP_messageHandler+0x798>
 8001a74:	4b15      	ldr	r3, [pc, #84]	; (8001acc <ESP_messageHandler+0x7e8>)
 8001a76:	789b      	ldrb	r3, [r3, #2]
 8001a78:	2b30      	cmp	r3, #48	; 0x30
 8001a7a:	d105      	bne.n	8001a88 <ESP_messageHandler+0x7a4>
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	2110      	movs	r1, #16
 8001a80:	4813      	ldr	r0, [pc, #76]	; (8001ad0 <ESP_messageHandler+0x7ec>)
 8001a82:	f004 f881 	bl	8005b88 <HAL_GPIO_WritePin>
 8001a86:	e00c      	b.n	8001aa2 <ESP_messageHandler+0x7be>
		else if(vIlum[24] == '1' || vExt[2] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, SET);
 8001a88:	4b0d      	ldr	r3, [pc, #52]	; (8001ac0 <ESP_messageHandler+0x7dc>)
 8001a8a:	7e1b      	ldrb	r3, [r3, #24]
 8001a8c:	2b31      	cmp	r3, #49	; 0x31
 8001a8e:	d003      	beq.n	8001a98 <ESP_messageHandler+0x7b4>
 8001a90:	4b0e      	ldr	r3, [pc, #56]	; (8001acc <ESP_messageHandler+0x7e8>)
 8001a92:	789b      	ldrb	r3, [r3, #2]
 8001a94:	2b31      	cmp	r3, #49	; 0x31
 8001a96:	d104      	bne.n	8001aa2 <ESP_messageHandler+0x7be>
 8001a98:	2201      	movs	r2, #1
 8001a9a:	2110      	movs	r1, #16
 8001a9c:	480c      	ldr	r0, [pc, #48]	; (8001ad0 <ESP_messageHandler+0x7ec>)
 8001a9e:	f004 f873 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[23] == '0' || vExt[3] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, RESET); // Luz Jard√≠n
 8001aa2:	4b07      	ldr	r3, [pc, #28]	; (8001ac0 <ESP_messageHandler+0x7dc>)
 8001aa4:	7ddb      	ldrb	r3, [r3, #23]
 8001aa6:	2b30      	cmp	r3, #48	; 0x30
 8001aa8:	d003      	beq.n	8001ab2 <ESP_messageHandler+0x7ce>
 8001aaa:	4b08      	ldr	r3, [pc, #32]	; (8001acc <ESP_messageHandler+0x7e8>)
 8001aac:	78db      	ldrb	r3, [r3, #3]
 8001aae:	2b30      	cmp	r3, #48	; 0x30
 8001ab0:	d12a      	bne.n	8001b08 <ESP_messageHandler+0x824>
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	2104      	movs	r1, #4
 8001ab6:	4806      	ldr	r0, [pc, #24]	; (8001ad0 <ESP_messageHandler+0x7ec>)
 8001ab8:	f004 f866 	bl	8005b88 <HAL_GPIO_WritePin>
 8001abc:	e031      	b.n	8001b22 <ESP_messageHandler+0x83e>
 8001abe:	bf00      	nop
 8001ac0:	200009a0 	.word	0x200009a0
 8001ac4:	20000970 	.word	0x20000970
 8001ac8:	40020800 	.word	0x40020800
 8001acc:	2000092c 	.word	0x2000092c
 8001ad0:	40020c00 	.word	0x40020c00
 8001ad4:	200009bc 	.word	0x200009bc
 8001ad8:	20000d84 	.word	0x20000d84
 8001adc:	0800926c 	.word	0x0800926c
 8001ae0:	200009d8 	.word	0x200009d8
 8001ae4:	20000920 	.word	0x20000920
 8001ae8:	08009294 	.word	0x08009294
 8001aec:	080092b8 	.word	0x080092b8
 8001af0:	080092e0 	.word	0x080092e0
 8001af4:	0800930c 	.word	0x0800930c
 8001af8:	08009334 	.word	0x08009334
 8001afc:	20000974 	.word	0x20000974
 8001b00:	40020400 	.word	0x40020400
 8001b04:	0800933c 	.word	0x0800933c
		else if(vIlum[23] == '1' || vExt[3] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, SET);
 8001b08:	4b9c      	ldr	r3, [pc, #624]	; (8001d7c <ESP_messageHandler+0xa98>)
 8001b0a:	7ddb      	ldrb	r3, [r3, #23]
 8001b0c:	2b31      	cmp	r3, #49	; 0x31
 8001b0e:	d003      	beq.n	8001b18 <ESP_messageHandler+0x834>
 8001b10:	4b9b      	ldr	r3, [pc, #620]	; (8001d80 <ESP_messageHandler+0xa9c>)
 8001b12:	78db      	ldrb	r3, [r3, #3]
 8001b14:	2b31      	cmp	r3, #49	; 0x31
 8001b16:	d104      	bne.n	8001b22 <ESP_messageHandler+0x83e>
 8001b18:	2201      	movs	r2, #1
 8001b1a:	2104      	movs	r1, #4
 8001b1c:	4899      	ldr	r0, [pc, #612]	; (8001d84 <ESP_messageHandler+0xaa0>)
 8001b1e:	f004 f833 	bl	8005b88 <HAL_GPIO_WritePin>
	}

	if (fragment[0] == 'P'){
 8001b22:	4b99      	ldr	r3, [pc, #612]	; (8001d88 <ESP_messageHandler+0xaa4>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	2b50      	cmp	r3, #80	; 0x50
 8001b28:	d108      	bne.n	8001b3c <ESP_messageHandler+0x858>
		UART_send("PARCELA (EXTERIOR)\n", PC_UART);
 8001b2a:	4998      	ldr	r1, [pc, #608]	; (8001d8c <ESP_messageHandler+0xaa8>)
 8001b2c:	4898      	ldr	r0, [pc, #608]	; (8001d90 <ESP_messageHandler+0xaac>)
 8001b2e:	f000 ffb3 	bl	8002a98 <UART_send>
		//vExt[0] = textrc[28]; 	// Toldo Tendedero
		//vExt[1] = textrc[31]; 	// Luz Tendedero
		//vExt[2] = textrc[34]; 	// Luz Porche
		//vExt[3] = textrc[37]; 	// Luz Jard√≠n
		vExt[4] = textrc[40]; 	// Puerta Parcela
 8001b32:	4b98      	ldr	r3, [pc, #608]	; (8001d94 <ESP_messageHandler+0xab0>)
 8001b34:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001b38:	4b91      	ldr	r3, [pc, #580]	; (8001d80 <ESP_messageHandler+0xa9c>)
 8001b3a:	711a      	strb	r2, [r3, #4]
	}

	if (fragment[0] == 'R'){
 8001b3c:	4b92      	ldr	r3, [pc, #584]	; (8001d88 <ESP_messageHandler+0xaa4>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	2b52      	cmp	r3, #82	; 0x52
 8001b42:	d107      	bne.n	8001b54 <ESP_messageHandler+0x870>
		UART_send("TENDEDERO (EXTERIOR)\n", PC_UART);
 8001b44:	4991      	ldr	r1, [pc, #580]	; (8001d8c <ESP_messageHandler+0xaa8>)
 8001b46:	4894      	ldr	r0, [pc, #592]	; (8001d98 <ESP_messageHandler+0xab4>)
 8001b48:	f000 ffa6 	bl	8002a98 <UART_send>
		vExt[0] = textrc[28]; 	// Toldo Tendedero
 8001b4c:	4b91      	ldr	r3, [pc, #580]	; (8001d94 <ESP_messageHandler+0xab0>)
 8001b4e:	7f1a      	ldrb	r2, [r3, #28]
 8001b50:	4b8b      	ldr	r3, [pc, #556]	; (8001d80 <ESP_messageHandler+0xa9c>)
 8001b52:	701a      	strb	r2, [r3, #0]
		//vExt[3] = textrc[37]; 	// Luz Jard√≠n
		//vExt[4] = textrc[40]; 	// Puerta Parcela
	}

	// SAL√ìN
	if (fragment[0] == 'n'){
 8001b54:	4b8c      	ldr	r3, [pc, #560]	; (8001d88 <ESP_messageHandler+0xaa4>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b6e      	cmp	r3, #110	; 0x6e
 8001b5a:	f040 809a 	bne.w	8001c92 <ESP_messageHandler+0x9ae>
		UART_send("SALON \n", PC_UART);
 8001b5e:	498b      	ldr	r1, [pc, #556]	; (8001d8c <ESP_messageHandler+0xaa8>)
 8001b60:	488e      	ldr	r0, [pc, #568]	; (8001d9c <ESP_messageHandler+0xab8>)
 8001b62:	f000 ff99 	bl	8002a98 <UART_send>
		vSal[0] = textrc[28]; 	// Televisi√≥n
 8001b66:	4b8b      	ldr	r3, [pc, #556]	; (8001d94 <ESP_messageHandler+0xab0>)
 8001b68:	7f1a      	ldrb	r2, [r3, #28]
 8001b6a:	4b8d      	ldr	r3, [pc, #564]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001b6c:	701a      	strb	r2, [r3, #0]
		vSal[1] = textrc[31]; 	// Luz Sala
 8001b6e:	4b89      	ldr	r3, [pc, #548]	; (8001d94 <ESP_messageHandler+0xab0>)
 8001b70:	7fda      	ldrb	r2, [r3, #31]
 8001b72:	4b8b      	ldr	r3, [pc, #556]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001b74:	705a      	strb	r2, [r3, #1]
		vSal[2] = textrc[34]; 	// Luz Comedor
 8001b76:	4b87      	ldr	r3, [pc, #540]	; (8001d94 <ESP_messageHandler+0xab0>)
 8001b78:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001b7c:	4b88      	ldr	r3, [pc, #544]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001b7e:	709a      	strb	r2, [r3, #2]
		vSal[3] = textrc[37]; 	// Luz Ambiente
 8001b80:	4b84      	ldr	r3, [pc, #528]	; (8001d94 <ESP_messageHandler+0xab0>)
 8001b82:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001b86:	4b86      	ldr	r3, [pc, #536]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001b88:	70da      	strb	r2, [r3, #3]
		vSal[4] = textrc[40]; 	// Luz Recibidor
 8001b8a:	4b82      	ldr	r3, [pc, #520]	; (8001d94 <ESP_messageHandler+0xab0>)
 8001b8c:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001b90:	4b83      	ldr	r3, [pc, #524]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001b92:	711a      	strb	r2, [r3, #4]
		//vSal[5] = textrc[43]; 	// V. Sal√≥n

		if(vSal[0] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // Televisi√≥n
 8001b94:	4b82      	ldr	r3, [pc, #520]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	2b30      	cmp	r3, #48	; 0x30
 8001b9a:	d105      	bne.n	8001ba8 <ESP_messageHandler+0x8c4>
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	2180      	movs	r1, #128	; 0x80
 8001ba0:	4880      	ldr	r0, [pc, #512]	; (8001da4 <ESP_messageHandler+0xac0>)
 8001ba2:	f003 fff1 	bl	8005b88 <HAL_GPIO_WritePin>
 8001ba6:	e008      	b.n	8001bba <ESP_messageHandler+0x8d6>
		else if(vSal[0] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, SET);
 8001ba8:	4b7d      	ldr	r3, [pc, #500]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	2b31      	cmp	r3, #49	; 0x31
 8001bae:	d104      	bne.n	8001bba <ESP_messageHandler+0x8d6>
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	2180      	movs	r1, #128	; 0x80
 8001bb4:	487b      	ldr	r0, [pc, #492]	; (8001da4 <ESP_messageHandler+0xac0>)
 8001bb6:	f003 ffe7 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[0] == '0' || vSal[1] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, RESET); // Luz Sala
 8001bba:	4b70      	ldr	r3, [pc, #448]	; (8001d7c <ESP_messageHandler+0xa98>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	2b30      	cmp	r3, #48	; 0x30
 8001bc0:	d003      	beq.n	8001bca <ESP_messageHandler+0x8e6>
 8001bc2:	4b77      	ldr	r3, [pc, #476]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001bc4:	785b      	ldrb	r3, [r3, #1]
 8001bc6:	2b30      	cmp	r3, #48	; 0x30
 8001bc8:	d105      	bne.n	8001bd6 <ESP_messageHandler+0x8f2>
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2108      	movs	r1, #8
 8001bce:	486d      	ldr	r0, [pc, #436]	; (8001d84 <ESP_messageHandler+0xaa0>)
 8001bd0:	f003 ffda 	bl	8005b88 <HAL_GPIO_WritePin>
 8001bd4:	e00c      	b.n	8001bf0 <ESP_messageHandler+0x90c>
		else if(vIlum[0] == '1' || vSal[1] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, SET);
 8001bd6:	4b69      	ldr	r3, [pc, #420]	; (8001d7c <ESP_messageHandler+0xa98>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2b31      	cmp	r3, #49	; 0x31
 8001bdc:	d003      	beq.n	8001be6 <ESP_messageHandler+0x902>
 8001bde:	4b70      	ldr	r3, [pc, #448]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001be0:	785b      	ldrb	r3, [r3, #1]
 8001be2:	2b31      	cmp	r3, #49	; 0x31
 8001be4:	d104      	bne.n	8001bf0 <ESP_messageHandler+0x90c>
 8001be6:	2201      	movs	r2, #1
 8001be8:	2108      	movs	r1, #8
 8001bea:	4866      	ldr	r0, [pc, #408]	; (8001d84 <ESP_messageHandler+0xaa0>)
 8001bec:	f003 ffcc 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[1] == '0' || vSal[2] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, RESET); // Luz Comedor
 8001bf0:	4b62      	ldr	r3, [pc, #392]	; (8001d7c <ESP_messageHandler+0xa98>)
 8001bf2:	785b      	ldrb	r3, [r3, #1]
 8001bf4:	2b30      	cmp	r3, #48	; 0x30
 8001bf6:	d003      	beq.n	8001c00 <ESP_messageHandler+0x91c>
 8001bf8:	4b69      	ldr	r3, [pc, #420]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001bfa:	789b      	ldrb	r3, [r3, #2]
 8001bfc:	2b30      	cmp	r3, #48	; 0x30
 8001bfe:	d105      	bne.n	8001c0c <ESP_messageHandler+0x928>
 8001c00:	2200      	movs	r2, #0
 8001c02:	2102      	movs	r1, #2
 8001c04:	485f      	ldr	r0, [pc, #380]	; (8001d84 <ESP_messageHandler+0xaa0>)
 8001c06:	f003 ffbf 	bl	8005b88 <HAL_GPIO_WritePin>
 8001c0a:	e00c      	b.n	8001c26 <ESP_messageHandler+0x942>
		else if(vIlum[1] == '1' || vSal[2] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, SET);
 8001c0c:	4b5b      	ldr	r3, [pc, #364]	; (8001d7c <ESP_messageHandler+0xa98>)
 8001c0e:	785b      	ldrb	r3, [r3, #1]
 8001c10:	2b31      	cmp	r3, #49	; 0x31
 8001c12:	d003      	beq.n	8001c1c <ESP_messageHandler+0x938>
 8001c14:	4b62      	ldr	r3, [pc, #392]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001c16:	789b      	ldrb	r3, [r3, #2]
 8001c18:	2b31      	cmp	r3, #49	; 0x31
 8001c1a:	d104      	bne.n	8001c26 <ESP_messageHandler+0x942>
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	2102      	movs	r1, #2
 8001c20:	4858      	ldr	r0, [pc, #352]	; (8001d84 <ESP_messageHandler+0xaa0>)
 8001c22:	f003 ffb1 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[2] == '0' || vSal[3] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, RESET); // Luz Ambiente
 8001c26:	4b55      	ldr	r3, [pc, #340]	; (8001d7c <ESP_messageHandler+0xa98>)
 8001c28:	789b      	ldrb	r3, [r3, #2]
 8001c2a:	2b30      	cmp	r3, #48	; 0x30
 8001c2c:	d003      	beq.n	8001c36 <ESP_messageHandler+0x952>
 8001c2e:	4b5c      	ldr	r3, [pc, #368]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001c30:	78db      	ldrb	r3, [r3, #3]
 8001c32:	2b30      	cmp	r3, #48	; 0x30
 8001c34:	d105      	bne.n	8001c42 <ESP_messageHandler+0x95e>
 8001c36:	2200      	movs	r2, #0
 8001c38:	2120      	movs	r1, #32
 8001c3a:	4852      	ldr	r0, [pc, #328]	; (8001d84 <ESP_messageHandler+0xaa0>)
 8001c3c:	f003 ffa4 	bl	8005b88 <HAL_GPIO_WritePin>
 8001c40:	e00c      	b.n	8001c5c <ESP_messageHandler+0x978>
		else if(vIlum[2] == '1' || vSal[3] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, SET);
 8001c42:	4b4e      	ldr	r3, [pc, #312]	; (8001d7c <ESP_messageHandler+0xa98>)
 8001c44:	789b      	ldrb	r3, [r3, #2]
 8001c46:	2b31      	cmp	r3, #49	; 0x31
 8001c48:	d003      	beq.n	8001c52 <ESP_messageHandler+0x96e>
 8001c4a:	4b55      	ldr	r3, [pc, #340]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001c4c:	78db      	ldrb	r3, [r3, #3]
 8001c4e:	2b31      	cmp	r3, #49	; 0x31
 8001c50:	d104      	bne.n	8001c5c <ESP_messageHandler+0x978>
 8001c52:	2201      	movs	r2, #1
 8001c54:	2120      	movs	r1, #32
 8001c56:	484b      	ldr	r0, [pc, #300]	; (8001d84 <ESP_messageHandler+0xaa0>)
 8001c58:	f003 ff96 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[3] == '0' || vSal[4] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, RESET); // Luz Recibidor
 8001c5c:	4b47      	ldr	r3, [pc, #284]	; (8001d7c <ESP_messageHandler+0xa98>)
 8001c5e:	78db      	ldrb	r3, [r3, #3]
 8001c60:	2b30      	cmp	r3, #48	; 0x30
 8001c62:	d003      	beq.n	8001c6c <ESP_messageHandler+0x988>
 8001c64:	4b4e      	ldr	r3, [pc, #312]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001c66:	791b      	ldrb	r3, [r3, #4]
 8001c68:	2b30      	cmp	r3, #48	; 0x30
 8001c6a:	d105      	bne.n	8001c78 <ESP_messageHandler+0x994>
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	2101      	movs	r1, #1
 8001c70:	4844      	ldr	r0, [pc, #272]	; (8001d84 <ESP_messageHandler+0xaa0>)
 8001c72:	f003 ff89 	bl	8005b88 <HAL_GPIO_WritePin>
 8001c76:	e00c      	b.n	8001c92 <ESP_messageHandler+0x9ae>
		else if(vIlum[3] == '1' || vSal[4] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, SET);
 8001c78:	4b40      	ldr	r3, [pc, #256]	; (8001d7c <ESP_messageHandler+0xa98>)
 8001c7a:	78db      	ldrb	r3, [r3, #3]
 8001c7c:	2b31      	cmp	r3, #49	; 0x31
 8001c7e:	d003      	beq.n	8001c88 <ESP_messageHandler+0x9a4>
 8001c80:	4b47      	ldr	r3, [pc, #284]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001c82:	791b      	ldrb	r3, [r3, #4]
 8001c84:	2b31      	cmp	r3, #49	; 0x31
 8001c86:	d104      	bne.n	8001c92 <ESP_messageHandler+0x9ae>
 8001c88:	2201      	movs	r2, #1
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	483d      	ldr	r0, [pc, #244]	; (8001d84 <ESP_messageHandler+0xaa0>)
 8001c8e:	f003 ff7b 	bl	8005b88 <HAL_GPIO_WritePin>
	}

	if (fragment[0] == 'N'){
 8001c92:	4b3d      	ldr	r3, [pc, #244]	; (8001d88 <ESP_messageHandler+0xaa4>)
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	2b4e      	cmp	r3, #78	; 0x4e
 8001c98:	d108      	bne.n	8001cac <ESP_messageHandler+0x9c8>
			UART_send("V. SALON (SALON) \n", PC_UART);
 8001c9a:	493c      	ldr	r1, [pc, #240]	; (8001d8c <ESP_messageHandler+0xaa8>)
 8001c9c:	4842      	ldr	r0, [pc, #264]	; (8001da8 <ESP_messageHandler+0xac4>)
 8001c9e:	f000 fefb 	bl	8002a98 <UART_send>
			//vSal[0] = textrc[28]; 	// Televisi√≥n
			//vSal[1] = textrc[31]; 	// Luz Sala
			//vSal[2] = textrc[34]; 	// Luz Comedor
			//vSal[3] = textrc[37]; 	// Luz Ambiente
			//vSal[4] = textrc[40]; 	// Luz Recibidor
			vSal[5] = textrc[43]; 	// V. Sal√≥n
 8001ca2:	4b3c      	ldr	r3, [pc, #240]	; (8001d94 <ESP_messageHandler+0xab0>)
 8001ca4:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8001ca8:	4b3d      	ldr	r3, [pc, #244]	; (8001da0 <ESP_messageHandler+0xabc>)
 8001caa:	715a      	strb	r2, [r3, #5]
	}

	// COCINA
	if (fragment[0] == 'c'){
 8001cac:	4b36      	ldr	r3, [pc, #216]	; (8001d88 <ESP_messageHandler+0xaa4>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	2b63      	cmp	r3, #99	; 0x63
 8001cb2:	d145      	bne.n	8001d40 <ESP_messageHandler+0xa5c>
		UART_send("COCINA \n", PC_UART);
 8001cb4:	4935      	ldr	r1, [pc, #212]	; (8001d8c <ESP_messageHandler+0xaa8>)
 8001cb6:	483d      	ldr	r0, [pc, #244]	; (8001dac <ESP_messageHandler+0xac8>)
 8001cb8:	f000 feee 	bl	8002a98 <UART_send>
		vCoc[0] = textrc[28]; 	// Luz Cocina
 8001cbc:	4b35      	ldr	r3, [pc, #212]	; (8001d94 <ESP_messageHandler+0xab0>)
 8001cbe:	7f1a      	ldrb	r2, [r3, #28]
 8001cc0:	4b3b      	ldr	r3, [pc, #236]	; (8001db0 <ESP_messageHandler+0xacc>)
 8001cc2:	701a      	strb	r2, [r3, #0]
		vCoc[1] = textrc[31]; 	// Luz Fregadero
 8001cc4:	4b33      	ldr	r3, [pc, #204]	; (8001d94 <ESP_messageHandler+0xab0>)
 8001cc6:	7fda      	ldrb	r2, [r3, #31]
 8001cc8:	4b39      	ldr	r3, [pc, #228]	; (8001db0 <ESP_messageHandler+0xacc>)
 8001cca:	705a      	strb	r2, [r3, #1]

		if(vIlum[4] == '0' || vCoc[0] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, RESET); // Luz Cocina
 8001ccc:	4b2b      	ldr	r3, [pc, #172]	; (8001d7c <ESP_messageHandler+0xa98>)
 8001cce:	791b      	ldrb	r3, [r3, #4]
 8001cd0:	2b30      	cmp	r3, #48	; 0x30
 8001cd2:	d003      	beq.n	8001cdc <ESP_messageHandler+0x9f8>
 8001cd4:	4b36      	ldr	r3, [pc, #216]	; (8001db0 <ESP_messageHandler+0xacc>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	2b30      	cmp	r3, #48	; 0x30
 8001cda:	d106      	bne.n	8001cea <ESP_messageHandler+0xa06>
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ce2:	4834      	ldr	r0, [pc, #208]	; (8001db4 <ESP_messageHandler+0xad0>)
 8001ce4:	f003 ff50 	bl	8005b88 <HAL_GPIO_WritePin>
 8001ce8:	e00d      	b.n	8001d06 <ESP_messageHandler+0xa22>
		else if(vIlum[4] == '1' || vCoc[0] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, SET);
 8001cea:	4b24      	ldr	r3, [pc, #144]	; (8001d7c <ESP_messageHandler+0xa98>)
 8001cec:	791b      	ldrb	r3, [r3, #4]
 8001cee:	2b31      	cmp	r3, #49	; 0x31
 8001cf0:	d003      	beq.n	8001cfa <ESP_messageHandler+0xa16>
 8001cf2:	4b2f      	ldr	r3, [pc, #188]	; (8001db0 <ESP_messageHandler+0xacc>)
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	2b31      	cmp	r3, #49	; 0x31
 8001cf8:	d105      	bne.n	8001d06 <ESP_messageHandler+0xa22>
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d00:	482c      	ldr	r0, [pc, #176]	; (8001db4 <ESP_messageHandler+0xad0>)
 8001d02:	f003 ff41 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[5] == '0' || vCoc[1] == '0') HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, RESET); // Luz Fregadero
 8001d06:	4b1d      	ldr	r3, [pc, #116]	; (8001d7c <ESP_messageHandler+0xa98>)
 8001d08:	795b      	ldrb	r3, [r3, #5]
 8001d0a:	2b30      	cmp	r3, #48	; 0x30
 8001d0c:	d003      	beq.n	8001d16 <ESP_messageHandler+0xa32>
 8001d0e:	4b28      	ldr	r3, [pc, #160]	; (8001db0 <ESP_messageHandler+0xacc>)
 8001d10:	785b      	ldrb	r3, [r3, #1]
 8001d12:	2b30      	cmp	r3, #48	; 0x30
 8001d14:	d106      	bne.n	8001d24 <ESP_messageHandler+0xa40>
 8001d16:	2200      	movs	r2, #0
 8001d18:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d1c:	4826      	ldr	r0, [pc, #152]	; (8001db8 <ESP_messageHandler+0xad4>)
 8001d1e:	f003 ff33 	bl	8005b88 <HAL_GPIO_WritePin>
 8001d22:	e00d      	b.n	8001d40 <ESP_messageHandler+0xa5c>
		else if(vIlum[5] == '1' || vCoc[1] == '1')HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, SET);
 8001d24:	4b15      	ldr	r3, [pc, #84]	; (8001d7c <ESP_messageHandler+0xa98>)
 8001d26:	795b      	ldrb	r3, [r3, #5]
 8001d28:	2b31      	cmp	r3, #49	; 0x31
 8001d2a:	d003      	beq.n	8001d34 <ESP_messageHandler+0xa50>
 8001d2c:	4b20      	ldr	r3, [pc, #128]	; (8001db0 <ESP_messageHandler+0xacc>)
 8001d2e:	785b      	ldrb	r3, [r3, #1]
 8001d30:	2b31      	cmp	r3, #49	; 0x31
 8001d32:	d105      	bne.n	8001d40 <ESP_messageHandler+0xa5c>
 8001d34:	2201      	movs	r2, #1
 8001d36:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d3a:	481f      	ldr	r0, [pc, #124]	; (8001db8 <ESP_messageHandler+0xad4>)
 8001d3c:	f003 ff24 	bl	8005b88 <HAL_GPIO_WritePin>
	}

	// BA√ëO
	if (fragment[0] == 'b'){
 8001d40:	4b11      	ldr	r3, [pc, #68]	; (8001d88 <ESP_messageHandler+0xaa4>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	2b62      	cmp	r3, #98	; 0x62
 8001d46:	d165      	bne.n	8001e14 <ESP_messageHandler+0xb30>
		UART_send("BA√ëO \n", PC_UART);
 8001d48:	4910      	ldr	r1, [pc, #64]	; (8001d8c <ESP_messageHandler+0xaa8>)
 8001d4a:	481c      	ldr	r0, [pc, #112]	; (8001dbc <ESP_messageHandler+0xad8>)
 8001d4c:	f000 fea4 	bl	8002a98 <UART_send>
		vBan[0] = textrc[28]; 	// Luz Ba√±o
 8001d50:	4b10      	ldr	r3, [pc, #64]	; (8001d94 <ESP_messageHandler+0xab0>)
 8001d52:	7f1a      	ldrb	r2, [r3, #28]
 8001d54:	4b1a      	ldr	r3, [pc, #104]	; (8001dc0 <ESP_messageHandler+0xadc>)
 8001d56:	701a      	strb	r2, [r3, #0]
		vBan[1] = textrc[31]; 	// Luz Espejo
 8001d58:	4b0e      	ldr	r3, [pc, #56]	; (8001d94 <ESP_messageHandler+0xab0>)
 8001d5a:	7fda      	ldrb	r2, [r3, #31]
 8001d5c:	4b18      	ldr	r3, [pc, #96]	; (8001dc0 <ESP_messageHandler+0xadc>)
 8001d5e:	705a      	strb	r2, [r3, #1]

		if(vIlum[6] == '0' || vBan[0] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, RESET); // Luz Ba√±o
 8001d60:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <ESP_messageHandler+0xa98>)
 8001d62:	799b      	ldrb	r3, [r3, #6]
 8001d64:	2b30      	cmp	r3, #48	; 0x30
 8001d66:	d003      	beq.n	8001d70 <ESP_messageHandler+0xa8c>
 8001d68:	4b15      	ldr	r3, [pc, #84]	; (8001dc0 <ESP_messageHandler+0xadc>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b30      	cmp	r3, #48	; 0x30
 8001d6e:	d129      	bne.n	8001dc4 <ESP_messageHandler+0xae0>
 8001d70:	2200      	movs	r2, #0
 8001d72:	2140      	movs	r1, #64	; 0x40
 8001d74:	4803      	ldr	r0, [pc, #12]	; (8001d84 <ESP_messageHandler+0xaa0>)
 8001d76:	f003 ff07 	bl	8005b88 <HAL_GPIO_WritePin>
 8001d7a:	e030      	b.n	8001dde <ESP_messageHandler+0xafa>
 8001d7c:	200009a0 	.word	0x200009a0
 8001d80:	2000092c 	.word	0x2000092c
 8001d84:	40020c00 	.word	0x40020c00
 8001d88:	200009bc 	.word	0x200009bc
 8001d8c:	20000d84 	.word	0x20000d84
 8001d90:	08009350 	.word	0x08009350
 8001d94:	200009d8 	.word	0x200009d8
 8001d98:	08009364 	.word	0x08009364
 8001d9c:	0800937c 	.word	0x0800937c
 8001da0:	20000a48 	.word	0x20000a48
 8001da4:	40020400 	.word	0x40020400
 8001da8:	08009384 	.word	0x08009384
 8001dac:	08009398 	.word	0x08009398
 8001db0:	20000910 	.word	0x20000910
 8001db4:	40020800 	.word	0x40020800
 8001db8:	40020000 	.word	0x40020000
 8001dbc:	080093a4 	.word	0x080093a4
 8001dc0:	20000988 	.word	0x20000988
		else if(vIlum[6] == '1' || vBan[0] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, SET);
 8001dc4:	4b84      	ldr	r3, [pc, #528]	; (8001fd8 <ESP_messageHandler+0xcf4>)
 8001dc6:	799b      	ldrb	r3, [r3, #6]
 8001dc8:	2b31      	cmp	r3, #49	; 0x31
 8001dca:	d003      	beq.n	8001dd4 <ESP_messageHandler+0xaf0>
 8001dcc:	4b83      	ldr	r3, [pc, #524]	; (8001fdc <ESP_messageHandler+0xcf8>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b31      	cmp	r3, #49	; 0x31
 8001dd2:	d104      	bne.n	8001dde <ESP_messageHandler+0xafa>
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	2140      	movs	r1, #64	; 0x40
 8001dd8:	4881      	ldr	r0, [pc, #516]	; (8001fe0 <ESP_messageHandler+0xcfc>)
 8001dda:	f003 fed5 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[7] == '0' || vBan[1] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // Luz Espejo
 8001dde:	4b7e      	ldr	r3, [pc, #504]	; (8001fd8 <ESP_messageHandler+0xcf4>)
 8001de0:	79db      	ldrb	r3, [r3, #7]
 8001de2:	2b30      	cmp	r3, #48	; 0x30
 8001de4:	d003      	beq.n	8001dee <ESP_messageHandler+0xb0a>
 8001de6:	4b7d      	ldr	r3, [pc, #500]	; (8001fdc <ESP_messageHandler+0xcf8>)
 8001de8:	785b      	ldrb	r3, [r3, #1]
 8001dea:	2b30      	cmp	r3, #48	; 0x30
 8001dec:	d105      	bne.n	8001dfa <ESP_messageHandler+0xb16>
 8001dee:	2200      	movs	r2, #0
 8001df0:	2108      	movs	r1, #8
 8001df2:	487c      	ldr	r0, [pc, #496]	; (8001fe4 <ESP_messageHandler+0xd00>)
 8001df4:	f003 fec8 	bl	8005b88 <HAL_GPIO_WritePin>
 8001df8:	e00c      	b.n	8001e14 <ESP_messageHandler+0xb30>
		else if(vIlum[7] == '1' || vBan[1] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);
 8001dfa:	4b77      	ldr	r3, [pc, #476]	; (8001fd8 <ESP_messageHandler+0xcf4>)
 8001dfc:	79db      	ldrb	r3, [r3, #7]
 8001dfe:	2b31      	cmp	r3, #49	; 0x31
 8001e00:	d003      	beq.n	8001e0a <ESP_messageHandler+0xb26>
 8001e02:	4b76      	ldr	r3, [pc, #472]	; (8001fdc <ESP_messageHandler+0xcf8>)
 8001e04:	785b      	ldrb	r3, [r3, #1]
 8001e06:	2b31      	cmp	r3, #49	; 0x31
 8001e08:	d104      	bne.n	8001e14 <ESP_messageHandler+0xb30>
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	2108      	movs	r1, #8
 8001e0e:	4875      	ldr	r0, [pc, #468]	; (8001fe4 <ESP_messageHandler+0xd00>)
 8001e10:	f003 feba 	bl	8005b88 <HAL_GPIO_WritePin>
	}

	// DORMITORIO
	if (fragment[0] == 'r'){
 8001e14:	4b74      	ldr	r3, [pc, #464]	; (8001fe8 <ESP_messageHandler+0xd04>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	2b72      	cmp	r3, #114	; 0x72
 8001e1a:	d161      	bne.n	8001ee0 <ESP_messageHandler+0xbfc>
		UART_send("LUCES (DORMITORIO) \n", PC_UART);
 8001e1c:	4973      	ldr	r1, [pc, #460]	; (8001fec <ESP_messageHandler+0xd08>)
 8001e1e:	4874      	ldr	r0, [pc, #464]	; (8001ff0 <ESP_messageHandler+0xd0c>)
 8001e20:	f000 fe3a 	bl	8002a98 <UART_send>
		vDor[0] = textrc[28]; 	// Luz Dormitorio
 8001e24:	4b73      	ldr	r3, [pc, #460]	; (8001ff4 <ESP_messageHandler+0xd10>)
 8001e26:	7f1a      	ldrb	r2, [r3, #28]
 8001e28:	4b73      	ldr	r3, [pc, #460]	; (8001ff8 <ESP_messageHandler+0xd14>)
 8001e2a:	701a      	strb	r2, [r3, #0]
		vDor[1] = textrc[31]; 	// Luz Mesita Izq
 8001e2c:	4b71      	ldr	r3, [pc, #452]	; (8001ff4 <ESP_messageHandler+0xd10>)
 8001e2e:	7fda      	ldrb	r2, [r3, #31]
 8001e30:	4b71      	ldr	r3, [pc, #452]	; (8001ff8 <ESP_messageHandler+0xd14>)
 8001e32:	705a      	strb	r2, [r3, #1]
		vDor[2] = textrc[34]; 	// Luz Mesita Dch
 8001e34:	4b6f      	ldr	r3, [pc, #444]	; (8001ff4 <ESP_messageHandler+0xd10>)
 8001e36:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001e3a:	4b6f      	ldr	r3, [pc, #444]	; (8001ff8 <ESP_messageHandler+0xd14>)
 8001e3c:	709a      	strb	r2, [r3, #2]
		//vDor[3] = textrc[37]; 	// V. Dormitorio

		if(vIlum[8] == '0' || vDor[0] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, RESET); // Luz Dormitorio
 8001e3e:	4b66      	ldr	r3, [pc, #408]	; (8001fd8 <ESP_messageHandler+0xcf4>)
 8001e40:	7a1b      	ldrb	r3, [r3, #8]
 8001e42:	2b30      	cmp	r3, #48	; 0x30
 8001e44:	d003      	beq.n	8001e4e <ESP_messageHandler+0xb6a>
 8001e46:	4b6c      	ldr	r3, [pc, #432]	; (8001ff8 <ESP_messageHandler+0xd14>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	2b30      	cmp	r3, #48	; 0x30
 8001e4c:	d105      	bne.n	8001e5a <ESP_messageHandler+0xb76>
 8001e4e:	2200      	movs	r2, #0
 8001e50:	2180      	movs	r1, #128	; 0x80
 8001e52:	4863      	ldr	r0, [pc, #396]	; (8001fe0 <ESP_messageHandler+0xcfc>)
 8001e54:	f003 fe98 	bl	8005b88 <HAL_GPIO_WritePin>
 8001e58:	e00c      	b.n	8001e74 <ESP_messageHandler+0xb90>
		else if(vIlum[8] == '1' || vDor[0] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, SET);
 8001e5a:	4b5f      	ldr	r3, [pc, #380]	; (8001fd8 <ESP_messageHandler+0xcf4>)
 8001e5c:	7a1b      	ldrb	r3, [r3, #8]
 8001e5e:	2b31      	cmp	r3, #49	; 0x31
 8001e60:	d003      	beq.n	8001e6a <ESP_messageHandler+0xb86>
 8001e62:	4b65      	ldr	r3, [pc, #404]	; (8001ff8 <ESP_messageHandler+0xd14>)
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	2b31      	cmp	r3, #49	; 0x31
 8001e68:	d104      	bne.n	8001e74 <ESP_messageHandler+0xb90>
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	2180      	movs	r1, #128	; 0x80
 8001e6e:	485c      	ldr	r0, [pc, #368]	; (8001fe0 <ESP_messageHandler+0xcfc>)
 8001e70:	f003 fe8a 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[9] == '0' || vDor[1] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // Luz Mesita Izq
 8001e74:	4b58      	ldr	r3, [pc, #352]	; (8001fd8 <ESP_messageHandler+0xcf4>)
 8001e76:	7a5b      	ldrb	r3, [r3, #9]
 8001e78:	2b30      	cmp	r3, #48	; 0x30
 8001e7a:	d003      	beq.n	8001e84 <ESP_messageHandler+0xba0>
 8001e7c:	4b5e      	ldr	r3, [pc, #376]	; (8001ff8 <ESP_messageHandler+0xd14>)
 8001e7e:	785b      	ldrb	r3, [r3, #1]
 8001e80:	2b30      	cmp	r3, #48	; 0x30
 8001e82:	d105      	bne.n	8001e90 <ESP_messageHandler+0xbac>
 8001e84:	2200      	movs	r2, #0
 8001e86:	2110      	movs	r1, #16
 8001e88:	4856      	ldr	r0, [pc, #344]	; (8001fe4 <ESP_messageHandler+0xd00>)
 8001e8a:	f003 fe7d 	bl	8005b88 <HAL_GPIO_WritePin>
 8001e8e:	e00c      	b.n	8001eaa <ESP_messageHandler+0xbc6>
		else if(vIlum[9] == '1' || vDor[1] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 8001e90:	4b51      	ldr	r3, [pc, #324]	; (8001fd8 <ESP_messageHandler+0xcf4>)
 8001e92:	7a5b      	ldrb	r3, [r3, #9]
 8001e94:	2b31      	cmp	r3, #49	; 0x31
 8001e96:	d003      	beq.n	8001ea0 <ESP_messageHandler+0xbbc>
 8001e98:	4b57      	ldr	r3, [pc, #348]	; (8001ff8 <ESP_messageHandler+0xd14>)
 8001e9a:	785b      	ldrb	r3, [r3, #1]
 8001e9c:	2b31      	cmp	r3, #49	; 0x31
 8001e9e:	d104      	bne.n	8001eaa <ESP_messageHandler+0xbc6>
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	2110      	movs	r1, #16
 8001ea4:	484f      	ldr	r0, [pc, #316]	; (8001fe4 <ESP_messageHandler+0xd00>)
 8001ea6:	f003 fe6f 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[10] == '0' || vDor[2] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // Luz Mesita Dch
 8001eaa:	4b4b      	ldr	r3, [pc, #300]	; (8001fd8 <ESP_messageHandler+0xcf4>)
 8001eac:	7a9b      	ldrb	r3, [r3, #10]
 8001eae:	2b30      	cmp	r3, #48	; 0x30
 8001eb0:	d003      	beq.n	8001eba <ESP_messageHandler+0xbd6>
 8001eb2:	4b51      	ldr	r3, [pc, #324]	; (8001ff8 <ESP_messageHandler+0xd14>)
 8001eb4:	789b      	ldrb	r3, [r3, #2]
 8001eb6:	2b30      	cmp	r3, #48	; 0x30
 8001eb8:	d105      	bne.n	8001ec6 <ESP_messageHandler+0xbe2>
 8001eba:	2200      	movs	r2, #0
 8001ebc:	2140      	movs	r1, #64	; 0x40
 8001ebe:	4849      	ldr	r0, [pc, #292]	; (8001fe4 <ESP_messageHandler+0xd00>)
 8001ec0:	f003 fe62 	bl	8005b88 <HAL_GPIO_WritePin>
 8001ec4:	e00c      	b.n	8001ee0 <ESP_messageHandler+0xbfc>
		else if(vIlum[10] == '1' || vDor[2] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);
 8001ec6:	4b44      	ldr	r3, [pc, #272]	; (8001fd8 <ESP_messageHandler+0xcf4>)
 8001ec8:	7a9b      	ldrb	r3, [r3, #10]
 8001eca:	2b31      	cmp	r3, #49	; 0x31
 8001ecc:	d003      	beq.n	8001ed6 <ESP_messageHandler+0xbf2>
 8001ece:	4b4a      	ldr	r3, [pc, #296]	; (8001ff8 <ESP_messageHandler+0xd14>)
 8001ed0:	789b      	ldrb	r3, [r3, #2]
 8001ed2:	2b31      	cmp	r3, #49	; 0x31
 8001ed4:	d104      	bne.n	8001ee0 <ESP_messageHandler+0xbfc>
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	2140      	movs	r1, #64	; 0x40
 8001eda:	4842      	ldr	r0, [pc, #264]	; (8001fe4 <ESP_messageHandler+0xd00>)
 8001edc:	f003 fe54 	bl	8005b88 <HAL_GPIO_WritePin>
	}

	if (fragment[0] == 'D'){
 8001ee0:	4b41      	ldr	r3, [pc, #260]	; (8001fe8 <ESP_messageHandler+0xd04>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	2b44      	cmp	r3, #68	; 0x44
 8001ee6:	d108      	bne.n	8001efa <ESP_messageHandler+0xc16>
		UART_send("V. DORMITORIO (DORMITORIO) \n", PC_UART);
 8001ee8:	4940      	ldr	r1, [pc, #256]	; (8001fec <ESP_messageHandler+0xd08>)
 8001eea:	4844      	ldr	r0, [pc, #272]	; (8001ffc <ESP_messageHandler+0xd18>)
 8001eec:	f000 fdd4 	bl	8002a98 <UART_send>
		//vDor[0] = textrc[28]; 	// Luz Dormitorio
		//vDor[1] = textrc[31]; 	// Luz Mesita Izq
		//vDor[2] = textrc[34]; 	// Luz Mesita Dch
		vDor[3] = textrc[37]; 	// V. Dormitorio
 8001ef0:	4b40      	ldr	r3, [pc, #256]	; (8001ff4 <ESP_messageHandler+0xd10>)
 8001ef2:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001ef6:	4b40      	ldr	r3, [pc, #256]	; (8001ff8 <ESP_messageHandler+0xd14>)
 8001ef8:	70da      	strb	r2, [r3, #3]
	}

	// OFICINA
	if (fragment[0] == 'f'){
 8001efa:	4b3b      	ldr	r3, [pc, #236]	; (8001fe8 <ESP_messageHandler+0xd04>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	2b66      	cmp	r3, #102	; 0x66
 8001f00:	f040 80bf 	bne.w	8002082 <ESP_messageHandler+0xd9e>
		UART_send("LUCES (OFICINA) \n", PC_UART);
 8001f04:	4939      	ldr	r1, [pc, #228]	; (8001fec <ESP_messageHandler+0xd08>)
 8001f06:	483e      	ldr	r0, [pc, #248]	; (8002000 <ESP_messageHandler+0xd1c>)
 8001f08:	f000 fdc6 	bl	8002a98 <UART_send>
		vOfi[0] = textrc[28]; // Luz Oficina
 8001f0c:	4b39      	ldr	r3, [pc, #228]	; (8001ff4 <ESP_messageHandler+0xd10>)
 8001f0e:	7f1a      	ldrb	r2, [r3, #28]
 8001f10:	4b3c      	ldr	r3, [pc, #240]	; (8002004 <ESP_messageHandler+0xd20>)
 8001f12:	701a      	strb	r2, [r3, #0]
		vOfi[1] = textrc[31]; // Luz Gaming
 8001f14:	4b37      	ldr	r3, [pc, #220]	; (8001ff4 <ESP_messageHandler+0xd10>)
 8001f16:	7fda      	ldrb	r2, [r3, #31]
 8001f18:	4b3a      	ldr	r3, [pc, #232]	; (8002004 <ESP_messageHandler+0xd20>)
 8001f1a:	705a      	strb	r2, [r3, #1]
		vOfi[2] = textrc[34]; // Luz Rx100
 8001f1c:	4b35      	ldr	r3, [pc, #212]	; (8001ff4 <ESP_messageHandler+0xd10>)
 8001f1e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001f22:	4b38      	ldr	r3, [pc, #224]	; (8002004 <ESP_messageHandler+0xd20>)
 8001f24:	709a      	strb	r2, [r3, #2]
		vOfi[3] = textrc[35]; // Luz Rx10
 8001f26:	4b33      	ldr	r3, [pc, #204]	; (8001ff4 <ESP_messageHandler+0xd10>)
 8001f28:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8001f2c:	4b35      	ldr	r3, [pc, #212]	; (8002004 <ESP_messageHandler+0xd20>)
 8001f2e:	70da      	strb	r2, [r3, #3]
		vOfi[4] = textrc[36]; // Luz Rx1
 8001f30:	4b30      	ldr	r3, [pc, #192]	; (8001ff4 <ESP_messageHandler+0xd10>)
 8001f32:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8001f36:	4b33      	ldr	r3, [pc, #204]	; (8002004 <ESP_messageHandler+0xd20>)
 8001f38:	711a      	strb	r2, [r3, #4]
		vOfi[5] = textrc[39]; // Luz Gx100
 8001f3a:	4b2e      	ldr	r3, [pc, #184]	; (8001ff4 <ESP_messageHandler+0xd10>)
 8001f3c:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8001f40:	4b30      	ldr	r3, [pc, #192]	; (8002004 <ESP_messageHandler+0xd20>)
 8001f42:	715a      	strb	r2, [r3, #5]
		vOfi[6] = textrc[40]; // Luz Gx10
 8001f44:	4b2b      	ldr	r3, [pc, #172]	; (8001ff4 <ESP_messageHandler+0xd10>)
 8001f46:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001f4a:	4b2e      	ldr	r3, [pc, #184]	; (8002004 <ESP_messageHandler+0xd20>)
 8001f4c:	719a      	strb	r2, [r3, #6]
		vOfi[7] = textrc[41]; // Luz Gx1
 8001f4e:	4b29      	ldr	r3, [pc, #164]	; (8001ff4 <ESP_messageHandler+0xd10>)
 8001f50:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 8001f54:	4b2b      	ldr	r3, [pc, #172]	; (8002004 <ESP_messageHandler+0xd20>)
 8001f56:	71da      	strb	r2, [r3, #7]
		vOfi[8] = textrc[44]; // Luz Bx100
 8001f58:	4b26      	ldr	r3, [pc, #152]	; (8001ff4 <ESP_messageHandler+0xd10>)
 8001f5a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8001f5e:	4b29      	ldr	r3, [pc, #164]	; (8002004 <ESP_messageHandler+0xd20>)
 8001f60:	721a      	strb	r2, [r3, #8]
		vOfi[9] = textrc[45]; // Luz Bx10
 8001f62:	4b24      	ldr	r3, [pc, #144]	; (8001ff4 <ESP_messageHandler+0xd10>)
 8001f64:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 8001f68:	4b26      	ldr	r3, [pc, #152]	; (8002004 <ESP_messageHandler+0xd20>)
 8001f6a:	725a      	strb	r2, [r3, #9]
		vOfi[10] = textrc[46]; // Luz Bx1
 8001f6c:	4b21      	ldr	r3, [pc, #132]	; (8001ff4 <ESP_messageHandler+0xd10>)
 8001f6e:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8001f72:	4b24      	ldr	r3, [pc, #144]	; (8002004 <ESP_messageHandler+0xd20>)
 8001f74:	729a      	strb	r2, [r3, #10]
		//vOfi[11] = textrc[49]; // V. Oficina

		if(vIlum[11] == '0' || vOfi[0] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // Luz Oficina
 8001f76:	4b18      	ldr	r3, [pc, #96]	; (8001fd8 <ESP_messageHandler+0xcf4>)
 8001f78:	7adb      	ldrb	r3, [r3, #11]
 8001f7a:	2b30      	cmp	r3, #48	; 0x30
 8001f7c:	d003      	beq.n	8001f86 <ESP_messageHandler+0xca2>
 8001f7e:	4b21      	ldr	r3, [pc, #132]	; (8002004 <ESP_messageHandler+0xd20>)
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2b30      	cmp	r3, #48	; 0x30
 8001f84:	d105      	bne.n	8001f92 <ESP_messageHandler+0xcae>
 8001f86:	2200      	movs	r2, #0
 8001f88:	2120      	movs	r1, #32
 8001f8a:	4816      	ldr	r0, [pc, #88]	; (8001fe4 <ESP_messageHandler+0xd00>)
 8001f8c:	f003 fdfc 	bl	8005b88 <HAL_GPIO_WritePin>
 8001f90:	e00c      	b.n	8001fac <ESP_messageHandler+0xcc8>
		else if(vIlum[11] == '1' || vOfi[0] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);
 8001f92:	4b11      	ldr	r3, [pc, #68]	; (8001fd8 <ESP_messageHandler+0xcf4>)
 8001f94:	7adb      	ldrb	r3, [r3, #11]
 8001f96:	2b31      	cmp	r3, #49	; 0x31
 8001f98:	d003      	beq.n	8001fa2 <ESP_messageHandler+0xcbe>
 8001f9a:	4b1a      	ldr	r3, [pc, #104]	; (8002004 <ESP_messageHandler+0xd20>)
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	2b31      	cmp	r3, #49	; 0x31
 8001fa0:	d104      	bne.n	8001fac <ESP_messageHandler+0xcc8>
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	2120      	movs	r1, #32
 8001fa6:	480f      	ldr	r0, [pc, #60]	; (8001fe4 <ESP_messageHandler+0xd00>)
 8001fa8:	f003 fdee 	bl	8005b88 <HAL_GPIO_WritePin>

		if(vIlum[12] == '0' || vOfi[1] == '0'){
 8001fac:	4b0a      	ldr	r3, [pc, #40]	; (8001fd8 <ESP_messageHandler+0xcf4>)
 8001fae:	7b1b      	ldrb	r3, [r3, #12]
 8001fb0:	2b30      	cmp	r3, #48	; 0x30
 8001fb2:	d003      	beq.n	8001fbc <ESP_messageHandler+0xcd8>
 8001fb4:	4b13      	ldr	r3, [pc, #76]	; (8002004 <ESP_messageHandler+0xd20>)
 8001fb6:	785b      	ldrb	r3, [r3, #1]
 8001fb8:	2b30      	cmp	r3, #48	; 0x30
 8001fba:	d127      	bne.n	800200c <ESP_messageHandler+0xd28>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001fbc:	4b12      	ldr	r3, [pc, #72]	; (8002008 <ESP_messageHandler+0xd24>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001fc4:	4b10      	ldr	r3, [pc, #64]	; (8002008 <ESP_messageHandler+0xd24>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001fcc:	4b0e      	ldr	r3, [pc, #56]	; (8002008 <ESP_messageHandler+0xd24>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	63da      	str	r2, [r3, #60]	; 0x3c
 8001fd4:	e055      	b.n	8002082 <ESP_messageHandler+0xd9e>
 8001fd6:	bf00      	nop
 8001fd8:	200009a0 	.word	0x200009a0
 8001fdc:	20000988 	.word	0x20000988
 8001fe0:	40020c00 	.word	0x40020c00
 8001fe4:	40020400 	.word	0x40020400
 8001fe8:	200009bc 	.word	0x200009bc
 8001fec:	20000d84 	.word	0x20000d84
 8001ff0:	080093ac 	.word	0x080093ac
 8001ff4:	200009d8 	.word	0x200009d8
 8001ff8:	20000914 	.word	0x20000914
 8001ffc:	080093c4 	.word	0x080093c4
 8002000:	080093e4 	.word	0x080093e4
 8002004:	2000097c 	.word	0x2000097c
 8002008:	20000cf4 	.word	0x20000cf4
		}
		else if(vIlum[12] == '1' || vOfi[1] == '1'){ // Luz Gaming
 800200c:	4b71      	ldr	r3, [pc, #452]	; (80021d4 <ESP_messageHandler+0xef0>)
 800200e:	7b1b      	ldrb	r3, [r3, #12]
 8002010:	2b31      	cmp	r3, #49	; 0x31
 8002012:	d003      	beq.n	800201c <ESP_messageHandler+0xd38>
 8002014:	4b70      	ldr	r3, [pc, #448]	; (80021d8 <ESP_messageHandler+0xef4>)
 8002016:	785b      	ldrb	r3, [r3, #1]
 8002018:	2b31      	cmp	r3, #49	; 0x31
 800201a:	d132      	bne.n	8002082 <ESP_messageHandler+0xd9e>

			//uint8_t r, g, b;

			r = rgb_value(vOfi[2],vOfi[3],vOfi[4]);
 800201c:	4b6e      	ldr	r3, [pc, #440]	; (80021d8 <ESP_messageHandler+0xef4>)
 800201e:	789b      	ldrb	r3, [r3, #2]
 8002020:	4a6d      	ldr	r2, [pc, #436]	; (80021d8 <ESP_messageHandler+0xef4>)
 8002022:	78d1      	ldrb	r1, [r2, #3]
 8002024:	4a6c      	ldr	r2, [pc, #432]	; (80021d8 <ESP_messageHandler+0xef4>)
 8002026:	7912      	ldrb	r2, [r2, #4]
 8002028:	4618      	mov	r0, r3
 800202a:	f000 f955 	bl	80022d8 <rgb_value>
 800202e:	4603      	mov	r3, r0
 8002030:	4a6a      	ldr	r2, [pc, #424]	; (80021dc <ESP_messageHandler+0xef8>)
 8002032:	6013      	str	r3, [r2, #0]
			g = rgb_value(vOfi[5],vOfi[6],vOfi[7]);
 8002034:	4b68      	ldr	r3, [pc, #416]	; (80021d8 <ESP_messageHandler+0xef4>)
 8002036:	795b      	ldrb	r3, [r3, #5]
 8002038:	4a67      	ldr	r2, [pc, #412]	; (80021d8 <ESP_messageHandler+0xef4>)
 800203a:	7991      	ldrb	r1, [r2, #6]
 800203c:	4a66      	ldr	r2, [pc, #408]	; (80021d8 <ESP_messageHandler+0xef4>)
 800203e:	79d2      	ldrb	r2, [r2, #7]
 8002040:	4618      	mov	r0, r3
 8002042:	f000 f949 	bl	80022d8 <rgb_value>
 8002046:	4603      	mov	r3, r0
 8002048:	4a65      	ldr	r2, [pc, #404]	; (80021e0 <ESP_messageHandler+0xefc>)
 800204a:	6013      	str	r3, [r2, #0]
			b = rgb_value(vOfi[8],vOfi[9],vOfi[10]);
 800204c:	4b62      	ldr	r3, [pc, #392]	; (80021d8 <ESP_messageHandler+0xef4>)
 800204e:	7a1b      	ldrb	r3, [r3, #8]
 8002050:	4a61      	ldr	r2, [pc, #388]	; (80021d8 <ESP_messageHandler+0xef4>)
 8002052:	7a51      	ldrb	r1, [r2, #9]
 8002054:	4a60      	ldr	r2, [pc, #384]	; (80021d8 <ESP_messageHandler+0xef4>)
 8002056:	7a92      	ldrb	r2, [r2, #10]
 8002058:	4618      	mov	r0, r3
 800205a:	f000 f93d 	bl	80022d8 <rgb_value>
 800205e:	4603      	mov	r3, r0
 8002060:	4a60      	ldr	r2, [pc, #384]	; (80021e4 <ESP_messageHandler+0xf00>)
 8002062:	6013      	str	r3, [r2, #0]

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, g); // PA8
 8002064:	4b5e      	ldr	r3, [pc, #376]	; (80021e0 <ESP_messageHandler+0xefc>)
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	4b5f      	ldr	r3, [pc, #380]	; (80021e8 <ESP_messageHandler+0xf04>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, r); // PA9
 800206e:	4b5b      	ldr	r3, [pc, #364]	; (80021dc <ESP_messageHandler+0xef8>)
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	4b5d      	ldr	r3, [pc, #372]	; (80021e8 <ESP_messageHandler+0xf04>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, b); // PA10
 8002078:	4b5a      	ldr	r3, [pc, #360]	; (80021e4 <ESP_messageHandler+0xf00>)
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	4b5a      	ldr	r3, [pc, #360]	; (80021e8 <ESP_messageHandler+0xf04>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	63da      	str	r2, [r3, #60]	; 0x3c
		}
	}

	if (fragment[0] == 'F'){
 8002082:	4b5a      	ldr	r3, [pc, #360]	; (80021ec <ESP_messageHandler+0xf08>)
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	2b46      	cmp	r3, #70	; 0x46
 8002088:	d108      	bne.n	800209c <ESP_messageHandler+0xdb8>
		UART_send("V. OFICINA (OFICINA) \n", PC_UART);
 800208a:	4959      	ldr	r1, [pc, #356]	; (80021f0 <ESP_messageHandler+0xf0c>)
 800208c:	4859      	ldr	r0, [pc, #356]	; (80021f4 <ESP_messageHandler+0xf10>)
 800208e:	f000 fd03 	bl	8002a98 <UART_send>
		//vOfi[6] = textrc[40]; // Luz Gx10
		//vOfi[7] = textrc[41]; // Luz Gx1
		//vOfi[8] = textrc[44]; // Luz Bx100
		//vOfi[9] = textrc[45]; // Luz Bx10
		//vOfi[10] = textrc[46]; // Luz Bx1
		vOfi[11] = textrc[49]; // V. Oficina
 8002092:	4b59      	ldr	r3, [pc, #356]	; (80021f8 <ESP_messageHandler+0xf14>)
 8002094:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8002098:	4b4f      	ldr	r3, [pc, #316]	; (80021d8 <ESP_messageHandler+0xef4>)
 800209a:	72da      	strb	r2, [r3, #11]
	}

	// GARAJE
	if (fragment[0] == 'j'){
 800209c:	4b53      	ldr	r3, [pc, #332]	; (80021ec <ESP_messageHandler+0xf08>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	2b6a      	cmp	r3, #106	; 0x6a
 80020a2:	d124      	bne.n	80020ee <ESP_messageHandler+0xe0a>
		UART_send("LUZ GARAJE (GARAJE) \n", PC_UART);
 80020a4:	4952      	ldr	r1, [pc, #328]	; (80021f0 <ESP_messageHandler+0xf0c>)
 80020a6:	4855      	ldr	r0, [pc, #340]	; (80021fc <ESP_messageHandler+0xf18>)
 80020a8:	f000 fcf6 	bl	8002a98 <UART_send>
		vGar[0] = textrc[28]; // Luz Garaje
 80020ac:	4b52      	ldr	r3, [pc, #328]	; (80021f8 <ESP_messageHandler+0xf14>)
 80020ae:	7f1a      	ldrb	r2, [r3, #28]
 80020b0:	4b53      	ldr	r3, [pc, #332]	; (8002200 <ESP_messageHandler+0xf1c>)
 80020b2:	701a      	strb	r2, [r3, #0]
		//vGar[1] = textrc[31]; // P. Garaje

		if(vIlum[22] == '0' || vGar[0] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET); // Luz Garaje
 80020b4:	4b47      	ldr	r3, [pc, #284]	; (80021d4 <ESP_messageHandler+0xef0>)
 80020b6:	7d9b      	ldrb	r3, [r3, #22]
 80020b8:	2b30      	cmp	r3, #48	; 0x30
 80020ba:	d003      	beq.n	80020c4 <ESP_messageHandler+0xde0>
 80020bc:	4b50      	ldr	r3, [pc, #320]	; (8002200 <ESP_messageHandler+0xf1c>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	2b30      	cmp	r3, #48	; 0x30
 80020c2:	d106      	bne.n	80020d2 <ESP_messageHandler+0xdee>
 80020c4:	2200      	movs	r2, #0
 80020c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020ca:	484e      	ldr	r0, [pc, #312]	; (8002204 <ESP_messageHandler+0xf20>)
 80020cc:	f003 fd5c 	bl	8005b88 <HAL_GPIO_WritePin>
 80020d0:	e00d      	b.n	80020ee <ESP_messageHandler+0xe0a>
		else if(vIlum[22] == '1' || vGar[0] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, SET);
 80020d2:	4b40      	ldr	r3, [pc, #256]	; (80021d4 <ESP_messageHandler+0xef0>)
 80020d4:	7d9b      	ldrb	r3, [r3, #22]
 80020d6:	2b31      	cmp	r3, #49	; 0x31
 80020d8:	d003      	beq.n	80020e2 <ESP_messageHandler+0xdfe>
 80020da:	4b49      	ldr	r3, [pc, #292]	; (8002200 <ESP_messageHandler+0xf1c>)
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	2b31      	cmp	r3, #49	; 0x31
 80020e0:	d105      	bne.n	80020ee <ESP_messageHandler+0xe0a>
 80020e2:	2201      	movs	r2, #1
 80020e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020e8:	4846      	ldr	r0, [pc, #280]	; (8002204 <ESP_messageHandler+0xf20>)
 80020ea:	f003 fd4d 	bl	8005b88 <HAL_GPIO_WritePin>
	}

	if (fragment[0] == 'J'){
 80020ee:	4b3f      	ldr	r3, [pc, #252]	; (80021ec <ESP_messageHandler+0xf08>)
 80020f0:	781b      	ldrb	r3, [r3, #0]
 80020f2:	2b4a      	cmp	r3, #74	; 0x4a
 80020f4:	d107      	bne.n	8002106 <ESP_messageHandler+0xe22>
		UART_send("P. GARAJE (GARAJE) \n", PC_UART);
 80020f6:	493e      	ldr	r1, [pc, #248]	; (80021f0 <ESP_messageHandler+0xf0c>)
 80020f8:	4843      	ldr	r0, [pc, #268]	; (8002208 <ESP_messageHandler+0xf24>)
 80020fa:	f000 fccd 	bl	8002a98 <UART_send>
		//vGar[0] = textrc[28]; // Luz Garaje
		vGar[1] = textrc[31]; // P. Garaje
 80020fe:	4b3e      	ldr	r3, [pc, #248]	; (80021f8 <ESP_messageHandler+0xf14>)
 8002100:	7fda      	ldrb	r2, [r3, #31]
 8002102:	4b3f      	ldr	r3, [pc, #252]	; (8002200 <ESP_messageHandler+0xf1c>)
 8002104:	705a      	strb	r2, [r3, #1]
	}

	// HUERTO
	if (fragment[0] == 'h'){
 8002106:	4b39      	ldr	r3, [pc, #228]	; (80021ec <ESP_messageHandler+0xf08>)
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	2b68      	cmp	r3, #104	; 0x68
 800210c:	d10b      	bne.n	8002126 <ESP_messageHandler+0xe42>
		UART_send("RIEGO HUERTO \n", PC_UART);
 800210e:	4938      	ldr	r1, [pc, #224]	; (80021f0 <ESP_messageHandler+0xf0c>)
 8002110:	483e      	ldr	r0, [pc, #248]	; (800220c <ESP_messageHandler+0xf28>)
 8002112:	f000 fcc1 	bl	8002a98 <UART_send>
		vHuer[0] = textrc[28]; // Riego
 8002116:	4b38      	ldr	r3, [pc, #224]	; (80021f8 <ESP_messageHandler+0xf14>)
 8002118:	7f1a      	ldrb	r2, [r3, #28]
 800211a:	4b3d      	ldr	r3, [pc, #244]	; (8002210 <ESP_messageHandler+0xf2c>)
 800211c:	701a      	strb	r2, [r3, #0]
		vHuer[1] = textrc[31]; // Autom√°tico
 800211e:	4b36      	ldr	r3, [pc, #216]	; (80021f8 <ESP_messageHandler+0xf14>)
 8002120:	7fda      	ldrb	r2, [r3, #31]
 8002122:	4b3b      	ldr	r3, [pc, #236]	; (8002210 <ESP_messageHandler+0xf2c>)
 8002124:	705a      	strb	r2, [r3, #1]
			else if(vHuer[0] == '1') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);
		}*/
	}

	// AJUSTES
	if (fragment[0] == 'a'){
 8002126:	4b31      	ldr	r3, [pc, #196]	; (80021ec <ESP_messageHandler+0xf08>)
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	2b61      	cmp	r3, #97	; 0x61
 800212c:	d150      	bne.n	80021d0 <ESP_messageHandler+0xeec>
		UART_send("AJUSTES \n", PC_UART);
 800212e:	4930      	ldr	r1, [pc, #192]	; (80021f0 <ESP_messageHandler+0xf0c>)
 8002130:	4838      	ldr	r0, [pc, #224]	; (8002214 <ESP_messageHandler+0xf30>)
 8002132:	f000 fcb1 	bl	8002a98 <UART_send>
		vAj[0] = textrc[28]; 	// Vent. Enc. x 10
 8002136:	4b30      	ldr	r3, [pc, #192]	; (80021f8 <ESP_messageHandler+0xf14>)
 8002138:	7f1a      	ldrb	r2, [r3, #28]
 800213a:	4b37      	ldr	r3, [pc, #220]	; (8002218 <ESP_messageHandler+0xf34>)
 800213c:	701a      	strb	r2, [r3, #0]
		vAj[1] = textrc[29]; 	// Vent. Enc. x 1
 800213e:	4b2e      	ldr	r3, [pc, #184]	; (80021f8 <ESP_messageHandler+0xf14>)
 8002140:	7f5a      	ldrb	r2, [r3, #29]
 8002142:	4b35      	ldr	r3, [pc, #212]	; (8002218 <ESP_messageHandler+0xf34>)
 8002144:	705a      	strb	r2, [r3, #1]
		vAj[2] = textrc[31]; 	// Vent. Enc. x 0.1
 8002146:	4b2c      	ldr	r3, [pc, #176]	; (80021f8 <ESP_messageHandler+0xf14>)
 8002148:	7fda      	ldrb	r2, [r3, #31]
 800214a:	4b33      	ldr	r3, [pc, #204]	; (8002218 <ESP_messageHandler+0xf34>)
 800214c:	709a      	strb	r2, [r3, #2]
		vAj[3] = textrc[34]; 	// Vent. Apa. x 10
 800214e:	4b2a      	ldr	r3, [pc, #168]	; (80021f8 <ESP_messageHandler+0xf14>)
 8002150:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8002154:	4b30      	ldr	r3, [pc, #192]	; (8002218 <ESP_messageHandler+0xf34>)
 8002156:	70da      	strb	r2, [r3, #3]
		vAj[4] = textrc[35]; 	// Vent. Apa. x 1
 8002158:	4b27      	ldr	r3, [pc, #156]	; (80021f8 <ESP_messageHandler+0xf14>)
 800215a:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800215e:	4b2e      	ldr	r3, [pc, #184]	; (8002218 <ESP_messageHandler+0xf34>)
 8002160:	711a      	strb	r2, [r3, #4]
		vAj[5] = textrc[37]; 	// Vent. Apa. x 0.1
 8002162:	4b25      	ldr	r3, [pc, #148]	; (80021f8 <ESP_messageHandler+0xf14>)
 8002164:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8002168:	4b2b      	ldr	r3, [pc, #172]	; (8002218 <ESP_messageHandler+0xf34>)
 800216a:	715a      	strb	r2, [r3, #5]
		vAj[6] = textrc[40]; 	// Calef. Enc. x 10
 800216c:	4b22      	ldr	r3, [pc, #136]	; (80021f8 <ESP_messageHandler+0xf14>)
 800216e:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8002172:	4b29      	ldr	r3, [pc, #164]	; (8002218 <ESP_messageHandler+0xf34>)
 8002174:	719a      	strb	r2, [r3, #6]
		vAj[7] = textrc[41]; 	// Calef. Enc. x 1
 8002176:	4b20      	ldr	r3, [pc, #128]	; (80021f8 <ESP_messageHandler+0xf14>)
 8002178:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 800217c:	4b26      	ldr	r3, [pc, #152]	; (8002218 <ESP_messageHandler+0xf34>)
 800217e:	71da      	strb	r2, [r3, #7]
		vAj[8] = textrc[43]; 	// Calef. Enc. x 0.1
 8002180:	4b1d      	ldr	r3, [pc, #116]	; (80021f8 <ESP_messageHandler+0xf14>)
 8002182:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8002186:	4b24      	ldr	r3, [pc, #144]	; (8002218 <ESP_messageHandler+0xf34>)
 8002188:	721a      	strb	r2, [r3, #8]
		vAj[9] = textrc[46]; 	// Calef. Apa. x 10
 800218a:	4b1b      	ldr	r3, [pc, #108]	; (80021f8 <ESP_messageHandler+0xf14>)
 800218c:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8002190:	4b21      	ldr	r3, [pc, #132]	; (8002218 <ESP_messageHandler+0xf34>)
 8002192:	725a      	strb	r2, [r3, #9]
		vAj[10] = textrc[47]; 	// Calef. Apa. x 1
 8002194:	4b18      	ldr	r3, [pc, #96]	; (80021f8 <ESP_messageHandler+0xf14>)
 8002196:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800219a:	4b1f      	ldr	r3, [pc, #124]	; (8002218 <ESP_messageHandler+0xf34>)
 800219c:	729a      	strb	r2, [r3, #10]
		vAj[11] = textrc[49]; 	// Calef. Apa. x 0.1
 800219e:	4b16      	ldr	r3, [pc, #88]	; (80021f8 <ESP_messageHandler+0xf14>)
 80021a0:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 80021a4:	4b1c      	ldr	r3, [pc, #112]	; (8002218 <ESP_messageHandler+0xf34>)
 80021a6:	72da      	strb	r2, [r3, #11]
		vAj[12] = textrc[52]; 	// RH M√≠nimo x 10
 80021a8:	4b13      	ldr	r3, [pc, #76]	; (80021f8 <ESP_messageHandler+0xf14>)
 80021aa:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 80021ae:	4b1a      	ldr	r3, [pc, #104]	; (8002218 <ESP_messageHandler+0xf34>)
 80021b0:	731a      	strb	r2, [r3, #12]
		vAj[13] = textrc[53]; 	// RH M√≠nimo x 1
 80021b2:	4b11      	ldr	r3, [pc, #68]	; (80021f8 <ESP_messageHandler+0xf14>)
 80021b4:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 80021b8:	4b17      	ldr	r3, [pc, #92]	; (8002218 <ESP_messageHandler+0xf34>)
 80021ba:	735a      	strb	r2, [r3, #13]
		vAj[14] = textrc[56]; 	// RH M√°ximo x 10
 80021bc:	4b0e      	ldr	r3, [pc, #56]	; (80021f8 <ESP_messageHandler+0xf14>)
 80021be:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80021c2:	4b15      	ldr	r3, [pc, #84]	; (8002218 <ESP_messageHandler+0xf34>)
 80021c4:	739a      	strb	r2, [r3, #14]
		vAj[15] = textrc[57]; 	// RH M√°ximo x 1
 80021c6:	4b0c      	ldr	r3, [pc, #48]	; (80021f8 <ESP_messageHandler+0xf14>)
 80021c8:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 80021cc:	4b12      	ldr	r3, [pc, #72]	; (8002218 <ESP_messageHandler+0xf34>)
 80021ce:	73da      	strb	r2, [r3, #15]
	}

	//__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
}
 80021d0:	bf00      	nop
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	200009a0 	.word	0x200009a0
 80021d8:	2000097c 	.word	0x2000097c
 80021dc:	20000928 	.word	0x20000928
 80021e0:	2000091c 	.word	0x2000091c
 80021e4:	20000918 	.word	0x20000918
 80021e8:	20000cf4 	.word	0x20000cf4
 80021ec:	200009bc 	.word	0x200009bc
 80021f0:	20000d84 	.word	0x20000d84
 80021f4:	080093f8 	.word	0x080093f8
 80021f8:	200009d8 	.word	0x200009d8
 80021fc:	08009410 	.word	0x08009410
 8002200:	20000970 	.word	0x20000970
 8002204:	40020800 	.word	0x40020800
 8002208:	08009428 	.word	0x08009428
 800220c:	08009440 	.word	0x08009440
 8002210:	200009c4 	.word	0x200009c4
 8002214:	08009450 	.word	0x08009450
 8002218:	200009c8 	.word	0x200009c8

0800221c <ldr>:


#include <LDR.h>
#include "ESP8266_HAL.h"

void ldr(uint16_t valor){
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	80fb      	strh	r3, [r7, #6]


	if (vIlum[26] == '1'){
 8002226:	4b28      	ldr	r3, [pc, #160]	; (80022c8 <ldr+0xac>)
 8002228:	7e9b      	ldrb	r3, [r3, #26]
 800222a:	2b31      	cmp	r3, #49	; 0x31
 800222c:	d147      	bne.n	80022be <ldr+0xa2>

		if(valor<90) {
 800222e:	88fb      	ldrh	r3, [r7, #6]
 8002230:	2b59      	cmp	r3, #89	; 0x59
 8002232:	d822      	bhi.n	800227a <ldr+0x5e>
			vIlum[23] = 'x';	// Jard√≠n
 8002234:	4b24      	ldr	r3, [pc, #144]	; (80022c8 <ldr+0xac>)
 8002236:	2278      	movs	r2, #120	; 0x78
 8002238:	75da      	strb	r2, [r3, #23]
			vExt[3] = 'x';
 800223a:	4b24      	ldr	r3, [pc, #144]	; (80022cc <ldr+0xb0>)
 800223c:	2278      	movs	r2, #120	; 0x78
 800223e:	70da      	strb	r2, [r3, #3]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, SET);
 8002240:	2201      	movs	r2, #1
 8002242:	2104      	movs	r1, #4
 8002244:	4822      	ldr	r0, [pc, #136]	; (80022d0 <ldr+0xb4>)
 8002246:	f003 fc9f 	bl	8005b88 <HAL_GPIO_WritePin>
			vIlum[24] = 'x';	// Porche
 800224a:	4b1f      	ldr	r3, [pc, #124]	; (80022c8 <ldr+0xac>)
 800224c:	2278      	movs	r2, #120	; 0x78
 800224e:	761a      	strb	r2, [r3, #24]
			vExt[2] = 'x';
 8002250:	4b1e      	ldr	r3, [pc, #120]	; (80022cc <ldr+0xb0>)
 8002252:	2278      	movs	r2, #120	; 0x78
 8002254:	709a      	strb	r2, [r3, #2]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, SET);
 8002256:	2201      	movs	r2, #1
 8002258:	2110      	movs	r1, #16
 800225a:	481d      	ldr	r0, [pc, #116]	; (80022d0 <ldr+0xb4>)
 800225c:	f003 fc94 	bl	8005b88 <HAL_GPIO_WritePin>
			vIlum[25] = 'x';	// Tendedero
 8002260:	4b19      	ldr	r3, [pc, #100]	; (80022c8 <ldr+0xac>)
 8002262:	2278      	movs	r2, #120	; 0x78
 8002264:	765a      	strb	r2, [r3, #25]
			vExt[1] = 'x';
 8002266:	4b19      	ldr	r3, [pc, #100]	; (80022cc <ldr+0xb0>)
 8002268:	2278      	movs	r2, #120	; 0x78
 800226a:	705a      	strb	r2, [r3, #1]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, SET);
 800226c:	2201      	movs	r2, #1
 800226e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002272:	4818      	ldr	r0, [pc, #96]	; (80022d4 <ldr+0xb8>)
 8002274:	f003 fc88 	bl	8005b88 <HAL_GPIO_WritePin>
			vIlum[25] = 'x';	// Tendedero
			vExt[1] = 'x';
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, RESET);
		}
	}
}
 8002278:	e021      	b.n	80022be <ldr+0xa2>
			vIlum[23] = 'x';	// Jard√≠n
 800227a:	4b13      	ldr	r3, [pc, #76]	; (80022c8 <ldr+0xac>)
 800227c:	2278      	movs	r2, #120	; 0x78
 800227e:	75da      	strb	r2, [r3, #23]
			vExt[3] = 'x';
 8002280:	4b12      	ldr	r3, [pc, #72]	; (80022cc <ldr+0xb0>)
 8002282:	2278      	movs	r2, #120	; 0x78
 8002284:	70da      	strb	r2, [r3, #3]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, RESET);
 8002286:	2200      	movs	r2, #0
 8002288:	2104      	movs	r1, #4
 800228a:	4811      	ldr	r0, [pc, #68]	; (80022d0 <ldr+0xb4>)
 800228c:	f003 fc7c 	bl	8005b88 <HAL_GPIO_WritePin>
			vIlum[24] = 'x';	// Porche
 8002290:	4b0d      	ldr	r3, [pc, #52]	; (80022c8 <ldr+0xac>)
 8002292:	2278      	movs	r2, #120	; 0x78
 8002294:	761a      	strb	r2, [r3, #24]
			vExt[2] = 'x';
 8002296:	4b0d      	ldr	r3, [pc, #52]	; (80022cc <ldr+0xb0>)
 8002298:	2278      	movs	r2, #120	; 0x78
 800229a:	709a      	strb	r2, [r3, #2]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, RESET);
 800229c:	2200      	movs	r2, #0
 800229e:	2110      	movs	r1, #16
 80022a0:	480b      	ldr	r0, [pc, #44]	; (80022d0 <ldr+0xb4>)
 80022a2:	f003 fc71 	bl	8005b88 <HAL_GPIO_WritePin>
			vIlum[25] = 'x';	// Tendedero
 80022a6:	4b08      	ldr	r3, [pc, #32]	; (80022c8 <ldr+0xac>)
 80022a8:	2278      	movs	r2, #120	; 0x78
 80022aa:	765a      	strb	r2, [r3, #25]
			vExt[1] = 'x';
 80022ac:	4b07      	ldr	r3, [pc, #28]	; (80022cc <ldr+0xb0>)
 80022ae:	2278      	movs	r2, #120	; 0x78
 80022b0:	705a      	strb	r2, [r3, #1]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, RESET);
 80022b2:	2200      	movs	r2, #0
 80022b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022b8:	4806      	ldr	r0, [pc, #24]	; (80022d4 <ldr+0xb8>)
 80022ba:	f003 fc65 	bl	8005b88 <HAL_GPIO_WritePin>
}
 80022be:	bf00      	nop
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	200009a0 	.word	0x200009a0
 80022cc:	2000092c 	.word	0x2000092c
 80022d0:	40020c00 	.word	0x40020c00
 80022d4:	40020800 	.word	0x40020800

080022d8 <rgb_value>:
 */


#include <RGB.h>

int rgb_value(char i, char j, char k){
 80022d8:	b480      	push	{r7}
 80022da:	b087      	sub	sp, #28
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	71fb      	strb	r3, [r7, #7]
 80022e2:	460b      	mov	r3, r1
 80022e4:	71bb      	strb	r3, [r7, #6]
 80022e6:	4613      	mov	r3, r2
 80022e8:	717b      	strb	r3, [r7, #5]

	int a, b, c;

	if(i == '0') a = 0;
 80022ea:	79fb      	ldrb	r3, [r7, #7]
 80022ec:	2b30      	cmp	r3, #48	; 0x30
 80022ee:	d102      	bne.n	80022f6 <rgb_value+0x1e>
 80022f0:	2300      	movs	r3, #0
 80022f2:	617b      	str	r3, [r7, #20]
 80022f4:	e00a      	b.n	800230c <rgb_value+0x34>
	else if(i == '1') a = 100;
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	2b31      	cmp	r3, #49	; 0x31
 80022fa:	d102      	bne.n	8002302 <rgb_value+0x2a>
 80022fc:	2364      	movs	r3, #100	; 0x64
 80022fe:	617b      	str	r3, [r7, #20]
 8002300:	e004      	b.n	800230c <rgb_value+0x34>
	else if(i == '2') a = 200;
 8002302:	79fb      	ldrb	r3, [r7, #7]
 8002304:	2b32      	cmp	r3, #50	; 0x32
 8002306:	d101      	bne.n	800230c <rgb_value+0x34>
 8002308:	23c8      	movs	r3, #200	; 0xc8
 800230a:	617b      	str	r3, [r7, #20]

	if(j == '0') b = 0;
 800230c:	79bb      	ldrb	r3, [r7, #6]
 800230e:	2b30      	cmp	r3, #48	; 0x30
 8002310:	d102      	bne.n	8002318 <rgb_value+0x40>
 8002312:	2300      	movs	r3, #0
 8002314:	613b      	str	r3, [r7, #16]
 8002316:	e034      	b.n	8002382 <rgb_value+0xaa>
	else if(j == '1') b = 10;
 8002318:	79bb      	ldrb	r3, [r7, #6]
 800231a:	2b31      	cmp	r3, #49	; 0x31
 800231c:	d102      	bne.n	8002324 <rgb_value+0x4c>
 800231e:	230a      	movs	r3, #10
 8002320:	613b      	str	r3, [r7, #16]
 8002322:	e02e      	b.n	8002382 <rgb_value+0xaa>
	else if(j == '2') b = 20;
 8002324:	79bb      	ldrb	r3, [r7, #6]
 8002326:	2b32      	cmp	r3, #50	; 0x32
 8002328:	d102      	bne.n	8002330 <rgb_value+0x58>
 800232a:	2314      	movs	r3, #20
 800232c:	613b      	str	r3, [r7, #16]
 800232e:	e028      	b.n	8002382 <rgb_value+0xaa>
	else if(j == '3') b = 30;
 8002330:	79bb      	ldrb	r3, [r7, #6]
 8002332:	2b33      	cmp	r3, #51	; 0x33
 8002334:	d102      	bne.n	800233c <rgb_value+0x64>
 8002336:	231e      	movs	r3, #30
 8002338:	613b      	str	r3, [r7, #16]
 800233a:	e022      	b.n	8002382 <rgb_value+0xaa>
	else if(j == '4') b = 40;
 800233c:	79bb      	ldrb	r3, [r7, #6]
 800233e:	2b34      	cmp	r3, #52	; 0x34
 8002340:	d102      	bne.n	8002348 <rgb_value+0x70>
 8002342:	2328      	movs	r3, #40	; 0x28
 8002344:	613b      	str	r3, [r7, #16]
 8002346:	e01c      	b.n	8002382 <rgb_value+0xaa>
	else if(j == '5') b = 50;
 8002348:	79bb      	ldrb	r3, [r7, #6]
 800234a:	2b35      	cmp	r3, #53	; 0x35
 800234c:	d102      	bne.n	8002354 <rgb_value+0x7c>
 800234e:	2332      	movs	r3, #50	; 0x32
 8002350:	613b      	str	r3, [r7, #16]
 8002352:	e016      	b.n	8002382 <rgb_value+0xaa>
	else if(j == '6') b = 60;
 8002354:	79bb      	ldrb	r3, [r7, #6]
 8002356:	2b36      	cmp	r3, #54	; 0x36
 8002358:	d102      	bne.n	8002360 <rgb_value+0x88>
 800235a:	233c      	movs	r3, #60	; 0x3c
 800235c:	613b      	str	r3, [r7, #16]
 800235e:	e010      	b.n	8002382 <rgb_value+0xaa>
	else if(j == '7') b = 70;
 8002360:	79bb      	ldrb	r3, [r7, #6]
 8002362:	2b37      	cmp	r3, #55	; 0x37
 8002364:	d102      	bne.n	800236c <rgb_value+0x94>
 8002366:	2346      	movs	r3, #70	; 0x46
 8002368:	613b      	str	r3, [r7, #16]
 800236a:	e00a      	b.n	8002382 <rgb_value+0xaa>
	else if(j == '8') b = 80;
 800236c:	79bb      	ldrb	r3, [r7, #6]
 800236e:	2b38      	cmp	r3, #56	; 0x38
 8002370:	d102      	bne.n	8002378 <rgb_value+0xa0>
 8002372:	2350      	movs	r3, #80	; 0x50
 8002374:	613b      	str	r3, [r7, #16]
 8002376:	e004      	b.n	8002382 <rgb_value+0xaa>
	else if(j == '9') b = 90;
 8002378:	79bb      	ldrb	r3, [r7, #6]
 800237a:	2b39      	cmp	r3, #57	; 0x39
 800237c:	d101      	bne.n	8002382 <rgb_value+0xaa>
 800237e:	235a      	movs	r3, #90	; 0x5a
 8002380:	613b      	str	r3, [r7, #16]

	if(k == '0') c = 0;
 8002382:	797b      	ldrb	r3, [r7, #5]
 8002384:	2b30      	cmp	r3, #48	; 0x30
 8002386:	d102      	bne.n	800238e <rgb_value+0xb6>
 8002388:	2300      	movs	r3, #0
 800238a:	60fb      	str	r3, [r7, #12]
 800238c:	e034      	b.n	80023f8 <rgb_value+0x120>
	else if(k == '1') c = 1;
 800238e:	797b      	ldrb	r3, [r7, #5]
 8002390:	2b31      	cmp	r3, #49	; 0x31
 8002392:	d102      	bne.n	800239a <rgb_value+0xc2>
 8002394:	2301      	movs	r3, #1
 8002396:	60fb      	str	r3, [r7, #12]
 8002398:	e02e      	b.n	80023f8 <rgb_value+0x120>
	else if(k == '2') c = 2;
 800239a:	797b      	ldrb	r3, [r7, #5]
 800239c:	2b32      	cmp	r3, #50	; 0x32
 800239e:	d102      	bne.n	80023a6 <rgb_value+0xce>
 80023a0:	2302      	movs	r3, #2
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	e028      	b.n	80023f8 <rgb_value+0x120>
	else if(k == '3') c = 3;
 80023a6:	797b      	ldrb	r3, [r7, #5]
 80023a8:	2b33      	cmp	r3, #51	; 0x33
 80023aa:	d102      	bne.n	80023b2 <rgb_value+0xda>
 80023ac:	2303      	movs	r3, #3
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	e022      	b.n	80023f8 <rgb_value+0x120>
	else if(k == '4') c = 4;
 80023b2:	797b      	ldrb	r3, [r7, #5]
 80023b4:	2b34      	cmp	r3, #52	; 0x34
 80023b6:	d102      	bne.n	80023be <rgb_value+0xe6>
 80023b8:	2304      	movs	r3, #4
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	e01c      	b.n	80023f8 <rgb_value+0x120>
	else if(k == '5') c = 5;
 80023be:	797b      	ldrb	r3, [r7, #5]
 80023c0:	2b35      	cmp	r3, #53	; 0x35
 80023c2:	d102      	bne.n	80023ca <rgb_value+0xf2>
 80023c4:	2305      	movs	r3, #5
 80023c6:	60fb      	str	r3, [r7, #12]
 80023c8:	e016      	b.n	80023f8 <rgb_value+0x120>
	else if(k == '6') c = 6;
 80023ca:	797b      	ldrb	r3, [r7, #5]
 80023cc:	2b36      	cmp	r3, #54	; 0x36
 80023ce:	d102      	bne.n	80023d6 <rgb_value+0xfe>
 80023d0:	2306      	movs	r3, #6
 80023d2:	60fb      	str	r3, [r7, #12]
 80023d4:	e010      	b.n	80023f8 <rgb_value+0x120>
	else if(k == '7') c = 7;
 80023d6:	797b      	ldrb	r3, [r7, #5]
 80023d8:	2b37      	cmp	r3, #55	; 0x37
 80023da:	d102      	bne.n	80023e2 <rgb_value+0x10a>
 80023dc:	2307      	movs	r3, #7
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	e00a      	b.n	80023f8 <rgb_value+0x120>
	else if(k == '8') c = 8;
 80023e2:	797b      	ldrb	r3, [r7, #5]
 80023e4:	2b38      	cmp	r3, #56	; 0x38
 80023e6:	d102      	bne.n	80023ee <rgb_value+0x116>
 80023e8:	2308      	movs	r3, #8
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	e004      	b.n	80023f8 <rgb_value+0x120>
	else if(k == '9') c = 9;
 80023ee:	797b      	ldrb	r3, [r7, #5]
 80023f0:	2b39      	cmp	r3, #57	; 0x39
 80023f2:	d101      	bne.n	80023f8 <rgb_value+0x120>
 80023f4:	2309      	movs	r3, #9
 80023f6:	60fb      	str	r3, [r7, #12]

	return a+b+c;
 80023f8:	697a      	ldr	r2, [r7, #20]
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	441a      	add	r2, r3
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	4413      	add	r3, r2
}
 8002402:	4618      	mov	r0, r3
 8002404:	371c      	adds	r7, #28
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr

0800240e <rh_value>:
 */


#include <RH.h>

int rh_value(char i, char j){
 800240e:	b480      	push	{r7}
 8002410:	b085      	sub	sp, #20
 8002412:	af00      	add	r7, sp, #0
 8002414:	4603      	mov	r3, r0
 8002416:	460a      	mov	r2, r1
 8002418:	71fb      	strb	r3, [r7, #7]
 800241a:	4613      	mov	r3, r2
 800241c:	71bb      	strb	r3, [r7, #6]

	int a, b;

	if(i == '0') a = 0;
 800241e:	79fb      	ldrb	r3, [r7, #7]
 8002420:	2b30      	cmp	r3, #48	; 0x30
 8002422:	d102      	bne.n	800242a <rh_value+0x1c>
 8002424:	2300      	movs	r3, #0
 8002426:	60fb      	str	r3, [r7, #12]
 8002428:	e034      	b.n	8002494 <rh_value+0x86>
	else if(i == '1') a = 10;
 800242a:	79fb      	ldrb	r3, [r7, #7]
 800242c:	2b31      	cmp	r3, #49	; 0x31
 800242e:	d102      	bne.n	8002436 <rh_value+0x28>
 8002430:	230a      	movs	r3, #10
 8002432:	60fb      	str	r3, [r7, #12]
 8002434:	e02e      	b.n	8002494 <rh_value+0x86>
	else if(i == '2') a = 20;
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	2b32      	cmp	r3, #50	; 0x32
 800243a:	d102      	bne.n	8002442 <rh_value+0x34>
 800243c:	2314      	movs	r3, #20
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	e028      	b.n	8002494 <rh_value+0x86>
	else if(i == '3') a = 30;
 8002442:	79fb      	ldrb	r3, [r7, #7]
 8002444:	2b33      	cmp	r3, #51	; 0x33
 8002446:	d102      	bne.n	800244e <rh_value+0x40>
 8002448:	231e      	movs	r3, #30
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	e022      	b.n	8002494 <rh_value+0x86>
	else if(i == '4') a = 40;
 800244e:	79fb      	ldrb	r3, [r7, #7]
 8002450:	2b34      	cmp	r3, #52	; 0x34
 8002452:	d102      	bne.n	800245a <rh_value+0x4c>
 8002454:	2328      	movs	r3, #40	; 0x28
 8002456:	60fb      	str	r3, [r7, #12]
 8002458:	e01c      	b.n	8002494 <rh_value+0x86>
	else if(i == '5') a = 50;
 800245a:	79fb      	ldrb	r3, [r7, #7]
 800245c:	2b35      	cmp	r3, #53	; 0x35
 800245e:	d102      	bne.n	8002466 <rh_value+0x58>
 8002460:	2332      	movs	r3, #50	; 0x32
 8002462:	60fb      	str	r3, [r7, #12]
 8002464:	e016      	b.n	8002494 <rh_value+0x86>
	else if(i == '6') a = 60;
 8002466:	79fb      	ldrb	r3, [r7, #7]
 8002468:	2b36      	cmp	r3, #54	; 0x36
 800246a:	d102      	bne.n	8002472 <rh_value+0x64>
 800246c:	233c      	movs	r3, #60	; 0x3c
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	e010      	b.n	8002494 <rh_value+0x86>
	else if(i == '7') a = 70;
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	2b37      	cmp	r3, #55	; 0x37
 8002476:	d102      	bne.n	800247e <rh_value+0x70>
 8002478:	2346      	movs	r3, #70	; 0x46
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	e00a      	b.n	8002494 <rh_value+0x86>
	else if(i == '8') a = 80;
 800247e:	79fb      	ldrb	r3, [r7, #7]
 8002480:	2b38      	cmp	r3, #56	; 0x38
 8002482:	d102      	bne.n	800248a <rh_value+0x7c>
 8002484:	2350      	movs	r3, #80	; 0x50
 8002486:	60fb      	str	r3, [r7, #12]
 8002488:	e004      	b.n	8002494 <rh_value+0x86>
	else if(i == '9') a = 90;
 800248a:	79fb      	ldrb	r3, [r7, #7]
 800248c:	2b39      	cmp	r3, #57	; 0x39
 800248e:	d101      	bne.n	8002494 <rh_value+0x86>
 8002490:	235a      	movs	r3, #90	; 0x5a
 8002492:	60fb      	str	r3, [r7, #12]


	if(j == '0') b = 0;
 8002494:	79bb      	ldrb	r3, [r7, #6]
 8002496:	2b30      	cmp	r3, #48	; 0x30
 8002498:	d102      	bne.n	80024a0 <rh_value+0x92>
 800249a:	2300      	movs	r3, #0
 800249c:	60bb      	str	r3, [r7, #8]
 800249e:	e034      	b.n	800250a <rh_value+0xfc>
	else if(j == '1') b = 1;
 80024a0:	79bb      	ldrb	r3, [r7, #6]
 80024a2:	2b31      	cmp	r3, #49	; 0x31
 80024a4:	d102      	bne.n	80024ac <rh_value+0x9e>
 80024a6:	2301      	movs	r3, #1
 80024a8:	60bb      	str	r3, [r7, #8]
 80024aa:	e02e      	b.n	800250a <rh_value+0xfc>
	else if(j == '2') b = 2;
 80024ac:	79bb      	ldrb	r3, [r7, #6]
 80024ae:	2b32      	cmp	r3, #50	; 0x32
 80024b0:	d102      	bne.n	80024b8 <rh_value+0xaa>
 80024b2:	2302      	movs	r3, #2
 80024b4:	60bb      	str	r3, [r7, #8]
 80024b6:	e028      	b.n	800250a <rh_value+0xfc>
	else if(j == '3') b = 3;
 80024b8:	79bb      	ldrb	r3, [r7, #6]
 80024ba:	2b33      	cmp	r3, #51	; 0x33
 80024bc:	d102      	bne.n	80024c4 <rh_value+0xb6>
 80024be:	2303      	movs	r3, #3
 80024c0:	60bb      	str	r3, [r7, #8]
 80024c2:	e022      	b.n	800250a <rh_value+0xfc>
	else if(j == '4') b = 4;
 80024c4:	79bb      	ldrb	r3, [r7, #6]
 80024c6:	2b34      	cmp	r3, #52	; 0x34
 80024c8:	d102      	bne.n	80024d0 <rh_value+0xc2>
 80024ca:	2304      	movs	r3, #4
 80024cc:	60bb      	str	r3, [r7, #8]
 80024ce:	e01c      	b.n	800250a <rh_value+0xfc>
	else if(j == '5') b = 5;
 80024d0:	79bb      	ldrb	r3, [r7, #6]
 80024d2:	2b35      	cmp	r3, #53	; 0x35
 80024d4:	d102      	bne.n	80024dc <rh_value+0xce>
 80024d6:	2305      	movs	r3, #5
 80024d8:	60bb      	str	r3, [r7, #8]
 80024da:	e016      	b.n	800250a <rh_value+0xfc>
	else if(j == '6') b = 6;
 80024dc:	79bb      	ldrb	r3, [r7, #6]
 80024de:	2b36      	cmp	r3, #54	; 0x36
 80024e0:	d102      	bne.n	80024e8 <rh_value+0xda>
 80024e2:	2306      	movs	r3, #6
 80024e4:	60bb      	str	r3, [r7, #8]
 80024e6:	e010      	b.n	800250a <rh_value+0xfc>
	else if(j == '7') b = 7;
 80024e8:	79bb      	ldrb	r3, [r7, #6]
 80024ea:	2b37      	cmp	r3, #55	; 0x37
 80024ec:	d102      	bne.n	80024f4 <rh_value+0xe6>
 80024ee:	2307      	movs	r3, #7
 80024f0:	60bb      	str	r3, [r7, #8]
 80024f2:	e00a      	b.n	800250a <rh_value+0xfc>
	else if(j == '8') b = 8;
 80024f4:	79bb      	ldrb	r3, [r7, #6]
 80024f6:	2b38      	cmp	r3, #56	; 0x38
 80024f8:	d102      	bne.n	8002500 <rh_value+0xf2>
 80024fa:	2308      	movs	r3, #8
 80024fc:	60bb      	str	r3, [r7, #8]
 80024fe:	e004      	b.n	800250a <rh_value+0xfc>
	else if(j == '9') b = 9;
 8002500:	79bb      	ldrb	r3, [r7, #6]
 8002502:	2b39      	cmp	r3, #57	; 0x39
 8002504:	d101      	bne.n	800250a <rh_value+0xfc>
 8002506:	2309      	movs	r3, #9
 8002508:	60bb      	str	r3, [r7, #8]

	return a+b;
 800250a:	68fa      	ldr	r2, [r7, #12]
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	4413      	add	r3, r2
}
 8002510:	4618      	mov	r0, r3
 8002512:	3714      	adds	r7, #20
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr

0800251c <temp_value>:
 */


#include <Temperatura.h>

float temp_value(char i, char j, char k){
 800251c:	b480      	push	{r7}
 800251e:	b087      	sub	sp, #28
 8002520:	af00      	add	r7, sp, #0
 8002522:	4603      	mov	r3, r0
 8002524:	71fb      	strb	r3, [r7, #7]
 8002526:	460b      	mov	r3, r1
 8002528:	71bb      	strb	r3, [r7, #6]
 800252a:	4613      	mov	r3, r2
 800252c:	717b      	strb	r3, [r7, #5]

	float a, b, c;

	if(i == '0') a = 0;
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	2b30      	cmp	r3, #48	; 0x30
 8002532:	d103      	bne.n	800253c <temp_value+0x20>
 8002534:	f04f 0300 	mov.w	r3, #0
 8002538:	617b      	str	r3, [r7, #20]
 800253a:	e034      	b.n	80025a6 <temp_value+0x8a>
	else if(i == '1') a = 10;
 800253c:	79fb      	ldrb	r3, [r7, #7]
 800253e:	2b31      	cmp	r3, #49	; 0x31
 8002540:	d102      	bne.n	8002548 <temp_value+0x2c>
 8002542:	4b60      	ldr	r3, [pc, #384]	; (80026c4 <temp_value+0x1a8>)
 8002544:	617b      	str	r3, [r7, #20]
 8002546:	e02e      	b.n	80025a6 <temp_value+0x8a>
	else if(i == '2') a = 20;
 8002548:	79fb      	ldrb	r3, [r7, #7]
 800254a:	2b32      	cmp	r3, #50	; 0x32
 800254c:	d102      	bne.n	8002554 <temp_value+0x38>
 800254e:	4b5e      	ldr	r3, [pc, #376]	; (80026c8 <temp_value+0x1ac>)
 8002550:	617b      	str	r3, [r7, #20]
 8002552:	e028      	b.n	80025a6 <temp_value+0x8a>
	else if(i == '3') a = 30;
 8002554:	79fb      	ldrb	r3, [r7, #7]
 8002556:	2b33      	cmp	r3, #51	; 0x33
 8002558:	d102      	bne.n	8002560 <temp_value+0x44>
 800255a:	4b5c      	ldr	r3, [pc, #368]	; (80026cc <temp_value+0x1b0>)
 800255c:	617b      	str	r3, [r7, #20]
 800255e:	e022      	b.n	80025a6 <temp_value+0x8a>
	else if(i == '4') a = 40;
 8002560:	79fb      	ldrb	r3, [r7, #7]
 8002562:	2b34      	cmp	r3, #52	; 0x34
 8002564:	d102      	bne.n	800256c <temp_value+0x50>
 8002566:	4b5a      	ldr	r3, [pc, #360]	; (80026d0 <temp_value+0x1b4>)
 8002568:	617b      	str	r3, [r7, #20]
 800256a:	e01c      	b.n	80025a6 <temp_value+0x8a>
	else if(i == '5') a = 50;
 800256c:	79fb      	ldrb	r3, [r7, #7]
 800256e:	2b35      	cmp	r3, #53	; 0x35
 8002570:	d102      	bne.n	8002578 <temp_value+0x5c>
 8002572:	4b58      	ldr	r3, [pc, #352]	; (80026d4 <temp_value+0x1b8>)
 8002574:	617b      	str	r3, [r7, #20]
 8002576:	e016      	b.n	80025a6 <temp_value+0x8a>
	else if(i == '6') a = 60;
 8002578:	79fb      	ldrb	r3, [r7, #7]
 800257a:	2b36      	cmp	r3, #54	; 0x36
 800257c:	d102      	bne.n	8002584 <temp_value+0x68>
 800257e:	4b56      	ldr	r3, [pc, #344]	; (80026d8 <temp_value+0x1bc>)
 8002580:	617b      	str	r3, [r7, #20]
 8002582:	e010      	b.n	80025a6 <temp_value+0x8a>
	else if(i == '7') a = 70;
 8002584:	79fb      	ldrb	r3, [r7, #7]
 8002586:	2b37      	cmp	r3, #55	; 0x37
 8002588:	d102      	bne.n	8002590 <temp_value+0x74>
 800258a:	4b54      	ldr	r3, [pc, #336]	; (80026dc <temp_value+0x1c0>)
 800258c:	617b      	str	r3, [r7, #20]
 800258e:	e00a      	b.n	80025a6 <temp_value+0x8a>
	else if(i == '8') a = 80;
 8002590:	79fb      	ldrb	r3, [r7, #7]
 8002592:	2b38      	cmp	r3, #56	; 0x38
 8002594:	d102      	bne.n	800259c <temp_value+0x80>
 8002596:	4b52      	ldr	r3, [pc, #328]	; (80026e0 <temp_value+0x1c4>)
 8002598:	617b      	str	r3, [r7, #20]
 800259a:	e004      	b.n	80025a6 <temp_value+0x8a>
	else if(i == '9') a = 90;
 800259c:	79fb      	ldrb	r3, [r7, #7]
 800259e:	2b39      	cmp	r3, #57	; 0x39
 80025a0:	d101      	bne.n	80025a6 <temp_value+0x8a>
 80025a2:	4b50      	ldr	r3, [pc, #320]	; (80026e4 <temp_value+0x1c8>)
 80025a4:	617b      	str	r3, [r7, #20]


	if(j == '0') b = 0;
 80025a6:	79bb      	ldrb	r3, [r7, #6]
 80025a8:	2b30      	cmp	r3, #48	; 0x30
 80025aa:	d103      	bne.n	80025b4 <temp_value+0x98>
 80025ac:	f04f 0300 	mov.w	r3, #0
 80025b0:	613b      	str	r3, [r7, #16]
 80025b2:	e038      	b.n	8002626 <temp_value+0x10a>
	else if(j == '1') b = 1;
 80025b4:	79bb      	ldrb	r3, [r7, #6]
 80025b6:	2b31      	cmp	r3, #49	; 0x31
 80025b8:	d103      	bne.n	80025c2 <temp_value+0xa6>
 80025ba:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80025be:	613b      	str	r3, [r7, #16]
 80025c0:	e031      	b.n	8002626 <temp_value+0x10a>
	else if(j == '2') b = 2;
 80025c2:	79bb      	ldrb	r3, [r7, #6]
 80025c4:	2b32      	cmp	r3, #50	; 0x32
 80025c6:	d103      	bne.n	80025d0 <temp_value+0xb4>
 80025c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80025cc:	613b      	str	r3, [r7, #16]
 80025ce:	e02a      	b.n	8002626 <temp_value+0x10a>
	else if(j == '3') b = 3;
 80025d0:	79bb      	ldrb	r3, [r7, #6]
 80025d2:	2b33      	cmp	r3, #51	; 0x33
 80025d4:	d102      	bne.n	80025dc <temp_value+0xc0>
 80025d6:	4b44      	ldr	r3, [pc, #272]	; (80026e8 <temp_value+0x1cc>)
 80025d8:	613b      	str	r3, [r7, #16]
 80025da:	e024      	b.n	8002626 <temp_value+0x10a>
	else if(j == '4') b = 4;
 80025dc:	79bb      	ldrb	r3, [r7, #6]
 80025de:	2b34      	cmp	r3, #52	; 0x34
 80025e0:	d103      	bne.n	80025ea <temp_value+0xce>
 80025e2:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 80025e6:	613b      	str	r3, [r7, #16]
 80025e8:	e01d      	b.n	8002626 <temp_value+0x10a>
	else if(j == '5') b = 5;
 80025ea:	79bb      	ldrb	r3, [r7, #6]
 80025ec:	2b35      	cmp	r3, #53	; 0x35
 80025ee:	d102      	bne.n	80025f6 <temp_value+0xda>
 80025f0:	4b3e      	ldr	r3, [pc, #248]	; (80026ec <temp_value+0x1d0>)
 80025f2:	613b      	str	r3, [r7, #16]
 80025f4:	e017      	b.n	8002626 <temp_value+0x10a>
	else if(j == '6') b = 6;
 80025f6:	79bb      	ldrb	r3, [r7, #6]
 80025f8:	2b36      	cmp	r3, #54	; 0x36
 80025fa:	d102      	bne.n	8002602 <temp_value+0xe6>
 80025fc:	4b3c      	ldr	r3, [pc, #240]	; (80026f0 <temp_value+0x1d4>)
 80025fe:	613b      	str	r3, [r7, #16]
 8002600:	e011      	b.n	8002626 <temp_value+0x10a>
	else if(j == '7') b = 7;
 8002602:	79bb      	ldrb	r3, [r7, #6]
 8002604:	2b37      	cmp	r3, #55	; 0x37
 8002606:	d102      	bne.n	800260e <temp_value+0xf2>
 8002608:	4b3a      	ldr	r3, [pc, #232]	; (80026f4 <temp_value+0x1d8>)
 800260a:	613b      	str	r3, [r7, #16]
 800260c:	e00b      	b.n	8002626 <temp_value+0x10a>
	else if(j == '8') b = 8;
 800260e:	79bb      	ldrb	r3, [r7, #6]
 8002610:	2b38      	cmp	r3, #56	; 0x38
 8002612:	d103      	bne.n	800261c <temp_value+0x100>
 8002614:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8002618:	613b      	str	r3, [r7, #16]
 800261a:	e004      	b.n	8002626 <temp_value+0x10a>
	else if(j == '9') b = 9;
 800261c:	79bb      	ldrb	r3, [r7, #6]
 800261e:	2b39      	cmp	r3, #57	; 0x39
 8002620:	d101      	bne.n	8002626 <temp_value+0x10a>
 8002622:	4b35      	ldr	r3, [pc, #212]	; (80026f8 <temp_value+0x1dc>)
 8002624:	613b      	str	r3, [r7, #16]

	if(k == '0') c = 0;
 8002626:	797b      	ldrb	r3, [r7, #5]
 8002628:	2b30      	cmp	r3, #48	; 0x30
 800262a:	d103      	bne.n	8002634 <temp_value+0x118>
 800262c:	f04f 0300 	mov.w	r3, #0
 8002630:	60fb      	str	r3, [r7, #12]
 8002632:	e035      	b.n	80026a0 <temp_value+0x184>
	else if(k == '1') c = 0.1;
 8002634:	797b      	ldrb	r3, [r7, #5]
 8002636:	2b31      	cmp	r3, #49	; 0x31
 8002638:	d102      	bne.n	8002640 <temp_value+0x124>
 800263a:	4b30      	ldr	r3, [pc, #192]	; (80026fc <temp_value+0x1e0>)
 800263c:	60fb      	str	r3, [r7, #12]
 800263e:	e02f      	b.n	80026a0 <temp_value+0x184>
	else if(k == '2') c = 0.2;
 8002640:	797b      	ldrb	r3, [r7, #5]
 8002642:	2b32      	cmp	r3, #50	; 0x32
 8002644:	d102      	bne.n	800264c <temp_value+0x130>
 8002646:	4b2e      	ldr	r3, [pc, #184]	; (8002700 <temp_value+0x1e4>)
 8002648:	60fb      	str	r3, [r7, #12]
 800264a:	e029      	b.n	80026a0 <temp_value+0x184>
	else if(k == '3') c = 0.3;
 800264c:	797b      	ldrb	r3, [r7, #5]
 800264e:	2b33      	cmp	r3, #51	; 0x33
 8002650:	d102      	bne.n	8002658 <temp_value+0x13c>
 8002652:	4b2c      	ldr	r3, [pc, #176]	; (8002704 <temp_value+0x1e8>)
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	e023      	b.n	80026a0 <temp_value+0x184>
	else if(k == '4') c = 0.4;
 8002658:	797b      	ldrb	r3, [r7, #5]
 800265a:	2b34      	cmp	r3, #52	; 0x34
 800265c:	d102      	bne.n	8002664 <temp_value+0x148>
 800265e:	4b2a      	ldr	r3, [pc, #168]	; (8002708 <temp_value+0x1ec>)
 8002660:	60fb      	str	r3, [r7, #12]
 8002662:	e01d      	b.n	80026a0 <temp_value+0x184>
	else if(k == '5') c = 0.5;
 8002664:	797b      	ldrb	r3, [r7, #5]
 8002666:	2b35      	cmp	r3, #53	; 0x35
 8002668:	d103      	bne.n	8002672 <temp_value+0x156>
 800266a:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	e016      	b.n	80026a0 <temp_value+0x184>
	else if(k == '6') c = 0.6;
 8002672:	797b      	ldrb	r3, [r7, #5]
 8002674:	2b36      	cmp	r3, #54	; 0x36
 8002676:	d102      	bne.n	800267e <temp_value+0x162>
 8002678:	4b24      	ldr	r3, [pc, #144]	; (800270c <temp_value+0x1f0>)
 800267a:	60fb      	str	r3, [r7, #12]
 800267c:	e010      	b.n	80026a0 <temp_value+0x184>
	else if(k == '7') c = 0.7;
 800267e:	797b      	ldrb	r3, [r7, #5]
 8002680:	2b37      	cmp	r3, #55	; 0x37
 8002682:	d102      	bne.n	800268a <temp_value+0x16e>
 8002684:	4b22      	ldr	r3, [pc, #136]	; (8002710 <temp_value+0x1f4>)
 8002686:	60fb      	str	r3, [r7, #12]
 8002688:	e00a      	b.n	80026a0 <temp_value+0x184>
	else if(k == '8') c = 0.8;
 800268a:	797b      	ldrb	r3, [r7, #5]
 800268c:	2b38      	cmp	r3, #56	; 0x38
 800268e:	d102      	bne.n	8002696 <temp_value+0x17a>
 8002690:	4b20      	ldr	r3, [pc, #128]	; (8002714 <temp_value+0x1f8>)
 8002692:	60fb      	str	r3, [r7, #12]
 8002694:	e004      	b.n	80026a0 <temp_value+0x184>
	else if(k == '9') c = 0.9;
 8002696:	797b      	ldrb	r3, [r7, #5]
 8002698:	2b39      	cmp	r3, #57	; 0x39
 800269a:	d101      	bne.n	80026a0 <temp_value+0x184>
 800269c:	4b1e      	ldr	r3, [pc, #120]	; (8002718 <temp_value+0x1fc>)
 800269e:	60fb      	str	r3, [r7, #12]

	return a+b+c;
 80026a0:	ed97 7a05 	vldr	s14, [r7, #20]
 80026a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80026a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80026b0:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80026b4:	eeb0 0a67 	vmov.f32	s0, s15
 80026b8:	371c      	adds	r7, #28
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	41200000 	.word	0x41200000
 80026c8:	41a00000 	.word	0x41a00000
 80026cc:	41f00000 	.word	0x41f00000
 80026d0:	42200000 	.word	0x42200000
 80026d4:	42480000 	.word	0x42480000
 80026d8:	42700000 	.word	0x42700000
 80026dc:	428c0000 	.word	0x428c0000
 80026e0:	42a00000 	.word	0x42a00000
 80026e4:	42b40000 	.word	0x42b40000
 80026e8:	40400000 	.word	0x40400000
 80026ec:	40a00000 	.word	0x40a00000
 80026f0:	40c00000 	.word	0x40c00000
 80026f4:	40e00000 	.word	0x40e00000
 80026f8:	41100000 	.word	0x41100000
 80026fc:	3dcccccd 	.word	0x3dcccccd
 8002700:	3e4ccccd 	.word	0x3e4ccccd
 8002704:	3e99999a 	.word	0x3e99999a
 8002708:	3ecccccd 	.word	0x3ecccccd
 800270c:	3f19999a 	.word	0x3f19999a
 8002710:	3f333333 	.word	0x3f333333
 8002714:	3f4ccccd 	.word	0x3f4ccccd
 8002718:	3f666666 	.word	0x3f666666

0800271c <ringInit>:

void storeChar(unsigned char c, Ring_Buffer *buffer);


void ringInit(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
	_rx_buffer1 = &rx_buffer1;
 8002720:	4b18      	ldr	r3, [pc, #96]	; (8002784 <ringInit+0x68>)
 8002722:	4a19      	ldr	r2, [pc, #100]	; (8002788 <ringInit+0x6c>)
 8002724:	601a      	str	r2, [r3, #0]
    _tx_buffer1 = &tx_buffer1;
 8002726:	4b19      	ldr	r3, [pc, #100]	; (800278c <ringInit+0x70>)
 8002728:	4a19      	ldr	r2, [pc, #100]	; (8002790 <ringInit+0x74>)
 800272a:	601a      	str	r2, [r3, #0]
    _rx_buffer2 = &rx_buffer2;
 800272c:	4b19      	ldr	r3, [pc, #100]	; (8002794 <ringInit+0x78>)
 800272e:	4a1a      	ldr	r2, [pc, #104]	; (8002798 <ringInit+0x7c>)
 8002730:	601a      	str	r2, [r3, #0]
    _tx_buffer2 = &tx_buffer2;
 8002732:	4b1a      	ldr	r3, [pc, #104]	; (800279c <ringInit+0x80>)
 8002734:	4a1a      	ldr	r2, [pc, #104]	; (80027a0 <ringInit+0x84>)
 8002736:	601a      	str	r2, [r3, #0]

    /* Habilita la INTERRUPCI√ìN por ERROR del UART (frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(WiFi_UART, UART_IT_ERR);
 8002738:	4b1a      	ldr	r3, [pc, #104]	; (80027a4 <ringInit+0x88>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	695a      	ldr	r2, [r3, #20]
 800273e:	4b19      	ldr	r3, [pc, #100]	; (80027a4 <ringInit+0x88>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f042 0201 	orr.w	r2, r2, #1
 8002746:	615a      	str	r2, [r3, #20]
    __HAL_UART_ENABLE_IT(PC_UART, UART_IT_ERR);
 8002748:	4b17      	ldr	r3, [pc, #92]	; (80027a8 <ringInit+0x8c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	695a      	ldr	r2, [r3, #20]
 800274e:	4b16      	ldr	r3, [pc, #88]	; (80027a8 <ringInit+0x8c>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f042 0201 	orr.w	r2, r2, #1
 8002756:	615a      	str	r2, [r3, #20]

    /* Habilita la INTERRUPCI√ìN por REGISTRO DE DATA VAC√çO */
    __HAL_UART_ENABLE_IT(WiFi_UART, UART_IT_RXNE);
 8002758:	4b12      	ldr	r3, [pc, #72]	; (80027a4 <ringInit+0x88>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	68da      	ldr	r2, [r3, #12]
 800275e:	4b11      	ldr	r3, [pc, #68]	; (80027a4 <ringInit+0x88>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f042 0220 	orr.w	r2, r2, #32
 8002766:	60da      	str	r2, [r3, #12]
    __HAL_UART_ENABLE_IT(PC_UART, UART_IT_RXNE);
 8002768:	4b0f      	ldr	r3, [pc, #60]	; (80027a8 <ringInit+0x8c>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	68da      	ldr	r2, [r3, #12]
 800276e:	4b0e      	ldr	r3, [pc, #56]	; (80027a8 <ringInit+0x8c>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f042 0220 	orr.w	r2, r2, #32
 8002776:	60da      	str	r2, [r3, #12]
}
 8002778:	bf00      	nop
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	20000a5c 	.word	0x20000a5c
 8002788:	20000090 	.word	0x20000090
 800278c:	20000a60 	.word	0x20000a60
 8002790:	20000298 	.word	0x20000298
 8002794:	20000a64 	.word	0x20000a64
 8002798:	200004a0 	.word	0x200004a0
 800279c:	20000a58 	.word	0x20000a58
 80027a0:	200006a8 	.word	0x200006a8
 80027a4:	20000e10 	.word	0x20000e10
 80027a8:	20000d84 	.word	0x20000d84

080027ac <storeChar>:


void storeChar(unsigned char c, Ring_Buffer *buffer)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	6039      	str	r1, [r7, #0]
 80027b6:	71fb      	strb	r3, [r7, #7]
    int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80027be:	3301      	adds	r3, #1
 80027c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027c4:	60fb      	str	r3, [r7, #12]

    // Si queremos almacenar lo recibido justo antes de TAIL, significando que HEAD avanzar√° hasta la posici√≥n de TAIL,
    // se provocar√° un desbordamiento (overflow) del BUFFER, y, por lo tanto, no se escribir√° el caracter o ni avanzaremos HEAD.
    if(i != buffer->tail)
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d009      	beq.n	80027e6 <storeChar+0x3a>
    {
    	buffer->buffer[buffer->head] = c;
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80027d8:	683a      	ldr	r2, [r7, #0]
 80027da:	79f9      	ldrb	r1, [r7, #7]
 80027dc:	54d1      	strb	r1, [r2, r3]
        buffer->head = i;
 80027de:	68fa      	ldr	r2, [r7, #12]
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    }
}
 80027e6:	bf00      	nop
 80027e8:	3714      	adds	r7, #20
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
	...

080027f4 <UART_peek>:
	}
}


int UART_peek(UART_HandleTypeDef *uart)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
	if (uart == WiFi_UART)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	4a1c      	ldr	r2, [pc, #112]	; (8002870 <UART_peek+0x7c>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d114      	bne.n	800282e <UART_peek+0x3a>
	{
		if(_rx_buffer1->head == _rx_buffer1->tail) return -1;
 8002804:	4b1b      	ldr	r3, [pc, #108]	; (8002874 <UART_peek+0x80>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800280c:	4b19      	ldr	r3, [pc, #100]	; (8002874 <UART_peek+0x80>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002814:	429a      	cmp	r2, r3
 8002816:	d102      	bne.n	800281e <UART_peek+0x2a>
 8002818:	f04f 33ff 	mov.w	r3, #4294967295
 800281c:	e022      	b.n	8002864 <UART_peek+0x70>

		else return _rx_buffer1->buffer[_rx_buffer1->tail];
 800281e:	4b15      	ldr	r3, [pc, #84]	; (8002874 <UART_peek+0x80>)
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	4b14      	ldr	r3, [pc, #80]	; (8002874 <UART_peek+0x80>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800282a:	5cd3      	ldrb	r3, [r2, r3]
 800282c:	e01a      	b.n	8002864 <UART_peek+0x70>
	}

	else if (uart == PC_UART)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a11      	ldr	r2, [pc, #68]	; (8002878 <UART_peek+0x84>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d114      	bne.n	8002860 <UART_peek+0x6c>
	{
		if(_rx_buffer2->head == _rx_buffer2->tail) return -1;
 8002836:	4b11      	ldr	r3, [pc, #68]	; (800287c <UART_peek+0x88>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800283e:	4b0f      	ldr	r3, [pc, #60]	; (800287c <UART_peek+0x88>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002846:	429a      	cmp	r2, r3
 8002848:	d102      	bne.n	8002850 <UART_peek+0x5c>
 800284a:	f04f 33ff 	mov.w	r3, #4294967295
 800284e:	e009      	b.n	8002864 <UART_peek+0x70>

		else return _rx_buffer2->buffer[_rx_buffer2->tail];
 8002850:	4b0a      	ldr	r3, [pc, #40]	; (800287c <UART_peek+0x88>)
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	4b09      	ldr	r3, [pc, #36]	; (800287c <UART_peek+0x88>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800285c:	5cd3      	ldrb	r3, [r2, r3]
 800285e:	e001      	b.n	8002864 <UART_peek+0x70>
	}

	return -1;
 8002860:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002864:	4618      	mov	r0, r3
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr
 8002870:	20000e10 	.word	0x20000e10
 8002874:	20000a5c 	.word	0x20000a5c
 8002878:	20000d84 	.word	0x20000d84
 800287c:	20000a64 	.word	0x20000a64

08002880 <UART_read>:


int UART_read(UART_HandleTypeDef *uart)
{
 8002880:	b480      	push	{r7}
 8002882:	b085      	sub	sp, #20
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
	if (uart == WiFi_UART)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a29      	ldr	r2, [pc, #164]	; (8002930 <UART_read+0xb0>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d121      	bne.n	80028d4 <UART_read+0x54>
	{
		// Si HEAD no est√° delante de TAIL, no tenemos ning√∫n CARACTER
		if(_rx_buffer1->head == _rx_buffer1->tail) return -1;
 8002890:	4b28      	ldr	r3, [pc, #160]	; (8002934 <UART_read+0xb4>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002898:	4b26      	ldr	r3, [pc, #152]	; (8002934 <UART_read+0xb4>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d102      	bne.n	80028aa <UART_read+0x2a>
 80028a4:	f04f 33ff 	mov.w	r3, #4294967295
 80028a8:	e03c      	b.n	8002924 <UART_read+0xa4>

		else
		{
			unsigned char c = _rx_buffer1->buffer[_rx_buffer1->tail];
 80028aa:	4b22      	ldr	r3, [pc, #136]	; (8002934 <UART_read+0xb4>)
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	4b21      	ldr	r3, [pc, #132]	; (8002934 <UART_read+0xb4>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80028b6:	5cd3      	ldrb	r3, [r2, r3]
 80028b8:	73bb      	strb	r3, [r7, #14]
		    _rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE;
 80028ba:	4b1e      	ldr	r3, [pc, #120]	; (8002934 <UART_read+0xb4>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80028c2:	1c5a      	adds	r2, r3, #1
 80028c4:	4b1b      	ldr	r3, [pc, #108]	; (8002934 <UART_read+0xb4>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028cc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		    return c;
 80028d0:	7bbb      	ldrb	r3, [r7, #14]
 80028d2:	e027      	b.n	8002924 <UART_read+0xa4>
		}
	}

	else if (uart == PC_UART)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	4a18      	ldr	r2, [pc, #96]	; (8002938 <UART_read+0xb8>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d121      	bne.n	8002920 <UART_read+0xa0>
	{
		// Si HEAD no est√° delante de TAIL, no tenemos ning√∫n CARACTER
		if(_rx_buffer2->head == _rx_buffer2->tail) return -1;
 80028dc:	4b17      	ldr	r3, [pc, #92]	; (800293c <UART_read+0xbc>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80028e4:	4b15      	ldr	r3, [pc, #84]	; (800293c <UART_read+0xbc>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d102      	bne.n	80028f6 <UART_read+0x76>
 80028f0:	f04f 33ff 	mov.w	r3, #4294967295
 80028f4:	e016      	b.n	8002924 <UART_read+0xa4>

		else
		{
			unsigned char c = _rx_buffer2->buffer[_rx_buffer2->tail];
 80028f6:	4b11      	ldr	r3, [pc, #68]	; (800293c <UART_read+0xbc>)
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	4b10      	ldr	r3, [pc, #64]	; (800293c <UART_read+0xbc>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002902:	5cd3      	ldrb	r3, [r2, r3]
 8002904:	73fb      	strb	r3, [r7, #15]
		    _rx_buffer2->tail = (unsigned int)(_rx_buffer2->tail + 1) % UART_BUFFER_SIZE;
 8002906:	4b0d      	ldr	r3, [pc, #52]	; (800293c <UART_read+0xbc>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800290e:	1c5a      	adds	r2, r3, #1
 8002910:	4b0a      	ldr	r3, [pc, #40]	; (800293c <UART_read+0xbc>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002918:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		    return c;
 800291c:	7bfb      	ldrb	r3, [r7, #15]
 800291e:	e001      	b.n	8002924 <UART_read+0xa4>
		}
	}

	else return -1;
 8002920:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002924:	4618      	mov	r0, r3
 8002926:	3714      	adds	r7, #20
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	20000e10 	.word	0x20000e10
 8002934:	20000a5c 	.word	0x20000a5c
 8002938:	20000d84 	.word	0x20000d84
 800293c:	20000a64 	.word	0x20000a64

08002940 <UART_write>:


void UART_write(int c, UART_HandleTypeDef *uart)
{
 8002940:	b480      	push	{r7}
 8002942:	b085      	sub	sp, #20
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	6039      	str	r1, [r7, #0]
	if (c>=0)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2b00      	cmp	r3, #0
 800294e:	db54      	blt.n	80029fa <UART_write+0xba>
	{
		if (uart == WiFi_UART)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	4a2d      	ldr	r2, [pc, #180]	; (8002a08 <UART_write+0xc8>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d126      	bne.n	80029a6 <UART_write+0x66>
		{
			int i = (_tx_buffer1->head + 1) % UART_BUFFER_SIZE;
 8002958:	4b2c      	ldr	r3, [pc, #176]	; (8002a0c <UART_write+0xcc>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002960:	3301      	adds	r3, #1
 8002962:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002966:	60bb      	str	r3, [r7, #8]

			// Si el BUFFER de salida est√° lleno, s√≥lo se puede esperar a la INTERRUPCI√ìN que lo vacia */
		    while (i == _tx_buffer1->tail);
 8002968:	bf00      	nop
 800296a:	4b28      	ldr	r3, [pc, #160]	; (8002a0c <UART_write+0xcc>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	429a      	cmp	r2, r3
 8002976:	d0f8      	beq.n	800296a <UART_write+0x2a>

		   _tx_buffer1->buffer[_tx_buffer1->head] = (uint8_t)c;
 8002978:	4b24      	ldr	r3, [pc, #144]	; (8002a0c <UART_write+0xcc>)
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	4b23      	ldr	r3, [pc, #140]	; (8002a0c <UART_write+0xcc>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002984:	6879      	ldr	r1, [r7, #4]
 8002986:	b2c9      	uxtb	r1, r1
 8002988:	54d1      	strb	r1, [r2, r3]
		   _tx_buffer1->head = i;
 800298a:	4b20      	ldr	r3, [pc, #128]	; (8002a0c <UART_write+0xcc>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	68ba      	ldr	r2, [r7, #8]
 8002990:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

		   // Habilitar la INTERRUPCI√ìN de TRANSMISI√ìN del UART
		   __HAL_UART_ENABLE_IT(WiFi_UART, UART_IT_TXE);
 8002994:	4b1c      	ldr	r3, [pc, #112]	; (8002a08 <UART_write+0xc8>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	68da      	ldr	r2, [r3, #12]
 800299a:	4b1b      	ldr	r3, [pc, #108]	; (8002a08 <UART_write+0xc8>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80029a2:	60da      	str	r2, [r3, #12]

			// Habilitar la INTERRUPCI√ìN de TRANSMISI√ìN del UART
			__HAL_UART_ENABLE_IT(PC_UART, UART_IT_TXE);
		}
	}
}
 80029a4:	e029      	b.n	80029fa <UART_write+0xba>
		else if (uart == PC_UART)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	4a19      	ldr	r2, [pc, #100]	; (8002a10 <UART_write+0xd0>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d125      	bne.n	80029fa <UART_write+0xba>
			int i = (_tx_buffer2->head + 1) % UART_BUFFER_SIZE;
 80029ae:	4b19      	ldr	r3, [pc, #100]	; (8002a14 <UART_write+0xd4>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80029b6:	3301      	adds	r3, #1
 80029b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029bc:	60fb      	str	r3, [r7, #12]
			while (i == _tx_buffer2->tail);
 80029be:	bf00      	nop
 80029c0:	4b14      	ldr	r3, [pc, #80]	; (8002a14 <UART_write+0xd4>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d0f8      	beq.n	80029c0 <UART_write+0x80>
			_tx_buffer2->buffer[_tx_buffer2->head] = (uint8_t)c;
 80029ce:	4b11      	ldr	r3, [pc, #68]	; (8002a14 <UART_write+0xd4>)
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	4b10      	ldr	r3, [pc, #64]	; (8002a14 <UART_write+0xd4>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80029da:	6879      	ldr	r1, [r7, #4]
 80029dc:	b2c9      	uxtb	r1, r1
 80029de:	54d1      	strb	r1, [r2, r3]
			_tx_buffer2->head = i;
 80029e0:	4b0c      	ldr	r3, [pc, #48]	; (8002a14 <UART_write+0xd4>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	68fa      	ldr	r2, [r7, #12]
 80029e6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			__HAL_UART_ENABLE_IT(PC_UART, UART_IT_TXE);
 80029ea:	4b09      	ldr	r3, [pc, #36]	; (8002a10 <UART_write+0xd0>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	68da      	ldr	r2, [r3, #12]
 80029f0:	4b07      	ldr	r3, [pc, #28]	; (8002a10 <UART_write+0xd0>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80029f8:	60da      	str	r2, [r3, #12]
}
 80029fa:	bf00      	nop
 80029fc:	3714      	adds	r7, #20
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	20000e10 	.word	0x20000e10
 8002a0c:	20000a60 	.word	0x20000a60
 8002a10:	20000d84 	.word	0x20000d84
 8002a14:	20000a58 	.word	0x20000a58

08002a18 <UART_available>:


int UART_available(UART_HandleTypeDef *uart)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
	if (uart == WiFi_UART) return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer1->head - _rx_buffer1->tail) % UART_BUFFER_SIZE;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a19      	ldr	r2, [pc, #100]	; (8002a88 <UART_available+0x70>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d111      	bne.n	8002a4c <UART_available+0x34>
 8002a28:	4b18      	ldr	r3, [pc, #96]	; (8002a8c <UART_available+0x74>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002a30:	b29a      	uxth	r2, r3
 8002a32:	4b16      	ldr	r3, [pc, #88]	; (8002a8c <UART_available+0x74>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a4a:	e017      	b.n	8002a7c <UART_available+0x64>

	else if (uart == PC_UART) return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer2->head - _rx_buffer2->tail) % UART_BUFFER_SIZE;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	4a10      	ldr	r2, [pc, #64]	; (8002a90 <UART_available+0x78>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d111      	bne.n	8002a78 <UART_available+0x60>
 8002a54:	4b0f      	ldr	r3, [pc, #60]	; (8002a94 <UART_available+0x7c>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002a5c:	b29a      	uxth	r2, r3
 8002a5e:	4b0d      	ldr	r3, [pc, #52]	; (8002a94 <UART_available+0x7c>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002a70:	b29b      	uxth	r3, r3
 8002a72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a76:	e001      	b.n	8002a7c <UART_available+0x64>

	return -1;
 8002a78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr
 8002a88:	20000e10 	.word	0x20000e10
 8002a8c:	20000a5c 	.word	0x20000a5c
 8002a90:	20000d84 	.word	0x20000d84
 8002a94:	20000a64 	.word	0x20000a64

08002a98 <UART_send>:
	return 1;
}


void UART_send (const char *s, UART_HandleTypeDef *uart)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
	while(*s!='\0') UART_write(*s++, uart);
 8002aa2:	e007      	b.n	8002ab4 <UART_send+0x1c>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	1c5a      	adds	r2, r3, #1
 8002aa8:	607a      	str	r2, [r7, #4]
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	6839      	ldr	r1, [r7, #0]
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff ff46 	bl	8002940 <UART_write>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d1f3      	bne.n	8002aa4 <UART_send+0xc>
}
 8002abc:	bf00      	nop
 8002abe:	bf00      	nop
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
	...

08002ac8 <UART_copyUpto>:
  while(*s) UART_write(*s++, uart);
}


int UART_copyUpto(char *string, char *buffertocopyinto, UART_HandleTypeDef *uart)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b088      	sub	sp, #32
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	60b9      	str	r1, [r7, #8]
 8002ad2:	607a      	str	r2, [r7, #4]
	int so_far =0;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	61fb      	str	r3, [r7, #28]
	int len = strlen (string);
 8002ad8:	68f8      	ldr	r0, [r7, #12]
 8002ada:	f7fd fb79 	bl	80001d0 <strlen>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	617b      	str	r3, [r7, #20]
	int indx = 0;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	61bb      	str	r3, [r7, #24]

again:
	while (!UART_available(uart));
 8002ae6:	bf00      	nop
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f7ff ff95 	bl	8002a18 <UART_available>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d0f9      	beq.n	8002ae8 <UART_copyUpto+0x20>

	while (UART_peek(uart) != string[so_far])
 8002af4:	e01f      	b.n	8002b36 <UART_copyUpto+0x6e>
	{
		buffertocopyinto[indx] = _rx_buffer1->buffer[_rx_buffer1->tail];
 8002af6:	4b32      	ldr	r3, [pc, #200]	; (8002bc0 <UART_copyUpto+0xf8>)
 8002af8:	6819      	ldr	r1, [r3, #0]
 8002afa:	4b31      	ldr	r3, [pc, #196]	; (8002bc0 <UART_copyUpto+0xf8>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	68b8      	ldr	r0, [r7, #8]
 8002b06:	4403      	add	r3, r0
 8002b08:	5c8a      	ldrb	r2, [r1, r2]
 8002b0a:	701a      	strb	r2, [r3, #0]
		_rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE;
 8002b0c:	4b2c      	ldr	r3, [pc, #176]	; (8002bc0 <UART_copyUpto+0xf8>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002b14:	1c5a      	adds	r2, r3, #1
 8002b16:	4b2a      	ldr	r3, [pc, #168]	; (8002bc0 <UART_copyUpto+0xf8>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b1e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		indx++;
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	3301      	adds	r3, #1
 8002b26:	61bb      	str	r3, [r7, #24]
		while (!UART_available(uart));
 8002b28:	bf00      	nop
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f7ff ff74 	bl	8002a18 <UART_available>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d0f9      	beq.n	8002b2a <UART_copyUpto+0x62>
	while (UART_peek(uart) != string[so_far])
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f7ff fe5c 	bl	80027f4 <UART_peek>
 8002b3c:	4601      	mov	r1, r0
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	68fa      	ldr	r2, [r7, #12]
 8002b42:	4413      	add	r3, r2
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	4299      	cmp	r1, r3
 8002b48:	d1d5      	bne.n	8002af6 <UART_copyUpto+0x2e>

	}

	while (UART_peek(uart) == string [so_far])
 8002b4a:	e01b      	b.n	8002b84 <UART_copyUpto+0xbc>
	{
		so_far++;
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	3301      	adds	r3, #1
 8002b50:	61fb      	str	r3, [r7, #28]
		buffertocopyinto[indx++] = UART_read(uart);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f7ff fe94 	bl	8002880 <UART_read>
 8002b58:	4601      	mov	r1, r0
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	1c5a      	adds	r2, r3, #1
 8002b5e:	61ba      	str	r2, [r7, #24]
 8002b60:	461a      	mov	r2, r3
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	4413      	add	r3, r2
 8002b66:	b2ca      	uxtb	r2, r1
 8002b68:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 8002b6a:	69fa      	ldr	r2, [r7, #28]
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d101      	bne.n	8002b76 <UART_copyUpto+0xae>
 8002b72:	2301      	movs	r3, #1
 8002b74:	e01f      	b.n	8002bb6 <UART_copyUpto+0xee>
		while (!UART_available(uart));
 8002b76:	bf00      	nop
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f7ff ff4d 	bl	8002a18 <UART_available>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d0f9      	beq.n	8002b78 <UART_copyUpto+0xb0>
	while (UART_peek(uart) == string [so_far])
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f7ff fe35 	bl	80027f4 <UART_peek>
 8002b8a:	4601      	mov	r1, r0
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	4413      	add	r3, r2
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	4299      	cmp	r1, r3
 8002b96:	d0d9      	beq.n	8002b4c <UART_copyUpto+0x84>
	}

	if (so_far != len)
 8002b98:	69fa      	ldr	r2, [r7, #28]
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d002      	beq.n	8002ba6 <UART_copyUpto+0xde>
	{
		so_far = 0;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	61fb      	str	r3, [r7, #28]
		goto again;
 8002ba4:	e79f      	b.n	8002ae6 <UART_copyUpto+0x1e>
	}

	if (so_far == len) return 1;
 8002ba6:	69fa      	ldr	r2, [r7, #28]
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d101      	bne.n	8002bb2 <UART_copyUpto+0xea>
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e001      	b.n	8002bb6 <UART_copyUpto+0xee>

	else return -1;
 8002bb2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3720      	adds	r7, #32
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	20000a5c 	.word	0x20000a5c

08002bc4 <UART_waitFor>:


int UART_waitFor(char *string,UART_HandleTypeDef *uart)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
	int so_far =0;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f7fd fafc 	bl	80001d0 <strlen>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	60bb      	str	r3, [r7, #8]

again_device:
	while (!UART_available(uart));
 8002bdc:	bf00      	nop
 8002bde:	6838      	ldr	r0, [r7, #0]
 8002be0:	f7ff ff1a 	bl	8002a18 <UART_available>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d0f9      	beq.n	8002bde <UART_waitFor+0x1a>

	if (UART_peek(uart) != string[so_far])
 8002bea:	6838      	ldr	r0, [r7, #0]
 8002bec:	f7ff fe02 	bl	80027f4 <UART_peek>
 8002bf0:	4601      	mov	r1, r0
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	4413      	add	r3, r2
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	4299      	cmp	r1, r3
 8002bfc:	d01e      	beq.n	8002c3c <UART_waitFor+0x78>
	{
		 _rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE ;
 8002bfe:	4b1e      	ldr	r3, [pc, #120]	; (8002c78 <UART_waitFor+0xb4>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002c06:	1c5a      	adds	r2, r3, #1
 8002c08:	4b1b      	ldr	r3, [pc, #108]	; (8002c78 <UART_waitFor+0xb4>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c10:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		goto again_device;
 8002c14:	e7e2      	b.n	8002bdc <UART_waitFor+0x18>

	}

	while (UART_peek(uart) == string [so_far])
	{
		so_far++;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	3301      	adds	r3, #1
 8002c1a:	60fb      	str	r3, [r7, #12]
		UART_read(uart);
 8002c1c:	6838      	ldr	r0, [r7, #0]
 8002c1e:	f7ff fe2f 	bl	8002880 <UART_read>
		if (so_far == len) return 1;
 8002c22:	68fa      	ldr	r2, [r7, #12]
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d101      	bne.n	8002c2e <UART_waitFor+0x6a>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e01f      	b.n	8002c6e <UART_waitFor+0xaa>
		while (!UART_available(uart));
 8002c2e:	bf00      	nop
 8002c30:	6838      	ldr	r0, [r7, #0]
 8002c32:	f7ff fef1 	bl	8002a18 <UART_available>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d0f9      	beq.n	8002c30 <UART_waitFor+0x6c>
	while (UART_peek(uart) == string [so_far])
 8002c3c:	6838      	ldr	r0, [r7, #0]
 8002c3e:	f7ff fdd9 	bl	80027f4 <UART_peek>
 8002c42:	4601      	mov	r1, r0
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	4413      	add	r3, r2
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	4299      	cmp	r1, r3
 8002c4e:	d0e2      	beq.n	8002c16 <UART_waitFor+0x52>
	}

	if (so_far != len)
 8002c50:	68fa      	ldr	r2, [r7, #12]
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d002      	beq.n	8002c5e <UART_waitFor+0x9a>
	{
		so_far = 0;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	60fb      	str	r3, [r7, #12]
		goto again_device;
 8002c5c:	e7be      	b.n	8002bdc <UART_waitFor+0x18>
	}

	if (so_far == len) return 1;
 8002c5e:	68fa      	ldr	r2, [r7, #12]
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d101      	bne.n	8002c6a <UART_waitFor+0xa6>
 8002c66:	2301      	movs	r3, #1
 8002c68:	e001      	b.n	8002c6e <UART_waitFor+0xaa>

	else return -1;
 8002c6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3710      	adds	r7, #16
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	20000a5c 	.word	0x20000a5c

08002c7c <UART_isr>:


void UART_isr(UART_HandleTypeDef *huart)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
	uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	617b      	str	r3, [r7, #20]
	uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	613b      	str	r3, [r7, #16]

	/* Si DR (DATA REGISTER) no est√° vac√≠o y RX INT est√° habilitado */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	f003 0320 	and.w	r3, r3, #32
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d023      	beq.n	8002ce6 <UART_isr+0x6a>
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	f003 0320 	and.w	r3, r3, #32
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d01e      	beq.n	8002ce6 <UART_isr+0x6a>
    	    	                USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	************************************************************************************************************/

		huart->Instance->SR;                   // Leer SR (STATUS REGISTER)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR; // Leer DR (DATA REGISTER)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	73fb      	strb	r3, [r7, #15]

        if (huart == WiFi_UART)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4a3f      	ldr	r2, [pc, #252]	; (8002db8 <UART_isr+0x13c>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d107      	bne.n	8002cce <UART_isr+0x52>
        {
        	storeChar(c, _rx_buffer1); // Almacena DATA en el BUFFER
 8002cbe:	4b3f      	ldr	r3, [pc, #252]	; (8002dbc <UART_isr+0x140>)
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	7bfb      	ldrb	r3, [r7, #15]
 8002cc4:	4611      	mov	r1, r2
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7ff fd70 	bl	80027ac <storeChar>
        else if (huart == PC_UART)
        {
        	storeChar(c, _rx_buffer2); // Almacena DATA en el BUFFER
        }

        return;
 8002ccc:	e06d      	b.n	8002daa <UART_isr+0x12e>
        else if (huart == PC_UART)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a3b      	ldr	r2, [pc, #236]	; (8002dc0 <UART_isr+0x144>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d169      	bne.n	8002daa <UART_isr+0x12e>
        	storeChar(c, _rx_buffer2); // Almacena DATA en el BUFFER
 8002cd6:	4b3b      	ldr	r3, [pc, #236]	; (8002dc4 <UART_isr+0x148>)
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	7bfb      	ldrb	r3, [r7, #15]
 8002cdc:	4611      	mov	r1, r2
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f7ff fd64 	bl	80027ac <storeChar>
        return;
 8002ce4:	e061      	b.n	8002daa <UART_isr+0x12e>
    }

    /* Si la INTERRUPCI√ìN se produce por el TRANSMIT DATA REGISTER EMPTY */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d05f      	beq.n	8002db0 <UART_isr+0x134>
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d05a      	beq.n	8002db0 <UART_isr+0x134>
    {
    	if (huart == WiFi_UART)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a2e      	ldr	r2, [pc, #184]	; (8002db8 <UART_isr+0x13c>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d127      	bne.n	8002d52 <UART_isr+0xd6>
    	{
    		if(tx_buffer1.head == tx_buffer1.tail)
 8002d02:	4b31      	ldr	r3, [pc, #196]	; (8002dc8 <UART_isr+0x14c>)
 8002d04:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002d08:	4b2f      	ldr	r3, [pc, #188]	; (8002dc8 <UART_isr+0x14c>)
 8002d0a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d108      	bne.n	8002d24 <UART_isr+0xa8>
    	    {
    			// BUFFER vac√≠o, inhabilitamos la INTERRUPCI√ìN
    	        __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	68da      	ldr	r2, [r3, #12]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d20:	60da      	str	r2, [r3, #12]
        	     huart->Instance->DR = c;

        	}
        }

    	return;
 8002d22:	e044      	b.n	8002dae <UART_isr+0x132>
    			unsigned char c = tx_buffer1.buffer[tx_buffer1.tail];
 8002d24:	4b28      	ldr	r3, [pc, #160]	; (8002dc8 <UART_isr+0x14c>)
 8002d26:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002d2a:	4a27      	ldr	r2, [pc, #156]	; (8002dc8 <UART_isr+0x14c>)
 8002d2c:	5cd3      	ldrb	r3, [r2, r3]
 8002d2e:	737b      	strb	r3, [r7, #13]
    			tx_buffer1.tail = (tx_buffer1.tail + 1) % UART_BUFFER_SIZE;
 8002d30:	4b25      	ldr	r3, [pc, #148]	; (8002dc8 <UART_isr+0x14c>)
 8002d32:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002d36:	3301      	adds	r3, #1
 8002d38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d3c:	4a22      	ldr	r2, [pc, #136]	; (8002dc8 <UART_isr+0x14c>)
 8002d3e:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    			huart->Instance->SR;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
    			huart->Instance->DR = c;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	7b7a      	ldrb	r2, [r7, #13]
 8002d4e:	605a      	str	r2, [r3, #4]
    	return;
 8002d50:	e02d      	b.n	8002dae <UART_isr+0x132>
    	else if (huart == PC_UART)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	4a1a      	ldr	r2, [pc, #104]	; (8002dc0 <UART_isr+0x144>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d129      	bne.n	8002dae <UART_isr+0x132>
    		if(tx_buffer2.head == tx_buffer2.tail)
 8002d5a:	4b1c      	ldr	r3, [pc, #112]	; (8002dcc <UART_isr+0x150>)
 8002d5c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002d60:	4b1a      	ldr	r3, [pc, #104]	; (8002dcc <UART_isr+0x150>)
 8002d62:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d108      	bne.n	8002d7c <UART_isr+0x100>
        	    __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68da      	ldr	r2, [r3, #12]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d78:	60da      	str	r2, [r3, #12]
    	return;
 8002d7a:	e018      	b.n	8002dae <UART_isr+0x132>
        	    unsigned char c = tx_buffer2.buffer[tx_buffer2.tail];
 8002d7c:	4b13      	ldr	r3, [pc, #76]	; (8002dcc <UART_isr+0x150>)
 8002d7e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002d82:	4a12      	ldr	r2, [pc, #72]	; (8002dcc <UART_isr+0x150>)
 8002d84:	5cd3      	ldrb	r3, [r2, r3]
 8002d86:	73bb      	strb	r3, [r7, #14]
        	    tx_buffer2.tail = (tx_buffer2.tail + 1) % UART_BUFFER_SIZE;
 8002d88:	4b10      	ldr	r3, [pc, #64]	; (8002dcc <UART_isr+0x150>)
 8002d8a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002d8e:	3301      	adds	r3, #1
 8002d90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d94:	4a0d      	ldr	r2, [pc, #52]	; (8002dcc <UART_isr+0x150>)
 8002d96:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
        	     huart->Instance->SR;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
        	     huart->Instance->DR = c;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	7bba      	ldrb	r2, [r7, #14]
 8002da6:	605a      	str	r2, [r3, #4]
    	return;
 8002da8:	e001      	b.n	8002dae <UART_isr+0x132>
        return;
 8002daa:	bf00      	nop
 8002dac:	e000      	b.n	8002db0 <UART_isr+0x134>
    	return;
 8002dae:	bf00      	nop
    }
}
 8002db0:	3718      	adds	r7, #24
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	20000e10 	.word	0x20000e10
 8002dbc:	20000a5c 	.word	0x20000a5c
 8002dc0:	20000d84 	.word	0x20000d84
 8002dc4:	20000a64 	.word	0x20000a64
 8002dc8:	20000298 	.word	0x20000298
 8002dcc:	200006a8 	.word	0x200006a8

08002dd0 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin==B_Timbre_Pin)
 8002dda:	88fb      	ldrh	r3, [r7, #6]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d102      	bne.n	8002de6 <HAL_GPIO_EXTI_Callback+0x16>
	{
		timbre = 1;
 8002de0:	4b0d      	ldr	r3, [pc, #52]	; (8002e18 <HAL_GPIO_EXTI_Callback+0x48>)
 8002de2:	2201      	movs	r2, #1
 8002de4:	601a      	str	r2, [r3, #0]
	}
    if (GPIO_Pin==B_Stop_Pin)
 8002de6:	88fb      	ldrh	r3, [r7, #6]
 8002de8:	2b04      	cmp	r3, #4
 8002dea:	d102      	bne.n	8002df2 <HAL_GPIO_EXTI_Callback+0x22>
    {
    	stop = 1;
 8002dec:	4b0b      	ldr	r3, [pc, #44]	; (8002e1c <HAL_GPIO_EXTI_Callback+0x4c>)
 8002dee:	2201      	movs	r2, #1
 8002df0:	601a      	str	r2, [r3, #0]
    }
    if (GPIO_Pin==S_Int_Pin)
 8002df2:	88fb      	ldrh	r3, [r7, #6]
 8002df4:	2b08      	cmp	r3, #8
 8002df6:	d102      	bne.n	8002dfe <HAL_GPIO_EXTI_Callback+0x2e>
    {
        interior = 1;
 8002df8:	4b09      	ldr	r3, [pc, #36]	; (8002e20 <HAL_GPIO_EXTI_Callback+0x50>)
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	601a      	str	r2, [r3, #0]
    }
    if (GPIO_Pin==S_Ext_Pin)
 8002dfe:	88fb      	ldrh	r3, [r7, #6]
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d102      	bne.n	8002e0a <HAL_GPIO_EXTI_Callback+0x3a>
    {
        exterior = 1;
 8002e04:	4b07      	ldr	r3, [pc, #28]	; (8002e24 <HAL_GPIO_EXTI_Callback+0x54>)
 8002e06:	2201      	movs	r2, #1
 8002e08:	601a      	str	r2, [r3, #0]
    }
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	200008b0 	.word	0x200008b0
 8002e1c:	200008b4 	.word	0x200008b4
 8002e20:	200008b8 	.word	0x200008b8
 8002e24:	200008bc 	.word	0x200008bc

08002e28 <debouncer>:

int debouncer(volatile int* button_int, GPIO_TypeDef* GPIO_port, uint16_t GPIO_number) // Control de los rebotes
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	4613      	mov	r3, r2
 8002e34:	80fb      	strh	r3, [r7, #6]
	static uint8_t button_count=0;
	static int counter=0;

	if (*button_int==1)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d13b      	bne.n	8002eb6 <debouncer+0x8e>
	{
		if (button_count==0)
 8002e3e:	4b20      	ldr	r3, [pc, #128]	; (8002ec0 <debouncer+0x98>)
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d10b      	bne.n	8002e5e <debouncer+0x36>
		{
			counter=HAL_GetTick();
 8002e46:	f001 ff4b 	bl	8004ce0 <HAL_GetTick>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4b1d      	ldr	r3, [pc, #116]	; (8002ec4 <debouncer+0x9c>)
 8002e50:	601a      	str	r2, [r3, #0]
			button_count++;
 8002e52:	4b1b      	ldr	r3, [pc, #108]	; (8002ec0 <debouncer+0x98>)
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	3301      	adds	r3, #1
 8002e58:	b2da      	uxtb	r2, r3
 8002e5a:	4b19      	ldr	r3, [pc, #100]	; (8002ec0 <debouncer+0x98>)
 8002e5c:	701a      	strb	r2, [r3, #0]
		}
		if (HAL_GetTick()-counter>=20)
 8002e5e:	f001 ff3f 	bl	8004ce0 <HAL_GetTick>
 8002e62:	4603      	mov	r3, r0
 8002e64:	4a17      	ldr	r2, [pc, #92]	; (8002ec4 <debouncer+0x9c>)
 8002e66:	6812      	ldr	r2, [r2, #0]
 8002e68:	1a9b      	subs	r3, r3, r2
 8002e6a:	2b13      	cmp	r3, #19
 8002e6c:	d923      	bls.n	8002eb6 <debouncer+0x8e>
		{
			counter=HAL_GetTick();
 8002e6e:	f001 ff37 	bl	8004ce0 <HAL_GetTick>
 8002e72:	4603      	mov	r3, r0
 8002e74:	461a      	mov	r2, r3
 8002e76:	4b13      	ldr	r3, [pc, #76]	; (8002ec4 <debouncer+0x9c>)
 8002e78:	601a      	str	r2, [r3, #0]
			if (HAL_GPIO_ReadPin(GPIO_port, GPIO_number)!=1)
 8002e7a:	88fb      	ldrh	r3, [r7, #6]
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	68b8      	ldr	r0, [r7, #8]
 8002e80:	f002 fe6a 	bl	8005b58 <HAL_GPIO_ReadPin>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d003      	beq.n	8002e92 <debouncer+0x6a>
			{
				button_count=1;
 8002e8a:	4b0d      	ldr	r3, [pc, #52]	; (8002ec0 <debouncer+0x98>)
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	701a      	strb	r2, [r3, #0]
 8002e90:	e005      	b.n	8002e9e <debouncer+0x76>
			}
			else
			{
				button_count++;
 8002e92:	4b0b      	ldr	r3, [pc, #44]	; (8002ec0 <debouncer+0x98>)
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	3301      	adds	r3, #1
 8002e98:	b2da      	uxtb	r2, r3
 8002e9a:	4b09      	ldr	r3, [pc, #36]	; (8002ec0 <debouncer+0x98>)
 8002e9c:	701a      	strb	r2, [r3, #0]
			}
			if (button_count==4 ) // Periodo antirebotes
 8002e9e:	4b08      	ldr	r3, [pc, #32]	; (8002ec0 <debouncer+0x98>)
 8002ea0:	781b      	ldrb	r3, [r3, #0]
 8002ea2:	2b04      	cmp	r3, #4
 8002ea4:	d107      	bne.n	8002eb6 <debouncer+0x8e>
			{
				button_count=0;
 8002ea6:	4b06      	ldr	r3, [pc, #24]	; (8002ec0 <debouncer+0x98>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	701a      	strb	r2, [r3, #0]
				*button_int=0;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	601a      	str	r2, [r3, #0]
				return 1;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e000      	b.n	8002eb8 <debouncer+0x90>
			}
		}
	}
	return 0;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3710      	adds	r7, #16
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	200008f0 	.word	0x200008f0
 8002ec4:	200008f4 	.word	0x200008f4

08002ec8 <play_Timbre>:


void play_Timbre(void){
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0

	uint8_t tone;

	tone = 25;
 8002ece:	2319      	movs	r3, #25
 8002ed0:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_AUTORELOAD(&htim4, tone*2);
 8002ed2:	79fb      	ldrb	r3, [r7, #7]
 8002ed4:	005a      	lsls	r2, r3, #1
 8002ed6:	4b16      	ldr	r3, [pc, #88]	; (8002f30 <play_Timbre+0x68>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	62da      	str	r2, [r3, #44]	; 0x2c
 8002edc:	79fb      	ldrb	r3, [r7, #7]
 8002ede:	005b      	lsls	r3, r3, #1
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	4b13      	ldr	r3, [pc, #76]	; (8002f30 <play_Timbre+0x68>)
 8002ee4:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, tone);
 8002ee6:	4b12      	ldr	r3, [pc, #72]	; (8002f30 <play_Timbre+0x68>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	79fa      	ldrb	r2, [r7, #7]
 8002eec:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(300);
 8002eee:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002ef2:	f001 ff01 	bl	8004cf8 <HAL_Delay>

	tone = 40;
 8002ef6:	2328      	movs	r3, #40	; 0x28
 8002ef8:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_AUTORELOAD(&htim4, tone*2);
 8002efa:	79fb      	ldrb	r3, [r7, #7]
 8002efc:	005a      	lsls	r2, r3, #1
 8002efe:	4b0c      	ldr	r3, [pc, #48]	; (8002f30 <play_Timbre+0x68>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	62da      	str	r2, [r3, #44]	; 0x2c
 8002f04:	79fb      	ldrb	r3, [r7, #7]
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	461a      	mov	r2, r3
 8002f0a:	4b09      	ldr	r3, [pc, #36]	; (8002f30 <play_Timbre+0x68>)
 8002f0c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, tone);
 8002f0e:	4b08      	ldr	r3, [pc, #32]	; (8002f30 <play_Timbre+0x68>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	79fa      	ldrb	r2, [r7, #7]
 8002f14:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(800);
 8002f16:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002f1a:	f001 feed 	bl	8004cf8 <HAL_Delay>

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8002f1e:	4b04      	ldr	r3, [pc, #16]	; (8002f30 <play_Timbre+0x68>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2200      	movs	r2, #0
 8002f24:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002f26:	bf00      	nop
 8002f28:	3708      	adds	r7, #8
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20000ab0 	.word	0x20000ab0

08002f34 <play_Alarma>:


void play_Alarma(){
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0

	uint8_t tone;

	for(tone = 40; tone >= 10; tone = tone-10){
 8002f3a:	2328      	movs	r3, #40	; 0x28
 8002f3c:	71fb      	strb	r3, [r7, #7]
 8002f3e:	e014      	b.n	8002f6a <play_Alarma+0x36>
		__HAL_TIM_SET_AUTORELOAD(&htim4, tone*2);
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	005a      	lsls	r2, r3, #1
 8002f44:	4b0d      	ldr	r3, [pc, #52]	; (8002f7c <play_Alarma+0x48>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	62da      	str	r2, [r3, #44]	; 0x2c
 8002f4a:	79fb      	ldrb	r3, [r7, #7]
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	461a      	mov	r2, r3
 8002f50:	4b0a      	ldr	r3, [pc, #40]	; (8002f7c <play_Alarma+0x48>)
 8002f52:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, tone);
 8002f54:	4b09      	ldr	r3, [pc, #36]	; (8002f7c <play_Alarma+0x48>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	79fa      	ldrb	r2, [r7, #7]
 8002f5a:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_Delay(300);
 8002f5c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002f60:	f001 feca 	bl	8004cf8 <HAL_Delay>
	for(tone = 40; tone >= 10; tone = tone-10){
 8002f64:	79fb      	ldrb	r3, [r7, #7]
 8002f66:	3b0a      	subs	r3, #10
 8002f68:	71fb      	strb	r3, [r7, #7]
 8002f6a:	79fb      	ldrb	r3, [r7, #7]
 8002f6c:	2b09      	cmp	r3, #9
 8002f6e:	d8e7      	bhi.n	8002f40 <play_Alarma+0xc>
	}
}
 8002f70:	bf00      	nop
 8002f72:	bf00      	nop
 8002f74:	3708      	adds	r7, #8
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	20000ab0 	.word	0x20000ab0

08002f80 <delay>:
	}
}


/*----------- Delay en Microsegundos -----------*/
void delay(uint16_t time){
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	80fb      	strh	r3, [r7, #6]

	__HAL_TIM_SET_COUNTER(&htim6,0);
 8002f8a:	4b09      	ldr	r3, [pc, #36]	; (8002fb0 <delay+0x30>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	625a      	str	r2, [r3, #36]	; 0x24
	while((__HAL_TIM_GET_COUNTER(&htim6))<time);
 8002f92:	bf00      	nop
 8002f94:	4b06      	ldr	r3, [pc, #24]	; (8002fb0 <delay+0x30>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f9a:	88fb      	ldrh	r3, [r7, #6]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d3f9      	bcc.n	8002f94 <delay+0x14>
}
 8002fa0:	bf00      	nop
 8002fa2:	bf00      	nop
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	20000cac 	.word	0x20000cac

08002fb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002fb8:	f001 fe2c 	bl	8004c14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002fbc:	f000 fb94 	bl	80036e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002fc0:	f001 f8c6 	bl	8004150 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002fc4:	f001 f846 	bl	8004054 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8002fc8:	f001 f898 	bl	80040fc <MX_USART6_UART_Init>
  MX_TIM5_Init();
 8002fcc:	f000 ff0a 	bl	8003de4 <MX_TIM5_Init>
  MX_TIM1_Init();
 8002fd0:	f000 fcea 	bl	80039a8 <MX_TIM1_Init>
  MX_TIM4_Init();
 8002fd4:	f000 feba 	bl	8003d4c <MX_TIM4_Init>
  MX_TIM2_Init();
 8002fd8:	f000 fd9e 	bl	8003b18 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002fdc:	f000 fe28 	bl	8003c30 <MX_TIM3_Init>
  MX_TIM8_Init();
 8002fe0:	f000 ff84 	bl	8003eec <MX_TIM8_Init>
  MX_TIM9_Init();
 8002fe4:	f000 ffd2 	bl	8003f8c <MX_TIM9_Init>
  MX_TIM6_Init();
 8002fe8:	f000 ff4a 	bl	8003e80 <MX_TIM6_Init>
  MX_ADC1_Init();
 8002fec:	f000 fbe6 	bl	80037bc <MX_ADC1_Init>
  MX_ADC2_Init();
 8002ff0:	f000 fc36 	bl	8003860 <MX_ADC2_Init>
  MX_ADC3_Init();
 8002ff4:	f000 fc86 	bl	8003904 <MX_ADC3_Init>
  MX_USART3_UART_Init();
 8002ff8:	f001 f856 	bl	80040a8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // LED RGB Gaming
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	48a8      	ldr	r0, [pc, #672]	; (80032a0 <main+0x2ec>)
 8003000:	f003 fb7a 	bl	80066f8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003004:	2104      	movs	r1, #4
 8003006:	48a6      	ldr	r0, [pc, #664]	; (80032a0 <main+0x2ec>)
 8003008:	f003 fb76 	bl	80066f8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800300c:	2108      	movs	r1, #8
 800300e:	48a4      	ldr	r0, [pc, #656]	; (80032a0 <main+0x2ec>)
 8003010:	f003 fb72 	bl	80066f8 <HAL_TIM_PWM_Start>
  // Servo Parcela
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003014:	2100      	movs	r1, #0
 8003016:	48a3      	ldr	r0, [pc, #652]	; (80032a4 <main+0x2f0>)
 8003018:	f003 fb6e 	bl	80066f8 <HAL_TIM_PWM_Start>
  // Servo Garaje
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800301c:	2104      	movs	r1, #4
 800301e:	48a1      	ldr	r0, [pc, #644]	; (80032a4 <main+0x2f0>)
 8003020:	f003 fb6a 	bl	80066f8 <HAL_TIM_PWM_Start>
  // Servo Tendedero
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8003024:	2108      	movs	r1, #8
 8003026:	489f      	ldr	r0, [pc, #636]	; (80032a4 <main+0x2f0>)
 8003028:	f003 fb66 	bl	80066f8 <HAL_TIM_PWM_Start>
  // Servo Sal√≥n
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800302c:	210c      	movs	r1, #12
 800302e:	489e      	ldr	r0, [pc, #632]	; (80032a8 <main+0x2f4>)
 8003030:	f003 fb62 	bl	80066f8 <HAL_TIM_PWM_Start>
  // Servo Dormitorio
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003034:	2104      	movs	r1, #4
 8003036:	489c      	ldr	r0, [pc, #624]	; (80032a8 <main+0x2f4>)
 8003038:	f003 fb5e 	bl	80066f8 <HAL_TIM_PWM_Start>
  // Servo Oficina
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800303c:	2108      	movs	r1, #8
 800303e:	489a      	ldr	r0, [pc, #616]	; (80032a8 <main+0x2f4>)
 8003040:	f003 fb5a 	bl	80066f8 <HAL_TIM_PWM_Start>
  // DC Sal√≥n
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8003044:	2100      	movs	r1, #0
 8003046:	4899      	ldr	r0, [pc, #612]	; (80032ac <main+0x2f8>)
 8003048:	f003 fb56 	bl	80066f8 <HAL_TIM_PWM_Start>
  // Zumbador
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800304c:	2100      	movs	r1, #0
 800304e:	4898      	ldr	r0, [pc, #608]	; (80032b0 <main+0x2fc>)
 8003050:	f003 fb52 	bl	80066f8 <HAL_TIM_PWM_Start>

  /*----------- √ötil para Sensor DHT11/22 -----------*/
  HAL_TIM_Base_Start(&htim6);
 8003054:	4897      	ldr	r0, [pc, #604]	; (80032b4 <main+0x300>)
 8003056:	f003 fa8d 	bl	8006574 <HAL_TIM_Base_Start>

  /*----------- Inicializaci√≥n LDR & HW390 & Lluvia -----------*/
  HAL_ADC_Start(&hadc1); // LDR
 800305a:	4897      	ldr	r0, [pc, #604]	; (80032b8 <main+0x304>)
 800305c:	f001 feb4 	bl	8004dc8 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2); // HW-390
 8003060:	4896      	ldr	r0, [pc, #600]	; (80032bc <main+0x308>)
 8003062:	f001 feb1 	bl	8004dc8 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3); // Lluvia
 8003066:	4896      	ldr	r0, [pc, #600]	; (80032c0 <main+0x30c>)
 8003068:	f001 feae 	bl	8004dc8 <HAL_ADC_Start>

  //__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
  ESP_Init("iPhone Carmela","pistacho");
 800306c:	4995      	ldr	r1, [pc, #596]	; (80032c4 <main+0x310>)
 800306e:	4896      	ldr	r0, [pc, #600]	; (80032c8 <main+0x314>)
 8003070:	f7fe f80c 	bl	800108c <ESP_Init>
  while (1){
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  	ESP_messageHandler();
 8003074:	f7fe f936 	bl	80012e4 <ESP_messageHandler>

		// TIMBRE
		if (debouncer(&timbre, B_Timbre_GPIO_Port, B_Timbre_Pin)){
 8003078:	2201      	movs	r2, #1
 800307a:	4994      	ldr	r1, [pc, #592]	; (80032cc <main+0x318>)
 800307c:	4894      	ldr	r0, [pc, #592]	; (80032d0 <main+0x31c>)
 800307e:	f7ff fed3 	bl	8002e28 <debouncer>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <main+0xd8>

			play_Timbre();
 8003088:	f7ff ff1e 	bl	8002ec8 <play_Timbre>

		// STOP ALARMA
		// Conexi√≥n Wi-Fi

		// ALARMA
		if (debouncer(&interior, S_Int_GPIO_Port, S_Int_Pin)){
 800308c:	2208      	movs	r2, #8
 800308e:	498f      	ldr	r1, [pc, #572]	; (80032cc <main+0x318>)
 8003090:	4890      	ldr	r0, [pc, #576]	; (80032d4 <main+0x320>)
 8003092:	f7ff fec9 	bl	8002e28 <debouncer>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d005      	beq.n	80030a8 <main+0xf4>
			if(vSeg[0] == '1') play_Alarma();
 800309c:	4b8e      	ldr	r3, [pc, #568]	; (80032d8 <main+0x324>)
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	2b31      	cmp	r3, #49	; 0x31
 80030a2:	d101      	bne.n	80030a8 <main+0xf4>
 80030a4:	f7ff ff46 	bl	8002f34 <play_Alarma>
		}
		if (debouncer(&exterior, S_Ext_GPIO_Port, S_Ext_Pin)){
 80030a8:	2202      	movs	r2, #2
 80030aa:	4988      	ldr	r1, [pc, #544]	; (80032cc <main+0x318>)
 80030ac:	488b      	ldr	r0, [pc, #556]	; (80032dc <main+0x328>)
 80030ae:	f7ff febb 	bl	8002e28 <debouncer>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d005      	beq.n	80030c4 <main+0x110>
			if(vSeg[1] == '1') play_Alarma();
 80030b8:	4b87      	ldr	r3, [pc, #540]	; (80032d8 <main+0x324>)
 80030ba:	785b      	ldrb	r3, [r3, #1]
 80030bc:	2b31      	cmp	r3, #49	; 0x31
 80030be:	d101      	bne.n	80030c4 <main+0x110>
 80030c0:	f7ff ff38 	bl	8002f34 <play_Alarma>
		}

		// PUERTA PARCELA (90)
		if(vVent[0]=='1' || vExt[4]=='1') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 92);
 80030c4:	4b86      	ldr	r3, [pc, #536]	; (80032e0 <main+0x32c>)
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	2b31      	cmp	r3, #49	; 0x31
 80030ca:	d003      	beq.n	80030d4 <main+0x120>
 80030cc:	4b85      	ldr	r3, [pc, #532]	; (80032e4 <main+0x330>)
 80030ce:	791b      	ldrb	r3, [r3, #4]
 80030d0:	2b31      	cmp	r3, #49	; 0x31
 80030d2:	d103      	bne.n	80030dc <main+0x128>
 80030d4:	4b73      	ldr	r3, [pc, #460]	; (80032a4 <main+0x2f0>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	225c      	movs	r2, #92	; 0x5c
 80030da:	635a      	str	r2, [r3, #52]	; 0x34
		if(vVent[0]=='0' || vExt[4]=='0') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 89);
 80030dc:	4b80      	ldr	r3, [pc, #512]	; (80032e0 <main+0x32c>)
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	2b30      	cmp	r3, #48	; 0x30
 80030e2:	d003      	beq.n	80030ec <main+0x138>
 80030e4:	4b7f      	ldr	r3, [pc, #508]	; (80032e4 <main+0x330>)
 80030e6:	791b      	ldrb	r3, [r3, #4]
 80030e8:	2b30      	cmp	r3, #48	; 0x30
 80030ea:	d103      	bne.n	80030f4 <main+0x140>
 80030ec:	4b6d      	ldr	r3, [pc, #436]	; (80032a4 <main+0x2f0>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2259      	movs	r2, #89	; 0x59
 80030f2:	635a      	str	r2, [r3, #52]	; 0x34

		// PUERTA GARAJE (90)
		if(vVent[1]=='1' || vGar[1] == '1') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 91); // m√°s r√°pido a 30
 80030f4:	4b7a      	ldr	r3, [pc, #488]	; (80032e0 <main+0x32c>)
 80030f6:	785b      	ldrb	r3, [r3, #1]
 80030f8:	2b31      	cmp	r3, #49	; 0x31
 80030fa:	d003      	beq.n	8003104 <main+0x150>
 80030fc:	4b7a      	ldr	r3, [pc, #488]	; (80032e8 <main+0x334>)
 80030fe:	785b      	ldrb	r3, [r3, #1]
 8003100:	2b31      	cmp	r3, #49	; 0x31
 8003102:	d103      	bne.n	800310c <main+0x158>
 8003104:	4b67      	ldr	r3, [pc, #412]	; (80032a4 <main+0x2f0>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	225b      	movs	r2, #91	; 0x5b
 800310a:	639a      	str	r2, [r3, #56]	; 0x38
		if(vVent[1]=='0' || vGar[1] == '0') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 89);
 800310c:	4b74      	ldr	r3, [pc, #464]	; (80032e0 <main+0x32c>)
 800310e:	785b      	ldrb	r3, [r3, #1]
 8003110:	2b30      	cmp	r3, #48	; 0x30
 8003112:	d003      	beq.n	800311c <main+0x168>
 8003114:	4b74      	ldr	r3, [pc, #464]	; (80032e8 <main+0x334>)
 8003116:	785b      	ldrb	r3, [r3, #1]
 8003118:	2b30      	cmp	r3, #48	; 0x30
 800311a:	d103      	bne.n	8003124 <main+0x170>
 800311c:	4b61      	ldr	r3, [pc, #388]	; (80032a4 <main+0x2f0>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2259      	movs	r2, #89	; 0x59
 8003122:	639a      	str	r2, [r3, #56]	; 0x38

		// TOLDO TENDEDERO (90)
		if(vExt[0]=='1'){
 8003124:	4b6f      	ldr	r3, [pc, #444]	; (80032e4 <main+0x330>)
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	2b31      	cmp	r3, #49	; 0x31
 800312a:	d10e      	bne.n	800314a <main+0x196>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 91);
 800312c:	4b5d      	ldr	r3, [pc, #372]	; (80032a4 <main+0x2f0>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	225b      	movs	r2, #91	; 0x5b
 8003132:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_Delay(3000);
 8003134:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003138:	f001 fdde 	bl	8004cf8 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 90);
 800313c:	4b59      	ldr	r3, [pc, #356]	; (80032a4 <main+0x2f0>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	225a      	movs	r2, #90	; 0x5a
 8003142:	63da      	str	r2, [r3, #60]	; 0x3c
			toldo = 1;
 8003144:	4b69      	ldr	r3, [pc, #420]	; (80032ec <main+0x338>)
 8003146:	2201      	movs	r2, #1
 8003148:	601a      	str	r2, [r3, #0]
		}
		if(vExt[0]=='0'){
 800314a:	4b66      	ldr	r3, [pc, #408]	; (80032e4 <main+0x330>)
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	2b30      	cmp	r3, #48	; 0x30
 8003150:	d10e      	bne.n	8003170 <main+0x1bc>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 88);
 8003152:	4b54      	ldr	r3, [pc, #336]	; (80032a4 <main+0x2f0>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2258      	movs	r2, #88	; 0x58
 8003158:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_Delay(3000);
 800315a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800315e:	f001 fdcb 	bl	8004cf8 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 90);
 8003162:	4b50      	ldr	r3, [pc, #320]	; (80032a4 <main+0x2f0>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	225a      	movs	r2, #90	; 0x5a
 8003168:	63da      	str	r2, [r3, #60]	; 0x3c
			toldo = 0;
 800316a:	4b60      	ldr	r3, [pc, #384]	; (80032ec <main+0x338>)
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]
		}
		vExt[0]='x';
 8003170:	4b5c      	ldr	r3, [pc, #368]	; (80032e4 <main+0x330>)
 8003172:	2278      	movs	r2, #120	; 0x78
 8003174:	701a      	strb	r2, [r3, #0]

		// VENTANA SAL√ìN (90)
		if(vVent[2]=='1' || vSal[5]=='1') {
 8003176:	4b5a      	ldr	r3, [pc, #360]	; (80032e0 <main+0x32c>)
 8003178:	789b      	ldrb	r3, [r3, #2]
 800317a:	2b31      	cmp	r3, #49	; 0x31
 800317c:	d003      	beq.n	8003186 <main+0x1d2>
 800317e:	4b5c      	ldr	r3, [pc, #368]	; (80032f0 <main+0x33c>)
 8003180:	795b      	ldrb	r3, [r3, #5]
 8003182:	2b31      	cmp	r3, #49	; 0x31
 8003184:	d10b      	bne.n	800319e <main+0x1ea>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 91);
 8003186:	4b48      	ldr	r3, [pc, #288]	; (80032a8 <main+0x2f4>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	225b      	movs	r2, #91	; 0x5b
 800318c:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_Delay(3000);
 800318e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003192:	f001 fdb1 	bl	8004cf8 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 90);
 8003196:	4b44      	ldr	r3, [pc, #272]	; (80032a8 <main+0x2f4>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	225a      	movs	r2, #90	; 0x5a
 800319c:	641a      	str	r2, [r3, #64]	; 0x40
		}
		if(vVent[2]=='0'|| vSal[5]=='0') {
 800319e:	4b50      	ldr	r3, [pc, #320]	; (80032e0 <main+0x32c>)
 80031a0:	789b      	ldrb	r3, [r3, #2]
 80031a2:	2b30      	cmp	r3, #48	; 0x30
 80031a4:	d003      	beq.n	80031ae <main+0x1fa>
 80031a6:	4b52      	ldr	r3, [pc, #328]	; (80032f0 <main+0x33c>)
 80031a8:	795b      	ldrb	r3, [r3, #5]
 80031aa:	2b30      	cmp	r3, #48	; 0x30
 80031ac:	d10b      	bne.n	80031c6 <main+0x212>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 89);
 80031ae:	4b3e      	ldr	r3, [pc, #248]	; (80032a8 <main+0x2f4>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2259      	movs	r2, #89	; 0x59
 80031b4:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_Delay(3000);
 80031b6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80031ba:	f001 fd9d 	bl	8004cf8 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 90);
 80031be:	4b3a      	ldr	r3, [pc, #232]	; (80032a8 <main+0x2f4>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	225a      	movs	r2, #90	; 0x5a
 80031c4:	641a      	str	r2, [r3, #64]	; 0x40
		}
		vVent[2]='x';
 80031c6:	4b46      	ldr	r3, [pc, #280]	; (80032e0 <main+0x32c>)
 80031c8:	2278      	movs	r2, #120	; 0x78
 80031ca:	709a      	strb	r2, [r3, #2]
		vSal[5]='x';
 80031cc:	4b48      	ldr	r3, [pc, #288]	; (80032f0 <main+0x33c>)
 80031ce:	2278      	movs	r2, #120	; 0x78
 80031d0:	715a      	strb	r2, [r3, #5]

		// VENTANA DORMITORIO (90)
		if(vVent[3]=='1' || vDor[3]=='1') {
 80031d2:	4b43      	ldr	r3, [pc, #268]	; (80032e0 <main+0x32c>)
 80031d4:	78db      	ldrb	r3, [r3, #3]
 80031d6:	2b31      	cmp	r3, #49	; 0x31
 80031d8:	d003      	beq.n	80031e2 <main+0x22e>
 80031da:	4b46      	ldr	r3, [pc, #280]	; (80032f4 <main+0x340>)
 80031dc:	78db      	ldrb	r3, [r3, #3]
 80031de:	2b31      	cmp	r3, #49	; 0x31
 80031e0:	d10b      	bne.n	80031fa <main+0x246>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 92);
 80031e2:	4b31      	ldr	r3, [pc, #196]	; (80032a8 <main+0x2f4>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	225c      	movs	r2, #92	; 0x5c
 80031e8:	639a      	str	r2, [r3, #56]	; 0x38
			HAL_Delay(3000);
 80031ea:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80031ee:	f001 fd83 	bl	8004cf8 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 90);
 80031f2:	4b2d      	ldr	r3, [pc, #180]	; (80032a8 <main+0x2f4>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	225a      	movs	r2, #90	; 0x5a
 80031f8:	639a      	str	r2, [r3, #56]	; 0x38
		}
		if(vVent[3]=='0' || vDor[3]=='0') {
 80031fa:	4b39      	ldr	r3, [pc, #228]	; (80032e0 <main+0x32c>)
 80031fc:	78db      	ldrb	r3, [r3, #3]
 80031fe:	2b30      	cmp	r3, #48	; 0x30
 8003200:	d003      	beq.n	800320a <main+0x256>
 8003202:	4b3c      	ldr	r3, [pc, #240]	; (80032f4 <main+0x340>)
 8003204:	78db      	ldrb	r3, [r3, #3]
 8003206:	2b30      	cmp	r3, #48	; 0x30
 8003208:	d10b      	bne.n	8003222 <main+0x26e>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 89);
 800320a:	4b27      	ldr	r3, [pc, #156]	; (80032a8 <main+0x2f4>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2259      	movs	r2, #89	; 0x59
 8003210:	639a      	str	r2, [r3, #56]	; 0x38
			HAL_Delay(3000);
 8003212:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003216:	f001 fd6f 	bl	8004cf8 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 90);
 800321a:	4b23      	ldr	r3, [pc, #140]	; (80032a8 <main+0x2f4>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	225a      	movs	r2, #90	; 0x5a
 8003220:	639a      	str	r2, [r3, #56]	; 0x38
		}
		vVent[3]='x';
 8003222:	4b2f      	ldr	r3, [pc, #188]	; (80032e0 <main+0x32c>)
 8003224:	2278      	movs	r2, #120	; 0x78
 8003226:	70da      	strb	r2, [r3, #3]
		vDor[3]='x';
 8003228:	4b32      	ldr	r3, [pc, #200]	; (80032f4 <main+0x340>)
 800322a:	2278      	movs	r2, #120	; 0x78
 800322c:	70da      	strb	r2, [r3, #3]

		// VENTANA OFICINA (90)
		if(vVent[4]=='1' || vOfi[11]=='1') {
 800322e:	4b2c      	ldr	r3, [pc, #176]	; (80032e0 <main+0x32c>)
 8003230:	791b      	ldrb	r3, [r3, #4]
 8003232:	2b31      	cmp	r3, #49	; 0x31
 8003234:	d003      	beq.n	800323e <main+0x28a>
 8003236:	4b30      	ldr	r3, [pc, #192]	; (80032f8 <main+0x344>)
 8003238:	7adb      	ldrb	r3, [r3, #11]
 800323a:	2b31      	cmp	r3, #49	; 0x31
 800323c:	d10b      	bne.n	8003256 <main+0x2a2>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 91);
 800323e:	4b1a      	ldr	r3, [pc, #104]	; (80032a8 <main+0x2f4>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	225b      	movs	r2, #91	; 0x5b
 8003244:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_Delay(3000);
 8003246:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800324a:	f001 fd55 	bl	8004cf8 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 90);
 800324e:	4b16      	ldr	r3, [pc, #88]	; (80032a8 <main+0x2f4>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	225a      	movs	r2, #90	; 0x5a
 8003254:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		if(vVent[4]=='0' || vOfi[11]=='0') {
 8003256:	4b22      	ldr	r3, [pc, #136]	; (80032e0 <main+0x32c>)
 8003258:	791b      	ldrb	r3, [r3, #4]
 800325a:	2b30      	cmp	r3, #48	; 0x30
 800325c:	d003      	beq.n	8003266 <main+0x2b2>
 800325e:	4b26      	ldr	r3, [pc, #152]	; (80032f8 <main+0x344>)
 8003260:	7adb      	ldrb	r3, [r3, #11]
 8003262:	2b30      	cmp	r3, #48	; 0x30
 8003264:	d10b      	bne.n	800327e <main+0x2ca>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 88);
 8003266:	4b10      	ldr	r3, [pc, #64]	; (80032a8 <main+0x2f4>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2258      	movs	r2, #88	; 0x58
 800326c:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_Delay(3000);
 800326e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003272:	f001 fd41 	bl	8004cf8 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 90);
 8003276:	4b0c      	ldr	r3, [pc, #48]	; (80032a8 <main+0x2f4>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	225a      	movs	r2, #90	; 0x5a
 800327c:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		vVent[4]='x';
 800327e:	4b18      	ldr	r3, [pc, #96]	; (80032e0 <main+0x32c>)
 8003280:	2278      	movs	r2, #120	; 0x78
 8003282:	711a      	strb	r2, [r3, #4]
		vOfi[11]='x';
 8003284:	4b1c      	ldr	r3, [pc, #112]	; (80032f8 <main+0x344>)
 8003286:	2278      	movs	r2, #120	; 0x78
 8003288:	72da      	strb	r2, [r3, #11]

		// FINAL DE CARRERA PARCELA
		if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_6) == 0){
 800328a:	2140      	movs	r1, #64	; 0x40
 800328c:	480f      	ldr	r0, [pc, #60]	; (80032cc <main+0x318>)
 800328e:	f002 fc63 	bl	8005b58 <HAL_GPIO_ReadPin>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d159      	bne.n	800334c <main+0x398>

			if (vVent[0]=='1' || vExt[4]=='1'){
 8003298:	4b11      	ldr	r3, [pc, #68]	; (80032e0 <main+0x32c>)
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	e02e      	b.n	80032fc <main+0x348>
 800329e:	bf00      	nop
 80032a0:	20000cf4 	.word	0x20000cf4
 80032a4:	20000dc8 	.word	0x20000dc8
 80032a8:	20000bd4 	.word	0x20000bd4
 80032ac:	20000d3c 	.word	0x20000d3c
 80032b0:	20000ab0 	.word	0x20000ab0
 80032b4:	20000cac 	.word	0x20000cac
 80032b8:	20000c1c 	.word	0x20000c1c
 80032bc:	20000b3c 	.word	0x20000b3c
 80032c0:	20000c64 	.word	0x20000c64
 80032c4:	0800945c 	.word	0x0800945c
 80032c8:	08009468 	.word	0x08009468
 80032cc:	40021000 	.word	0x40021000
 80032d0:	200008b0 	.word	0x200008b0
 80032d4:	200008b8 	.word	0x200008b8
 80032d8:	20000a54 	.word	0x20000a54
 80032dc:	200008bc 	.word	0x200008bc
 80032e0:	20000920 	.word	0x20000920
 80032e4:	2000092c 	.word	0x2000092c
 80032e8:	20000970 	.word	0x20000970
 80032ec:	200008d8 	.word	0x200008d8
 80032f0:	20000a48 	.word	0x20000a48
 80032f4:	20000914 	.word	0x20000914
 80032f8:	2000097c 	.word	0x2000097c
 80032fc:	2b31      	cmp	r3, #49	; 0x31
 80032fe:	d003      	beq.n	8003308 <main+0x354>
 8003300:	4b8f      	ldr	r3, [pc, #572]	; (8003540 <main+0x58c>)
 8003302:	791b      	ldrb	r3, [r3, #4]
 8003304:	2b31      	cmp	r3, #49	; 0x31
 8003306:	d107      	bne.n	8003318 <main+0x364>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 89); // S_Parcela
 8003308:	4b8e      	ldr	r3, [pc, #568]	; (8003544 <main+0x590>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2259      	movs	r2, #89	; 0x59
 800330e:	635a      	str	r2, [r3, #52]	; 0x34
				HAL_Delay(1000);
 8003310:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003314:	f001 fcf0 	bl	8004cf8 <HAL_Delay>
			}
			if (vVent[0]=='0' || vExt[4]=='0'){
 8003318:	4b8b      	ldr	r3, [pc, #556]	; (8003548 <main+0x594>)
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	2b30      	cmp	r3, #48	; 0x30
 800331e:	d003      	beq.n	8003328 <main+0x374>
 8003320:	4b87      	ldr	r3, [pc, #540]	; (8003540 <main+0x58c>)
 8003322:	791b      	ldrb	r3, [r3, #4]
 8003324:	2b30      	cmp	r3, #48	; 0x30
 8003326:	d107      	bne.n	8003338 <main+0x384>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 92); // S_Parcela
 8003328:	4b86      	ldr	r3, [pc, #536]	; (8003544 <main+0x590>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	225c      	movs	r2, #92	; 0x5c
 800332e:	635a      	str	r2, [r3, #52]	; 0x34
				HAL_Delay(1000);
 8003330:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003334:	f001 fce0 	bl	8004cf8 <HAL_Delay>
			}
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 90); // S_Parcela
 8003338:	4b82      	ldr	r3, [pc, #520]	; (8003544 <main+0x590>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	225a      	movs	r2, #90	; 0x5a
 800333e:	635a      	str	r2, [r3, #52]	; 0x34
			vVent[0]='x'; // S_Parcela
 8003340:	4b81      	ldr	r3, [pc, #516]	; (8003548 <main+0x594>)
 8003342:	2278      	movs	r2, #120	; 0x78
 8003344:	701a      	strb	r2, [r3, #0]
			vExt[4]='x'; // S_Parcela
 8003346:	4b7e      	ldr	r3, [pc, #504]	; (8003540 <main+0x58c>)
 8003348:	2278      	movs	r2, #120	; 0x78
 800334a:	711a      	strb	r2, [r3, #4]
		}

		// FINAL DE CARRERA GARAJE
		if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4) == 0){
 800334c:	2110      	movs	r1, #16
 800334e:	487f      	ldr	r0, [pc, #508]	; (800354c <main+0x598>)
 8003350:	f002 fc02 	bl	8005b58 <HAL_GPIO_ReadPin>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d129      	bne.n	80033ae <main+0x3fa>

			if (vVent[1]=='1' || vGar[1]=='1'){
 800335a:	4b7b      	ldr	r3, [pc, #492]	; (8003548 <main+0x594>)
 800335c:	785b      	ldrb	r3, [r3, #1]
 800335e:	2b31      	cmp	r3, #49	; 0x31
 8003360:	d003      	beq.n	800336a <main+0x3b6>
 8003362:	4b7b      	ldr	r3, [pc, #492]	; (8003550 <main+0x59c>)
 8003364:	785b      	ldrb	r3, [r3, #1]
 8003366:	2b31      	cmp	r3, #49	; 0x31
 8003368:	d107      	bne.n	800337a <main+0x3c6>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 89); // S_Garaje
 800336a:	4b76      	ldr	r3, [pc, #472]	; (8003544 <main+0x590>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	2259      	movs	r2, #89	; 0x59
 8003370:	639a      	str	r2, [r3, #56]	; 0x38
				HAL_Delay(1000);
 8003372:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003376:	f001 fcbf 	bl	8004cf8 <HAL_Delay>
			}
			if (vVent[1]=='0' || vGar[1]=='0'){
 800337a:	4b73      	ldr	r3, [pc, #460]	; (8003548 <main+0x594>)
 800337c:	785b      	ldrb	r3, [r3, #1]
 800337e:	2b30      	cmp	r3, #48	; 0x30
 8003380:	d003      	beq.n	800338a <main+0x3d6>
 8003382:	4b73      	ldr	r3, [pc, #460]	; (8003550 <main+0x59c>)
 8003384:	785b      	ldrb	r3, [r3, #1]
 8003386:	2b30      	cmp	r3, #48	; 0x30
 8003388:	d107      	bne.n	800339a <main+0x3e6>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 91); // S_Garaje
 800338a:	4b6e      	ldr	r3, [pc, #440]	; (8003544 <main+0x590>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	225b      	movs	r2, #91	; 0x5b
 8003390:	639a      	str	r2, [r3, #56]	; 0x38
				HAL_Delay(1000);
 8003392:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003396:	f001 fcaf 	bl	8004cf8 <HAL_Delay>
			}
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 90); // S_Garaje
 800339a:	4b6a      	ldr	r3, [pc, #424]	; (8003544 <main+0x590>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	225a      	movs	r2, #90	; 0x5a
 80033a0:	639a      	str	r2, [r3, #56]	; 0x38
			vVent[1]='x'; // S_Garaje
 80033a2:	4b69      	ldr	r3, [pc, #420]	; (8003548 <main+0x594>)
 80033a4:	2278      	movs	r2, #120	; 0x78
 80033a6:	705a      	strb	r2, [r3, #1]
			vGar[1]='x'; // S_Garaje
 80033a8:	4b69      	ldr	r3, [pc, #420]	; (8003550 <main+0x59c>)
 80033aa:	2278      	movs	r2, #120	; 0x78
 80033ac:	705a      	strb	r2, [r3, #1]
		}

		// VENTILADOR SAL√ìN
		if(vTemp[0]=='1') {
 80033ae:	4b69      	ldr	r3, [pc, #420]	; (8003554 <main+0x5a0>)
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	2b31      	cmp	r3, #49	; 0x31
 80033b4:	d10e      	bne.n	80033d4 <main+0x420>
			__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 1000);
 80033b6:	4b68      	ldr	r3, [pc, #416]	; (8003558 <main+0x5a4>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033be:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_SET);
 80033c0:	2201      	movs	r2, #1
 80033c2:	2110      	movs	r1, #16
 80033c4:	4865      	ldr	r0, [pc, #404]	; (800355c <main+0x5a8>)
 80033c6:	f002 fbdf 	bl	8005b88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,GPIO_PIN_RESET);
 80033ca:	2200      	movs	r2, #0
 80033cc:	2120      	movs	r1, #32
 80033ce:	4863      	ldr	r0, [pc, #396]	; (800355c <main+0x5a8>)
 80033d0:	f002 fbda 	bl	8005b88 <HAL_GPIO_WritePin>
		}
		if(vTemp[0]=='0') {
 80033d4:	4b5f      	ldr	r3, [pc, #380]	; (8003554 <main+0x5a0>)
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	2b30      	cmp	r3, #48	; 0x30
 80033da:	d10d      	bne.n	80033f8 <main+0x444>
			__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 80033dc:	4b5e      	ldr	r3, [pc, #376]	; (8003558 <main+0x5a4>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2200      	movs	r2, #0
 80033e2:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_RESET);
 80033e4:	2200      	movs	r2, #0
 80033e6:	2110      	movs	r1, #16
 80033e8:	485c      	ldr	r0, [pc, #368]	; (800355c <main+0x5a8>)
 80033ea:	f002 fbcd 	bl	8005b88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5,GPIO_PIN_RESET);
 80033ee:	2200      	movs	r2, #0
 80033f0:	2120      	movs	r1, #32
 80033f2:	485a      	ldr	r0, [pc, #360]	; (800355c <main+0x5a8>)
 80033f4:	f002 fbc8 	bl	8005b88 <HAL_GPIO_WritePin>
		}

		// VALORES DE CONFIGURACI√ìN

		v_enc = temp_value(vAj[0], vAj[1], vAj[2]);
 80033f8:	4b59      	ldr	r3, [pc, #356]	; (8003560 <main+0x5ac>)
 80033fa:	781b      	ldrb	r3, [r3, #0]
 80033fc:	4a58      	ldr	r2, [pc, #352]	; (8003560 <main+0x5ac>)
 80033fe:	7851      	ldrb	r1, [r2, #1]
 8003400:	4a57      	ldr	r2, [pc, #348]	; (8003560 <main+0x5ac>)
 8003402:	7892      	ldrb	r2, [r2, #2]
 8003404:	4618      	mov	r0, r3
 8003406:	f7ff f889 	bl	800251c <temp_value>
 800340a:	eef0 7a40 	vmov.f32	s15, s0
 800340e:	4b55      	ldr	r3, [pc, #340]	; (8003564 <main+0x5b0>)
 8003410:	edc3 7a00 	vstr	s15, [r3]
		v_apa = temp_value(vAj[3], vAj[4], vAj[5]);
 8003414:	4b52      	ldr	r3, [pc, #328]	; (8003560 <main+0x5ac>)
 8003416:	78db      	ldrb	r3, [r3, #3]
 8003418:	4a51      	ldr	r2, [pc, #324]	; (8003560 <main+0x5ac>)
 800341a:	7911      	ldrb	r1, [r2, #4]
 800341c:	4a50      	ldr	r2, [pc, #320]	; (8003560 <main+0x5ac>)
 800341e:	7952      	ldrb	r2, [r2, #5]
 8003420:	4618      	mov	r0, r3
 8003422:	f7ff f87b 	bl	800251c <temp_value>
 8003426:	eef0 7a40 	vmov.f32	s15, s0
 800342a:	4b4f      	ldr	r3, [pc, #316]	; (8003568 <main+0x5b4>)
 800342c:	edc3 7a00 	vstr	s15, [r3]
		c_enc = temp_value(vAj[6], vAj[7], vAj[8]);
 8003430:	4b4b      	ldr	r3, [pc, #300]	; (8003560 <main+0x5ac>)
 8003432:	799b      	ldrb	r3, [r3, #6]
 8003434:	4a4a      	ldr	r2, [pc, #296]	; (8003560 <main+0x5ac>)
 8003436:	79d1      	ldrb	r1, [r2, #7]
 8003438:	4a49      	ldr	r2, [pc, #292]	; (8003560 <main+0x5ac>)
 800343a:	7a12      	ldrb	r2, [r2, #8]
 800343c:	4618      	mov	r0, r3
 800343e:	f7ff f86d 	bl	800251c <temp_value>
 8003442:	eef0 7a40 	vmov.f32	s15, s0
 8003446:	4b49      	ldr	r3, [pc, #292]	; (800356c <main+0x5b8>)
 8003448:	edc3 7a00 	vstr	s15, [r3]
		c_apa = temp_value(vAj[9], vAj[10], vAj[11]);
 800344c:	4b44      	ldr	r3, [pc, #272]	; (8003560 <main+0x5ac>)
 800344e:	7a5b      	ldrb	r3, [r3, #9]
 8003450:	4a43      	ldr	r2, [pc, #268]	; (8003560 <main+0x5ac>)
 8003452:	7a91      	ldrb	r1, [r2, #10]
 8003454:	4a42      	ldr	r2, [pc, #264]	; (8003560 <main+0x5ac>)
 8003456:	7ad2      	ldrb	r2, [r2, #11]
 8003458:	4618      	mov	r0, r3
 800345a:	f7ff f85f 	bl	800251c <temp_value>
 800345e:	eef0 7a40 	vmov.f32	s15, s0
 8003462:	4b43      	ldr	r3, [pc, #268]	; (8003570 <main+0x5bc>)
 8003464:	edc3 7a00 	vstr	s15, [r3]

		rh_min = rh_value(vAj[12], vAj[13]);
 8003468:	4b3d      	ldr	r3, [pc, #244]	; (8003560 <main+0x5ac>)
 800346a:	7b1b      	ldrb	r3, [r3, #12]
 800346c:	4a3c      	ldr	r2, [pc, #240]	; (8003560 <main+0x5ac>)
 800346e:	7b52      	ldrb	r2, [r2, #13]
 8003470:	4611      	mov	r1, r2
 8003472:	4618      	mov	r0, r3
 8003474:	f7fe ffcb 	bl	800240e <rh_value>
 8003478:	4603      	mov	r3, r0
 800347a:	4a3e      	ldr	r2, [pc, #248]	; (8003574 <main+0x5c0>)
 800347c:	6013      	str	r3, [r2, #0]
		rh_max = rh_value(vAj[14], vAj[15]);
 800347e:	4b38      	ldr	r3, [pc, #224]	; (8003560 <main+0x5ac>)
 8003480:	7b9b      	ldrb	r3, [r3, #14]
 8003482:	4a37      	ldr	r2, [pc, #220]	; (8003560 <main+0x5ac>)
 8003484:	7bd2      	ldrb	r2, [r2, #15]
 8003486:	4611      	mov	r1, r2
 8003488:	4618      	mov	r0, r3
 800348a:	f7fe ffc0 	bl	800240e <rh_value>
 800348e:	4603      	mov	r3, r0
 8003490:	4a39      	ldr	r2, [pc, #228]	; (8003578 <main+0x5c4>)
 8003492:	6013      	str	r3, [r2, #0]

		/*----------- Lectura Sensores -----------*/

		// LDR
		if(HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK)
 8003494:	f04f 31ff 	mov.w	r1, #4294967295
 8003498:	4838      	ldr	r0, [pc, #224]	; (800357c <main+0x5c8>)
 800349a:	f001 fd67 	bl	8004f6c <HAL_ADC_PollForConversion>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d106      	bne.n	80034b2 <main+0x4fe>
			LDR_valor = HAL_ADC_GetValue(&hadc1);
 80034a4:	4835      	ldr	r0, [pc, #212]	; (800357c <main+0x5c8>)
 80034a6:	f001 fdec 	bl	8005082 <HAL_ADC_GetValue>
 80034aa:	4603      	mov	r3, r0
 80034ac:	b29a      	uxth	r2, r3
 80034ae:	4b34      	ldr	r3, [pc, #208]	; (8003580 <main+0x5cc>)
 80034b0:	801a      	strh	r2, [r3, #0]

		ldr(LDR_valor);
 80034b2:	4b33      	ldr	r3, [pc, #204]	; (8003580 <main+0x5cc>)
 80034b4:	881b      	ldrh	r3, [r3, #0]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7fe feb0 	bl	800221c <ldr>

		// Lluvia
		if(HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY) == HAL_OK)
 80034bc:	f04f 31ff 	mov.w	r1, #4294967295
 80034c0:	4830      	ldr	r0, [pc, #192]	; (8003584 <main+0x5d0>)
 80034c2:	f001 fd53 	bl	8004f6c <HAL_ADC_PollForConversion>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d106      	bne.n	80034da <main+0x526>
			Lluvia_lectura = HAL_ADC_GetValue(&hadc3);
 80034cc:	482d      	ldr	r0, [pc, #180]	; (8003584 <main+0x5d0>)
 80034ce:	f001 fdd8 	bl	8005082 <HAL_ADC_GetValue>
 80034d2:	4603      	mov	r3, r0
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	4b2c      	ldr	r3, [pc, #176]	; (8003588 <main+0x5d4>)
 80034d8:	801a      	strh	r2, [r3, #0]

		Lluvia_real = 100 - ((100*Lluvia_lectura)/255);
 80034da:	4b2b      	ldr	r3, [pc, #172]	; (8003588 <main+0x5d4>)
 80034dc:	881b      	ldrh	r3, [r3, #0]
 80034de:	461a      	mov	r2, r3
 80034e0:	2364      	movs	r3, #100	; 0x64
 80034e2:	fb03 f302 	mul.w	r3, r3, r2
 80034e6:	4a29      	ldr	r2, [pc, #164]	; (800358c <main+0x5d8>)
 80034e8:	fb82 1203 	smull	r1, r2, r2, r3
 80034ec:	441a      	add	r2, r3
 80034ee:	11d2      	asrs	r2, r2, #7
 80034f0:	17db      	asrs	r3, r3, #31
 80034f2:	1a9b      	subs	r3, r3, r2
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	3364      	adds	r3, #100	; 0x64
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	4b25      	ldr	r3, [pc, #148]	; (8003590 <main+0x5dc>)
 80034fc:	801a      	strh	r2, [r3, #0]

		if(vExt[5] == '1'){
 80034fe:	4b10      	ldr	r3, [pc, #64]	; (8003540 <main+0x58c>)
 8003500:	795b      	ldrb	r3, [r3, #5]
 8003502:	2b31      	cmp	r3, #49	; 0x31
 8003504:	d166      	bne.n	80035d4 <main+0x620>
			// Si hay ropa tendida y llueve (con tendedero cerrado)
			if (Lluvia_real>5 && vExt[6] == '1' && toldo == 0){
 8003506:	4b22      	ldr	r3, [pc, #136]	; (8003590 <main+0x5dc>)
 8003508:	881b      	ldrh	r3, [r3, #0]
 800350a:	2b05      	cmp	r3, #5
 800350c:	d944      	bls.n	8003598 <main+0x5e4>
 800350e:	4b0c      	ldr	r3, [pc, #48]	; (8003540 <main+0x58c>)
 8003510:	799b      	ldrb	r3, [r3, #6]
 8003512:	2b31      	cmp	r3, #49	; 0x31
 8003514:	d140      	bne.n	8003598 <main+0x5e4>
 8003516:	4b1f      	ldr	r3, [pc, #124]	; (8003594 <main+0x5e0>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d13c      	bne.n	8003598 <main+0x5e4>

				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 91); // Abrir tendedero
 800351e:	4b09      	ldr	r3, [pc, #36]	; (8003544 <main+0x590>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	225b      	movs	r2, #91	; 0x5b
 8003524:	63da      	str	r2, [r3, #60]	; 0x3c
				HAL_Delay(3000);
 8003526:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800352a:	f001 fbe5 	bl	8004cf8 <HAL_Delay>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 90);
 800352e:	4b05      	ldr	r3, [pc, #20]	; (8003544 <main+0x590>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	225a      	movs	r2, #90	; 0x5a
 8003534:	63da      	str	r2, [r3, #60]	; 0x3c
				toldo = 1;
 8003536:	4b17      	ldr	r3, [pc, #92]	; (8003594 <main+0x5e0>)
 8003538:	2201      	movs	r2, #1
 800353a:	601a      	str	r2, [r3, #0]
 800353c:	e047      	b.n	80035ce <main+0x61a>
 800353e:	bf00      	nop
 8003540:	2000092c 	.word	0x2000092c
 8003544:	20000dc8 	.word	0x20000dc8
 8003548:	20000920 	.word	0x20000920
 800354c:	40021000 	.word	0x40021000
 8003550:	20000970 	.word	0x20000970
 8003554:	20000974 	.word	0x20000974
 8003558:	20000d3c 	.word	0x20000d3c
 800355c:	40020800 	.word	0x40020800
 8003560:	200009c8 	.word	0x200009c8
 8003564:	200008c0 	.word	0x200008c0
 8003568:	200008c4 	.word	0x200008c4
 800356c:	200008c8 	.word	0x200008c8
 8003570:	200008cc 	.word	0x200008cc
 8003574:	200008d0 	.word	0x200008d0
 8003578:	200008d4 	.word	0x200008d4
 800357c:	20000c1c 	.word	0x20000c1c
 8003580:	200008dc 	.word	0x200008dc
 8003584:	20000c64 	.word	0x20000c64
 8003588:	200008e2 	.word	0x200008e2
 800358c:	80808081 	.word	0x80808081
 8003590:	200008e4 	.word	0x200008e4
 8003594:	200008d8 	.word	0x200008d8

			// Si hay ropa tendida y llueve (con tendedero abierto)
			// Si no hay ropa tendida y llueve (con tendedero cerrado)

			// Si no hay ropa tendida y llueve (con tendedero abierto)
			else if (Lluvia_real>5 && vExt[6] == '0' && toldo == 1){
 8003598:	4b43      	ldr	r3, [pc, #268]	; (80036a8 <main+0x6f4>)
 800359a:	881b      	ldrh	r3, [r3, #0]
 800359c:	2b05      	cmp	r3, #5
 800359e:	d916      	bls.n	80035ce <main+0x61a>
 80035a0:	4b42      	ldr	r3, [pc, #264]	; (80036ac <main+0x6f8>)
 80035a2:	799b      	ldrb	r3, [r3, #6]
 80035a4:	2b30      	cmp	r3, #48	; 0x30
 80035a6:	d112      	bne.n	80035ce <main+0x61a>
 80035a8:	4b41      	ldr	r3, [pc, #260]	; (80036b0 <main+0x6fc>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d10e      	bne.n	80035ce <main+0x61a>

				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 88); // Cerrar tendedero
 80035b0:	4b40      	ldr	r3, [pc, #256]	; (80036b4 <main+0x700>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2258      	movs	r2, #88	; 0x58
 80035b6:	63da      	str	r2, [r3, #60]	; 0x3c
				HAL_Delay(3000);
 80035b8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80035bc:	f001 fb9c 	bl	8004cf8 <HAL_Delay>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 90);
 80035c0:	4b3c      	ldr	r3, [pc, #240]	; (80036b4 <main+0x700>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	225a      	movs	r2, #90	; 0x5a
 80035c6:	63da      	str	r2, [r3, #60]	; 0x3c
				toldo = 0;
 80035c8:	4b39      	ldr	r3, [pc, #228]	; (80036b0 <main+0x6fc>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	601a      	str	r2, [r3, #0]
			}

			// Si hay ropa tendida y no llueve (da igual el tendedero)
			// Si hay no hay ropa tendida y no llueve (da igual el tendedero)

			vExt[0]='x';
 80035ce:	4b37      	ldr	r3, [pc, #220]	; (80036ac <main+0x6f8>)
 80035d0:	2278      	movs	r2, #120	; 0x78
 80035d2:	701a      	strb	r2, [r3, #0]
		}

		// HW-390
		if(HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY) == HAL_OK)
 80035d4:	f04f 31ff 	mov.w	r1, #4294967295
 80035d8:	4837      	ldr	r0, [pc, #220]	; (80036b8 <main+0x704>)
 80035da:	f001 fcc7 	bl	8004f6c <HAL_ADC_PollForConversion>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d106      	bne.n	80035f2 <main+0x63e>
			Higro_lectura = HAL_ADC_GetValue(&hadc2);
 80035e4:	4834      	ldr	r0, [pc, #208]	; (80036b8 <main+0x704>)
 80035e6:	f001 fd4c 	bl	8005082 <HAL_ADC_GetValue>
 80035ea:	4603      	mov	r3, r0
 80035ec:	b29a      	uxth	r2, r3
 80035ee:	4b33      	ldr	r3, [pc, #204]	; (80036bc <main+0x708>)
 80035f0:	801a      	strh	r2, [r3, #0]

		Higro_real = 100 - ((100*Higro_lectura)/255);
 80035f2:	4b32      	ldr	r3, [pc, #200]	; (80036bc <main+0x708>)
 80035f4:	881b      	ldrh	r3, [r3, #0]
 80035f6:	461a      	mov	r2, r3
 80035f8:	2364      	movs	r3, #100	; 0x64
 80035fa:	fb03 f302 	mul.w	r3, r3, r2
 80035fe:	4a30      	ldr	r2, [pc, #192]	; (80036c0 <main+0x70c>)
 8003600:	fb82 1203 	smull	r1, r2, r2, r3
 8003604:	441a      	add	r2, r3
 8003606:	11d2      	asrs	r2, r2, #7
 8003608:	17db      	asrs	r3, r3, #31
 800360a:	1a9b      	subs	r3, r3, r2
 800360c:	b29b      	uxth	r3, r3
 800360e:	3364      	adds	r3, #100	; 0x64
 8003610:	b29a      	uxth	r2, r3
 8003612:	4b2c      	ldr	r3, [pc, #176]	; (80036c4 <main+0x710>)
 8003614:	801a      	strh	r2, [r3, #0]
			}
			else HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // Riego
		}*/

		//DHT22
		if(actSensor == 1){
 8003616:	4b2c      	ldr	r3, [pc, #176]	; (80036c8 <main+0x714>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2b01      	cmp	r3, #1
 800361c:	d10a      	bne.n	8003634 <main+0x680>
			/*DHT11_getData(&DHT11);
		  	TempAireExt = DHT11.Temperature;
		  	HumeAireExt = DHT11.Humidity;*/

		  	// DHT22 Interior
		  	DHT22_getData(&DHT22);
 800361e:	482b      	ldr	r0, [pc, #172]	; (80036cc <main+0x718>)
 8003620:	f7fd fca6 	bl	8000f70 <DHT22_getData>
		  	TempAireInt = DHT22.Temperature;
 8003624:	4b29      	ldr	r3, [pc, #164]	; (80036cc <main+0x718>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a29      	ldr	r2, [pc, #164]	; (80036d0 <main+0x71c>)
 800362a:	6013      	str	r3, [r2, #0]
		  	HumeAireInt = DHT22.Humidity;
 800362c:	4b27      	ldr	r3, [pc, #156]	; (80036cc <main+0x718>)
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	4a28      	ldr	r2, [pc, #160]	; (80036d4 <main+0x720>)
 8003632:	6013      	str	r3, [r2, #0]
		}

		if(vTemp[4] == '1'){
 8003634:	4b28      	ldr	r3, [pc, #160]	; (80036d8 <main+0x724>)
 8003636:	791b      	ldrb	r3, [r3, #4]
 8003638:	2b31      	cmp	r3, #49	; 0x31
 800363a:	f47f ad1b 	bne.w	8003074 <main+0xc0>
			// Si est√° apagado y no llega al m√≠nimo o est√° encendido y no llega al m√°ximo
			if (((!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15)) && (TempAireInt<c_enc)) || ((HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15)) && (TempAireInt<c_apa))){
 800363e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003642:	4826      	ldr	r0, [pc, #152]	; (80036dc <main+0x728>)
 8003644:	f002 fa88 	bl	8005b58 <HAL_GPIO_ReadPin>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d10a      	bne.n	8003664 <main+0x6b0>
 800364e:	4b20      	ldr	r3, [pc, #128]	; (80036d0 <main+0x71c>)
 8003650:	ed93 7a00 	vldr	s14, [r3]
 8003654:	4b22      	ldr	r3, [pc, #136]	; (80036e0 <main+0x72c>)
 8003656:	edd3 7a00 	vldr	s15, [r3]
 800365a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800365e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003662:	d412      	bmi.n	800368a <main+0x6d6>
 8003664:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003668:	481c      	ldr	r0, [pc, #112]	; (80036dc <main+0x728>)
 800366a:	f002 fa75 	bl	8005b58 <HAL_GPIO_ReadPin>
 800366e:	4603      	mov	r3, r0
 8003670:	2b00      	cmp	r3, #0
 8003672:	d011      	beq.n	8003698 <main+0x6e4>
 8003674:	4b16      	ldr	r3, [pc, #88]	; (80036d0 <main+0x71c>)
 8003676:	ed93 7a00 	vldr	s14, [r3]
 800367a:	4b1a      	ldr	r3, [pc, #104]	; (80036e4 <main+0x730>)
 800367c:	edd3 7a00 	vldr	s15, [r3]
 8003680:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003688:	d506      	bpl.n	8003698 <main+0x6e4>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, SET); // Calefacci√≥n
 800368a:	2201      	movs	r2, #1
 800368c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003690:	4812      	ldr	r0, [pc, #72]	; (80036dc <main+0x728>)
 8003692:	f002 fa79 	bl	8005b88 <HAL_GPIO_WritePin>
 8003696:	e005      	b.n	80036a4 <main+0x6f0>
			}
			else HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, RESET); // Calefacci√≥n
 8003698:	2200      	movs	r2, #0
 800369a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800369e:	480f      	ldr	r0, [pc, #60]	; (80036dc <main+0x728>)
 80036a0:	f002 fa72 	bl	8005b88 <HAL_GPIO_WritePin>
	  	ESP_messageHandler();
 80036a4:	e4e6      	b.n	8003074 <main+0xc0>
 80036a6:	bf00      	nop
 80036a8:	200008e4 	.word	0x200008e4
 80036ac:	2000092c 	.word	0x2000092c
 80036b0:	200008d8 	.word	0x200008d8
 80036b4:	20000dc8 	.word	0x20000dc8
 80036b8:	20000b3c 	.word	0x20000b3c
 80036bc:	200008de 	.word	0x200008de
 80036c0:	80808081 	.word	0x80808081
 80036c4:	200008e0 	.word	0x200008e0
 80036c8:	20000a50 	.word	0x20000a50
 80036cc:	20000e54 	.word	0x20000e54
 80036d0:	200008e8 	.word	0x200008e8
 80036d4:	200008ec 	.word	0x200008ec
 80036d8:	20000974 	.word	0x20000974
 80036dc:	40020400 	.word	0x40020400
 80036e0:	200008c8 	.word	0x200008c8
 80036e4:	200008cc 	.word	0x200008cc

080036e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b094      	sub	sp, #80	; 0x50
 80036ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036ee:	f107 0320 	add.w	r3, r7, #32
 80036f2:	2230      	movs	r2, #48	; 0x30
 80036f4:	2100      	movs	r1, #0
 80036f6:	4618      	mov	r0, r3
 80036f8:	f004 fe62 	bl	80083c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80036fc:	f107 030c 	add.w	r3, r7, #12
 8003700:	2200      	movs	r2, #0
 8003702:	601a      	str	r2, [r3, #0]
 8003704:	605a      	str	r2, [r3, #4]
 8003706:	609a      	str	r2, [r3, #8]
 8003708:	60da      	str	r2, [r3, #12]
 800370a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800370c:	2300      	movs	r3, #0
 800370e:	60bb      	str	r3, [r7, #8]
 8003710:	4b28      	ldr	r3, [pc, #160]	; (80037b4 <SystemClock_Config+0xcc>)
 8003712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003714:	4a27      	ldr	r2, [pc, #156]	; (80037b4 <SystemClock_Config+0xcc>)
 8003716:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800371a:	6413      	str	r3, [r2, #64]	; 0x40
 800371c:	4b25      	ldr	r3, [pc, #148]	; (80037b4 <SystemClock_Config+0xcc>)
 800371e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003720:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003724:	60bb      	str	r3, [r7, #8]
 8003726:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003728:	2300      	movs	r3, #0
 800372a:	607b      	str	r3, [r7, #4]
 800372c:	4b22      	ldr	r3, [pc, #136]	; (80037b8 <SystemClock_Config+0xd0>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a21      	ldr	r2, [pc, #132]	; (80037b8 <SystemClock_Config+0xd0>)
 8003732:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003736:	6013      	str	r3, [r2, #0]
 8003738:	4b1f      	ldr	r3, [pc, #124]	; (80037b8 <SystemClock_Config+0xd0>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003740:	607b      	str	r3, [r7, #4]
 8003742:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003744:	2301      	movs	r3, #1
 8003746:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003748:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800374c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800374e:	2302      	movs	r3, #2
 8003750:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003752:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003756:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003758:	2304      	movs	r3, #4
 800375a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 800375c:	2332      	movs	r3, #50	; 0x32
 800375e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003760:	2302      	movs	r3, #2
 8003762:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003764:	2307      	movs	r3, #7
 8003766:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003768:	f107 0320 	add.w	r3, r7, #32
 800376c:	4618      	mov	r0, r3
 800376e:	f002 fa3d 	bl	8005bec <HAL_RCC_OscConfig>
 8003772:	4603      	mov	r3, r0
 8003774:	2b00      	cmp	r3, #0
 8003776:	d001      	beq.n	800377c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003778:	f000 fe10 	bl	800439c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800377c:	230f      	movs	r3, #15
 800377e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003780:	2302      	movs	r3, #2
 8003782:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003784:	2300      	movs	r3, #0
 8003786:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003788:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800378c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800378e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003792:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003794:	f107 030c 	add.w	r3, r7, #12
 8003798:	2101      	movs	r1, #1
 800379a:	4618      	mov	r0, r3
 800379c:	f002 fc9e 	bl	80060dc <HAL_RCC_ClockConfig>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d001      	beq.n	80037aa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80037a6:	f000 fdf9 	bl	800439c <Error_Handler>
  }
}
 80037aa:	bf00      	nop
 80037ac:	3750      	adds	r7, #80	; 0x50
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40023800 	.word	0x40023800
 80037b8:	40007000 	.word	0x40007000

080037bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80037c2:	463b      	mov	r3, r7
 80037c4:	2200      	movs	r2, #0
 80037c6:	601a      	str	r2, [r3, #0]
 80037c8:	605a      	str	r2, [r3, #4]
 80037ca:	609a      	str	r2, [r3, #8]
 80037cc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80037ce:	4b21      	ldr	r3, [pc, #132]	; (8003854 <MX_ADC1_Init+0x98>)
 80037d0:	4a21      	ldr	r2, [pc, #132]	; (8003858 <MX_ADC1_Init+0x9c>)
 80037d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80037d4:	4b1f      	ldr	r3, [pc, #124]	; (8003854 <MX_ADC1_Init+0x98>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 80037da:	4b1e      	ldr	r3, [pc, #120]	; (8003854 <MX_ADC1_Init+0x98>)
 80037dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037e0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80037e2:	4b1c      	ldr	r3, [pc, #112]	; (8003854 <MX_ADC1_Init+0x98>)
 80037e4:	2201      	movs	r2, #1
 80037e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80037e8:	4b1a      	ldr	r3, [pc, #104]	; (8003854 <MX_ADC1_Init+0x98>)
 80037ea:	2201      	movs	r2, #1
 80037ec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80037ee:	4b19      	ldr	r3, [pc, #100]	; (8003854 <MX_ADC1_Init+0x98>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80037f6:	4b17      	ldr	r3, [pc, #92]	; (8003854 <MX_ADC1_Init+0x98>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80037fc:	4b15      	ldr	r3, [pc, #84]	; (8003854 <MX_ADC1_Init+0x98>)
 80037fe:	4a17      	ldr	r2, [pc, #92]	; (800385c <MX_ADC1_Init+0xa0>)
 8003800:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003802:	4b14      	ldr	r3, [pc, #80]	; (8003854 <MX_ADC1_Init+0x98>)
 8003804:	2200      	movs	r2, #0
 8003806:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003808:	4b12      	ldr	r3, [pc, #72]	; (8003854 <MX_ADC1_Init+0x98>)
 800380a:	2201      	movs	r2, #1
 800380c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800380e:	4b11      	ldr	r3, [pc, #68]	; (8003854 <MX_ADC1_Init+0x98>)
 8003810:	2200      	movs	r2, #0
 8003812:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003816:	4b0f      	ldr	r3, [pc, #60]	; (8003854 <MX_ADC1_Init+0x98>)
 8003818:	2200      	movs	r2, #0
 800381a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800381c:	480d      	ldr	r0, [pc, #52]	; (8003854 <MX_ADC1_Init+0x98>)
 800381e:	f001 fa8f 	bl	8004d40 <HAL_ADC_Init>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d001      	beq.n	800382c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003828:	f000 fdb8 	bl	800439c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800382c:	2304      	movs	r3, #4
 800382e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003830:	2301      	movs	r3, #1
 8003832:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8003834:	2307      	movs	r3, #7
 8003836:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003838:	463b      	mov	r3, r7
 800383a:	4619      	mov	r1, r3
 800383c:	4805      	ldr	r0, [pc, #20]	; (8003854 <MX_ADC1_Init+0x98>)
 800383e:	f001 fc2d 	bl	800509c <HAL_ADC_ConfigChannel>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	d001      	beq.n	800384c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003848:	f000 fda8 	bl	800439c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800384c:	bf00      	nop
 800384e:	3710      	adds	r7, #16
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	20000c1c 	.word	0x20000c1c
 8003858:	40012000 	.word	0x40012000
 800385c:	0f000001 	.word	0x0f000001

08003860 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003866:	463b      	mov	r3, r7
 8003868:	2200      	movs	r2, #0
 800386a:	601a      	str	r2, [r3, #0]
 800386c:	605a      	str	r2, [r3, #4]
 800386e:	609a      	str	r2, [r3, #8]
 8003870:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8003872:	4b21      	ldr	r3, [pc, #132]	; (80038f8 <MX_ADC2_Init+0x98>)
 8003874:	4a21      	ldr	r2, [pc, #132]	; (80038fc <MX_ADC2_Init+0x9c>)
 8003876:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003878:	4b1f      	ldr	r3, [pc, #124]	; (80038f8 <MX_ADC2_Init+0x98>)
 800387a:	2200      	movs	r2, #0
 800387c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_8B;
 800387e:	4b1e      	ldr	r3, [pc, #120]	; (80038f8 <MX_ADC2_Init+0x98>)
 8003880:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003884:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8003886:	4b1c      	ldr	r3, [pc, #112]	; (80038f8 <MX_ADC2_Init+0x98>)
 8003888:	2200      	movs	r2, #0
 800388a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800388c:	4b1a      	ldr	r3, [pc, #104]	; (80038f8 <MX_ADC2_Init+0x98>)
 800388e:	2201      	movs	r2, #1
 8003890:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003892:	4b19      	ldr	r3, [pc, #100]	; (80038f8 <MX_ADC2_Init+0x98>)
 8003894:	2200      	movs	r2, #0
 8003896:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800389a:	4b17      	ldr	r3, [pc, #92]	; (80038f8 <MX_ADC2_Init+0x98>)
 800389c:	2200      	movs	r2, #0
 800389e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80038a0:	4b15      	ldr	r3, [pc, #84]	; (80038f8 <MX_ADC2_Init+0x98>)
 80038a2:	4a17      	ldr	r2, [pc, #92]	; (8003900 <MX_ADC2_Init+0xa0>)
 80038a4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80038a6:	4b14      	ldr	r3, [pc, #80]	; (80038f8 <MX_ADC2_Init+0x98>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80038ac:	4b12      	ldr	r3, [pc, #72]	; (80038f8 <MX_ADC2_Init+0x98>)
 80038ae:	2201      	movs	r2, #1
 80038b0:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80038b2:	4b11      	ldr	r3, [pc, #68]	; (80038f8 <MX_ADC2_Init+0x98>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80038ba:	4b0f      	ldr	r3, [pc, #60]	; (80038f8 <MX_ADC2_Init+0x98>)
 80038bc:	2200      	movs	r2, #0
 80038be:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80038c0:	480d      	ldr	r0, [pc, #52]	; (80038f8 <MX_ADC2_Init+0x98>)
 80038c2:	f001 fa3d 	bl	8004d40 <HAL_ADC_Init>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d001      	beq.n	80038d0 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80038cc:	f000 fd66 	bl	800439c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80038d0:	2308      	movs	r3, #8
 80038d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80038d4:	2301      	movs	r3, #1
 80038d6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80038d8:	2307      	movs	r3, #7
 80038da:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80038dc:	463b      	mov	r3, r7
 80038de:	4619      	mov	r1, r3
 80038e0:	4805      	ldr	r0, [pc, #20]	; (80038f8 <MX_ADC2_Init+0x98>)
 80038e2:	f001 fbdb 	bl	800509c <HAL_ADC_ConfigChannel>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d001      	beq.n	80038f0 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80038ec:	f000 fd56 	bl	800439c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80038f0:	bf00      	nop
 80038f2:	3710      	adds	r7, #16
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	20000b3c 	.word	0x20000b3c
 80038fc:	40012100 	.word	0x40012100
 8003900:	0f000001 	.word	0x0f000001

08003904 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800390a:	463b      	mov	r3, r7
 800390c:	2200      	movs	r2, #0
 800390e:	601a      	str	r2, [r3, #0]
 8003910:	605a      	str	r2, [r3, #4]
 8003912:	609a      	str	r2, [r3, #8]
 8003914:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8003916:	4b21      	ldr	r3, [pc, #132]	; (800399c <MX_ADC3_Init+0x98>)
 8003918:	4a21      	ldr	r2, [pc, #132]	; (80039a0 <MX_ADC3_Init+0x9c>)
 800391a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800391c:	4b1f      	ldr	r3, [pc, #124]	; (800399c <MX_ADC3_Init+0x98>)
 800391e:	2200      	movs	r2, #0
 8003920:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_8B;
 8003922:	4b1e      	ldr	r3, [pc, #120]	; (800399c <MX_ADC3_Init+0x98>)
 8003924:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003928:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 800392a:	4b1c      	ldr	r3, [pc, #112]	; (800399c <MX_ADC3_Init+0x98>)
 800392c:	2200      	movs	r2, #0
 800392e:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8003930:	4b1a      	ldr	r3, [pc, #104]	; (800399c <MX_ADC3_Init+0x98>)
 8003932:	2201      	movs	r2, #1
 8003934:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8003936:	4b19      	ldr	r3, [pc, #100]	; (800399c <MX_ADC3_Init+0x98>)
 8003938:	2200      	movs	r2, #0
 800393a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800393e:	4b17      	ldr	r3, [pc, #92]	; (800399c <MX_ADC3_Init+0x98>)
 8003940:	2200      	movs	r2, #0
 8003942:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003944:	4b15      	ldr	r3, [pc, #84]	; (800399c <MX_ADC3_Init+0x98>)
 8003946:	4a17      	ldr	r2, [pc, #92]	; (80039a4 <MX_ADC3_Init+0xa0>)
 8003948:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800394a:	4b14      	ldr	r3, [pc, #80]	; (800399c <MX_ADC3_Init+0x98>)
 800394c:	2200      	movs	r2, #0
 800394e:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8003950:	4b12      	ldr	r3, [pc, #72]	; (800399c <MX_ADC3_Init+0x98>)
 8003952:	2201      	movs	r2, #1
 8003954:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8003956:	4b11      	ldr	r3, [pc, #68]	; (800399c <MX_ADC3_Init+0x98>)
 8003958:	2200      	movs	r2, #0
 800395a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800395e:	4b0f      	ldr	r3, [pc, #60]	; (800399c <MX_ADC3_Init+0x98>)
 8003960:	2200      	movs	r2, #0
 8003962:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8003964:	480d      	ldr	r0, [pc, #52]	; (800399c <MX_ADC3_Init+0x98>)
 8003966:	f001 f9eb 	bl	8004d40 <HAL_ADC_Init>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8003970:	f000 fd14 	bl	800439c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8003974:	230b      	movs	r3, #11
 8003976:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003978:	2301      	movs	r3, #1
 800397a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800397c:	2307      	movs	r3, #7
 800397e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003980:	463b      	mov	r3, r7
 8003982:	4619      	mov	r1, r3
 8003984:	4805      	ldr	r0, [pc, #20]	; (800399c <MX_ADC3_Init+0x98>)
 8003986:	f001 fb89 	bl	800509c <HAL_ADC_ConfigChannel>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d001      	beq.n	8003994 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8003990:	f000 fd04 	bl	800439c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8003994:	bf00      	nop
 8003996:	3710      	adds	r7, #16
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	20000c64 	.word	0x20000c64
 80039a0:	40012200 	.word	0x40012200
 80039a4:	0f000001 	.word	0x0f000001

080039a8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b096      	sub	sp, #88	; 0x58
 80039ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039ae:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80039b2:	2200      	movs	r2, #0
 80039b4:	601a      	str	r2, [r3, #0]
 80039b6:	605a      	str	r2, [r3, #4]
 80039b8:	609a      	str	r2, [r3, #8]
 80039ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039bc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80039c0:	2200      	movs	r2, #0
 80039c2:	601a      	str	r2, [r3, #0]
 80039c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039ca:	2200      	movs	r2, #0
 80039cc:	601a      	str	r2, [r3, #0]
 80039ce:	605a      	str	r2, [r3, #4]
 80039d0:	609a      	str	r2, [r3, #8]
 80039d2:	60da      	str	r2, [r3, #12]
 80039d4:	611a      	str	r2, [r3, #16]
 80039d6:	615a      	str	r2, [r3, #20]
 80039d8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80039da:	1d3b      	adds	r3, r7, #4
 80039dc:	2220      	movs	r2, #32
 80039de:	2100      	movs	r1, #0
 80039e0:	4618      	mov	r0, r3
 80039e2:	f004 fced 	bl	80083c0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80039e6:	4b4a      	ldr	r3, [pc, #296]	; (8003b10 <MX_TIM1_Init+0x168>)
 80039e8:	4a4a      	ldr	r2, [pc, #296]	; (8003b14 <MX_TIM1_Init+0x16c>)
 80039ea:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 96-1;
 80039ec:	4b48      	ldr	r3, [pc, #288]	; (8003b10 <MX_TIM1_Init+0x168>)
 80039ee:	225f      	movs	r2, #95	; 0x5f
 80039f0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039f2:	4b47      	ldr	r3, [pc, #284]	; (8003b10 <MX_TIM1_Init+0x168>)
 80039f4:	2200      	movs	r2, #0
 80039f6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255-1;
 80039f8:	4b45      	ldr	r3, [pc, #276]	; (8003b10 <MX_TIM1_Init+0x168>)
 80039fa:	22fe      	movs	r2, #254	; 0xfe
 80039fc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039fe:	4b44      	ldr	r3, [pc, #272]	; (8003b10 <MX_TIM1_Init+0x168>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003a04:	4b42      	ldr	r3, [pc, #264]	; (8003b10 <MX_TIM1_Init+0x168>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a0a:	4b41      	ldr	r3, [pc, #260]	; (8003b10 <MX_TIM1_Init+0x168>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003a10:	483f      	ldr	r0, [pc, #252]	; (8003b10 <MX_TIM1_Init+0x168>)
 8003a12:	f002 fd5f 	bl	80064d4 <HAL_TIM_Base_Init>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d001      	beq.n	8003a20 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8003a1c:	f000 fcbe 	bl	800439c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a24:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003a26:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	4838      	ldr	r0, [pc, #224]	; (8003b10 <MX_TIM1_Init+0x168>)
 8003a2e:	f002 ffed 	bl	8006a0c <HAL_TIM_ConfigClockSource>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d001      	beq.n	8003a3c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8003a38:	f000 fcb0 	bl	800439c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003a3c:	4834      	ldr	r0, [pc, #208]	; (8003b10 <MX_TIM1_Init+0x168>)
 8003a3e:	f002 fe01 	bl	8006644 <HAL_TIM_PWM_Init>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d001      	beq.n	8003a4c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8003a48:	f000 fca8 	bl	800439c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a50:	2300      	movs	r3, #0
 8003a52:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003a54:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003a58:	4619      	mov	r1, r3
 8003a5a:	482d      	ldr	r0, [pc, #180]	; (8003b10 <MX_TIM1_Init+0x168>)
 8003a5c:	f003 fbae 	bl	80071bc <HAL_TIMEx_MasterConfigSynchronization>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d001      	beq.n	8003a6a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8003a66:	f000 fc99 	bl	800439c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a6a:	2360      	movs	r3, #96	; 0x60
 8003a6c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a72:	2300      	movs	r3, #0
 8003a74:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003a76:	2300      	movs	r3, #0
 8003a78:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003a82:	2300      	movs	r3, #0
 8003a84:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	4820      	ldr	r0, [pc, #128]	; (8003b10 <MX_TIM1_Init+0x168>)
 8003a90:	f002 fefa 	bl	8006888 <HAL_TIM_PWM_ConfigChannel>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d001      	beq.n	8003a9e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8003a9a:	f000 fc7f 	bl	800439c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003a9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003aa2:	2204      	movs	r2, #4
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	481a      	ldr	r0, [pc, #104]	; (8003b10 <MX_TIM1_Init+0x168>)
 8003aa8:	f002 feee 	bl	8006888 <HAL_TIM_PWM_ConfigChannel>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d001      	beq.n	8003ab6 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8003ab2:	f000 fc73 	bl	800439c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003ab6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003aba:	2208      	movs	r2, #8
 8003abc:	4619      	mov	r1, r3
 8003abe:	4814      	ldr	r0, [pc, #80]	; (8003b10 <MX_TIM1_Init+0x168>)
 8003ac0:	f002 fee2 	bl	8006888 <HAL_TIM_PWM_ConfigChannel>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8003aca:	f000 fc67 	bl	800439c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003ada:	2300      	movs	r3, #0
 8003adc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003ae2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ae6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003aec:	1d3b      	adds	r3, r7, #4
 8003aee:	4619      	mov	r1, r3
 8003af0:	4807      	ldr	r0, [pc, #28]	; (8003b10 <MX_TIM1_Init+0x168>)
 8003af2:	f003 fbdf 	bl	80072b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d001      	beq.n	8003b00 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8003afc:	f000 fc4e 	bl	800439c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003b00:	4803      	ldr	r0, [pc, #12]	; (8003b10 <MX_TIM1_Init+0x168>)
 8003b02:	f000 fddb 	bl	80046bc <HAL_TIM_MspPostInit>

}
 8003b06:	bf00      	nop
 8003b08:	3758      	adds	r7, #88	; 0x58
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	20000cf4 	.word	0x20000cf4
 8003b14:	40010000 	.word	0x40010000

08003b18 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b08e      	sub	sp, #56	; 0x38
 8003b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b22:	2200      	movs	r2, #0
 8003b24:	601a      	str	r2, [r3, #0]
 8003b26:	605a      	str	r2, [r3, #4]
 8003b28:	609a      	str	r2, [r3, #8]
 8003b2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b2c:	f107 0320 	add.w	r3, r7, #32
 8003b30:	2200      	movs	r2, #0
 8003b32:	601a      	str	r2, [r3, #0]
 8003b34:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003b36:	1d3b      	adds	r3, r7, #4
 8003b38:	2200      	movs	r2, #0
 8003b3a:	601a      	str	r2, [r3, #0]
 8003b3c:	605a      	str	r2, [r3, #4]
 8003b3e:	609a      	str	r2, [r3, #8]
 8003b40:	60da      	str	r2, [r3, #12]
 8003b42:	611a      	str	r2, [r3, #16]
 8003b44:	615a      	str	r2, [r3, #20]
 8003b46:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003b48:	4b38      	ldr	r3, [pc, #224]	; (8003c2c <MX_TIM2_Init+0x114>)
 8003b4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003b4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 500-1;
 8003b50:	4b36      	ldr	r3, [pc, #216]	; (8003c2c <MX_TIM2_Init+0x114>)
 8003b52:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003b56:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b58:	4b34      	ldr	r3, [pc, #208]	; (8003c2c <MX_TIM2_Init+0x114>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 8003b5e:	4b33      	ldr	r3, [pc, #204]	; (8003c2c <MX_TIM2_Init+0x114>)
 8003b60:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8003b64:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b66:	4b31      	ldr	r3, [pc, #196]	; (8003c2c <MX_TIM2_Init+0x114>)
 8003b68:	2200      	movs	r2, #0
 8003b6a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b6c:	4b2f      	ldr	r3, [pc, #188]	; (8003c2c <MX_TIM2_Init+0x114>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003b72:	482e      	ldr	r0, [pc, #184]	; (8003c2c <MX_TIM2_Init+0x114>)
 8003b74:	f002 fcae 	bl	80064d4 <HAL_TIM_Base_Init>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8003b7e:	f000 fc0d 	bl	800439c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b86:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003b88:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	4827      	ldr	r0, [pc, #156]	; (8003c2c <MX_TIM2_Init+0x114>)
 8003b90:	f002 ff3c 	bl	8006a0c <HAL_TIM_ConfigClockSource>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8003b9a:	f000 fbff 	bl	800439c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003b9e:	4823      	ldr	r0, [pc, #140]	; (8003c2c <MX_TIM2_Init+0x114>)
 8003ba0:	f002 fd50 	bl	8006644 <HAL_TIM_PWM_Init>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d001      	beq.n	8003bae <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8003baa:	f000 fbf7 	bl	800439c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003bb6:	f107 0320 	add.w	r3, r7, #32
 8003bba:	4619      	mov	r1, r3
 8003bbc:	481b      	ldr	r0, [pc, #108]	; (8003c2c <MX_TIM2_Init+0x114>)
 8003bbe:	f003 fafd 	bl	80071bc <HAL_TIMEx_MasterConfigSynchronization>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003bc8:	f000 fbe8 	bl	800439c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003bcc:	2360      	movs	r3, #96	; 0x60
 8003bce:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003bdc:	1d3b      	adds	r3, r7, #4
 8003bde:	2200      	movs	r2, #0
 8003be0:	4619      	mov	r1, r3
 8003be2:	4812      	ldr	r0, [pc, #72]	; (8003c2c <MX_TIM2_Init+0x114>)
 8003be4:	f002 fe50 	bl	8006888 <HAL_TIM_PWM_ConfigChannel>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8003bee:	f000 fbd5 	bl	800439c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003bf2:	1d3b      	adds	r3, r7, #4
 8003bf4:	2204      	movs	r2, #4
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	480c      	ldr	r0, [pc, #48]	; (8003c2c <MX_TIM2_Init+0x114>)
 8003bfa:	f002 fe45 	bl	8006888 <HAL_TIM_PWM_ConfigChannel>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d001      	beq.n	8003c08 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8003c04:	f000 fbca 	bl	800439c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003c08:	1d3b      	adds	r3, r7, #4
 8003c0a:	2208      	movs	r2, #8
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	4807      	ldr	r0, [pc, #28]	; (8003c2c <MX_TIM2_Init+0x114>)
 8003c10:	f002 fe3a 	bl	8006888 <HAL_TIM_PWM_ConfigChannel>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d001      	beq.n	8003c1e <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 8003c1a:	f000 fbbf 	bl	800439c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003c1e:	4803      	ldr	r0, [pc, #12]	; (8003c2c <MX_TIM2_Init+0x114>)
 8003c20:	f000 fd4c 	bl	80046bc <HAL_TIM_MspPostInit>

}
 8003c24:	bf00      	nop
 8003c26:	3738      	adds	r7, #56	; 0x38
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	20000dc8 	.word	0x20000dc8

08003c30 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b08e      	sub	sp, #56	; 0x38
 8003c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003c36:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	601a      	str	r2, [r3, #0]
 8003c3e:	605a      	str	r2, [r3, #4]
 8003c40:	609a      	str	r2, [r3, #8]
 8003c42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c44:	f107 0320 	add.w	r3, r7, #32
 8003c48:	2200      	movs	r2, #0
 8003c4a:	601a      	str	r2, [r3, #0]
 8003c4c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003c4e:	1d3b      	adds	r3, r7, #4
 8003c50:	2200      	movs	r2, #0
 8003c52:	601a      	str	r2, [r3, #0]
 8003c54:	605a      	str	r2, [r3, #4]
 8003c56:	609a      	str	r2, [r3, #8]
 8003c58:	60da      	str	r2, [r3, #12]
 8003c5a:	611a      	str	r2, [r3, #16]
 8003c5c:	615a      	str	r2, [r3, #20]
 8003c5e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003c60:	4b38      	ldr	r3, [pc, #224]	; (8003d44 <MX_TIM3_Init+0x114>)
 8003c62:	4a39      	ldr	r2, [pc, #228]	; (8003d48 <MX_TIM3_Init+0x118>)
 8003c64:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 500-1;
 8003c66:	4b37      	ldr	r3, [pc, #220]	; (8003d44 <MX_TIM3_Init+0x114>)
 8003c68:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003c6c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c6e:	4b35      	ldr	r3, [pc, #212]	; (8003d44 <MX_TIM3_Init+0x114>)
 8003c70:	2200      	movs	r2, #0
 8003c72:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 8003c74:	4b33      	ldr	r3, [pc, #204]	; (8003d44 <MX_TIM3_Init+0x114>)
 8003c76:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8003c7a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c7c:	4b31      	ldr	r3, [pc, #196]	; (8003d44 <MX_TIM3_Init+0x114>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c82:	4b30      	ldr	r3, [pc, #192]	; (8003d44 <MX_TIM3_Init+0x114>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003c88:	482e      	ldr	r0, [pc, #184]	; (8003d44 <MX_TIM3_Init+0x114>)
 8003c8a:	f002 fc23 	bl	80064d4 <HAL_TIM_Base_Init>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003c94:	f000 fb82 	bl	800439c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c9c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003c9e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	4827      	ldr	r0, [pc, #156]	; (8003d44 <MX_TIM3_Init+0x114>)
 8003ca6:	f002 feb1 	bl	8006a0c <HAL_TIM_ConfigClockSource>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8003cb0:	f000 fb74 	bl	800439c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003cb4:	4823      	ldr	r0, [pc, #140]	; (8003d44 <MX_TIM3_Init+0x114>)
 8003cb6:	f002 fcc5 	bl	8006644 <HAL_TIM_PWM_Init>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d001      	beq.n	8003cc4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8003cc0:	f000 fb6c 	bl	800439c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003ccc:	f107 0320 	add.w	r3, r7, #32
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	481c      	ldr	r0, [pc, #112]	; (8003d44 <MX_TIM3_Init+0x114>)
 8003cd4:	f003 fa72 	bl	80071bc <HAL_TIMEx_MasterConfigSynchronization>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d001      	beq.n	8003ce2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8003cde:	f000 fb5d 	bl	800439c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003ce2:	2360      	movs	r3, #96	; 0x60
 8003ce4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003cea:	2300      	movs	r3, #0
 8003cec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003cf2:	1d3b      	adds	r3, r7, #4
 8003cf4:	2204      	movs	r2, #4
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	4812      	ldr	r0, [pc, #72]	; (8003d44 <MX_TIM3_Init+0x114>)
 8003cfa:	f002 fdc5 	bl	8006888 <HAL_TIM_PWM_ConfigChannel>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d001      	beq.n	8003d08 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8003d04:	f000 fb4a 	bl	800439c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003d08:	1d3b      	adds	r3, r7, #4
 8003d0a:	2208      	movs	r2, #8
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	480d      	ldr	r0, [pc, #52]	; (8003d44 <MX_TIM3_Init+0x114>)
 8003d10:	f002 fdba 	bl	8006888 <HAL_TIM_PWM_ConfigChannel>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8003d1a:	f000 fb3f 	bl	800439c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003d1e:	1d3b      	adds	r3, r7, #4
 8003d20:	220c      	movs	r2, #12
 8003d22:	4619      	mov	r1, r3
 8003d24:	4807      	ldr	r0, [pc, #28]	; (8003d44 <MX_TIM3_Init+0x114>)
 8003d26:	f002 fdaf 	bl	8006888 <HAL_TIM_PWM_ConfigChannel>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d001      	beq.n	8003d34 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8003d30:	f000 fb34 	bl	800439c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003d34:	4803      	ldr	r0, [pc, #12]	; (8003d44 <MX_TIM3_Init+0x114>)
 8003d36:	f000 fcc1 	bl	80046bc <HAL_TIM_MspPostInit>

}
 8003d3a:	bf00      	nop
 8003d3c:	3738      	adds	r7, #56	; 0x38
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	20000bd4 	.word	0x20000bd4
 8003d48:	40000400 	.word	0x40000400

08003d4c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d52:	f107 0308 	add.w	r3, r7, #8
 8003d56:	2200      	movs	r2, #0
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	605a      	str	r2, [r3, #4]
 8003d5c:	609a      	str	r2, [r3, #8]
 8003d5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d60:	463b      	mov	r3, r7
 8003d62:	2200      	movs	r2, #0
 8003d64:	601a      	str	r2, [r3, #0]
 8003d66:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003d68:	4b1c      	ldr	r3, [pc, #112]	; (8003ddc <MX_TIM4_Init+0x90>)
 8003d6a:	4a1d      	ldr	r2, [pc, #116]	; (8003de0 <MX_TIM4_Init+0x94>)
 8003d6c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 96-1;
 8003d6e:	4b1b      	ldr	r3, [pc, #108]	; (8003ddc <MX_TIM4_Init+0x90>)
 8003d70:	225f      	movs	r2, #95	; 0x5f
 8003d72:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d74:	4b19      	ldr	r3, [pc, #100]	; (8003ddc <MX_TIM4_Init+0x90>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20;
 8003d7a:	4b18      	ldr	r3, [pc, #96]	; (8003ddc <MX_TIM4_Init+0x90>)
 8003d7c:	2214      	movs	r2, #20
 8003d7e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d80:	4b16      	ldr	r3, [pc, #88]	; (8003ddc <MX_TIM4_Init+0x90>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d86:	4b15      	ldr	r3, [pc, #84]	; (8003ddc <MX_TIM4_Init+0x90>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003d8c:	4813      	ldr	r0, [pc, #76]	; (8003ddc <MX_TIM4_Init+0x90>)
 8003d8e:	f002 fba1 	bl	80064d4 <HAL_TIM_Base_Init>
 8003d92:	4603      	mov	r3, r0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d001      	beq.n	8003d9c <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8003d98:	f000 fb00 	bl	800439c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003da0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003da2:	f107 0308 	add.w	r3, r7, #8
 8003da6:	4619      	mov	r1, r3
 8003da8:	480c      	ldr	r0, [pc, #48]	; (8003ddc <MX_TIM4_Init+0x90>)
 8003daa:	f002 fe2f 	bl	8006a0c <HAL_TIM_ConfigClockSource>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8003db4:	f000 faf2 	bl	800439c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003db8:	2300      	movs	r3, #0
 8003dba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003dc0:	463b      	mov	r3, r7
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	4805      	ldr	r0, [pc, #20]	; (8003ddc <MX_TIM4_Init+0x90>)
 8003dc6:	f003 f9f9 	bl	80071bc <HAL_TIMEx_MasterConfigSynchronization>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d001      	beq.n	8003dd4 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8003dd0:	f000 fae4 	bl	800439c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003dd4:	bf00      	nop
 8003dd6:	3718      	adds	r7, #24
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	20000ab0 	.word	0x20000ab0
 8003de0:	40000800 	.word	0x40000800

08003de4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b086      	sub	sp, #24
 8003de8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003dea:	f107 0308 	add.w	r3, r7, #8
 8003dee:	2200      	movs	r2, #0
 8003df0:	601a      	str	r2, [r3, #0]
 8003df2:	605a      	str	r2, [r3, #4]
 8003df4:	609a      	str	r2, [r3, #8]
 8003df6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003df8:	463b      	mov	r3, r7
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	601a      	str	r2, [r3, #0]
 8003dfe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003e00:	4b1d      	ldr	r3, [pc, #116]	; (8003e78 <MX_TIM5_Init+0x94>)
 8003e02:	4a1e      	ldr	r2, [pc, #120]	; (8003e7c <MX_TIM5_Init+0x98>)
 8003e04:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 96-1;
 8003e06:	4b1c      	ldr	r3, [pc, #112]	; (8003e78 <MX_TIM5_Init+0x94>)
 8003e08:	225f      	movs	r2, #95	; 0x5f
 8003e0a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e0c:	4b1a      	ldr	r3, [pc, #104]	; (8003e78 <MX_TIM5_Init+0x94>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 2000-1;
 8003e12:	4b19      	ldr	r3, [pc, #100]	; (8003e78 <MX_TIM5_Init+0x94>)
 8003e14:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8003e18:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e1a:	4b17      	ldr	r3, [pc, #92]	; (8003e78 <MX_TIM5_Init+0x94>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e20:	4b15      	ldr	r3, [pc, #84]	; (8003e78 <MX_TIM5_Init+0x94>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003e26:	4814      	ldr	r0, [pc, #80]	; (8003e78 <MX_TIM5_Init+0x94>)
 8003e28:	f002 fb54 	bl	80064d4 <HAL_TIM_Base_Init>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d001      	beq.n	8003e36 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8003e32:	f000 fab3 	bl	800439c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003e36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e3a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003e3c:	f107 0308 	add.w	r3, r7, #8
 8003e40:	4619      	mov	r1, r3
 8003e42:	480d      	ldr	r0, [pc, #52]	; (8003e78 <MX_TIM5_Init+0x94>)
 8003e44:	f002 fde2 	bl	8006a0c <HAL_TIM_ConfigClockSource>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d001      	beq.n	8003e52 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8003e4e:	f000 faa5 	bl	800439c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e52:	2300      	movs	r3, #0
 8003e54:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e56:	2300      	movs	r3, #0
 8003e58:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003e5a:	463b      	mov	r3, r7
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	4806      	ldr	r0, [pc, #24]	; (8003e78 <MX_TIM5_Init+0x94>)
 8003e60:	f003 f9ac 	bl	80071bc <HAL_TIMEx_MasterConfigSynchronization>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d001      	beq.n	8003e6e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8003e6a:	f000 fa97 	bl	800439c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003e6e:	bf00      	nop
 8003e70:	3718      	adds	r7, #24
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop
 8003e78:	20000b8c 	.word	0x20000b8c
 8003e7c:	40000c00 	.word	0x40000c00

08003e80 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e86:	463b      	mov	r3, r7
 8003e88:	2200      	movs	r2, #0
 8003e8a:	601a      	str	r2, [r3, #0]
 8003e8c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003e8e:	4b15      	ldr	r3, [pc, #84]	; (8003ee4 <MX_TIM6_Init+0x64>)
 8003e90:	4a15      	ldr	r2, [pc, #84]	; (8003ee8 <MX_TIM6_Init+0x68>)
 8003e92:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 50-1;
 8003e94:	4b13      	ldr	r3, [pc, #76]	; (8003ee4 <MX_TIM6_Init+0x64>)
 8003e96:	2231      	movs	r2, #49	; 0x31
 8003e98:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e9a:	4b12      	ldr	r3, [pc, #72]	; (8003ee4 <MX_TIM6_Init+0x64>)
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0xffff-1;
 8003ea0:	4b10      	ldr	r3, [pc, #64]	; (8003ee4 <MX_TIM6_Init+0x64>)
 8003ea2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003ea6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ea8:	4b0e      	ldr	r3, [pc, #56]	; (8003ee4 <MX_TIM6_Init+0x64>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003eae:	480d      	ldr	r0, [pc, #52]	; (8003ee4 <MX_TIM6_Init+0x64>)
 8003eb0:	f002 fb10 	bl	80064d4 <HAL_TIM_Base_Init>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d001      	beq.n	8003ebe <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8003eba:	f000 fa6f 	bl	800439c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003ec6:	463b      	mov	r3, r7
 8003ec8:	4619      	mov	r1, r3
 8003eca:	4806      	ldr	r0, [pc, #24]	; (8003ee4 <MX_TIM6_Init+0x64>)
 8003ecc:	f003 f976 	bl	80071bc <HAL_TIMEx_MasterConfigSynchronization>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d001      	beq.n	8003eda <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8003ed6:	f000 fa61 	bl	800439c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003eda:	bf00      	nop
 8003edc:	3708      	adds	r7, #8
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	20000cac 	.word	0x20000cac
 8003ee8:	40001000 	.word	0x40001000

08003eec <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b086      	sub	sp, #24
 8003ef0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ef2:	f107 0308 	add.w	r3, r7, #8
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	601a      	str	r2, [r3, #0]
 8003efa:	605a      	str	r2, [r3, #4]
 8003efc:	609a      	str	r2, [r3, #8]
 8003efe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f00:	463b      	mov	r3, r7
 8003f02:	2200      	movs	r2, #0
 8003f04:	601a      	str	r2, [r3, #0]
 8003f06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003f08:	4b1e      	ldr	r3, [pc, #120]	; (8003f84 <MX_TIM8_Init+0x98>)
 8003f0a:	4a1f      	ldr	r2, [pc, #124]	; (8003f88 <MX_TIM8_Init+0x9c>)
 8003f0c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003f0e:	4b1d      	ldr	r3, [pc, #116]	; (8003f84 <MX_TIM8_Init+0x98>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f14:	4b1b      	ldr	r3, [pc, #108]	; (8003f84 <MX_TIM8_Init+0x98>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003f1a:	4b1a      	ldr	r3, [pc, #104]	; (8003f84 <MX_TIM8_Init+0x98>)
 8003f1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f20:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f22:	4b18      	ldr	r3, [pc, #96]	; (8003f84 <MX_TIM8_Init+0x98>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003f28:	4b16      	ldr	r3, [pc, #88]	; (8003f84 <MX_TIM8_Init+0x98>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f2e:	4b15      	ldr	r3, [pc, #84]	; (8003f84 <MX_TIM8_Init+0x98>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003f34:	4813      	ldr	r0, [pc, #76]	; (8003f84 <MX_TIM8_Init+0x98>)
 8003f36:	f002 facd 	bl	80064d4 <HAL_TIM_Base_Init>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d001      	beq.n	8003f44 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8003f40:	f000 fa2c 	bl	800439c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003f4a:	f107 0308 	add.w	r3, r7, #8
 8003f4e:	4619      	mov	r1, r3
 8003f50:	480c      	ldr	r0, [pc, #48]	; (8003f84 <MX_TIM8_Init+0x98>)
 8003f52:	f002 fd5b 	bl	8006a0c <HAL_TIM_ConfigClockSource>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d001      	beq.n	8003f60 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 8003f5c:	f000 fa1e 	bl	800439c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f60:	2300      	movs	r3, #0
 8003f62:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f64:	2300      	movs	r3, #0
 8003f66:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003f68:	463b      	mov	r3, r7
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	4805      	ldr	r0, [pc, #20]	; (8003f84 <MX_TIM8_Init+0x98>)
 8003f6e:	f003 f925 	bl	80071bc <HAL_TIMEx_MasterConfigSynchronization>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d001      	beq.n	8003f7c <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8003f78:	f000 fa10 	bl	800439c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003f7c:	bf00      	nop
 8003f7e:	3718      	adds	r7, #24
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	20000a68 	.word	0x20000a68
 8003f88:	40010400 	.word	0x40010400

08003f8c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b08c      	sub	sp, #48	; 0x30
 8003f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003f92:	f107 0320 	add.w	r3, r7, #32
 8003f96:	2200      	movs	r2, #0
 8003f98:	601a      	str	r2, [r3, #0]
 8003f9a:	605a      	str	r2, [r3, #4]
 8003f9c:	609a      	str	r2, [r3, #8]
 8003f9e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003fa0:	1d3b      	adds	r3, r7, #4
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	601a      	str	r2, [r3, #0]
 8003fa6:	605a      	str	r2, [r3, #4]
 8003fa8:	609a      	str	r2, [r3, #8]
 8003faa:	60da      	str	r2, [r3, #12]
 8003fac:	611a      	str	r2, [r3, #16]
 8003fae:	615a      	str	r2, [r3, #20]
 8003fb0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8003fb2:	4b26      	ldr	r3, [pc, #152]	; (800404c <MX_TIM9_Init+0xc0>)
 8003fb4:	4a26      	ldr	r2, [pc, #152]	; (8004050 <MX_TIM9_Init+0xc4>)
 8003fb6:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 500-1;
 8003fb8:	4b24      	ldr	r3, [pc, #144]	; (800404c <MX_TIM9_Init+0xc0>)
 8003fba:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003fbe:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fc0:	4b22      	ldr	r3, [pc, #136]	; (800404c <MX_TIM9_Init+0xc0>)
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 2000-1;
 8003fc6:	4b21      	ldr	r3, [pc, #132]	; (800404c <MX_TIM9_Init+0xc0>)
 8003fc8:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8003fcc:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003fce:	4b1f      	ldr	r3, [pc, #124]	; (800404c <MX_TIM9_Init+0xc0>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fd4:	4b1d      	ldr	r3, [pc, #116]	; (800404c <MX_TIM9_Init+0xc0>)
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8003fda:	481c      	ldr	r0, [pc, #112]	; (800404c <MX_TIM9_Init+0xc0>)
 8003fdc:	f002 fa7a 	bl	80064d4 <HAL_TIM_Base_Init>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d001      	beq.n	8003fea <MX_TIM9_Init+0x5e>
  {
    Error_Handler();
 8003fe6:	f000 f9d9 	bl	800439c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003fea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003fee:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8003ff0:	f107 0320 	add.w	r3, r7, #32
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	4815      	ldr	r0, [pc, #84]	; (800404c <MX_TIM9_Init+0xc0>)
 8003ff8:	f002 fd08 	bl	8006a0c <HAL_TIM_ConfigClockSource>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <MX_TIM9_Init+0x7a>
  {
    Error_Handler();
 8004002:	f000 f9cb 	bl	800439c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8004006:	4811      	ldr	r0, [pc, #68]	; (800404c <MX_TIM9_Init+0xc0>)
 8004008:	f002 fb1c 	bl	8006644 <HAL_TIM_PWM_Init>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d001      	beq.n	8004016 <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 8004012:	f000 f9c3 	bl	800439c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004016:	2360      	movs	r3, #96	; 0x60
 8004018:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800401a:	2300      	movs	r3, #0
 800401c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800401e:	2300      	movs	r3, #0
 8004020:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004022:	2300      	movs	r3, #0
 8004024:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004026:	1d3b      	adds	r3, r7, #4
 8004028:	2200      	movs	r2, #0
 800402a:	4619      	mov	r1, r3
 800402c:	4807      	ldr	r0, [pc, #28]	; (800404c <MX_TIM9_Init+0xc0>)
 800402e:	f002 fc2b 	bl	8006888 <HAL_TIM_PWM_ConfigChannel>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d001      	beq.n	800403c <MX_TIM9_Init+0xb0>
  {
    Error_Handler();
 8004038:	f000 f9b0 	bl	800439c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 800403c:	4803      	ldr	r0, [pc, #12]	; (800404c <MX_TIM9_Init+0xc0>)
 800403e:	f000 fb3d 	bl	80046bc <HAL_TIM_MspPostInit>

}
 8004042:	bf00      	nop
 8004044:	3730      	adds	r7, #48	; 0x30
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	20000d3c 	.word	0x20000d3c
 8004050:	40014000 	.word	0x40014000

08004054 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004058:	4b11      	ldr	r3, [pc, #68]	; (80040a0 <MX_USART2_UART_Init+0x4c>)
 800405a:	4a12      	ldr	r2, [pc, #72]	; (80040a4 <MX_USART2_UART_Init+0x50>)
 800405c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800405e:	4b10      	ldr	r3, [pc, #64]	; (80040a0 <MX_USART2_UART_Init+0x4c>)
 8004060:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004064:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004066:	4b0e      	ldr	r3, [pc, #56]	; (80040a0 <MX_USART2_UART_Init+0x4c>)
 8004068:	2200      	movs	r2, #0
 800406a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800406c:	4b0c      	ldr	r3, [pc, #48]	; (80040a0 <MX_USART2_UART_Init+0x4c>)
 800406e:	2200      	movs	r2, #0
 8004070:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004072:	4b0b      	ldr	r3, [pc, #44]	; (80040a0 <MX_USART2_UART_Init+0x4c>)
 8004074:	2200      	movs	r2, #0
 8004076:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004078:	4b09      	ldr	r3, [pc, #36]	; (80040a0 <MX_USART2_UART_Init+0x4c>)
 800407a:	220c      	movs	r2, #12
 800407c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800407e:	4b08      	ldr	r3, [pc, #32]	; (80040a0 <MX_USART2_UART_Init+0x4c>)
 8004080:	2200      	movs	r2, #0
 8004082:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004084:	4b06      	ldr	r3, [pc, #24]	; (80040a0 <MX_USART2_UART_Init+0x4c>)
 8004086:	2200      	movs	r2, #0
 8004088:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800408a:	4805      	ldr	r0, [pc, #20]	; (80040a0 <MX_USART2_UART_Init+0x4c>)
 800408c:	f003 f964 	bl	8007358 <HAL_UART_Init>
 8004090:	4603      	mov	r3, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d001      	beq.n	800409a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004096:	f000 f981 	bl	800439c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800409a:	bf00      	nop
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	20000e10 	.word	0x20000e10
 80040a4:	40004400 	.word	0x40004400

080040a8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80040ac:	4b11      	ldr	r3, [pc, #68]	; (80040f4 <MX_USART3_UART_Init+0x4c>)
 80040ae:	4a12      	ldr	r2, [pc, #72]	; (80040f8 <MX_USART3_UART_Init+0x50>)
 80040b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80040b2:	4b10      	ldr	r3, [pc, #64]	; (80040f4 <MX_USART3_UART_Init+0x4c>)
 80040b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80040b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80040ba:	4b0e      	ldr	r3, [pc, #56]	; (80040f4 <MX_USART3_UART_Init+0x4c>)
 80040bc:	2200      	movs	r2, #0
 80040be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80040c0:	4b0c      	ldr	r3, [pc, #48]	; (80040f4 <MX_USART3_UART_Init+0x4c>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80040c6:	4b0b      	ldr	r3, [pc, #44]	; (80040f4 <MX_USART3_UART_Init+0x4c>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80040cc:	4b09      	ldr	r3, [pc, #36]	; (80040f4 <MX_USART3_UART_Init+0x4c>)
 80040ce:	220c      	movs	r2, #12
 80040d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040d2:	4b08      	ldr	r3, [pc, #32]	; (80040f4 <MX_USART3_UART_Init+0x4c>)
 80040d4:	2200      	movs	r2, #0
 80040d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80040d8:	4b06      	ldr	r3, [pc, #24]	; (80040f4 <MX_USART3_UART_Init+0x4c>)
 80040da:	2200      	movs	r2, #0
 80040dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80040de:	4805      	ldr	r0, [pc, #20]	; (80040f4 <MX_USART3_UART_Init+0x4c>)
 80040e0:	f003 f93a 	bl	8007358 <HAL_UART_Init>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d001      	beq.n	80040ee <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80040ea:	f000 f957 	bl	800439c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80040ee:	bf00      	nop
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	20000af8 	.word	0x20000af8
 80040f8:	40004800 	.word	0x40004800

080040fc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8004100:	4b11      	ldr	r3, [pc, #68]	; (8004148 <MX_USART6_UART_Init+0x4c>)
 8004102:	4a12      	ldr	r2, [pc, #72]	; (800414c <MX_USART6_UART_Init+0x50>)
 8004104:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8004106:	4b10      	ldr	r3, [pc, #64]	; (8004148 <MX_USART6_UART_Init+0x4c>)
 8004108:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800410c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800410e:	4b0e      	ldr	r3, [pc, #56]	; (8004148 <MX_USART6_UART_Init+0x4c>)
 8004110:	2200      	movs	r2, #0
 8004112:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004114:	4b0c      	ldr	r3, [pc, #48]	; (8004148 <MX_USART6_UART_Init+0x4c>)
 8004116:	2200      	movs	r2, #0
 8004118:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800411a:	4b0b      	ldr	r3, [pc, #44]	; (8004148 <MX_USART6_UART_Init+0x4c>)
 800411c:	2200      	movs	r2, #0
 800411e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004120:	4b09      	ldr	r3, [pc, #36]	; (8004148 <MX_USART6_UART_Init+0x4c>)
 8004122:	220c      	movs	r2, #12
 8004124:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004126:	4b08      	ldr	r3, [pc, #32]	; (8004148 <MX_USART6_UART_Init+0x4c>)
 8004128:	2200      	movs	r2, #0
 800412a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800412c:	4b06      	ldr	r3, [pc, #24]	; (8004148 <MX_USART6_UART_Init+0x4c>)
 800412e:	2200      	movs	r2, #0
 8004130:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004132:	4805      	ldr	r0, [pc, #20]	; (8004148 <MX_USART6_UART_Init+0x4c>)
 8004134:	f003 f910 	bl	8007358 <HAL_UART_Init>
 8004138:	4603      	mov	r3, r0
 800413a:	2b00      	cmp	r3, #0
 800413c:	d001      	beq.n	8004142 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800413e:	f000 f92d 	bl	800439c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8004142:	bf00      	nop
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	20000d84 	.word	0x20000d84
 800414c:	40011400 	.word	0x40011400

08004150 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b08c      	sub	sp, #48	; 0x30
 8004154:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004156:	f107 031c 	add.w	r3, r7, #28
 800415a:	2200      	movs	r2, #0
 800415c:	601a      	str	r2, [r3, #0]
 800415e:	605a      	str	r2, [r3, #4]
 8004160:	609a      	str	r2, [r3, #8]
 8004162:	60da      	str	r2, [r3, #12]
 8004164:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004166:	2300      	movs	r3, #0
 8004168:	61bb      	str	r3, [r7, #24]
 800416a:	4b86      	ldr	r3, [pc, #536]	; (8004384 <MX_GPIO_Init+0x234>)
 800416c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800416e:	4a85      	ldr	r2, [pc, #532]	; (8004384 <MX_GPIO_Init+0x234>)
 8004170:	f043 0310 	orr.w	r3, r3, #16
 8004174:	6313      	str	r3, [r2, #48]	; 0x30
 8004176:	4b83      	ldr	r3, [pc, #524]	; (8004384 <MX_GPIO_Init+0x234>)
 8004178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800417a:	f003 0310 	and.w	r3, r3, #16
 800417e:	61bb      	str	r3, [r7, #24]
 8004180:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004182:	2300      	movs	r3, #0
 8004184:	617b      	str	r3, [r7, #20]
 8004186:	4b7f      	ldr	r3, [pc, #508]	; (8004384 <MX_GPIO_Init+0x234>)
 8004188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800418a:	4a7e      	ldr	r2, [pc, #504]	; (8004384 <MX_GPIO_Init+0x234>)
 800418c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004190:	6313      	str	r3, [r2, #48]	; 0x30
 8004192:	4b7c      	ldr	r3, [pc, #496]	; (8004384 <MX_GPIO_Init+0x234>)
 8004194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004196:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800419a:	617b      	str	r3, [r7, #20]
 800419c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800419e:	2300      	movs	r3, #0
 80041a0:	613b      	str	r3, [r7, #16]
 80041a2:	4b78      	ldr	r3, [pc, #480]	; (8004384 <MX_GPIO_Init+0x234>)
 80041a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a6:	4a77      	ldr	r2, [pc, #476]	; (8004384 <MX_GPIO_Init+0x234>)
 80041a8:	f043 0304 	orr.w	r3, r3, #4
 80041ac:	6313      	str	r3, [r2, #48]	; 0x30
 80041ae:	4b75      	ldr	r3, [pc, #468]	; (8004384 <MX_GPIO_Init+0x234>)
 80041b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b2:	f003 0304 	and.w	r3, r3, #4
 80041b6:	613b      	str	r3, [r7, #16]
 80041b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80041ba:	2300      	movs	r3, #0
 80041bc:	60fb      	str	r3, [r7, #12]
 80041be:	4b71      	ldr	r3, [pc, #452]	; (8004384 <MX_GPIO_Init+0x234>)
 80041c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041c2:	4a70      	ldr	r2, [pc, #448]	; (8004384 <MX_GPIO_Init+0x234>)
 80041c4:	f043 0301 	orr.w	r3, r3, #1
 80041c8:	6313      	str	r3, [r2, #48]	; 0x30
 80041ca:	4b6e      	ldr	r3, [pc, #440]	; (8004384 <MX_GPIO_Init+0x234>)
 80041cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	60fb      	str	r3, [r7, #12]
 80041d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80041d6:	2300      	movs	r3, #0
 80041d8:	60bb      	str	r3, [r7, #8]
 80041da:	4b6a      	ldr	r3, [pc, #424]	; (8004384 <MX_GPIO_Init+0x234>)
 80041dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041de:	4a69      	ldr	r2, [pc, #420]	; (8004384 <MX_GPIO_Init+0x234>)
 80041e0:	f043 0302 	orr.w	r3, r3, #2
 80041e4:	6313      	str	r3, [r2, #48]	; 0x30
 80041e6:	4b67      	ldr	r3, [pc, #412]	; (8004384 <MX_GPIO_Init+0x234>)
 80041e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	60bb      	str	r3, [r7, #8]
 80041f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80041f2:	2300      	movs	r3, #0
 80041f4:	607b      	str	r3, [r7, #4]
 80041f6:	4b63      	ldr	r3, [pc, #396]	; (8004384 <MX_GPIO_Init+0x234>)
 80041f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041fa:	4a62      	ldr	r2, [pc, #392]	; (8004384 <MX_GPIO_Init+0x234>)
 80041fc:	f043 0308 	orr.w	r3, r3, #8
 8004200:	6313      	str	r3, [r2, #48]	; 0x30
 8004202:	4b60      	ldr	r3, [pc, #384]	; (8004384 <MX_GPIO_Init+0x234>)
 8004204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004206:	f003 0308 	and.w	r3, r3, #8
 800420a:	607b      	str	r3, [r7, #4]
 800420c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, WiFi_OK_Pin|DC_Salon_1_Pin|DC_Salon_2_Pin|L_Cocina_Pin
 800420e:	2200      	movs	r2, #0
 8004210:	f641 4131 	movw	r1, #7217	; 0x1c31
 8004214:	485c      	ldr	r0, [pc, #368]	; (8004388 <MX_GPIO_Init+0x238>)
 8004216:	f001 fcb7 	bl	8005b88 <HAL_GPIO_WritePin>
                          |L_Garaje_Pin|L_Tendedero_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DHT22_Pin|DHT11_Pin, GPIO_PIN_RESET);
 800421a:	2200      	movs	r2, #0
 800421c:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8004220:	485a      	ldr	r0, [pc, #360]	; (800438c <MX_GPIO_Init+0x23c>)
 8004222:	f001 fcb1 	bl	8005b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Riego_Pin|Peltier_Pin|L_Espejo_Pin|L_Izquierda_Pin
 8004226:	2200      	movs	r2, #0
 8004228:	f24a 01f8 	movw	r1, #41208	; 0xa0f8
 800422c:	4858      	ldr	r0, [pc, #352]	; (8004390 <MX_GPIO_Init+0x240>)
 800422e:	f001 fcab 	bl	8005b88 <HAL_GPIO_WritePin>
                          |L_Oficina_Pin|L_Derecha_Pin|L_TV_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L_Fregadero_GPIO_Port, L_Fregadero_Pin, GPIO_PIN_RESET);
 8004232:	2200      	movs	r2, #0
 8004234:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004238:	4856      	ldr	r0, [pc, #344]	; (8004394 <MX_GPIO_Init+0x244>)
 800423a:	f001 fca5 	bl	8005b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, L_Recibidor_Pin|L_Comedor_Pin|L_Jardin_Pin|L_Sala_Pin
 800423e:	2200      	movs	r2, #0
 8004240:	21ff      	movs	r1, #255	; 0xff
 8004242:	4855      	ldr	r0, [pc, #340]	; (8004398 <MX_GPIO_Init+0x248>)
 8004244:	f001 fca0 	bl	8005b88 <HAL_GPIO_WritePin>
                          |L_Porche_Pin|L_Ambiente_Pin|L_Bano_Pin|L_Dormitorio_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : B_Stop_Pin Fin_Garaje_Pin */
  GPIO_InitStruct.Pin = B_Stop_Pin|Fin_Garaje_Pin;
 8004248:	2344      	movs	r3, #68	; 0x44
 800424a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800424c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004250:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004252:	2300      	movs	r3, #0
 8004254:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004256:	f107 031c 	add.w	r3, r7, #28
 800425a:	4619      	mov	r1, r3
 800425c:	484b      	ldr	r0, [pc, #300]	; (800438c <MX_GPIO_Init+0x23c>)
 800425e:	f001 fadf 	bl	8005820 <HAL_GPIO_Init>

  /*Configure GPIO pins : S_Int_Pin Fin_Parcela_Pin S_Ext_Pin */
  GPIO_InitStruct.Pin = S_Int_Pin|Fin_Parcela_Pin|S_Ext_Pin;
 8004262:	231a      	movs	r3, #26
 8004264:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004266:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800426a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800426c:	2301      	movs	r3, #1
 800426e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004270:	f107 031c 	add.w	r3, r7, #28
 8004274:	4619      	mov	r1, r3
 8004276:	4845      	ldr	r0, [pc, #276]	; (800438c <MX_GPIO_Init+0x23c>)
 8004278:	f001 fad2 	bl	8005820 <HAL_GPIO_Init>

  /*Configure GPIO pins : WiFi_OK_Pin DC_Salon_1_Pin DC_Salon_2_Pin L_Cocina_Pin
                           L_Garaje_Pin L_Tendedero_Pin */
  GPIO_InitStruct.Pin = WiFi_OK_Pin|DC_Salon_1_Pin|DC_Salon_2_Pin|L_Cocina_Pin
 800427c:	f641 4331 	movw	r3, #7217	; 0x1c31
 8004280:	61fb      	str	r3, [r7, #28]
                          |L_Garaje_Pin|L_Tendedero_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004282:	2301      	movs	r3, #1
 8004284:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004286:	2300      	movs	r3, #0
 8004288:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800428a:	2300      	movs	r3, #0
 800428c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800428e:	f107 031c 	add.w	r3, r7, #28
 8004292:	4619      	mov	r1, r3
 8004294:	483c      	ldr	r0, [pc, #240]	; (8004388 <MX_GPIO_Init+0x238>)
 8004296:	f001 fac3 	bl	8005820 <HAL_GPIO_Init>

  /*Configure GPIO pins : DHT22_Pin DHT11_Pin */
  GPIO_InitStruct.Pin = DHT22_Pin|DHT11_Pin;
 800429a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800429e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042a0:	2301      	movs	r3, #1
 80042a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a4:	2300      	movs	r3, #0
 80042a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042a8:	2300      	movs	r3, #0
 80042aa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80042ac:	f107 031c 	add.w	r3, r7, #28
 80042b0:	4619      	mov	r1, r3
 80042b2:	4836      	ldr	r0, [pc, #216]	; (800438c <MX_GPIO_Init+0x23c>)
 80042b4:	f001 fab4 	bl	8005820 <HAL_GPIO_Init>

  /*Configure GPIO pins : Riego_Pin Peltier_Pin L_Espejo_Pin L_Izquierda_Pin
                           L_Oficina_Pin L_Derecha_Pin L_TV_Pin */
  GPIO_InitStruct.Pin = Riego_Pin|Peltier_Pin|L_Espejo_Pin|L_Izquierda_Pin
 80042b8:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
 80042bc:	61fb      	str	r3, [r7, #28]
                          |L_Oficina_Pin|L_Derecha_Pin|L_TV_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042be:	2301      	movs	r3, #1
 80042c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042c2:	2300      	movs	r3, #0
 80042c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042c6:	2300      	movs	r3, #0
 80042c8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042ca:	f107 031c 	add.w	r3, r7, #28
 80042ce:	4619      	mov	r1, r3
 80042d0:	482f      	ldr	r0, [pc, #188]	; (8004390 <MX_GPIO_Init+0x240>)
 80042d2:	f001 faa5 	bl	8005820 <HAL_GPIO_Init>

  /*Configure GPIO pin : L_Fregadero_Pin */
  GPIO_InitStruct.Pin = L_Fregadero_Pin;
 80042d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042dc:	2301      	movs	r3, #1
 80042de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042e0:	2300      	movs	r3, #0
 80042e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042e4:	2300      	movs	r3, #0
 80042e6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(L_Fregadero_GPIO_Port, &GPIO_InitStruct);
 80042e8:	f107 031c 	add.w	r3, r7, #28
 80042ec:	4619      	mov	r1, r3
 80042ee:	4829      	ldr	r0, [pc, #164]	; (8004394 <MX_GPIO_Init+0x244>)
 80042f0:	f001 fa96 	bl	8005820 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_Recibidor_Pin L_Comedor_Pin L_Jardin_Pin L_Sala_Pin
                           L_Porche_Pin L_Ambiente_Pin L_Bano_Pin L_Dormitorio_Pin */
  GPIO_InitStruct.Pin = L_Recibidor_Pin|L_Comedor_Pin|L_Jardin_Pin|L_Sala_Pin
 80042f4:	23ff      	movs	r3, #255	; 0xff
 80042f6:	61fb      	str	r3, [r7, #28]
                          |L_Porche_Pin|L_Ambiente_Pin|L_Bano_Pin|L_Dormitorio_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042f8:	2301      	movs	r3, #1
 80042fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042fc:	2300      	movs	r3, #0
 80042fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004300:	2300      	movs	r3, #0
 8004302:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004304:	f107 031c 	add.w	r3, r7, #28
 8004308:	4619      	mov	r1, r3
 800430a:	4823      	ldr	r0, [pc, #140]	; (8004398 <MX_GPIO_Init+0x248>)
 800430c:	f001 fa88 	bl	8005820 <HAL_GPIO_Init>

  /*Configure GPIO pin : B_Timbre_Pin */
  GPIO_InitStruct.Pin = B_Timbre_Pin;
 8004310:	2301      	movs	r3, #1
 8004312:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004314:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8004318:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800431a:	2302      	movs	r3, #2
 800431c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B_Timbre_GPIO_Port, &GPIO_InitStruct);
 800431e:	f107 031c 	add.w	r3, r7, #28
 8004322:	4619      	mov	r1, r3
 8004324:	4819      	ldr	r0, [pc, #100]	; (800438c <MX_GPIO_Init+0x23c>)
 8004326:	f001 fa7b 	bl	8005820 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800432a:	2200      	movs	r2, #0
 800432c:	2100      	movs	r1, #0
 800432e:	2006      	movs	r0, #6
 8004330:	f001 f9ad 	bl	800568e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004334:	2006      	movs	r0, #6
 8004336:	f001 f9c6 	bl	80056c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800433a:	2200      	movs	r2, #0
 800433c:	2100      	movs	r1, #0
 800433e:	2007      	movs	r0, #7
 8004340:	f001 f9a5 	bl	800568e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8004344:	2007      	movs	r0, #7
 8004346:	f001 f9be 	bl	80056c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800434a:	2200      	movs	r2, #0
 800434c:	2100      	movs	r1, #0
 800434e:	2009      	movs	r0, #9
 8004350:	f001 f99d 	bl	800568e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8004354:	2009      	movs	r0, #9
 8004356:	f001 f9b6 	bl	80056c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800435a:	2200      	movs	r2, #0
 800435c:	2100      	movs	r1, #0
 800435e:	200a      	movs	r0, #10
 8004360:	f001 f995 	bl	800568e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8004364:	200a      	movs	r0, #10
 8004366:	f001 f9ae 	bl	80056c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800436a:	2200      	movs	r2, #0
 800436c:	2100      	movs	r1, #0
 800436e:	2017      	movs	r0, #23
 8004370:	f001 f98d 	bl	800568e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004374:	2017      	movs	r0, #23
 8004376:	f001 f9a6 	bl	80056c6 <HAL_NVIC_EnableIRQ>

}
 800437a:	bf00      	nop
 800437c:	3730      	adds	r7, #48	; 0x30
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	40023800 	.word	0x40023800
 8004388:	40020800 	.word	0x40020800
 800438c:	40021000 	.word	0x40021000
 8004390:	40020400 	.word	0x40020400
 8004394:	40020000 	.word	0x40020000
 8004398:	40020c00 	.word	0x40020c00

0800439c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800439c:	b480      	push	{r7}
 800439e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80043a0:	b672      	cpsid	i
}
 80043a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80043a4:	e7fe      	b.n	80043a4 <Error_Handler+0x8>
	...

080043a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043ae:	2300      	movs	r3, #0
 80043b0:	607b      	str	r3, [r7, #4]
 80043b2:	4b10      	ldr	r3, [pc, #64]	; (80043f4 <HAL_MspInit+0x4c>)
 80043b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b6:	4a0f      	ldr	r2, [pc, #60]	; (80043f4 <HAL_MspInit+0x4c>)
 80043b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043bc:	6453      	str	r3, [r2, #68]	; 0x44
 80043be:	4b0d      	ldr	r3, [pc, #52]	; (80043f4 <HAL_MspInit+0x4c>)
 80043c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043c6:	607b      	str	r3, [r7, #4]
 80043c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80043ca:	2300      	movs	r3, #0
 80043cc:	603b      	str	r3, [r7, #0]
 80043ce:	4b09      	ldr	r3, [pc, #36]	; (80043f4 <HAL_MspInit+0x4c>)
 80043d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d2:	4a08      	ldr	r2, [pc, #32]	; (80043f4 <HAL_MspInit+0x4c>)
 80043d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043d8:	6413      	str	r3, [r2, #64]	; 0x40
 80043da:	4b06      	ldr	r3, [pc, #24]	; (80043f4 <HAL_MspInit+0x4c>)
 80043dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043e2:	603b      	str	r3, [r7, #0]
 80043e4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80043e6:	2007      	movs	r0, #7
 80043e8:	f001 f946 	bl	8005678 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80043ec:	bf00      	nop
 80043ee:	3708      	adds	r7, #8
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	40023800 	.word	0x40023800

080043f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b08e      	sub	sp, #56	; 0x38
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004400:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004404:	2200      	movs	r2, #0
 8004406:	601a      	str	r2, [r3, #0]
 8004408:	605a      	str	r2, [r3, #4]
 800440a:	609a      	str	r2, [r3, #8]
 800440c:	60da      	str	r2, [r3, #12]
 800440e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a45      	ldr	r2, [pc, #276]	; (800452c <HAL_ADC_MspInit+0x134>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d128      	bne.n	800446c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800441a:	2300      	movs	r3, #0
 800441c:	623b      	str	r3, [r7, #32]
 800441e:	4b44      	ldr	r3, [pc, #272]	; (8004530 <HAL_ADC_MspInit+0x138>)
 8004420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004422:	4a43      	ldr	r2, [pc, #268]	; (8004530 <HAL_ADC_MspInit+0x138>)
 8004424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004428:	6453      	str	r3, [r2, #68]	; 0x44
 800442a:	4b41      	ldr	r3, [pc, #260]	; (8004530 <HAL_ADC_MspInit+0x138>)
 800442c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800442e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004432:	623b      	str	r3, [r7, #32]
 8004434:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004436:	2300      	movs	r3, #0
 8004438:	61fb      	str	r3, [r7, #28]
 800443a:	4b3d      	ldr	r3, [pc, #244]	; (8004530 <HAL_ADC_MspInit+0x138>)
 800443c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800443e:	4a3c      	ldr	r2, [pc, #240]	; (8004530 <HAL_ADC_MspInit+0x138>)
 8004440:	f043 0301 	orr.w	r3, r3, #1
 8004444:	6313      	str	r3, [r2, #48]	; 0x30
 8004446:	4b3a      	ldr	r3, [pc, #232]	; (8004530 <HAL_ADC_MspInit+0x138>)
 8004448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	61fb      	str	r3, [r7, #28]
 8004450:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = LDR_Pin;
 8004452:	2310      	movs	r3, #16
 8004454:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004456:	2303      	movs	r3, #3
 8004458:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800445a:	2300      	movs	r3, #0
 800445c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(LDR_GPIO_Port, &GPIO_InitStruct);
 800445e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004462:	4619      	mov	r1, r3
 8004464:	4833      	ldr	r0, [pc, #204]	; (8004534 <HAL_ADC_MspInit+0x13c>)
 8004466:	f001 f9db 	bl	8005820 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800446a:	e05a      	b.n	8004522 <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC2)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a31      	ldr	r2, [pc, #196]	; (8004538 <HAL_ADC_MspInit+0x140>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d128      	bne.n	80044c8 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8004476:	2300      	movs	r3, #0
 8004478:	61bb      	str	r3, [r7, #24]
 800447a:	4b2d      	ldr	r3, [pc, #180]	; (8004530 <HAL_ADC_MspInit+0x138>)
 800447c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800447e:	4a2c      	ldr	r2, [pc, #176]	; (8004530 <HAL_ADC_MspInit+0x138>)
 8004480:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004484:	6453      	str	r3, [r2, #68]	; 0x44
 8004486:	4b2a      	ldr	r3, [pc, #168]	; (8004530 <HAL_ADC_MspInit+0x138>)
 8004488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800448a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800448e:	61bb      	str	r3, [r7, #24]
 8004490:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004492:	2300      	movs	r3, #0
 8004494:	617b      	str	r3, [r7, #20]
 8004496:	4b26      	ldr	r3, [pc, #152]	; (8004530 <HAL_ADC_MspInit+0x138>)
 8004498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800449a:	4a25      	ldr	r2, [pc, #148]	; (8004530 <HAL_ADC_MspInit+0x138>)
 800449c:	f043 0302 	orr.w	r3, r3, #2
 80044a0:	6313      	str	r3, [r2, #48]	; 0x30
 80044a2:	4b23      	ldr	r3, [pc, #140]	; (8004530 <HAL_ADC_MspInit+0x138>)
 80044a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a6:	f003 0302 	and.w	r3, r3, #2
 80044aa:	617b      	str	r3, [r7, #20]
 80044ac:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = HW_390_Pin;
 80044ae:	2301      	movs	r3, #1
 80044b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80044b2:	2303      	movs	r3, #3
 80044b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044b6:	2300      	movs	r3, #0
 80044b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(HW_390_GPIO_Port, &GPIO_InitStruct);
 80044ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044be:	4619      	mov	r1, r3
 80044c0:	481e      	ldr	r0, [pc, #120]	; (800453c <HAL_ADC_MspInit+0x144>)
 80044c2:	f001 f9ad 	bl	8005820 <HAL_GPIO_Init>
}
 80044c6:	e02c      	b.n	8004522 <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC3)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a1c      	ldr	r2, [pc, #112]	; (8004540 <HAL_ADC_MspInit+0x148>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d127      	bne.n	8004522 <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80044d2:	2300      	movs	r3, #0
 80044d4:	613b      	str	r3, [r7, #16]
 80044d6:	4b16      	ldr	r3, [pc, #88]	; (8004530 <HAL_ADC_MspInit+0x138>)
 80044d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044da:	4a15      	ldr	r2, [pc, #84]	; (8004530 <HAL_ADC_MspInit+0x138>)
 80044dc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80044e0:	6453      	str	r3, [r2, #68]	; 0x44
 80044e2:	4b13      	ldr	r3, [pc, #76]	; (8004530 <HAL_ADC_MspInit+0x138>)
 80044e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044ea:	613b      	str	r3, [r7, #16]
 80044ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044ee:	2300      	movs	r3, #0
 80044f0:	60fb      	str	r3, [r7, #12]
 80044f2:	4b0f      	ldr	r3, [pc, #60]	; (8004530 <HAL_ADC_MspInit+0x138>)
 80044f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f6:	4a0e      	ldr	r2, [pc, #56]	; (8004530 <HAL_ADC_MspInit+0x138>)
 80044f8:	f043 0304 	orr.w	r3, r3, #4
 80044fc:	6313      	str	r3, [r2, #48]	; 0x30
 80044fe:	4b0c      	ldr	r3, [pc, #48]	; (8004530 <HAL_ADC_MspInit+0x138>)
 8004500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004502:	f003 0304 	and.w	r3, r3, #4
 8004506:	60fb      	str	r3, [r7, #12]
 8004508:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Lluvia_Pin;
 800450a:	2302      	movs	r3, #2
 800450c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800450e:	2303      	movs	r3, #3
 8004510:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004512:	2300      	movs	r3, #0
 8004514:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Lluvia_GPIO_Port, &GPIO_InitStruct);
 8004516:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800451a:	4619      	mov	r1, r3
 800451c:	4809      	ldr	r0, [pc, #36]	; (8004544 <HAL_ADC_MspInit+0x14c>)
 800451e:	f001 f97f 	bl	8005820 <HAL_GPIO_Init>
}
 8004522:	bf00      	nop
 8004524:	3738      	adds	r7, #56	; 0x38
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	40012000 	.word	0x40012000
 8004530:	40023800 	.word	0x40023800
 8004534:	40020000 	.word	0x40020000
 8004538:	40012100 	.word	0x40012100
 800453c:	40020400 	.word	0x40020400
 8004540:	40012200 	.word	0x40012200
 8004544:	40020800 	.word	0x40020800

08004548 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004548:	b480      	push	{r7}
 800454a:	b08b      	sub	sp, #44	; 0x2c
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a51      	ldr	r2, [pc, #324]	; (800469c <HAL_TIM_Base_MspInit+0x154>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d10e      	bne.n	8004578 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800455a:	2300      	movs	r3, #0
 800455c:	627b      	str	r3, [r7, #36]	; 0x24
 800455e:	4b50      	ldr	r3, [pc, #320]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 8004560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004562:	4a4f      	ldr	r2, [pc, #316]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 8004564:	f043 0301 	orr.w	r3, r3, #1
 8004568:	6453      	str	r3, [r2, #68]	; 0x44
 800456a:	4b4d      	ldr	r3, [pc, #308]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 800456c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	627b      	str	r3, [r7, #36]	; 0x24
 8004574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8004576:	e08a      	b.n	800468e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM2)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004580:	d10e      	bne.n	80045a0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004582:	2300      	movs	r3, #0
 8004584:	623b      	str	r3, [r7, #32]
 8004586:	4b46      	ldr	r3, [pc, #280]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 8004588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458a:	4a45      	ldr	r2, [pc, #276]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 800458c:	f043 0301 	orr.w	r3, r3, #1
 8004590:	6413      	str	r3, [r2, #64]	; 0x40
 8004592:	4b43      	ldr	r3, [pc, #268]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 8004594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004596:	f003 0301 	and.w	r3, r3, #1
 800459a:	623b      	str	r3, [r7, #32]
 800459c:	6a3b      	ldr	r3, [r7, #32]
}
 800459e:	e076      	b.n	800468e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM3)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a3f      	ldr	r2, [pc, #252]	; (80046a4 <HAL_TIM_Base_MspInit+0x15c>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d10e      	bne.n	80045c8 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80045aa:	2300      	movs	r3, #0
 80045ac:	61fb      	str	r3, [r7, #28]
 80045ae:	4b3c      	ldr	r3, [pc, #240]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 80045b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b2:	4a3b      	ldr	r2, [pc, #236]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 80045b4:	f043 0302 	orr.w	r3, r3, #2
 80045b8:	6413      	str	r3, [r2, #64]	; 0x40
 80045ba:	4b39      	ldr	r3, [pc, #228]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 80045bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045be:	f003 0302 	and.w	r3, r3, #2
 80045c2:	61fb      	str	r3, [r7, #28]
 80045c4:	69fb      	ldr	r3, [r7, #28]
}
 80045c6:	e062      	b.n	800468e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM4)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a36      	ldr	r2, [pc, #216]	; (80046a8 <HAL_TIM_Base_MspInit+0x160>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d10e      	bne.n	80045f0 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80045d2:	2300      	movs	r3, #0
 80045d4:	61bb      	str	r3, [r7, #24]
 80045d6:	4b32      	ldr	r3, [pc, #200]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 80045d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045da:	4a31      	ldr	r2, [pc, #196]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 80045dc:	f043 0304 	orr.w	r3, r3, #4
 80045e0:	6413      	str	r3, [r2, #64]	; 0x40
 80045e2:	4b2f      	ldr	r3, [pc, #188]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 80045e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e6:	f003 0304 	and.w	r3, r3, #4
 80045ea:	61bb      	str	r3, [r7, #24]
 80045ec:	69bb      	ldr	r3, [r7, #24]
}
 80045ee:	e04e      	b.n	800468e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM5)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a2d      	ldr	r2, [pc, #180]	; (80046ac <HAL_TIM_Base_MspInit+0x164>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d10e      	bne.n	8004618 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80045fa:	2300      	movs	r3, #0
 80045fc:	617b      	str	r3, [r7, #20]
 80045fe:	4b28      	ldr	r3, [pc, #160]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 8004600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004602:	4a27      	ldr	r2, [pc, #156]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 8004604:	f043 0308 	orr.w	r3, r3, #8
 8004608:	6413      	str	r3, [r2, #64]	; 0x40
 800460a:	4b25      	ldr	r3, [pc, #148]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 800460c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460e:	f003 0308 	and.w	r3, r3, #8
 8004612:	617b      	str	r3, [r7, #20]
 8004614:	697b      	ldr	r3, [r7, #20]
}
 8004616:	e03a      	b.n	800468e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM6)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a24      	ldr	r2, [pc, #144]	; (80046b0 <HAL_TIM_Base_MspInit+0x168>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d10e      	bne.n	8004640 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004622:	2300      	movs	r3, #0
 8004624:	613b      	str	r3, [r7, #16]
 8004626:	4b1e      	ldr	r3, [pc, #120]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 8004628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462a:	4a1d      	ldr	r2, [pc, #116]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 800462c:	f043 0310 	orr.w	r3, r3, #16
 8004630:	6413      	str	r3, [r2, #64]	; 0x40
 8004632:	4b1b      	ldr	r3, [pc, #108]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 8004634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004636:	f003 0310 	and.w	r3, r3, #16
 800463a:	613b      	str	r3, [r7, #16]
 800463c:	693b      	ldr	r3, [r7, #16]
}
 800463e:	e026      	b.n	800468e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM8)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a1b      	ldr	r2, [pc, #108]	; (80046b4 <HAL_TIM_Base_MspInit+0x16c>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d10e      	bne.n	8004668 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800464a:	2300      	movs	r3, #0
 800464c:	60fb      	str	r3, [r7, #12]
 800464e:	4b14      	ldr	r3, [pc, #80]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 8004650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004652:	4a13      	ldr	r2, [pc, #76]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 8004654:	f043 0302 	orr.w	r3, r3, #2
 8004658:	6453      	str	r3, [r2, #68]	; 0x44
 800465a:	4b11      	ldr	r3, [pc, #68]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 800465c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	60fb      	str	r3, [r7, #12]
 8004664:	68fb      	ldr	r3, [r7, #12]
}
 8004666:	e012      	b.n	800468e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM9)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a12      	ldr	r2, [pc, #72]	; (80046b8 <HAL_TIM_Base_MspInit+0x170>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d10d      	bne.n	800468e <HAL_TIM_Base_MspInit+0x146>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004672:	2300      	movs	r3, #0
 8004674:	60bb      	str	r3, [r7, #8]
 8004676:	4b0a      	ldr	r3, [pc, #40]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 8004678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800467a:	4a09      	ldr	r2, [pc, #36]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 800467c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004680:	6453      	str	r3, [r2, #68]	; 0x44
 8004682:	4b07      	ldr	r3, [pc, #28]	; (80046a0 <HAL_TIM_Base_MspInit+0x158>)
 8004684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004686:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800468a:	60bb      	str	r3, [r7, #8]
 800468c:	68bb      	ldr	r3, [r7, #8]
}
 800468e:	bf00      	nop
 8004690:	372c      	adds	r7, #44	; 0x2c
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	40010000 	.word	0x40010000
 80046a0:	40023800 	.word	0x40023800
 80046a4:	40000400 	.word	0x40000400
 80046a8:	40000800 	.word	0x40000800
 80046ac:	40000c00 	.word	0x40000c00
 80046b0:	40001000 	.word	0x40001000
 80046b4:	40010400 	.word	0x40010400
 80046b8:	40014000 	.word	0x40014000

080046bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b08e      	sub	sp, #56	; 0x38
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046c8:	2200      	movs	r2, #0
 80046ca:	601a      	str	r2, [r3, #0]
 80046cc:	605a      	str	r2, [r3, #4]
 80046ce:	609a      	str	r2, [r3, #8]
 80046d0:	60da      	str	r2, [r3, #12]
 80046d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a67      	ldr	r2, [pc, #412]	; (8004878 <HAL_TIM_MspPostInit+0x1bc>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d11f      	bne.n	800471e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046de:	2300      	movs	r3, #0
 80046e0:	623b      	str	r3, [r7, #32]
 80046e2:	4b66      	ldr	r3, [pc, #408]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 80046e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e6:	4a65      	ldr	r2, [pc, #404]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 80046e8:	f043 0301 	orr.w	r3, r3, #1
 80046ec:	6313      	str	r3, [r2, #48]	; 0x30
 80046ee:	4b63      	ldr	r3, [pc, #396]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 80046f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	623b      	str	r3, [r7, #32]
 80046f8:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = L_GamingG_Pin|L_GamingR_Pin|L_GamingB_Pin;
 80046fa:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80046fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004700:	2302      	movs	r3, #2
 8004702:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004704:	2300      	movs	r3, #0
 8004706:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004708:	2300      	movs	r3, #0
 800470a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800470c:	2301      	movs	r3, #1
 800470e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004710:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004714:	4619      	mov	r1, r3
 8004716:	485a      	ldr	r0, [pc, #360]	; (8004880 <HAL_TIM_MspPostInit+0x1c4>)
 8004718:	f001 f882 	bl	8005820 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 800471c:	e0a8      	b.n	8004870 <HAL_TIM_MspPostInit+0x1b4>
  else if(htim->Instance==TIM2)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004726:	d13d      	bne.n	80047a4 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004728:	2300      	movs	r3, #0
 800472a:	61fb      	str	r3, [r7, #28]
 800472c:	4b53      	ldr	r3, [pc, #332]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 800472e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004730:	4a52      	ldr	r2, [pc, #328]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 8004732:	f043 0301 	orr.w	r3, r3, #1
 8004736:	6313      	str	r3, [r2, #48]	; 0x30
 8004738:	4b50      	ldr	r3, [pc, #320]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 800473a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473c:	f003 0301 	and.w	r3, r3, #1
 8004740:	61fb      	str	r3, [r7, #28]
 8004742:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004744:	2300      	movs	r3, #0
 8004746:	61bb      	str	r3, [r7, #24]
 8004748:	4b4c      	ldr	r3, [pc, #304]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 800474a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800474c:	4a4b      	ldr	r2, [pc, #300]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 800474e:	f043 0302 	orr.w	r3, r3, #2
 8004752:	6313      	str	r3, [r2, #48]	; 0x30
 8004754:	4b49      	ldr	r3, [pc, #292]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 8004756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	61bb      	str	r3, [r7, #24]
 800475e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = S_Parcela_Pin|S_Garaje_Pin;
 8004760:	2303      	movs	r3, #3
 8004762:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004764:	2302      	movs	r3, #2
 8004766:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004768:	2300      	movs	r3, #0
 800476a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800476c:	2300      	movs	r3, #0
 800476e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004770:	2301      	movs	r3, #1
 8004772:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004774:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004778:	4619      	mov	r1, r3
 800477a:	4841      	ldr	r0, [pc, #260]	; (8004880 <HAL_TIM_MspPostInit+0x1c4>)
 800477c:	f001 f850 	bl	8005820 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = S_Tendedero_Pin;
 8004780:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004784:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004786:	2302      	movs	r3, #2
 8004788:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800478a:	2300      	movs	r3, #0
 800478c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800478e:	2300      	movs	r3, #0
 8004790:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004792:	2301      	movs	r3, #1
 8004794:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(S_Tendedero_GPIO_Port, &GPIO_InitStruct);
 8004796:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800479a:	4619      	mov	r1, r3
 800479c:	4839      	ldr	r0, [pc, #228]	; (8004884 <HAL_TIM_MspPostInit+0x1c8>)
 800479e:	f001 f83f 	bl	8005820 <HAL_GPIO_Init>
}
 80047a2:	e065      	b.n	8004870 <HAL_TIM_MspPostInit+0x1b4>
  else if(htim->Instance==TIM3)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a37      	ldr	r2, [pc, #220]	; (8004888 <HAL_TIM_MspPostInit+0x1cc>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d13d      	bne.n	800482a <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047ae:	2300      	movs	r3, #0
 80047b0:	617b      	str	r3, [r7, #20]
 80047b2:	4b32      	ldr	r3, [pc, #200]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 80047b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b6:	4a31      	ldr	r2, [pc, #196]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 80047b8:	f043 0301 	orr.w	r3, r3, #1
 80047bc:	6313      	str	r3, [r2, #48]	; 0x30
 80047be:	4b2f      	ldr	r3, [pc, #188]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 80047c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	617b      	str	r3, [r7, #20]
 80047c8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047ca:	2300      	movs	r3, #0
 80047cc:	613b      	str	r3, [r7, #16]
 80047ce:	4b2b      	ldr	r3, [pc, #172]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 80047d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d2:	4a2a      	ldr	r2, [pc, #168]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 80047d4:	f043 0304 	orr.w	r3, r3, #4
 80047d8:	6313      	str	r3, [r2, #48]	; 0x30
 80047da:	4b28      	ldr	r3, [pc, #160]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 80047dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047de:	f003 0304 	and.w	r3, r3, #4
 80047e2:	613b      	str	r3, [r7, #16]
 80047e4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = S_Dormitorio_Pin;
 80047e6:	2380      	movs	r3, #128	; 0x80
 80047e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047ea:	2302      	movs	r3, #2
 80047ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ee:	2300      	movs	r3, #0
 80047f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047f2:	2300      	movs	r3, #0
 80047f4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80047f6:	2302      	movs	r3, #2
 80047f8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(S_Dormitorio_GPIO_Port, &GPIO_InitStruct);
 80047fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047fe:	4619      	mov	r1, r3
 8004800:	481f      	ldr	r0, [pc, #124]	; (8004880 <HAL_TIM_MspPostInit+0x1c4>)
 8004802:	f001 f80d 	bl	8005820 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = S_Oficina_Pin|S_Salon_Pin;
 8004806:	f44f 7340 	mov.w	r3, #768	; 0x300
 800480a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800480c:	2302      	movs	r3, #2
 800480e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004810:	2300      	movs	r3, #0
 8004812:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004814:	2300      	movs	r3, #0
 8004816:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004818:	2302      	movs	r3, #2
 800481a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800481c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004820:	4619      	mov	r1, r3
 8004822:	481a      	ldr	r0, [pc, #104]	; (800488c <HAL_TIM_MspPostInit+0x1d0>)
 8004824:	f000 fffc 	bl	8005820 <HAL_GPIO_Init>
}
 8004828:	e022      	b.n	8004870 <HAL_TIM_MspPostInit+0x1b4>
  else if(htim->Instance==TIM9)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a18      	ldr	r2, [pc, #96]	; (8004890 <HAL_TIM_MspPostInit+0x1d4>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d11d      	bne.n	8004870 <HAL_TIM_MspPostInit+0x1b4>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004834:	2300      	movs	r3, #0
 8004836:	60fb      	str	r3, [r7, #12]
 8004838:	4b10      	ldr	r3, [pc, #64]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 800483a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800483c:	4a0f      	ldr	r2, [pc, #60]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 800483e:	f043 0310 	orr.w	r3, r3, #16
 8004842:	6313      	str	r3, [r2, #48]	; 0x30
 8004844:	4b0d      	ldr	r3, [pc, #52]	; (800487c <HAL_TIM_MspPostInit+0x1c0>)
 8004846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004848:	f003 0310 	and.w	r3, r3, #16
 800484c:	60fb      	str	r3, [r7, #12]
 800484e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004850:	2320      	movs	r3, #32
 8004852:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004854:	2302      	movs	r3, #2
 8004856:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004858:	2300      	movs	r3, #0
 800485a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800485c:	2300      	movs	r3, #0
 800485e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8004860:	2303      	movs	r3, #3
 8004862:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004864:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004868:	4619      	mov	r1, r3
 800486a:	480a      	ldr	r0, [pc, #40]	; (8004894 <HAL_TIM_MspPostInit+0x1d8>)
 800486c:	f000 ffd8 	bl	8005820 <HAL_GPIO_Init>
}
 8004870:	bf00      	nop
 8004872:	3738      	adds	r7, #56	; 0x38
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}
 8004878:	40010000 	.word	0x40010000
 800487c:	40023800 	.word	0x40023800
 8004880:	40020000 	.word	0x40020000
 8004884:	40020400 	.word	0x40020400
 8004888:	40000400 	.word	0x40000400
 800488c:	40020800 	.word	0x40020800
 8004890:	40014000 	.word	0x40014000
 8004894:	40021000 	.word	0x40021000

08004898 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b08e      	sub	sp, #56	; 0x38
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80048a4:	2200      	movs	r2, #0
 80048a6:	601a      	str	r2, [r3, #0]
 80048a8:	605a      	str	r2, [r3, #4]
 80048aa:	609a      	str	r2, [r3, #8]
 80048ac:	60da      	str	r2, [r3, #12]
 80048ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a63      	ldr	r2, [pc, #396]	; (8004a44 <HAL_UART_MspInit+0x1ac>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d134      	bne.n	8004924 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80048ba:	2300      	movs	r3, #0
 80048bc:	623b      	str	r3, [r7, #32]
 80048be:	4b62      	ldr	r3, [pc, #392]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 80048c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c2:	4a61      	ldr	r2, [pc, #388]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 80048c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048c8:	6413      	str	r3, [r2, #64]	; 0x40
 80048ca:	4b5f      	ldr	r3, [pc, #380]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 80048cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048d2:	623b      	str	r3, [r7, #32]
 80048d4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048d6:	2300      	movs	r3, #0
 80048d8:	61fb      	str	r3, [r7, #28]
 80048da:	4b5b      	ldr	r3, [pc, #364]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 80048dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048de:	4a5a      	ldr	r2, [pc, #360]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 80048e0:	f043 0301 	orr.w	r3, r3, #1
 80048e4:	6313      	str	r3, [r2, #48]	; 0x30
 80048e6:	4b58      	ldr	r3, [pc, #352]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 80048e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	61fb      	str	r3, [r7, #28]
 80048f0:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80048f2:	230c      	movs	r3, #12
 80048f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048f6:	2302      	movs	r3, #2
 80048f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048fa:	2300      	movs	r3, #0
 80048fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048fe:	2303      	movs	r3, #3
 8004900:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004902:	2307      	movs	r3, #7
 8004904:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004906:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800490a:	4619      	mov	r1, r3
 800490c:	484f      	ldr	r0, [pc, #316]	; (8004a4c <HAL_UART_MspInit+0x1b4>)
 800490e:	f000 ff87 	bl	8005820 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004912:	2200      	movs	r2, #0
 8004914:	2100      	movs	r1, #0
 8004916:	2026      	movs	r0, #38	; 0x26
 8004918:	f000 feb9 	bl	800568e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800491c:	2026      	movs	r0, #38	; 0x26
 800491e:	f000 fed2 	bl	80056c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8004922:	e08a      	b.n	8004a3a <HAL_UART_MspInit+0x1a2>
  else if(huart->Instance==USART3)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a49      	ldr	r2, [pc, #292]	; (8004a50 <HAL_UART_MspInit+0x1b8>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d14c      	bne.n	80049c8 <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART3_CLK_ENABLE();
 800492e:	2300      	movs	r3, #0
 8004930:	61bb      	str	r3, [r7, #24]
 8004932:	4b45      	ldr	r3, [pc, #276]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 8004934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004936:	4a44      	ldr	r2, [pc, #272]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 8004938:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800493c:	6413      	str	r3, [r2, #64]	; 0x40
 800493e:	4b42      	ldr	r3, [pc, #264]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 8004940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004942:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004946:	61bb      	str	r3, [r7, #24]
 8004948:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800494a:	2300      	movs	r3, #0
 800494c:	617b      	str	r3, [r7, #20]
 800494e:	4b3e      	ldr	r3, [pc, #248]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 8004950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004952:	4a3d      	ldr	r2, [pc, #244]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 8004954:	f043 0302 	orr.w	r3, r3, #2
 8004958:	6313      	str	r3, [r2, #48]	; 0x30
 800495a:	4b3b      	ldr	r3, [pc, #236]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 800495c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	617b      	str	r3, [r7, #20]
 8004964:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004966:	2300      	movs	r3, #0
 8004968:	613b      	str	r3, [r7, #16]
 800496a:	4b37      	ldr	r3, [pc, #220]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 800496c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800496e:	4a36      	ldr	r2, [pc, #216]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 8004970:	f043 0308 	orr.w	r3, r3, #8
 8004974:	6313      	str	r3, [r2, #48]	; 0x30
 8004976:	4b34      	ldr	r3, [pc, #208]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 8004978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497a:	f003 0308 	and.w	r3, r3, #8
 800497e:	613b      	str	r3, [r7, #16]
 8004980:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004982:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004986:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004988:	2302      	movs	r3, #2
 800498a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800498c:	2300      	movs	r3, #0
 800498e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004990:	2303      	movs	r3, #3
 8004992:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004994:	2307      	movs	r3, #7
 8004996:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004998:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800499c:	4619      	mov	r1, r3
 800499e:	482d      	ldr	r0, [pc, #180]	; (8004a54 <HAL_UART_MspInit+0x1bc>)
 80049a0:	f000 ff3e 	bl	8005820 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80049a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049aa:	2302      	movs	r3, #2
 80049ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049ae:	2300      	movs	r3, #0
 80049b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049b2:	2303      	movs	r3, #3
 80049b4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80049b6:	2307      	movs	r3, #7
 80049b8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80049ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049be:	4619      	mov	r1, r3
 80049c0:	4825      	ldr	r0, [pc, #148]	; (8004a58 <HAL_UART_MspInit+0x1c0>)
 80049c2:	f000 ff2d 	bl	8005820 <HAL_GPIO_Init>
}
 80049c6:	e038      	b.n	8004a3a <HAL_UART_MspInit+0x1a2>
  else if(huart->Instance==USART6)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a23      	ldr	r2, [pc, #140]	; (8004a5c <HAL_UART_MspInit+0x1c4>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d133      	bne.n	8004a3a <HAL_UART_MspInit+0x1a2>
    __HAL_RCC_USART6_CLK_ENABLE();
 80049d2:	2300      	movs	r3, #0
 80049d4:	60fb      	str	r3, [r7, #12]
 80049d6:	4b1c      	ldr	r3, [pc, #112]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 80049d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049da:	4a1b      	ldr	r2, [pc, #108]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 80049dc:	f043 0320 	orr.w	r3, r3, #32
 80049e0:	6453      	str	r3, [r2, #68]	; 0x44
 80049e2:	4b19      	ldr	r3, [pc, #100]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 80049e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049e6:	f003 0320 	and.w	r3, r3, #32
 80049ea:	60fb      	str	r3, [r7, #12]
 80049ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80049ee:	2300      	movs	r3, #0
 80049f0:	60bb      	str	r3, [r7, #8]
 80049f2:	4b15      	ldr	r3, [pc, #84]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 80049f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f6:	4a14      	ldr	r2, [pc, #80]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 80049f8:	f043 0304 	orr.w	r3, r3, #4
 80049fc:	6313      	str	r3, [r2, #48]	; 0x30
 80049fe:	4b12      	ldr	r3, [pc, #72]	; (8004a48 <HAL_UART_MspInit+0x1b0>)
 8004a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a02:	f003 0304 	and.w	r3, r3, #4
 8004a06:	60bb      	str	r3, [r7, #8]
 8004a08:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004a0a:	23c0      	movs	r3, #192	; 0xc0
 8004a0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a0e:	2302      	movs	r3, #2
 8004a10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a12:	2300      	movs	r3, #0
 8004a14:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a16:	2303      	movs	r3, #3
 8004a18:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004a1a:	2308      	movs	r3, #8
 8004a1c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a22:	4619      	mov	r1, r3
 8004a24:	480e      	ldr	r0, [pc, #56]	; (8004a60 <HAL_UART_MspInit+0x1c8>)
 8004a26:	f000 fefb 	bl	8005820 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	2100      	movs	r1, #0
 8004a2e:	2047      	movs	r0, #71	; 0x47
 8004a30:	f000 fe2d 	bl	800568e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004a34:	2047      	movs	r0, #71	; 0x47
 8004a36:	f000 fe46 	bl	80056c6 <HAL_NVIC_EnableIRQ>
}
 8004a3a:	bf00      	nop
 8004a3c:	3738      	adds	r7, #56	; 0x38
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	40004400 	.word	0x40004400
 8004a48:	40023800 	.word	0x40023800
 8004a4c:	40020000 	.word	0x40020000
 8004a50:	40004800 	.word	0x40004800
 8004a54:	40020400 	.word	0x40020400
 8004a58:	40020c00 	.word	0x40020c00
 8004a5c:	40011400 	.word	0x40011400
 8004a60:	40020800 	.word	0x40020800

08004a64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004a64:	b480      	push	{r7}
 8004a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004a68:	e7fe      	b.n	8004a68 <NMI_Handler+0x4>

08004a6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004a6a:	b480      	push	{r7}
 8004a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004a6e:	e7fe      	b.n	8004a6e <HardFault_Handler+0x4>

08004a70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004a70:	b480      	push	{r7}
 8004a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004a74:	e7fe      	b.n	8004a74 <MemManage_Handler+0x4>

08004a76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004a76:	b480      	push	{r7}
 8004a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004a7a:	e7fe      	b.n	8004a7a <BusFault_Handler+0x4>

08004a7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004a80:	e7fe      	b.n	8004a80 <UsageFault_Handler+0x4>

08004a82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004a82:	b480      	push	{r7}
 8004a84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004a86:	bf00      	nop
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr

08004a90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004a90:	b480      	push	{r7}
 8004a92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004a94:	bf00      	nop
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr

08004a9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004a9e:	b480      	push	{r7}
 8004aa0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004aa2:	bf00      	nop
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004ab0:	f000 f902 	bl	8004cb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004ab4:	bf00      	nop
 8004ab6:	bd80      	pop	{r7, pc}

08004ab8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004abc:	2001      	movs	r0, #1
 8004abe:	f001 f87d 	bl	8005bbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004ac2:	bf00      	nop
 8004ac4:	bd80      	pop	{r7, pc}

08004ac6 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004ac6:	b580      	push	{r7, lr}
 8004ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004aca:	2002      	movs	r0, #2
 8004acc:	f001 f876 	bl	8005bbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004ad0:	bf00      	nop
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004ad8:	2008      	movs	r0, #8
 8004ada:	f001 f86f 	bl	8005bbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8004ade:	bf00      	nop
 8004ae0:	bd80      	pop	{r7, pc}

08004ae2 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004ae2:	b580      	push	{r7, lr}
 8004ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8004ae6:	2010      	movs	r0, #16
 8004ae8:	f001 f868 	bl	8005bbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004aec:	bf00      	nop
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8004af4:	2040      	movs	r0, #64	; 0x40
 8004af6:	f001 f861 	bl	8005bbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004afa:	bf00      	nop
 8004afc:	bd80      	pop	{r7, pc}
	...

08004b00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	UART_isr(&huart2);
 8004b04:	4803      	ldr	r0, [pc, #12]	; (8004b14 <USART2_IRQHandler+0x14>)
 8004b06:	f7fe f8b9 	bl	8002c7c <UART_isr>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004b0a:	4802      	ldr	r0, [pc, #8]	; (8004b14 <USART2_IRQHandler+0x14>)
 8004b0c:	f002 fda6 	bl	800765c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004b10:	bf00      	nop
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	20000e10 	.word	0x20000e10

08004b18 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	UART_isr(&huart6);
 8004b1c:	4803      	ldr	r0, [pc, #12]	; (8004b2c <USART6_IRQHandler+0x14>)
 8004b1e:	f7fe f8ad 	bl	8002c7c <UART_isr>
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004b22:	4802      	ldr	r0, [pc, #8]	; (8004b2c <USART6_IRQHandler+0x14>)
 8004b24:	f002 fd9a 	bl	800765c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8004b28:	bf00      	nop
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	20000d84 	.word	0x20000d84

08004b30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b38:	4a14      	ldr	r2, [pc, #80]	; (8004b8c <_sbrk+0x5c>)
 8004b3a:	4b15      	ldr	r3, [pc, #84]	; (8004b90 <_sbrk+0x60>)
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b44:	4b13      	ldr	r3, [pc, #76]	; (8004b94 <_sbrk+0x64>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d102      	bne.n	8004b52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b4c:	4b11      	ldr	r3, [pc, #68]	; (8004b94 <_sbrk+0x64>)
 8004b4e:	4a12      	ldr	r2, [pc, #72]	; (8004b98 <_sbrk+0x68>)
 8004b50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b52:	4b10      	ldr	r3, [pc, #64]	; (8004b94 <_sbrk+0x64>)
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4413      	add	r3, r2
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d207      	bcs.n	8004b70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004b60:	f003 fc04 	bl	800836c <__errno>
 8004b64:	4603      	mov	r3, r0
 8004b66:	220c      	movs	r2, #12
 8004b68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b6e:	e009      	b.n	8004b84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b70:	4b08      	ldr	r3, [pc, #32]	; (8004b94 <_sbrk+0x64>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b76:	4b07      	ldr	r3, [pc, #28]	; (8004b94 <_sbrk+0x64>)
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4413      	add	r3, r2
 8004b7e:	4a05      	ldr	r2, [pc, #20]	; (8004b94 <_sbrk+0x64>)
 8004b80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b82:	68fb      	ldr	r3, [r7, #12]
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3718      	adds	r7, #24
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	20020000 	.word	0x20020000
 8004b90:	00000400 	.word	0x00000400
 8004b94:	200008f8 	.word	0x200008f8
 8004b98:	20000e70 	.word	0x20000e70

08004b9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004ba0:	4b06      	ldr	r3, [pc, #24]	; (8004bbc <SystemInit+0x20>)
 8004ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba6:	4a05      	ldr	r2, [pc, #20]	; (8004bbc <SystemInit+0x20>)
 8004ba8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004bac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004bb0:	bf00      	nop
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	e000ed00 	.word	0xe000ed00

08004bc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004bc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004bf8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004bc4:	480d      	ldr	r0, [pc, #52]	; (8004bfc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004bc6:	490e      	ldr	r1, [pc, #56]	; (8004c00 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004bc8:	4a0e      	ldr	r2, [pc, #56]	; (8004c04 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004bca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004bcc:	e002      	b.n	8004bd4 <LoopCopyDataInit>

08004bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004bd2:	3304      	adds	r3, #4

08004bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004bd8:	d3f9      	bcc.n	8004bce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004bda:	4a0b      	ldr	r2, [pc, #44]	; (8004c08 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004bdc:	4c0b      	ldr	r4, [pc, #44]	; (8004c0c <LoopFillZerobss+0x26>)
  movs r3, #0
 8004bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004be0:	e001      	b.n	8004be6 <LoopFillZerobss>

08004be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004be4:	3204      	adds	r2, #4

08004be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004be8:	d3fb      	bcc.n	8004be2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004bea:	f7ff ffd7 	bl	8004b9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004bee:	f003 fbc3 	bl	8008378 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004bf2:	f7fe f9df 	bl	8002fb4 <main>
  bx  lr    
 8004bf6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004bf8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004bfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004c00:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8004c04:	080094d4 	.word	0x080094d4
  ldr r2, =_sbss
 8004c08:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8004c0c:	20000e70 	.word	0x20000e70

08004c10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004c10:	e7fe      	b.n	8004c10 <ADC_IRQHandler>
	...

08004c14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004c18:	4b0e      	ldr	r3, [pc, #56]	; (8004c54 <HAL_Init+0x40>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a0d      	ldr	r2, [pc, #52]	; (8004c54 <HAL_Init+0x40>)
 8004c1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004c24:	4b0b      	ldr	r3, [pc, #44]	; (8004c54 <HAL_Init+0x40>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a0a      	ldr	r2, [pc, #40]	; (8004c54 <HAL_Init+0x40>)
 8004c2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c30:	4b08      	ldr	r3, [pc, #32]	; (8004c54 <HAL_Init+0x40>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a07      	ldr	r2, [pc, #28]	; (8004c54 <HAL_Init+0x40>)
 8004c36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c3c:	2003      	movs	r0, #3
 8004c3e:	f000 fd1b 	bl	8005678 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004c42:	2000      	movs	r0, #0
 8004c44:	f000 f808 	bl	8004c58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004c48:	f7ff fbae 	bl	80043a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	40023c00 	.word	0x40023c00

08004c58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b082      	sub	sp, #8
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004c60:	4b12      	ldr	r3, [pc, #72]	; (8004cac <HAL_InitTick+0x54>)
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	4b12      	ldr	r3, [pc, #72]	; (8004cb0 <HAL_InitTick+0x58>)
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	4619      	mov	r1, r3
 8004c6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c76:	4618      	mov	r0, r3
 8004c78:	f000 fd33 	bl	80056e2 <HAL_SYSTICK_Config>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d001      	beq.n	8004c86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e00e      	b.n	8004ca4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2b0f      	cmp	r3, #15
 8004c8a:	d80a      	bhi.n	8004ca2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	6879      	ldr	r1, [r7, #4]
 8004c90:	f04f 30ff 	mov.w	r0, #4294967295
 8004c94:	f000 fcfb 	bl	800568e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004c98:	4a06      	ldr	r2, [pc, #24]	; (8004cb4 <HAL_InitTick+0x5c>)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	e000      	b.n	8004ca4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3708      	adds	r7, #8
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	20000000 	.word	0x20000000
 8004cb0:	20000008 	.word	0x20000008
 8004cb4:	20000004 	.word	0x20000004

08004cb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004cbc:	4b06      	ldr	r3, [pc, #24]	; (8004cd8 <HAL_IncTick+0x20>)
 8004cbe:	781b      	ldrb	r3, [r3, #0]
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	4b06      	ldr	r3, [pc, #24]	; (8004cdc <HAL_IncTick+0x24>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4413      	add	r3, r2
 8004cc8:	4a04      	ldr	r2, [pc, #16]	; (8004cdc <HAL_IncTick+0x24>)
 8004cca:	6013      	str	r3, [r2, #0]
}
 8004ccc:	bf00      	nop
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	20000008 	.word	0x20000008
 8004cdc:	20000e5c 	.word	0x20000e5c

08004ce0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	af00      	add	r7, sp, #0
  return uwTick;
 8004ce4:	4b03      	ldr	r3, [pc, #12]	; (8004cf4 <HAL_GetTick+0x14>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
 8004cf2:	bf00      	nop
 8004cf4:	20000e5c 	.word	0x20000e5c

08004cf8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004d00:	f7ff ffee 	bl	8004ce0 <HAL_GetTick>
 8004d04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d10:	d005      	beq.n	8004d1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004d12:	4b0a      	ldr	r3, [pc, #40]	; (8004d3c <HAL_Delay+0x44>)
 8004d14:	781b      	ldrb	r3, [r3, #0]
 8004d16:	461a      	mov	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	4413      	add	r3, r2
 8004d1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004d1e:	bf00      	nop
 8004d20:	f7ff ffde 	bl	8004ce0 <HAL_GetTick>
 8004d24:	4602      	mov	r2, r0
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	1ad3      	subs	r3, r2, r3
 8004d2a:	68fa      	ldr	r2, [r7, #12]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d8f7      	bhi.n	8004d20 <HAL_Delay+0x28>
  {
  }
}
 8004d30:	bf00      	nop
 8004d32:	bf00      	nop
 8004d34:	3710      	adds	r7, #16
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	20000008 	.word	0x20000008

08004d40 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d101      	bne.n	8004d56 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e033      	b.n	8004dbe <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d109      	bne.n	8004d72 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f7ff fb4a 	bl	80043f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d76:	f003 0310 	and.w	r3, r3, #16
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d118      	bne.n	8004db0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d82:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004d86:	f023 0302 	bic.w	r3, r3, #2
 8004d8a:	f043 0202 	orr.w	r2, r3, #2
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 faa4 	bl	80052e0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da2:	f023 0303 	bic.w	r3, r3, #3
 8004da6:	f043 0201 	orr.w	r2, r3, #1
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	641a      	str	r2, [r3, #64]	; 0x40
 8004dae:	e001      	b.n	8004db4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3710      	adds	r7, #16
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
	...

08004dc8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b085      	sub	sp, #20
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d101      	bne.n	8004de2 <HAL_ADC_Start+0x1a>
 8004dde:	2302      	movs	r3, #2
 8004de0:	e0b2      	b.n	8004f48 <HAL_ADC_Start+0x180>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2201      	movs	r2, #1
 8004de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	f003 0301 	and.w	r3, r3, #1
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d018      	beq.n	8004e2a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	689a      	ldr	r2, [r3, #8]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f042 0201 	orr.w	r2, r2, #1
 8004e06:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004e08:	4b52      	ldr	r3, [pc, #328]	; (8004f54 <HAL_ADC_Start+0x18c>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a52      	ldr	r2, [pc, #328]	; (8004f58 <HAL_ADC_Start+0x190>)
 8004e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e12:	0c9a      	lsrs	r2, r3, #18
 8004e14:	4613      	mov	r3, r2
 8004e16:	005b      	lsls	r3, r3, #1
 8004e18:	4413      	add	r3, r2
 8004e1a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004e1c:	e002      	b.n	8004e24 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	3b01      	subs	r3, #1
 8004e22:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1f9      	bne.n	8004e1e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f003 0301 	and.w	r3, r3, #1
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d17a      	bne.n	8004f2e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004e40:	f023 0301 	bic.w	r3, r3, #1
 8004e44:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d007      	beq.n	8004e6a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004e62:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e76:	d106      	bne.n	8004e86 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e7c:	f023 0206 	bic.w	r2, r3, #6
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	645a      	str	r2, [r3, #68]	; 0x44
 8004e84:	e002      	b.n	8004e8c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004e94:	4b31      	ldr	r3, [pc, #196]	; (8004f5c <HAL_ADC_Start+0x194>)
 8004e96:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004ea0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	f003 031f 	and.w	r3, r3, #31
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d12a      	bne.n	8004f04 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a2b      	ldr	r2, [pc, #172]	; (8004f60 <HAL_ADC_Start+0x198>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d015      	beq.n	8004ee4 <HAL_ADC_Start+0x11c>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a29      	ldr	r2, [pc, #164]	; (8004f64 <HAL_ADC_Start+0x19c>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d105      	bne.n	8004ece <HAL_ADC_Start+0x106>
 8004ec2:	4b26      	ldr	r3, [pc, #152]	; (8004f5c <HAL_ADC_Start+0x194>)
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	f003 031f 	and.w	r3, r3, #31
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d00a      	beq.n	8004ee4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a25      	ldr	r2, [pc, #148]	; (8004f68 <HAL_ADC_Start+0x1a0>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d136      	bne.n	8004f46 <HAL_ADC_Start+0x17e>
 8004ed8:	4b20      	ldr	r3, [pc, #128]	; (8004f5c <HAL_ADC_Start+0x194>)
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	f003 0310 	and.w	r3, r3, #16
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d130      	bne.n	8004f46 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d129      	bne.n	8004f46 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	689a      	ldr	r2, [r3, #8]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004f00:	609a      	str	r2, [r3, #8]
 8004f02:	e020      	b.n	8004f46 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a15      	ldr	r2, [pc, #84]	; (8004f60 <HAL_ADC_Start+0x198>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d11b      	bne.n	8004f46 <HAL_ADC_Start+0x17e>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d114      	bne.n	8004f46 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	689a      	ldr	r2, [r3, #8]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004f2a:	609a      	str	r2, [r3, #8]
 8004f2c:	e00b      	b.n	8004f46 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f32:	f043 0210 	orr.w	r2, r3, #16
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f3e:	f043 0201 	orr.w	r2, r3, #1
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004f46:	2300      	movs	r3, #0
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3714      	adds	r7, #20
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr
 8004f54:	20000000 	.word	0x20000000
 8004f58:	431bde83 	.word	0x431bde83
 8004f5c:	40012300 	.word	0x40012300
 8004f60:	40012000 	.word	0x40012000
 8004f64:	40012100 	.word	0x40012100
 8004f68:	40012200 	.word	0x40012200

08004f6c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004f76:	2300      	movs	r3, #0
 8004f78:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f88:	d113      	bne.n	8004fb2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004f94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f98:	d10b      	bne.n	8004fb2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9e:	f043 0220 	orr.w	r2, r3, #32
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e063      	b.n	800507a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8004fb2:	f7ff fe95 	bl	8004ce0 <HAL_GetTick>
 8004fb6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004fb8:	e021      	b.n	8004ffe <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc0:	d01d      	beq.n	8004ffe <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d007      	beq.n	8004fd8 <HAL_ADC_PollForConversion+0x6c>
 8004fc8:	f7ff fe8a 	bl	8004ce0 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	683a      	ldr	r2, [r7, #0]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d212      	bcs.n	8004ffe <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0302 	and.w	r3, r3, #2
 8004fe2:	2b02      	cmp	r3, #2
 8004fe4:	d00b      	beq.n	8004ffe <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fea:	f043 0204 	orr.w	r2, r3, #4
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8004ffa:	2303      	movs	r3, #3
 8004ffc:	e03d      	b.n	800507a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 0302 	and.w	r3, r3, #2
 8005008:	2b02      	cmp	r3, #2
 800500a:	d1d6      	bne.n	8004fba <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f06f 0212 	mvn.w	r2, #18
 8005014:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d123      	bne.n	8005078 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005034:	2b00      	cmp	r3, #0
 8005036:	d11f      	bne.n	8005078 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800503e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005042:	2b00      	cmp	r3, #0
 8005044:	d006      	beq.n	8005054 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005050:	2b00      	cmp	r3, #0
 8005052:	d111      	bne.n	8005078 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005058:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005064:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d105      	bne.n	8005078 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005070:	f043 0201 	orr.w	r2, r3, #1
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3710      	adds	r7, #16
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}

08005082 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005082:	b480      	push	{r7}
 8005084:	b083      	sub	sp, #12
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005090:	4618      	mov	r0, r3
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80050a6:	2300      	movs	r3, #0
 80050a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d101      	bne.n	80050b8 <HAL_ADC_ConfigChannel+0x1c>
 80050b4:	2302      	movs	r3, #2
 80050b6:	e105      	b.n	80052c4 <HAL_ADC_ConfigChannel+0x228>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2b09      	cmp	r3, #9
 80050c6:	d925      	bls.n	8005114 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68d9      	ldr	r1, [r3, #12]
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	461a      	mov	r2, r3
 80050d6:	4613      	mov	r3, r2
 80050d8:	005b      	lsls	r3, r3, #1
 80050da:	4413      	add	r3, r2
 80050dc:	3b1e      	subs	r3, #30
 80050de:	2207      	movs	r2, #7
 80050e0:	fa02 f303 	lsl.w	r3, r2, r3
 80050e4:	43da      	mvns	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	400a      	ands	r2, r1
 80050ec:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68d9      	ldr	r1, [r3, #12]
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	689a      	ldr	r2, [r3, #8]
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	4618      	mov	r0, r3
 8005100:	4603      	mov	r3, r0
 8005102:	005b      	lsls	r3, r3, #1
 8005104:	4403      	add	r3, r0
 8005106:	3b1e      	subs	r3, #30
 8005108:	409a      	lsls	r2, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	430a      	orrs	r2, r1
 8005110:	60da      	str	r2, [r3, #12]
 8005112:	e022      	b.n	800515a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	6919      	ldr	r1, [r3, #16]
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	b29b      	uxth	r3, r3
 8005120:	461a      	mov	r2, r3
 8005122:	4613      	mov	r3, r2
 8005124:	005b      	lsls	r3, r3, #1
 8005126:	4413      	add	r3, r2
 8005128:	2207      	movs	r2, #7
 800512a:	fa02 f303 	lsl.w	r3, r2, r3
 800512e:	43da      	mvns	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	400a      	ands	r2, r1
 8005136:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	6919      	ldr	r1, [r3, #16]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	689a      	ldr	r2, [r3, #8]
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	b29b      	uxth	r3, r3
 8005148:	4618      	mov	r0, r3
 800514a:	4603      	mov	r3, r0
 800514c:	005b      	lsls	r3, r3, #1
 800514e:	4403      	add	r3, r0
 8005150:	409a      	lsls	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	430a      	orrs	r2, r1
 8005158:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	2b06      	cmp	r3, #6
 8005160:	d824      	bhi.n	80051ac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	685a      	ldr	r2, [r3, #4]
 800516c:	4613      	mov	r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	4413      	add	r3, r2
 8005172:	3b05      	subs	r3, #5
 8005174:	221f      	movs	r2, #31
 8005176:	fa02 f303 	lsl.w	r3, r2, r3
 800517a:	43da      	mvns	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	400a      	ands	r2, r1
 8005182:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	b29b      	uxth	r3, r3
 8005190:	4618      	mov	r0, r3
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	685a      	ldr	r2, [r3, #4]
 8005196:	4613      	mov	r3, r2
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	4413      	add	r3, r2
 800519c:	3b05      	subs	r3, #5
 800519e:	fa00 f203 	lsl.w	r2, r0, r3
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	430a      	orrs	r2, r1
 80051a8:	635a      	str	r2, [r3, #52]	; 0x34
 80051aa:	e04c      	b.n	8005246 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	2b0c      	cmp	r3, #12
 80051b2:	d824      	bhi.n	80051fe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	685a      	ldr	r2, [r3, #4]
 80051be:	4613      	mov	r3, r2
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	4413      	add	r3, r2
 80051c4:	3b23      	subs	r3, #35	; 0x23
 80051c6:	221f      	movs	r2, #31
 80051c8:	fa02 f303 	lsl.w	r3, r2, r3
 80051cc:	43da      	mvns	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	400a      	ands	r2, r1
 80051d4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	4618      	mov	r0, r3
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	685a      	ldr	r2, [r3, #4]
 80051e8:	4613      	mov	r3, r2
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	4413      	add	r3, r2
 80051ee:	3b23      	subs	r3, #35	; 0x23
 80051f0:	fa00 f203 	lsl.w	r2, r0, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	430a      	orrs	r2, r1
 80051fa:	631a      	str	r2, [r3, #48]	; 0x30
 80051fc:	e023      	b.n	8005246 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	685a      	ldr	r2, [r3, #4]
 8005208:	4613      	mov	r3, r2
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	4413      	add	r3, r2
 800520e:	3b41      	subs	r3, #65	; 0x41
 8005210:	221f      	movs	r2, #31
 8005212:	fa02 f303 	lsl.w	r3, r2, r3
 8005216:	43da      	mvns	r2, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	400a      	ands	r2, r1
 800521e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	b29b      	uxth	r3, r3
 800522c:	4618      	mov	r0, r3
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	685a      	ldr	r2, [r3, #4]
 8005232:	4613      	mov	r3, r2
 8005234:	009b      	lsls	r3, r3, #2
 8005236:	4413      	add	r3, r2
 8005238:	3b41      	subs	r3, #65	; 0x41
 800523a:	fa00 f203 	lsl.w	r2, r0, r3
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	430a      	orrs	r2, r1
 8005244:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005246:	4b22      	ldr	r3, [pc, #136]	; (80052d0 <HAL_ADC_ConfigChannel+0x234>)
 8005248:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a21      	ldr	r2, [pc, #132]	; (80052d4 <HAL_ADC_ConfigChannel+0x238>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d109      	bne.n	8005268 <HAL_ADC_ConfigChannel+0x1cc>
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2b12      	cmp	r3, #18
 800525a:	d105      	bne.n	8005268 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a19      	ldr	r2, [pc, #100]	; (80052d4 <HAL_ADC_ConfigChannel+0x238>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d123      	bne.n	80052ba <HAL_ADC_ConfigChannel+0x21e>
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	2b10      	cmp	r3, #16
 8005278:	d003      	beq.n	8005282 <HAL_ADC_ConfigChannel+0x1e6>
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	2b11      	cmp	r3, #17
 8005280:	d11b      	bne.n	80052ba <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	2b10      	cmp	r3, #16
 8005294:	d111      	bne.n	80052ba <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005296:	4b10      	ldr	r3, [pc, #64]	; (80052d8 <HAL_ADC_ConfigChannel+0x23c>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a10      	ldr	r2, [pc, #64]	; (80052dc <HAL_ADC_ConfigChannel+0x240>)
 800529c:	fba2 2303 	umull	r2, r3, r2, r3
 80052a0:	0c9a      	lsrs	r2, r3, #18
 80052a2:	4613      	mov	r3, r2
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	4413      	add	r3, r2
 80052a8:	005b      	lsls	r3, r3, #1
 80052aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80052ac:	e002      	b.n	80052b4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	3b01      	subs	r3, #1
 80052b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1f9      	bne.n	80052ae <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80052c2:	2300      	movs	r3, #0
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3714      	adds	r7, #20
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr
 80052d0:	40012300 	.word	0x40012300
 80052d4:	40012000 	.word	0x40012000
 80052d8:	20000000 	.word	0x20000000
 80052dc:	431bde83 	.word	0x431bde83

080052e0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b085      	sub	sp, #20
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80052e8:	4b79      	ldr	r3, [pc, #484]	; (80054d0 <ADC_Init+0x1f0>)
 80052ea:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	685a      	ldr	r2, [r3, #4]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	431a      	orrs	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	685a      	ldr	r2, [r3, #4]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005314:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	6859      	ldr	r1, [r3, #4]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	691b      	ldr	r3, [r3, #16]
 8005320:	021a      	lsls	r2, r3, #8
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	430a      	orrs	r2, r1
 8005328:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	685a      	ldr	r2, [r3, #4]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005338:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	6859      	ldr	r1, [r3, #4]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689a      	ldr	r2, [r3, #8]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	430a      	orrs	r2, r1
 800534a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	689a      	ldr	r2, [r3, #8]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800535a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	6899      	ldr	r1, [r3, #8]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	68da      	ldr	r2, [r3, #12]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	430a      	orrs	r2, r1
 800536c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005372:	4a58      	ldr	r2, [pc, #352]	; (80054d4 <ADC_Init+0x1f4>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d022      	beq.n	80053be <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	689a      	ldr	r2, [r3, #8]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005386:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	6899      	ldr	r1, [r3, #8]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	430a      	orrs	r2, r1
 8005398:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	689a      	ldr	r2, [r3, #8]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80053a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	6899      	ldr	r1, [r3, #8]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	430a      	orrs	r2, r1
 80053ba:	609a      	str	r2, [r3, #8]
 80053bc:	e00f      	b.n	80053de <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	689a      	ldr	r2, [r3, #8]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80053cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	689a      	ldr	r2, [r3, #8]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80053dc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	689a      	ldr	r2, [r3, #8]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f022 0202 	bic.w	r2, r2, #2
 80053ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	6899      	ldr	r1, [r3, #8]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	7e1b      	ldrb	r3, [r3, #24]
 80053f8:	005a      	lsls	r2, r3, #1
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	430a      	orrs	r2, r1
 8005400:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d01b      	beq.n	8005444 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800541a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	685a      	ldr	r2, [r3, #4]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800542a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6859      	ldr	r1, [r3, #4]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005436:	3b01      	subs	r3, #1
 8005438:	035a      	lsls	r2, r3, #13
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	430a      	orrs	r2, r1
 8005440:	605a      	str	r2, [r3, #4]
 8005442:	e007      	b.n	8005454 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	685a      	ldr	r2, [r3, #4]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005452:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005462:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	69db      	ldr	r3, [r3, #28]
 800546e:	3b01      	subs	r3, #1
 8005470:	051a      	lsls	r2, r3, #20
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	430a      	orrs	r2, r1
 8005478:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	689a      	ldr	r2, [r3, #8]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005488:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	6899      	ldr	r1, [r3, #8]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005496:	025a      	lsls	r2, r3, #9
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	430a      	orrs	r2, r1
 800549e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	689a      	ldr	r2, [r3, #8]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	6899      	ldr	r1, [r3, #8]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	695b      	ldr	r3, [r3, #20]
 80054ba:	029a      	lsls	r2, r3, #10
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	430a      	orrs	r2, r1
 80054c2:	609a      	str	r2, [r3, #8]
}
 80054c4:	bf00      	nop
 80054c6:	3714      	adds	r7, #20
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr
 80054d0:	40012300 	.word	0x40012300
 80054d4:	0f000001 	.word	0x0f000001

080054d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054d8:	b480      	push	{r7}
 80054da:	b085      	sub	sp, #20
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f003 0307 	and.w	r3, r3, #7
 80054e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054e8:	4b0c      	ldr	r3, [pc, #48]	; (800551c <__NVIC_SetPriorityGrouping+0x44>)
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054ee:	68ba      	ldr	r2, [r7, #8]
 80054f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80054f4:	4013      	ands	r3, r2
 80054f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005500:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005504:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005508:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800550a:	4a04      	ldr	r2, [pc, #16]	; (800551c <__NVIC_SetPriorityGrouping+0x44>)
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	60d3      	str	r3, [r2, #12]
}
 8005510:	bf00      	nop
 8005512:	3714      	adds	r7, #20
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr
 800551c:	e000ed00 	.word	0xe000ed00

08005520 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005520:	b480      	push	{r7}
 8005522:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005524:	4b04      	ldr	r3, [pc, #16]	; (8005538 <__NVIC_GetPriorityGrouping+0x18>)
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	0a1b      	lsrs	r3, r3, #8
 800552a:	f003 0307 	and.w	r3, r3, #7
}
 800552e:	4618      	mov	r0, r3
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr
 8005538:	e000ed00 	.word	0xe000ed00

0800553c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	4603      	mov	r3, r0
 8005544:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800554a:	2b00      	cmp	r3, #0
 800554c:	db0b      	blt.n	8005566 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800554e:	79fb      	ldrb	r3, [r7, #7]
 8005550:	f003 021f 	and.w	r2, r3, #31
 8005554:	4907      	ldr	r1, [pc, #28]	; (8005574 <__NVIC_EnableIRQ+0x38>)
 8005556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800555a:	095b      	lsrs	r3, r3, #5
 800555c:	2001      	movs	r0, #1
 800555e:	fa00 f202 	lsl.w	r2, r0, r2
 8005562:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005566:	bf00      	nop
 8005568:	370c      	adds	r7, #12
 800556a:	46bd      	mov	sp, r7
 800556c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005570:	4770      	bx	lr
 8005572:	bf00      	nop
 8005574:	e000e100 	.word	0xe000e100

08005578 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	4603      	mov	r3, r0
 8005580:	6039      	str	r1, [r7, #0]
 8005582:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005588:	2b00      	cmp	r3, #0
 800558a:	db0a      	blt.n	80055a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	b2da      	uxtb	r2, r3
 8005590:	490c      	ldr	r1, [pc, #48]	; (80055c4 <__NVIC_SetPriority+0x4c>)
 8005592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005596:	0112      	lsls	r2, r2, #4
 8005598:	b2d2      	uxtb	r2, r2
 800559a:	440b      	add	r3, r1
 800559c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80055a0:	e00a      	b.n	80055b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	b2da      	uxtb	r2, r3
 80055a6:	4908      	ldr	r1, [pc, #32]	; (80055c8 <__NVIC_SetPriority+0x50>)
 80055a8:	79fb      	ldrb	r3, [r7, #7]
 80055aa:	f003 030f 	and.w	r3, r3, #15
 80055ae:	3b04      	subs	r3, #4
 80055b0:	0112      	lsls	r2, r2, #4
 80055b2:	b2d2      	uxtb	r2, r2
 80055b4:	440b      	add	r3, r1
 80055b6:	761a      	strb	r2, [r3, #24]
}
 80055b8:	bf00      	nop
 80055ba:	370c      	adds	r7, #12
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr
 80055c4:	e000e100 	.word	0xe000e100
 80055c8:	e000ed00 	.word	0xe000ed00

080055cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b089      	sub	sp, #36	; 0x24
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f003 0307 	and.w	r3, r3, #7
 80055de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	f1c3 0307 	rsb	r3, r3, #7
 80055e6:	2b04      	cmp	r3, #4
 80055e8:	bf28      	it	cs
 80055ea:	2304      	movcs	r3, #4
 80055ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055ee:	69fb      	ldr	r3, [r7, #28]
 80055f0:	3304      	adds	r3, #4
 80055f2:	2b06      	cmp	r3, #6
 80055f4:	d902      	bls.n	80055fc <NVIC_EncodePriority+0x30>
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	3b03      	subs	r3, #3
 80055fa:	e000      	b.n	80055fe <NVIC_EncodePriority+0x32>
 80055fc:	2300      	movs	r3, #0
 80055fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005600:	f04f 32ff 	mov.w	r2, #4294967295
 8005604:	69bb      	ldr	r3, [r7, #24]
 8005606:	fa02 f303 	lsl.w	r3, r2, r3
 800560a:	43da      	mvns	r2, r3
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	401a      	ands	r2, r3
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005614:	f04f 31ff 	mov.w	r1, #4294967295
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	fa01 f303 	lsl.w	r3, r1, r3
 800561e:	43d9      	mvns	r1, r3
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005624:	4313      	orrs	r3, r2
         );
}
 8005626:	4618      	mov	r0, r3
 8005628:	3724      	adds	r7, #36	; 0x24
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr
	...

08005634 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b082      	sub	sp, #8
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	3b01      	subs	r3, #1
 8005640:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005644:	d301      	bcc.n	800564a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005646:	2301      	movs	r3, #1
 8005648:	e00f      	b.n	800566a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800564a:	4a0a      	ldr	r2, [pc, #40]	; (8005674 <SysTick_Config+0x40>)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	3b01      	subs	r3, #1
 8005650:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005652:	210f      	movs	r1, #15
 8005654:	f04f 30ff 	mov.w	r0, #4294967295
 8005658:	f7ff ff8e 	bl	8005578 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800565c:	4b05      	ldr	r3, [pc, #20]	; (8005674 <SysTick_Config+0x40>)
 800565e:	2200      	movs	r2, #0
 8005660:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005662:	4b04      	ldr	r3, [pc, #16]	; (8005674 <SysTick_Config+0x40>)
 8005664:	2207      	movs	r2, #7
 8005666:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3708      	adds	r7, #8
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	e000e010 	.word	0xe000e010

08005678 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f7ff ff29 	bl	80054d8 <__NVIC_SetPriorityGrouping>
}
 8005686:	bf00      	nop
 8005688:	3708      	adds	r7, #8
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}

0800568e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800568e:	b580      	push	{r7, lr}
 8005690:	b086      	sub	sp, #24
 8005692:	af00      	add	r7, sp, #0
 8005694:	4603      	mov	r3, r0
 8005696:	60b9      	str	r1, [r7, #8]
 8005698:	607a      	str	r2, [r7, #4]
 800569a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800569c:	2300      	movs	r3, #0
 800569e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80056a0:	f7ff ff3e 	bl	8005520 <__NVIC_GetPriorityGrouping>
 80056a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	68b9      	ldr	r1, [r7, #8]
 80056aa:	6978      	ldr	r0, [r7, #20]
 80056ac:	f7ff ff8e 	bl	80055cc <NVIC_EncodePriority>
 80056b0:	4602      	mov	r2, r0
 80056b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056b6:	4611      	mov	r1, r2
 80056b8:	4618      	mov	r0, r3
 80056ba:	f7ff ff5d 	bl	8005578 <__NVIC_SetPriority>
}
 80056be:	bf00      	nop
 80056c0:	3718      	adds	r7, #24
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}

080056c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056c6:	b580      	push	{r7, lr}
 80056c8:	b082      	sub	sp, #8
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	4603      	mov	r3, r0
 80056ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80056d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056d4:	4618      	mov	r0, r3
 80056d6:	f7ff ff31 	bl	800553c <__NVIC_EnableIRQ>
}
 80056da:	bf00      	nop
 80056dc:	3708      	adds	r7, #8
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}

080056e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80056e2:	b580      	push	{r7, lr}
 80056e4:	b082      	sub	sp, #8
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f7ff ffa2 	bl	8005634 <SysTick_Config>
 80056f0:	4603      	mov	r3, r0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3708      	adds	r7, #8
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}

080056fa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80056fa:	b580      	push	{r7, lr}
 80056fc:	b084      	sub	sp, #16
 80056fe:	af00      	add	r7, sp, #0
 8005700:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005706:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005708:	f7ff faea 	bl	8004ce0 <HAL_GetTick>
 800570c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005714:	b2db      	uxtb	r3, r3
 8005716:	2b02      	cmp	r3, #2
 8005718:	d008      	beq.n	800572c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2280      	movs	r2, #128	; 0x80
 800571e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	e052      	b.n	80057d2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f022 0216 	bic.w	r2, r2, #22
 800573a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	695a      	ldr	r2, [r3, #20]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800574a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005750:	2b00      	cmp	r3, #0
 8005752:	d103      	bne.n	800575c <HAL_DMA_Abort+0x62>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005758:	2b00      	cmp	r3, #0
 800575a:	d007      	beq.n	800576c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f022 0208 	bic.w	r2, r2, #8
 800576a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 0201 	bic.w	r2, r2, #1
 800577a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800577c:	e013      	b.n	80057a6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800577e:	f7ff faaf 	bl	8004ce0 <HAL_GetTick>
 8005782:	4602      	mov	r2, r0
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	2b05      	cmp	r3, #5
 800578a:	d90c      	bls.n	80057a6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2220      	movs	r2, #32
 8005790:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2203      	movs	r2, #3
 8005796:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e015      	b.n	80057d2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 0301 	and.w	r3, r3, #1
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d1e4      	bne.n	800577e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057b8:	223f      	movs	r2, #63	; 0x3f
 80057ba:	409a      	lsls	r2, r3
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2201      	movs	r2, #1
 80057c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80057d0:	2300      	movs	r3, #0
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3710      	adds	r7, #16
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}

080057da <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80057da:	b480      	push	{r7}
 80057dc:	b083      	sub	sp, #12
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	d004      	beq.n	80057f8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2280      	movs	r2, #128	; 0x80
 80057f2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e00c      	b.n	8005812 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2205      	movs	r2, #5
 80057fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 0201 	bic.w	r2, r2, #1
 800580e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	4618      	mov	r0, r3
 8005814:	370c      	adds	r7, #12
 8005816:	46bd      	mov	sp, r7
 8005818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581c:	4770      	bx	lr
	...

08005820 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005820:	b480      	push	{r7}
 8005822:	b089      	sub	sp, #36	; 0x24
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800582a:	2300      	movs	r3, #0
 800582c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800582e:	2300      	movs	r3, #0
 8005830:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005832:	2300      	movs	r3, #0
 8005834:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005836:	2300      	movs	r3, #0
 8005838:	61fb      	str	r3, [r7, #28]
 800583a:	e16b      	b.n	8005b14 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800583c:	2201      	movs	r2, #1
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	fa02 f303 	lsl.w	r3, r2, r3
 8005844:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	697a      	ldr	r2, [r7, #20]
 800584c:	4013      	ands	r3, r2
 800584e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	429a      	cmp	r2, r3
 8005856:	f040 815a 	bne.w	8005b0e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	f003 0303 	and.w	r3, r3, #3
 8005862:	2b01      	cmp	r3, #1
 8005864:	d005      	beq.n	8005872 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800586e:	2b02      	cmp	r3, #2
 8005870:	d130      	bne.n	80058d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005878:	69fb      	ldr	r3, [r7, #28]
 800587a:	005b      	lsls	r3, r3, #1
 800587c:	2203      	movs	r2, #3
 800587e:	fa02 f303 	lsl.w	r3, r2, r3
 8005882:	43db      	mvns	r3, r3
 8005884:	69ba      	ldr	r2, [r7, #24]
 8005886:	4013      	ands	r3, r2
 8005888:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	68da      	ldr	r2, [r3, #12]
 800588e:	69fb      	ldr	r3, [r7, #28]
 8005890:	005b      	lsls	r3, r3, #1
 8005892:	fa02 f303 	lsl.w	r3, r2, r3
 8005896:	69ba      	ldr	r2, [r7, #24]
 8005898:	4313      	orrs	r3, r2
 800589a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	69ba      	ldr	r2, [r7, #24]
 80058a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80058a8:	2201      	movs	r2, #1
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	fa02 f303 	lsl.w	r3, r2, r3
 80058b0:	43db      	mvns	r3, r3
 80058b2:	69ba      	ldr	r2, [r7, #24]
 80058b4:	4013      	ands	r3, r2
 80058b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	091b      	lsrs	r3, r3, #4
 80058be:	f003 0201 	and.w	r2, r3, #1
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	fa02 f303 	lsl.w	r3, r2, r3
 80058c8:	69ba      	ldr	r2, [r7, #24]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	69ba      	ldr	r2, [r7, #24]
 80058d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	f003 0303 	and.w	r3, r3, #3
 80058dc:	2b03      	cmp	r3, #3
 80058de:	d017      	beq.n	8005910 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	005b      	lsls	r3, r3, #1
 80058ea:	2203      	movs	r2, #3
 80058ec:	fa02 f303 	lsl.w	r3, r2, r3
 80058f0:	43db      	mvns	r3, r3
 80058f2:	69ba      	ldr	r2, [r7, #24]
 80058f4:	4013      	ands	r3, r2
 80058f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	689a      	ldr	r2, [r3, #8]
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	005b      	lsls	r3, r3, #1
 8005900:	fa02 f303 	lsl.w	r3, r2, r3
 8005904:	69ba      	ldr	r2, [r7, #24]
 8005906:	4313      	orrs	r3, r2
 8005908:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	69ba      	ldr	r2, [r7, #24]
 800590e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	f003 0303 	and.w	r3, r3, #3
 8005918:	2b02      	cmp	r3, #2
 800591a:	d123      	bne.n	8005964 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	08da      	lsrs	r2, r3, #3
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	3208      	adds	r2, #8
 8005924:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005928:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	f003 0307 	and.w	r3, r3, #7
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	220f      	movs	r2, #15
 8005934:	fa02 f303 	lsl.w	r3, r2, r3
 8005938:	43db      	mvns	r3, r3
 800593a:	69ba      	ldr	r2, [r7, #24]
 800593c:	4013      	ands	r3, r2
 800593e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	691a      	ldr	r2, [r3, #16]
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	f003 0307 	and.w	r3, r3, #7
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	fa02 f303 	lsl.w	r3, r2, r3
 8005950:	69ba      	ldr	r2, [r7, #24]
 8005952:	4313      	orrs	r3, r2
 8005954:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	08da      	lsrs	r2, r3, #3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	3208      	adds	r2, #8
 800595e:	69b9      	ldr	r1, [r7, #24]
 8005960:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	005b      	lsls	r3, r3, #1
 800596e:	2203      	movs	r2, #3
 8005970:	fa02 f303 	lsl.w	r3, r2, r3
 8005974:	43db      	mvns	r3, r3
 8005976:	69ba      	ldr	r2, [r7, #24]
 8005978:	4013      	ands	r3, r2
 800597a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	f003 0203 	and.w	r2, r3, #3
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	005b      	lsls	r3, r3, #1
 8005988:	fa02 f303 	lsl.w	r3, r2, r3
 800598c:	69ba      	ldr	r2, [r7, #24]
 800598e:	4313      	orrs	r3, r2
 8005990:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	69ba      	ldr	r2, [r7, #24]
 8005996:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	f000 80b4 	beq.w	8005b0e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059a6:	2300      	movs	r3, #0
 80059a8:	60fb      	str	r3, [r7, #12]
 80059aa:	4b60      	ldr	r3, [pc, #384]	; (8005b2c <HAL_GPIO_Init+0x30c>)
 80059ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ae:	4a5f      	ldr	r2, [pc, #380]	; (8005b2c <HAL_GPIO_Init+0x30c>)
 80059b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80059b4:	6453      	str	r3, [r2, #68]	; 0x44
 80059b6:	4b5d      	ldr	r3, [pc, #372]	; (8005b2c <HAL_GPIO_Init+0x30c>)
 80059b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059be:	60fb      	str	r3, [r7, #12]
 80059c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80059c2:	4a5b      	ldr	r2, [pc, #364]	; (8005b30 <HAL_GPIO_Init+0x310>)
 80059c4:	69fb      	ldr	r3, [r7, #28]
 80059c6:	089b      	lsrs	r3, r3, #2
 80059c8:	3302      	adds	r3, #2
 80059ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	f003 0303 	and.w	r3, r3, #3
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	220f      	movs	r2, #15
 80059da:	fa02 f303 	lsl.w	r3, r2, r3
 80059de:	43db      	mvns	r3, r3
 80059e0:	69ba      	ldr	r2, [r7, #24]
 80059e2:	4013      	ands	r3, r2
 80059e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a52      	ldr	r2, [pc, #328]	; (8005b34 <HAL_GPIO_Init+0x314>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d02b      	beq.n	8005a46 <HAL_GPIO_Init+0x226>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a51      	ldr	r2, [pc, #324]	; (8005b38 <HAL_GPIO_Init+0x318>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d025      	beq.n	8005a42 <HAL_GPIO_Init+0x222>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a50      	ldr	r2, [pc, #320]	; (8005b3c <HAL_GPIO_Init+0x31c>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d01f      	beq.n	8005a3e <HAL_GPIO_Init+0x21e>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a4f      	ldr	r2, [pc, #316]	; (8005b40 <HAL_GPIO_Init+0x320>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d019      	beq.n	8005a3a <HAL_GPIO_Init+0x21a>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a4e      	ldr	r2, [pc, #312]	; (8005b44 <HAL_GPIO_Init+0x324>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d013      	beq.n	8005a36 <HAL_GPIO_Init+0x216>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a4d      	ldr	r2, [pc, #308]	; (8005b48 <HAL_GPIO_Init+0x328>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d00d      	beq.n	8005a32 <HAL_GPIO_Init+0x212>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a4c      	ldr	r2, [pc, #304]	; (8005b4c <HAL_GPIO_Init+0x32c>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d007      	beq.n	8005a2e <HAL_GPIO_Init+0x20e>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a4b      	ldr	r2, [pc, #300]	; (8005b50 <HAL_GPIO_Init+0x330>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d101      	bne.n	8005a2a <HAL_GPIO_Init+0x20a>
 8005a26:	2307      	movs	r3, #7
 8005a28:	e00e      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a2a:	2308      	movs	r3, #8
 8005a2c:	e00c      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a2e:	2306      	movs	r3, #6
 8005a30:	e00a      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a32:	2305      	movs	r3, #5
 8005a34:	e008      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a36:	2304      	movs	r3, #4
 8005a38:	e006      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a3a:	2303      	movs	r3, #3
 8005a3c:	e004      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a3e:	2302      	movs	r3, #2
 8005a40:	e002      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a42:	2301      	movs	r3, #1
 8005a44:	e000      	b.n	8005a48 <HAL_GPIO_Init+0x228>
 8005a46:	2300      	movs	r3, #0
 8005a48:	69fa      	ldr	r2, [r7, #28]
 8005a4a:	f002 0203 	and.w	r2, r2, #3
 8005a4e:	0092      	lsls	r2, r2, #2
 8005a50:	4093      	lsls	r3, r2
 8005a52:	69ba      	ldr	r2, [r7, #24]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005a58:	4935      	ldr	r1, [pc, #212]	; (8005b30 <HAL_GPIO_Init+0x310>)
 8005a5a:	69fb      	ldr	r3, [r7, #28]
 8005a5c:	089b      	lsrs	r3, r3, #2
 8005a5e:	3302      	adds	r3, #2
 8005a60:	69ba      	ldr	r2, [r7, #24]
 8005a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005a66:	4b3b      	ldr	r3, [pc, #236]	; (8005b54 <HAL_GPIO_Init+0x334>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	43db      	mvns	r3, r3
 8005a70:	69ba      	ldr	r2, [r7, #24]
 8005a72:	4013      	ands	r3, r2
 8005a74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d003      	beq.n	8005a8a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005a82:	69ba      	ldr	r2, [r7, #24]
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005a8a:	4a32      	ldr	r2, [pc, #200]	; (8005b54 <HAL_GPIO_Init+0x334>)
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005a90:	4b30      	ldr	r3, [pc, #192]	; (8005b54 <HAL_GPIO_Init+0x334>)
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	43db      	mvns	r3, r3
 8005a9a:	69ba      	ldr	r2, [r7, #24]
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d003      	beq.n	8005ab4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005aac:	69ba      	ldr	r2, [r7, #24]
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005ab4:	4a27      	ldr	r2, [pc, #156]	; (8005b54 <HAL_GPIO_Init+0x334>)
 8005ab6:	69bb      	ldr	r3, [r7, #24]
 8005ab8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005aba:	4b26      	ldr	r3, [pc, #152]	; (8005b54 <HAL_GPIO_Init+0x334>)
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	43db      	mvns	r3, r3
 8005ac4:	69ba      	ldr	r2, [r7, #24]
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d003      	beq.n	8005ade <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005ad6:	69ba      	ldr	r2, [r7, #24]
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005ade:	4a1d      	ldr	r2, [pc, #116]	; (8005b54 <HAL_GPIO_Init+0x334>)
 8005ae0:	69bb      	ldr	r3, [r7, #24]
 8005ae2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005ae4:	4b1b      	ldr	r3, [pc, #108]	; (8005b54 <HAL_GPIO_Init+0x334>)
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	43db      	mvns	r3, r3
 8005aee:	69ba      	ldr	r2, [r7, #24]
 8005af0:	4013      	ands	r3, r2
 8005af2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d003      	beq.n	8005b08 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005b00:	69ba      	ldr	r2, [r7, #24]
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005b08:	4a12      	ldr	r2, [pc, #72]	; (8005b54 <HAL_GPIO_Init+0x334>)
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	3301      	adds	r3, #1
 8005b12:	61fb      	str	r3, [r7, #28]
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	2b0f      	cmp	r3, #15
 8005b18:	f67f ae90 	bls.w	800583c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005b1c:	bf00      	nop
 8005b1e:	bf00      	nop
 8005b20:	3724      	adds	r7, #36	; 0x24
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	40023800 	.word	0x40023800
 8005b30:	40013800 	.word	0x40013800
 8005b34:	40020000 	.word	0x40020000
 8005b38:	40020400 	.word	0x40020400
 8005b3c:	40020800 	.word	0x40020800
 8005b40:	40020c00 	.word	0x40020c00
 8005b44:	40021000 	.word	0x40021000
 8005b48:	40021400 	.word	0x40021400
 8005b4c:	40021800 	.word	0x40021800
 8005b50:	40021c00 	.word	0x40021c00
 8005b54:	40013c00 	.word	0x40013c00

08005b58 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b085      	sub	sp, #20
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	460b      	mov	r3, r1
 8005b62:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	691a      	ldr	r2, [r3, #16]
 8005b68:	887b      	ldrh	r3, [r7, #2]
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d002      	beq.n	8005b76 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b70:	2301      	movs	r3, #1
 8005b72:	73fb      	strb	r3, [r7, #15]
 8005b74:	e001      	b.n	8005b7a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b76:	2300      	movs	r3, #0
 8005b78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3714      	adds	r7, #20
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	460b      	mov	r3, r1
 8005b92:	807b      	strh	r3, [r7, #2]
 8005b94:	4613      	mov	r3, r2
 8005b96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b98:	787b      	ldrb	r3, [r7, #1]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d003      	beq.n	8005ba6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b9e:	887a      	ldrh	r2, [r7, #2]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005ba4:	e003      	b.n	8005bae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005ba6:	887b      	ldrh	r3, [r7, #2]
 8005ba8:	041a      	lsls	r2, r3, #16
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	619a      	str	r2, [r3, #24]
}
 8005bae:	bf00      	nop
 8005bb0:	370c      	adds	r7, #12
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr
	...

08005bbc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005bc6:	4b08      	ldr	r3, [pc, #32]	; (8005be8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005bc8:	695a      	ldr	r2, [r3, #20]
 8005bca:	88fb      	ldrh	r3, [r7, #6]
 8005bcc:	4013      	ands	r3, r2
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d006      	beq.n	8005be0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005bd2:	4a05      	ldr	r2, [pc, #20]	; (8005be8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005bd4:	88fb      	ldrh	r3, [r7, #6]
 8005bd6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005bd8:	88fb      	ldrh	r3, [r7, #6]
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f7fd f8f8 	bl	8002dd0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005be0:	bf00      	nop
 8005be2:	3708      	adds	r7, #8
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}
 8005be8:	40013c00 	.word	0x40013c00

08005bec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b086      	sub	sp, #24
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d101      	bne.n	8005bfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e264      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 0301 	and.w	r3, r3, #1
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d075      	beq.n	8005cf6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c0a:	4ba3      	ldr	r3, [pc, #652]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	f003 030c 	and.w	r3, r3, #12
 8005c12:	2b04      	cmp	r3, #4
 8005c14:	d00c      	beq.n	8005c30 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c16:	4ba0      	ldr	r3, [pc, #640]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c1e:	2b08      	cmp	r3, #8
 8005c20:	d112      	bne.n	8005c48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c22:	4b9d      	ldr	r3, [pc, #628]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c2e:	d10b      	bne.n	8005c48 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c30:	4b99      	ldr	r3, [pc, #612]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d05b      	beq.n	8005cf4 <HAL_RCC_OscConfig+0x108>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d157      	bne.n	8005cf4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	e23f      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c50:	d106      	bne.n	8005c60 <HAL_RCC_OscConfig+0x74>
 8005c52:	4b91      	ldr	r3, [pc, #580]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a90      	ldr	r2, [pc, #576]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005c58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c5c:	6013      	str	r3, [r2, #0]
 8005c5e:	e01d      	b.n	8005c9c <HAL_RCC_OscConfig+0xb0>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005c68:	d10c      	bne.n	8005c84 <HAL_RCC_OscConfig+0x98>
 8005c6a:	4b8b      	ldr	r3, [pc, #556]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a8a      	ldr	r2, [pc, #552]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005c70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c74:	6013      	str	r3, [r2, #0]
 8005c76:	4b88      	ldr	r3, [pc, #544]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a87      	ldr	r2, [pc, #540]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005c7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c80:	6013      	str	r3, [r2, #0]
 8005c82:	e00b      	b.n	8005c9c <HAL_RCC_OscConfig+0xb0>
 8005c84:	4b84      	ldr	r3, [pc, #528]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a83      	ldr	r2, [pc, #524]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005c8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c8e:	6013      	str	r3, [r2, #0]
 8005c90:	4b81      	ldr	r3, [pc, #516]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a80      	ldr	r2, [pc, #512]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005c96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d013      	beq.n	8005ccc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ca4:	f7ff f81c 	bl	8004ce0 <HAL_GetTick>
 8005ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005caa:	e008      	b.n	8005cbe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005cac:	f7ff f818 	bl	8004ce0 <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	2b64      	cmp	r3, #100	; 0x64
 8005cb8:	d901      	bls.n	8005cbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e204      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cbe:	4b76      	ldr	r3, [pc, #472]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d0f0      	beq.n	8005cac <HAL_RCC_OscConfig+0xc0>
 8005cca:	e014      	b.n	8005cf6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ccc:	f7ff f808 	bl	8004ce0 <HAL_GetTick>
 8005cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cd2:	e008      	b.n	8005ce6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005cd4:	f7ff f804 	bl	8004ce0 <HAL_GetTick>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	1ad3      	subs	r3, r2, r3
 8005cde:	2b64      	cmp	r3, #100	; 0x64
 8005ce0:	d901      	bls.n	8005ce6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ce2:	2303      	movs	r3, #3
 8005ce4:	e1f0      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ce6:	4b6c      	ldr	r3, [pc, #432]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d1f0      	bne.n	8005cd4 <HAL_RCC_OscConfig+0xe8>
 8005cf2:	e000      	b.n	8005cf6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f003 0302 	and.w	r3, r3, #2
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d063      	beq.n	8005dca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d02:	4b65      	ldr	r3, [pc, #404]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	f003 030c 	and.w	r3, r3, #12
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d00b      	beq.n	8005d26 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d0e:	4b62      	ldr	r3, [pc, #392]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d16:	2b08      	cmp	r3, #8
 8005d18:	d11c      	bne.n	8005d54 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d1a:	4b5f      	ldr	r3, [pc, #380]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d116      	bne.n	8005d54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d26:	4b5c      	ldr	r3, [pc, #368]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 0302 	and.w	r3, r3, #2
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d005      	beq.n	8005d3e <HAL_RCC_OscConfig+0x152>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	2b01      	cmp	r3, #1
 8005d38:	d001      	beq.n	8005d3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e1c4      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d3e:	4b56      	ldr	r3, [pc, #344]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	00db      	lsls	r3, r3, #3
 8005d4c:	4952      	ldr	r1, [pc, #328]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d52:	e03a      	b.n	8005dca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d020      	beq.n	8005d9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d5c:	4b4f      	ldr	r3, [pc, #316]	; (8005e9c <HAL_RCC_OscConfig+0x2b0>)
 8005d5e:	2201      	movs	r2, #1
 8005d60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d62:	f7fe ffbd 	bl	8004ce0 <HAL_GetTick>
 8005d66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d68:	e008      	b.n	8005d7c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d6a:	f7fe ffb9 	bl	8004ce0 <HAL_GetTick>
 8005d6e:	4602      	mov	r2, r0
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	1ad3      	subs	r3, r2, r3
 8005d74:	2b02      	cmp	r3, #2
 8005d76:	d901      	bls.n	8005d7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005d78:	2303      	movs	r3, #3
 8005d7a:	e1a5      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d7c:	4b46      	ldr	r3, [pc, #280]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 0302 	and.w	r3, r3, #2
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d0f0      	beq.n	8005d6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d88:	4b43      	ldr	r3, [pc, #268]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	691b      	ldr	r3, [r3, #16]
 8005d94:	00db      	lsls	r3, r3, #3
 8005d96:	4940      	ldr	r1, [pc, #256]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	600b      	str	r3, [r1, #0]
 8005d9c:	e015      	b.n	8005dca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d9e:	4b3f      	ldr	r3, [pc, #252]	; (8005e9c <HAL_RCC_OscConfig+0x2b0>)
 8005da0:	2200      	movs	r2, #0
 8005da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005da4:	f7fe ff9c 	bl	8004ce0 <HAL_GetTick>
 8005da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005daa:	e008      	b.n	8005dbe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005dac:	f7fe ff98 	bl	8004ce0 <HAL_GetTick>
 8005db0:	4602      	mov	r2, r0
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	1ad3      	subs	r3, r2, r3
 8005db6:	2b02      	cmp	r3, #2
 8005db8:	d901      	bls.n	8005dbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005dba:	2303      	movs	r3, #3
 8005dbc:	e184      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dbe:	4b36      	ldr	r3, [pc, #216]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f003 0302 	and.w	r3, r3, #2
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d1f0      	bne.n	8005dac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 0308 	and.w	r3, r3, #8
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d030      	beq.n	8005e38 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	695b      	ldr	r3, [r3, #20]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d016      	beq.n	8005e0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005dde:	4b30      	ldr	r3, [pc, #192]	; (8005ea0 <HAL_RCC_OscConfig+0x2b4>)
 8005de0:	2201      	movs	r2, #1
 8005de2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005de4:	f7fe ff7c 	bl	8004ce0 <HAL_GetTick>
 8005de8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005dea:	e008      	b.n	8005dfe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005dec:	f7fe ff78 	bl	8004ce0 <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d901      	bls.n	8005dfe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e164      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005dfe:	4b26      	ldr	r3, [pc, #152]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005e00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e02:	f003 0302 	and.w	r3, r3, #2
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d0f0      	beq.n	8005dec <HAL_RCC_OscConfig+0x200>
 8005e0a:	e015      	b.n	8005e38 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e0c:	4b24      	ldr	r3, [pc, #144]	; (8005ea0 <HAL_RCC_OscConfig+0x2b4>)
 8005e0e:	2200      	movs	r2, #0
 8005e10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e12:	f7fe ff65 	bl	8004ce0 <HAL_GetTick>
 8005e16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e18:	e008      	b.n	8005e2c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e1a:	f7fe ff61 	bl	8004ce0 <HAL_GetTick>
 8005e1e:	4602      	mov	r2, r0
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	1ad3      	subs	r3, r2, r3
 8005e24:	2b02      	cmp	r3, #2
 8005e26:	d901      	bls.n	8005e2c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005e28:	2303      	movs	r3, #3
 8005e2a:	e14d      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e2c:	4b1a      	ldr	r3, [pc, #104]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005e2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e30:	f003 0302 	and.w	r3, r3, #2
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d1f0      	bne.n	8005e1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f003 0304 	and.w	r3, r3, #4
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f000 80a0 	beq.w	8005f86 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e46:	2300      	movs	r3, #0
 8005e48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e4a:	4b13      	ldr	r3, [pc, #76]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d10f      	bne.n	8005e76 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e56:	2300      	movs	r3, #0
 8005e58:	60bb      	str	r3, [r7, #8]
 8005e5a:	4b0f      	ldr	r3, [pc, #60]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e5e:	4a0e      	ldr	r2, [pc, #56]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005e60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e64:	6413      	str	r3, [r2, #64]	; 0x40
 8005e66:	4b0c      	ldr	r3, [pc, #48]	; (8005e98 <HAL_RCC_OscConfig+0x2ac>)
 8005e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e6e:	60bb      	str	r3, [r7, #8]
 8005e70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e72:	2301      	movs	r3, #1
 8005e74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e76:	4b0b      	ldr	r3, [pc, #44]	; (8005ea4 <HAL_RCC_OscConfig+0x2b8>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d121      	bne.n	8005ec6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e82:	4b08      	ldr	r3, [pc, #32]	; (8005ea4 <HAL_RCC_OscConfig+0x2b8>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a07      	ldr	r2, [pc, #28]	; (8005ea4 <HAL_RCC_OscConfig+0x2b8>)
 8005e88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e8e:	f7fe ff27 	bl	8004ce0 <HAL_GetTick>
 8005e92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e94:	e011      	b.n	8005eba <HAL_RCC_OscConfig+0x2ce>
 8005e96:	bf00      	nop
 8005e98:	40023800 	.word	0x40023800
 8005e9c:	42470000 	.word	0x42470000
 8005ea0:	42470e80 	.word	0x42470e80
 8005ea4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ea8:	f7fe ff1a 	bl	8004ce0 <HAL_GetTick>
 8005eac:	4602      	mov	r2, r0
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	1ad3      	subs	r3, r2, r3
 8005eb2:	2b02      	cmp	r3, #2
 8005eb4:	d901      	bls.n	8005eba <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	e106      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eba:	4b85      	ldr	r3, [pc, #532]	; (80060d0 <HAL_RCC_OscConfig+0x4e4>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d0f0      	beq.n	8005ea8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d106      	bne.n	8005edc <HAL_RCC_OscConfig+0x2f0>
 8005ece:	4b81      	ldr	r3, [pc, #516]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ed2:	4a80      	ldr	r2, [pc, #512]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005ed4:	f043 0301 	orr.w	r3, r3, #1
 8005ed8:	6713      	str	r3, [r2, #112]	; 0x70
 8005eda:	e01c      	b.n	8005f16 <HAL_RCC_OscConfig+0x32a>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	2b05      	cmp	r3, #5
 8005ee2:	d10c      	bne.n	8005efe <HAL_RCC_OscConfig+0x312>
 8005ee4:	4b7b      	ldr	r3, [pc, #492]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ee8:	4a7a      	ldr	r2, [pc, #488]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005eea:	f043 0304 	orr.w	r3, r3, #4
 8005eee:	6713      	str	r3, [r2, #112]	; 0x70
 8005ef0:	4b78      	ldr	r3, [pc, #480]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005ef2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ef4:	4a77      	ldr	r2, [pc, #476]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005ef6:	f043 0301 	orr.w	r3, r3, #1
 8005efa:	6713      	str	r3, [r2, #112]	; 0x70
 8005efc:	e00b      	b.n	8005f16 <HAL_RCC_OscConfig+0x32a>
 8005efe:	4b75      	ldr	r3, [pc, #468]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f02:	4a74      	ldr	r2, [pc, #464]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005f04:	f023 0301 	bic.w	r3, r3, #1
 8005f08:	6713      	str	r3, [r2, #112]	; 0x70
 8005f0a:	4b72      	ldr	r3, [pc, #456]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f0e:	4a71      	ldr	r2, [pc, #452]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005f10:	f023 0304 	bic.w	r3, r3, #4
 8005f14:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d015      	beq.n	8005f4a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f1e:	f7fe fedf 	bl	8004ce0 <HAL_GetTick>
 8005f22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f24:	e00a      	b.n	8005f3c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f26:	f7fe fedb 	bl	8004ce0 <HAL_GetTick>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	1ad3      	subs	r3, r2, r3
 8005f30:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d901      	bls.n	8005f3c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005f38:	2303      	movs	r3, #3
 8005f3a:	e0c5      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f3c:	4b65      	ldr	r3, [pc, #404]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005f3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f40:	f003 0302 	and.w	r3, r3, #2
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d0ee      	beq.n	8005f26 <HAL_RCC_OscConfig+0x33a>
 8005f48:	e014      	b.n	8005f74 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f4a:	f7fe fec9 	bl	8004ce0 <HAL_GetTick>
 8005f4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f50:	e00a      	b.n	8005f68 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f52:	f7fe fec5 	bl	8004ce0 <HAL_GetTick>
 8005f56:	4602      	mov	r2, r0
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	1ad3      	subs	r3, r2, r3
 8005f5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d901      	bls.n	8005f68 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005f64:	2303      	movs	r3, #3
 8005f66:	e0af      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f68:	4b5a      	ldr	r3, [pc, #360]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005f6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1ee      	bne.n	8005f52 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f74:	7dfb      	ldrb	r3, [r7, #23]
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d105      	bne.n	8005f86 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f7a:	4b56      	ldr	r3, [pc, #344]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7e:	4a55      	ldr	r2, [pc, #340]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005f80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f84:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	699b      	ldr	r3, [r3, #24]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	f000 809b 	beq.w	80060c6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005f90:	4b50      	ldr	r3, [pc, #320]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	f003 030c 	and.w	r3, r3, #12
 8005f98:	2b08      	cmp	r3, #8
 8005f9a:	d05c      	beq.n	8006056 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	699b      	ldr	r3, [r3, #24]
 8005fa0:	2b02      	cmp	r3, #2
 8005fa2:	d141      	bne.n	8006028 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fa4:	4b4c      	ldr	r3, [pc, #304]	; (80060d8 <HAL_RCC_OscConfig+0x4ec>)
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005faa:	f7fe fe99 	bl	8004ce0 <HAL_GetTick>
 8005fae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fb0:	e008      	b.n	8005fc4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fb2:	f7fe fe95 	bl	8004ce0 <HAL_GetTick>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	1ad3      	subs	r3, r2, r3
 8005fbc:	2b02      	cmp	r3, #2
 8005fbe:	d901      	bls.n	8005fc4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	e081      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fc4:	4b43      	ldr	r3, [pc, #268]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d1f0      	bne.n	8005fb2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	69da      	ldr	r2, [r3, #28]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6a1b      	ldr	r3, [r3, #32]
 8005fd8:	431a      	orrs	r2, r3
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fde:	019b      	lsls	r3, r3, #6
 8005fe0:	431a      	orrs	r2, r3
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fe6:	085b      	lsrs	r3, r3, #1
 8005fe8:	3b01      	subs	r3, #1
 8005fea:	041b      	lsls	r3, r3, #16
 8005fec:	431a      	orrs	r2, r3
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ff2:	061b      	lsls	r3, r3, #24
 8005ff4:	4937      	ldr	r1, [pc, #220]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ffa:	4b37      	ldr	r3, [pc, #220]	; (80060d8 <HAL_RCC_OscConfig+0x4ec>)
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006000:	f7fe fe6e 	bl	8004ce0 <HAL_GetTick>
 8006004:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006006:	e008      	b.n	800601a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006008:	f7fe fe6a 	bl	8004ce0 <HAL_GetTick>
 800600c:	4602      	mov	r2, r0
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	1ad3      	subs	r3, r2, r3
 8006012:	2b02      	cmp	r3, #2
 8006014:	d901      	bls.n	800601a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006016:	2303      	movs	r3, #3
 8006018:	e056      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800601a:	4b2e      	ldr	r3, [pc, #184]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d0f0      	beq.n	8006008 <HAL_RCC_OscConfig+0x41c>
 8006026:	e04e      	b.n	80060c6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006028:	4b2b      	ldr	r3, [pc, #172]	; (80060d8 <HAL_RCC_OscConfig+0x4ec>)
 800602a:	2200      	movs	r2, #0
 800602c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800602e:	f7fe fe57 	bl	8004ce0 <HAL_GetTick>
 8006032:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006034:	e008      	b.n	8006048 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006036:	f7fe fe53 	bl	8004ce0 <HAL_GetTick>
 800603a:	4602      	mov	r2, r0
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	1ad3      	subs	r3, r2, r3
 8006040:	2b02      	cmp	r3, #2
 8006042:	d901      	bls.n	8006048 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006044:	2303      	movs	r3, #3
 8006046:	e03f      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006048:	4b22      	ldr	r3, [pc, #136]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006050:	2b00      	cmp	r3, #0
 8006052:	d1f0      	bne.n	8006036 <HAL_RCC_OscConfig+0x44a>
 8006054:	e037      	b.n	80060c6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	699b      	ldr	r3, [r3, #24]
 800605a:	2b01      	cmp	r3, #1
 800605c:	d101      	bne.n	8006062 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e032      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006062:	4b1c      	ldr	r3, [pc, #112]	; (80060d4 <HAL_RCC_OscConfig+0x4e8>)
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	699b      	ldr	r3, [r3, #24]
 800606c:	2b01      	cmp	r3, #1
 800606e:	d028      	beq.n	80060c2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800607a:	429a      	cmp	r2, r3
 800607c:	d121      	bne.n	80060c2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006088:	429a      	cmp	r2, r3
 800608a:	d11a      	bne.n	80060c2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800608c:	68fa      	ldr	r2, [r7, #12]
 800608e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006092:	4013      	ands	r3, r2
 8006094:	687a      	ldr	r2, [r7, #4]
 8006096:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006098:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800609a:	4293      	cmp	r3, r2
 800609c:	d111      	bne.n	80060c2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060a8:	085b      	lsrs	r3, r3, #1
 80060aa:	3b01      	subs	r3, #1
 80060ac:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060ae:	429a      	cmp	r2, r3
 80060b0:	d107      	bne.n	80060c2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060bc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060be:	429a      	cmp	r2, r3
 80060c0:	d001      	beq.n	80060c6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	e000      	b.n	80060c8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80060c6:	2300      	movs	r3, #0
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3718      	adds	r7, #24
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}
 80060d0:	40007000 	.word	0x40007000
 80060d4:	40023800 	.word	0x40023800
 80060d8:	42470060 	.word	0x42470060

080060dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
 80060e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d101      	bne.n	80060f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80060ec:	2301      	movs	r3, #1
 80060ee:	e0cc      	b.n	800628a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80060f0:	4b68      	ldr	r3, [pc, #416]	; (8006294 <HAL_RCC_ClockConfig+0x1b8>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f003 0307 	and.w	r3, r3, #7
 80060f8:	683a      	ldr	r2, [r7, #0]
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d90c      	bls.n	8006118 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060fe:	4b65      	ldr	r3, [pc, #404]	; (8006294 <HAL_RCC_ClockConfig+0x1b8>)
 8006100:	683a      	ldr	r2, [r7, #0]
 8006102:	b2d2      	uxtb	r2, r2
 8006104:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006106:	4b63      	ldr	r3, [pc, #396]	; (8006294 <HAL_RCC_ClockConfig+0x1b8>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 0307 	and.w	r3, r3, #7
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	429a      	cmp	r2, r3
 8006112:	d001      	beq.n	8006118 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	e0b8      	b.n	800628a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f003 0302 	and.w	r3, r3, #2
 8006120:	2b00      	cmp	r3, #0
 8006122:	d020      	beq.n	8006166 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f003 0304 	and.w	r3, r3, #4
 800612c:	2b00      	cmp	r3, #0
 800612e:	d005      	beq.n	800613c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006130:	4b59      	ldr	r3, [pc, #356]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	4a58      	ldr	r2, [pc, #352]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 8006136:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800613a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0308 	and.w	r3, r3, #8
 8006144:	2b00      	cmp	r3, #0
 8006146:	d005      	beq.n	8006154 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006148:	4b53      	ldr	r3, [pc, #332]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	4a52      	ldr	r2, [pc, #328]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 800614e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006152:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006154:	4b50      	ldr	r3, [pc, #320]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	494d      	ldr	r1, [pc, #308]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 8006162:	4313      	orrs	r3, r2
 8006164:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 0301 	and.w	r3, r3, #1
 800616e:	2b00      	cmp	r3, #0
 8006170:	d044      	beq.n	80061fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	2b01      	cmp	r3, #1
 8006178:	d107      	bne.n	800618a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800617a:	4b47      	ldr	r3, [pc, #284]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006182:	2b00      	cmp	r3, #0
 8006184:	d119      	bne.n	80061ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e07f      	b.n	800628a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	2b02      	cmp	r3, #2
 8006190:	d003      	beq.n	800619a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006196:	2b03      	cmp	r3, #3
 8006198:	d107      	bne.n	80061aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800619a:	4b3f      	ldr	r3, [pc, #252]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d109      	bne.n	80061ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	e06f      	b.n	800628a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061aa:	4b3b      	ldr	r3, [pc, #236]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f003 0302 	and.w	r3, r3, #2
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d101      	bne.n	80061ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	e067      	b.n	800628a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80061ba:	4b37      	ldr	r3, [pc, #220]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f023 0203 	bic.w	r2, r3, #3
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	4934      	ldr	r1, [pc, #208]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 80061c8:	4313      	orrs	r3, r2
 80061ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061cc:	f7fe fd88 	bl	8004ce0 <HAL_GetTick>
 80061d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061d2:	e00a      	b.n	80061ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061d4:	f7fe fd84 	bl	8004ce0 <HAL_GetTick>
 80061d8:	4602      	mov	r2, r0
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	1ad3      	subs	r3, r2, r3
 80061de:	f241 3288 	movw	r2, #5000	; 0x1388
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d901      	bls.n	80061ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80061e6:	2303      	movs	r3, #3
 80061e8:	e04f      	b.n	800628a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061ea:	4b2b      	ldr	r3, [pc, #172]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	f003 020c 	and.w	r2, r3, #12
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	009b      	lsls	r3, r3, #2
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d1eb      	bne.n	80061d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80061fc:	4b25      	ldr	r3, [pc, #148]	; (8006294 <HAL_RCC_ClockConfig+0x1b8>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f003 0307 	and.w	r3, r3, #7
 8006204:	683a      	ldr	r2, [r7, #0]
 8006206:	429a      	cmp	r2, r3
 8006208:	d20c      	bcs.n	8006224 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800620a:	4b22      	ldr	r3, [pc, #136]	; (8006294 <HAL_RCC_ClockConfig+0x1b8>)
 800620c:	683a      	ldr	r2, [r7, #0]
 800620e:	b2d2      	uxtb	r2, r2
 8006210:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006212:	4b20      	ldr	r3, [pc, #128]	; (8006294 <HAL_RCC_ClockConfig+0x1b8>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f003 0307 	and.w	r3, r3, #7
 800621a:	683a      	ldr	r2, [r7, #0]
 800621c:	429a      	cmp	r2, r3
 800621e:	d001      	beq.n	8006224 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	e032      	b.n	800628a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f003 0304 	and.w	r3, r3, #4
 800622c:	2b00      	cmp	r3, #0
 800622e:	d008      	beq.n	8006242 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006230:	4b19      	ldr	r3, [pc, #100]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	4916      	ldr	r1, [pc, #88]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 800623e:	4313      	orrs	r3, r2
 8006240:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f003 0308 	and.w	r3, r3, #8
 800624a:	2b00      	cmp	r3, #0
 800624c:	d009      	beq.n	8006262 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800624e:	4b12      	ldr	r3, [pc, #72]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	691b      	ldr	r3, [r3, #16]
 800625a:	00db      	lsls	r3, r3, #3
 800625c:	490e      	ldr	r1, [pc, #56]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 800625e:	4313      	orrs	r3, r2
 8006260:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006262:	f000 f821 	bl	80062a8 <HAL_RCC_GetSysClockFreq>
 8006266:	4602      	mov	r2, r0
 8006268:	4b0b      	ldr	r3, [pc, #44]	; (8006298 <HAL_RCC_ClockConfig+0x1bc>)
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	091b      	lsrs	r3, r3, #4
 800626e:	f003 030f 	and.w	r3, r3, #15
 8006272:	490a      	ldr	r1, [pc, #40]	; (800629c <HAL_RCC_ClockConfig+0x1c0>)
 8006274:	5ccb      	ldrb	r3, [r1, r3]
 8006276:	fa22 f303 	lsr.w	r3, r2, r3
 800627a:	4a09      	ldr	r2, [pc, #36]	; (80062a0 <HAL_RCC_ClockConfig+0x1c4>)
 800627c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800627e:	4b09      	ldr	r3, [pc, #36]	; (80062a4 <HAL_RCC_ClockConfig+0x1c8>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4618      	mov	r0, r3
 8006284:	f7fe fce8 	bl	8004c58 <HAL_InitTick>

  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	4618      	mov	r0, r3
 800628c:	3710      	adds	r7, #16
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}
 8006292:	bf00      	nop
 8006294:	40023c00 	.word	0x40023c00
 8006298:	40023800 	.word	0x40023800
 800629c:	08009478 	.word	0x08009478
 80062a0:	20000000 	.word	0x20000000
 80062a4:	20000004 	.word	0x20000004

080062a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80062ac:	b084      	sub	sp, #16
 80062ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80062b0:	2300      	movs	r3, #0
 80062b2:	607b      	str	r3, [r7, #4]
 80062b4:	2300      	movs	r3, #0
 80062b6:	60fb      	str	r3, [r7, #12]
 80062b8:	2300      	movs	r3, #0
 80062ba:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80062bc:	2300      	movs	r3, #0
 80062be:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80062c0:	4b67      	ldr	r3, [pc, #412]	; (8006460 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	f003 030c 	and.w	r3, r3, #12
 80062c8:	2b08      	cmp	r3, #8
 80062ca:	d00d      	beq.n	80062e8 <HAL_RCC_GetSysClockFreq+0x40>
 80062cc:	2b08      	cmp	r3, #8
 80062ce:	f200 80bd 	bhi.w	800644c <HAL_RCC_GetSysClockFreq+0x1a4>
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d002      	beq.n	80062dc <HAL_RCC_GetSysClockFreq+0x34>
 80062d6:	2b04      	cmp	r3, #4
 80062d8:	d003      	beq.n	80062e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80062da:	e0b7      	b.n	800644c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80062dc:	4b61      	ldr	r3, [pc, #388]	; (8006464 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80062de:	60bb      	str	r3, [r7, #8]
       break;
 80062e0:	e0b7      	b.n	8006452 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80062e2:	4b61      	ldr	r3, [pc, #388]	; (8006468 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80062e4:	60bb      	str	r3, [r7, #8]
      break;
 80062e6:	e0b4      	b.n	8006452 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80062e8:	4b5d      	ldr	r3, [pc, #372]	; (8006460 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80062f0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80062f2:	4b5b      	ldr	r3, [pc, #364]	; (8006460 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d04d      	beq.n	800639a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80062fe:	4b58      	ldr	r3, [pc, #352]	; (8006460 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	099b      	lsrs	r3, r3, #6
 8006304:	461a      	mov	r2, r3
 8006306:	f04f 0300 	mov.w	r3, #0
 800630a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800630e:	f04f 0100 	mov.w	r1, #0
 8006312:	ea02 0800 	and.w	r8, r2, r0
 8006316:	ea03 0901 	and.w	r9, r3, r1
 800631a:	4640      	mov	r0, r8
 800631c:	4649      	mov	r1, r9
 800631e:	f04f 0200 	mov.w	r2, #0
 8006322:	f04f 0300 	mov.w	r3, #0
 8006326:	014b      	lsls	r3, r1, #5
 8006328:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800632c:	0142      	lsls	r2, r0, #5
 800632e:	4610      	mov	r0, r2
 8006330:	4619      	mov	r1, r3
 8006332:	ebb0 0008 	subs.w	r0, r0, r8
 8006336:	eb61 0109 	sbc.w	r1, r1, r9
 800633a:	f04f 0200 	mov.w	r2, #0
 800633e:	f04f 0300 	mov.w	r3, #0
 8006342:	018b      	lsls	r3, r1, #6
 8006344:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006348:	0182      	lsls	r2, r0, #6
 800634a:	1a12      	subs	r2, r2, r0
 800634c:	eb63 0301 	sbc.w	r3, r3, r1
 8006350:	f04f 0000 	mov.w	r0, #0
 8006354:	f04f 0100 	mov.w	r1, #0
 8006358:	00d9      	lsls	r1, r3, #3
 800635a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800635e:	00d0      	lsls	r0, r2, #3
 8006360:	4602      	mov	r2, r0
 8006362:	460b      	mov	r3, r1
 8006364:	eb12 0208 	adds.w	r2, r2, r8
 8006368:	eb43 0309 	adc.w	r3, r3, r9
 800636c:	f04f 0000 	mov.w	r0, #0
 8006370:	f04f 0100 	mov.w	r1, #0
 8006374:	0259      	lsls	r1, r3, #9
 8006376:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800637a:	0250      	lsls	r0, r2, #9
 800637c:	4602      	mov	r2, r0
 800637e:	460b      	mov	r3, r1
 8006380:	4610      	mov	r0, r2
 8006382:	4619      	mov	r1, r3
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	461a      	mov	r2, r3
 8006388:	f04f 0300 	mov.w	r3, #0
 800638c:	f7fa fb96 	bl	8000abc <__aeabi_uldivmod>
 8006390:	4602      	mov	r2, r0
 8006392:	460b      	mov	r3, r1
 8006394:	4613      	mov	r3, r2
 8006396:	60fb      	str	r3, [r7, #12]
 8006398:	e04a      	b.n	8006430 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800639a:	4b31      	ldr	r3, [pc, #196]	; (8006460 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	099b      	lsrs	r3, r3, #6
 80063a0:	461a      	mov	r2, r3
 80063a2:	f04f 0300 	mov.w	r3, #0
 80063a6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80063aa:	f04f 0100 	mov.w	r1, #0
 80063ae:	ea02 0400 	and.w	r4, r2, r0
 80063b2:	ea03 0501 	and.w	r5, r3, r1
 80063b6:	4620      	mov	r0, r4
 80063b8:	4629      	mov	r1, r5
 80063ba:	f04f 0200 	mov.w	r2, #0
 80063be:	f04f 0300 	mov.w	r3, #0
 80063c2:	014b      	lsls	r3, r1, #5
 80063c4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80063c8:	0142      	lsls	r2, r0, #5
 80063ca:	4610      	mov	r0, r2
 80063cc:	4619      	mov	r1, r3
 80063ce:	1b00      	subs	r0, r0, r4
 80063d0:	eb61 0105 	sbc.w	r1, r1, r5
 80063d4:	f04f 0200 	mov.w	r2, #0
 80063d8:	f04f 0300 	mov.w	r3, #0
 80063dc:	018b      	lsls	r3, r1, #6
 80063de:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80063e2:	0182      	lsls	r2, r0, #6
 80063e4:	1a12      	subs	r2, r2, r0
 80063e6:	eb63 0301 	sbc.w	r3, r3, r1
 80063ea:	f04f 0000 	mov.w	r0, #0
 80063ee:	f04f 0100 	mov.w	r1, #0
 80063f2:	00d9      	lsls	r1, r3, #3
 80063f4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80063f8:	00d0      	lsls	r0, r2, #3
 80063fa:	4602      	mov	r2, r0
 80063fc:	460b      	mov	r3, r1
 80063fe:	1912      	adds	r2, r2, r4
 8006400:	eb45 0303 	adc.w	r3, r5, r3
 8006404:	f04f 0000 	mov.w	r0, #0
 8006408:	f04f 0100 	mov.w	r1, #0
 800640c:	0299      	lsls	r1, r3, #10
 800640e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006412:	0290      	lsls	r0, r2, #10
 8006414:	4602      	mov	r2, r0
 8006416:	460b      	mov	r3, r1
 8006418:	4610      	mov	r0, r2
 800641a:	4619      	mov	r1, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	461a      	mov	r2, r3
 8006420:	f04f 0300 	mov.w	r3, #0
 8006424:	f7fa fb4a 	bl	8000abc <__aeabi_uldivmod>
 8006428:	4602      	mov	r2, r0
 800642a:	460b      	mov	r3, r1
 800642c:	4613      	mov	r3, r2
 800642e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006430:	4b0b      	ldr	r3, [pc, #44]	; (8006460 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	0c1b      	lsrs	r3, r3, #16
 8006436:	f003 0303 	and.w	r3, r3, #3
 800643a:	3301      	adds	r3, #1
 800643c:	005b      	lsls	r3, r3, #1
 800643e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006440:	68fa      	ldr	r2, [r7, #12]
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	fbb2 f3f3 	udiv	r3, r2, r3
 8006448:	60bb      	str	r3, [r7, #8]
      break;
 800644a:	e002      	b.n	8006452 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800644c:	4b05      	ldr	r3, [pc, #20]	; (8006464 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800644e:	60bb      	str	r3, [r7, #8]
      break;
 8006450:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006452:	68bb      	ldr	r3, [r7, #8]
}
 8006454:	4618      	mov	r0, r3
 8006456:	3710      	adds	r7, #16
 8006458:	46bd      	mov	sp, r7
 800645a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800645e:	bf00      	nop
 8006460:	40023800 	.word	0x40023800
 8006464:	00f42400 	.word	0x00f42400
 8006468:	007a1200 	.word	0x007a1200

0800646c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800646c:	b480      	push	{r7}
 800646e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006470:	4b03      	ldr	r3, [pc, #12]	; (8006480 <HAL_RCC_GetHCLKFreq+0x14>)
 8006472:	681b      	ldr	r3, [r3, #0]
}
 8006474:	4618      	mov	r0, r3
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	20000000 	.word	0x20000000

08006484 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006488:	f7ff fff0 	bl	800646c <HAL_RCC_GetHCLKFreq>
 800648c:	4602      	mov	r2, r0
 800648e:	4b05      	ldr	r3, [pc, #20]	; (80064a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	0a9b      	lsrs	r3, r3, #10
 8006494:	f003 0307 	and.w	r3, r3, #7
 8006498:	4903      	ldr	r1, [pc, #12]	; (80064a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800649a:	5ccb      	ldrb	r3, [r1, r3]
 800649c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	40023800 	.word	0x40023800
 80064a8:	08009488 	.word	0x08009488

080064ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80064b0:	f7ff ffdc 	bl	800646c <HAL_RCC_GetHCLKFreq>
 80064b4:	4602      	mov	r2, r0
 80064b6:	4b05      	ldr	r3, [pc, #20]	; (80064cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	0b5b      	lsrs	r3, r3, #13
 80064bc:	f003 0307 	and.w	r3, r3, #7
 80064c0:	4903      	ldr	r1, [pc, #12]	; (80064d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80064c2:	5ccb      	ldrb	r3, [r1, r3]
 80064c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	bd80      	pop	{r7, pc}
 80064cc:	40023800 	.word	0x40023800
 80064d0:	08009488 	.word	0x08009488

080064d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b082      	sub	sp, #8
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d101      	bne.n	80064e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e041      	b.n	800656a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d106      	bne.n	8006500 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f7fe f824 	bl	8004548 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2202      	movs	r2, #2
 8006504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	3304      	adds	r3, #4
 8006510:	4619      	mov	r1, r3
 8006512:	4610      	mov	r0, r2
 8006514:	f000 fb42 	bl	8006b9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2201      	movs	r2, #1
 800651c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2201      	movs	r2, #1
 800652c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2201      	movs	r2, #1
 8006534:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2201      	movs	r2, #1
 800653c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2201      	movs	r2, #1
 8006554:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2201      	movs	r2, #1
 800655c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2201      	movs	r2, #1
 8006564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006568:	2300      	movs	r3, #0
}
 800656a:	4618      	mov	r0, r3
 800656c:	3708      	adds	r7, #8
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
	...

08006574 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006574:	b480      	push	{r7}
 8006576:	b085      	sub	sp, #20
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006582:	b2db      	uxtb	r3, r3
 8006584:	2b01      	cmp	r3, #1
 8006586:	d001      	beq.n	800658c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e046      	b.n	800661a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2202      	movs	r2, #2
 8006590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a23      	ldr	r2, [pc, #140]	; (8006628 <HAL_TIM_Base_Start+0xb4>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d022      	beq.n	80065e4 <HAL_TIM_Base_Start+0x70>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065a6:	d01d      	beq.n	80065e4 <HAL_TIM_Base_Start+0x70>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a1f      	ldr	r2, [pc, #124]	; (800662c <HAL_TIM_Base_Start+0xb8>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d018      	beq.n	80065e4 <HAL_TIM_Base_Start+0x70>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a1e      	ldr	r2, [pc, #120]	; (8006630 <HAL_TIM_Base_Start+0xbc>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d013      	beq.n	80065e4 <HAL_TIM_Base_Start+0x70>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a1c      	ldr	r2, [pc, #112]	; (8006634 <HAL_TIM_Base_Start+0xc0>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d00e      	beq.n	80065e4 <HAL_TIM_Base_Start+0x70>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a1b      	ldr	r2, [pc, #108]	; (8006638 <HAL_TIM_Base_Start+0xc4>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d009      	beq.n	80065e4 <HAL_TIM_Base_Start+0x70>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a19      	ldr	r2, [pc, #100]	; (800663c <HAL_TIM_Base_Start+0xc8>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d004      	beq.n	80065e4 <HAL_TIM_Base_Start+0x70>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a18      	ldr	r2, [pc, #96]	; (8006640 <HAL_TIM_Base_Start+0xcc>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d111      	bne.n	8006608 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	f003 0307 	and.w	r3, r3, #7
 80065ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2b06      	cmp	r3, #6
 80065f4:	d010      	beq.n	8006618 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f042 0201 	orr.w	r2, r2, #1
 8006604:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006606:	e007      	b.n	8006618 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f042 0201 	orr.w	r2, r2, #1
 8006616:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	3714      	adds	r7, #20
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	40010000 	.word	0x40010000
 800662c:	40000400 	.word	0x40000400
 8006630:	40000800 	.word	0x40000800
 8006634:	40000c00 	.word	0x40000c00
 8006638:	40010400 	.word	0x40010400
 800663c:	40014000 	.word	0x40014000
 8006640:	40001800 	.word	0x40001800

08006644 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b082      	sub	sp, #8
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d101      	bne.n	8006656 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	e041      	b.n	80066da <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800665c:	b2db      	uxtb	r3, r3
 800665e:	2b00      	cmp	r3, #0
 8006660:	d106      	bne.n	8006670 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2200      	movs	r2, #0
 8006666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f000 f839 	bl	80066e2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2202      	movs	r2, #2
 8006674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	3304      	adds	r3, #4
 8006680:	4619      	mov	r1, r3
 8006682:	4610      	mov	r0, r2
 8006684:	f000 fa8a 	bl	8006b9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2201      	movs	r2, #1
 800668c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066d8:	2300      	movs	r3, #0
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3708      	adds	r7, #8
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}

080066e2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80066e2:	b480      	push	{r7}
 80066e4:	b083      	sub	sp, #12
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80066ea:	bf00      	nop
 80066ec:	370c      	adds	r7, #12
 80066ee:	46bd      	mov	sp, r7
 80066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f4:	4770      	bx	lr
	...

080066f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b084      	sub	sp, #16
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d109      	bne.n	800671c <HAL_TIM_PWM_Start+0x24>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800670e:	b2db      	uxtb	r3, r3
 8006710:	2b01      	cmp	r3, #1
 8006712:	bf14      	ite	ne
 8006714:	2301      	movne	r3, #1
 8006716:	2300      	moveq	r3, #0
 8006718:	b2db      	uxtb	r3, r3
 800671a:	e022      	b.n	8006762 <HAL_TIM_PWM_Start+0x6a>
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	2b04      	cmp	r3, #4
 8006720:	d109      	bne.n	8006736 <HAL_TIM_PWM_Start+0x3e>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006728:	b2db      	uxtb	r3, r3
 800672a:	2b01      	cmp	r3, #1
 800672c:	bf14      	ite	ne
 800672e:	2301      	movne	r3, #1
 8006730:	2300      	moveq	r3, #0
 8006732:	b2db      	uxtb	r3, r3
 8006734:	e015      	b.n	8006762 <HAL_TIM_PWM_Start+0x6a>
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	2b08      	cmp	r3, #8
 800673a:	d109      	bne.n	8006750 <HAL_TIM_PWM_Start+0x58>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006742:	b2db      	uxtb	r3, r3
 8006744:	2b01      	cmp	r3, #1
 8006746:	bf14      	ite	ne
 8006748:	2301      	movne	r3, #1
 800674a:	2300      	moveq	r3, #0
 800674c:	b2db      	uxtb	r3, r3
 800674e:	e008      	b.n	8006762 <HAL_TIM_PWM_Start+0x6a>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006756:	b2db      	uxtb	r3, r3
 8006758:	2b01      	cmp	r3, #1
 800675a:	bf14      	ite	ne
 800675c:	2301      	movne	r3, #1
 800675e:	2300      	moveq	r3, #0
 8006760:	b2db      	uxtb	r3, r3
 8006762:	2b00      	cmp	r3, #0
 8006764:	d001      	beq.n	800676a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e07c      	b.n	8006864 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d104      	bne.n	800677a <HAL_TIM_PWM_Start+0x82>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2202      	movs	r2, #2
 8006774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006778:	e013      	b.n	80067a2 <HAL_TIM_PWM_Start+0xaa>
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	2b04      	cmp	r3, #4
 800677e:	d104      	bne.n	800678a <HAL_TIM_PWM_Start+0x92>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2202      	movs	r2, #2
 8006784:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006788:	e00b      	b.n	80067a2 <HAL_TIM_PWM_Start+0xaa>
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	2b08      	cmp	r3, #8
 800678e:	d104      	bne.n	800679a <HAL_TIM_PWM_Start+0xa2>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2202      	movs	r2, #2
 8006794:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006798:	e003      	b.n	80067a2 <HAL_TIM_PWM_Start+0xaa>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2202      	movs	r2, #2
 800679e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	2201      	movs	r2, #1
 80067a8:	6839      	ldr	r1, [r7, #0]
 80067aa:	4618      	mov	r0, r3
 80067ac:	f000 fce0 	bl	8007170 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a2d      	ldr	r2, [pc, #180]	; (800686c <HAL_TIM_PWM_Start+0x174>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d004      	beq.n	80067c4 <HAL_TIM_PWM_Start+0xcc>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a2c      	ldr	r2, [pc, #176]	; (8006870 <HAL_TIM_PWM_Start+0x178>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d101      	bne.n	80067c8 <HAL_TIM_PWM_Start+0xd0>
 80067c4:	2301      	movs	r3, #1
 80067c6:	e000      	b.n	80067ca <HAL_TIM_PWM_Start+0xd2>
 80067c8:	2300      	movs	r3, #0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d007      	beq.n	80067de <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80067dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a22      	ldr	r2, [pc, #136]	; (800686c <HAL_TIM_PWM_Start+0x174>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d022      	beq.n	800682e <HAL_TIM_PWM_Start+0x136>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067f0:	d01d      	beq.n	800682e <HAL_TIM_PWM_Start+0x136>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a1f      	ldr	r2, [pc, #124]	; (8006874 <HAL_TIM_PWM_Start+0x17c>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d018      	beq.n	800682e <HAL_TIM_PWM_Start+0x136>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a1d      	ldr	r2, [pc, #116]	; (8006878 <HAL_TIM_PWM_Start+0x180>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d013      	beq.n	800682e <HAL_TIM_PWM_Start+0x136>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a1c      	ldr	r2, [pc, #112]	; (800687c <HAL_TIM_PWM_Start+0x184>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d00e      	beq.n	800682e <HAL_TIM_PWM_Start+0x136>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a16      	ldr	r2, [pc, #88]	; (8006870 <HAL_TIM_PWM_Start+0x178>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d009      	beq.n	800682e <HAL_TIM_PWM_Start+0x136>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a18      	ldr	r2, [pc, #96]	; (8006880 <HAL_TIM_PWM_Start+0x188>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d004      	beq.n	800682e <HAL_TIM_PWM_Start+0x136>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a16      	ldr	r2, [pc, #88]	; (8006884 <HAL_TIM_PWM_Start+0x18c>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d111      	bne.n	8006852 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	f003 0307 	and.w	r3, r3, #7
 8006838:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2b06      	cmp	r3, #6
 800683e:	d010      	beq.n	8006862 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f042 0201 	orr.w	r2, r2, #1
 800684e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006850:	e007      	b.n	8006862 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f042 0201 	orr.w	r2, r2, #1
 8006860:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	3710      	adds	r7, #16
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}
 800686c:	40010000 	.word	0x40010000
 8006870:	40010400 	.word	0x40010400
 8006874:	40000400 	.word	0x40000400
 8006878:	40000800 	.word	0x40000800
 800687c:	40000c00 	.word	0x40000c00
 8006880:	40014000 	.word	0x40014000
 8006884:	40001800 	.word	0x40001800

08006888 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b086      	sub	sp, #24
 800688c:	af00      	add	r7, sp, #0
 800688e:	60f8      	str	r0, [r7, #12]
 8006890:	60b9      	str	r1, [r7, #8]
 8006892:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006894:	2300      	movs	r3, #0
 8006896:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d101      	bne.n	80068a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80068a2:	2302      	movs	r3, #2
 80068a4:	e0ae      	b.n	8006a04 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2201      	movs	r2, #1
 80068aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2b0c      	cmp	r3, #12
 80068b2:	f200 809f 	bhi.w	80069f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80068b6:	a201      	add	r2, pc, #4	; (adr r2, 80068bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80068b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068bc:	080068f1 	.word	0x080068f1
 80068c0:	080069f5 	.word	0x080069f5
 80068c4:	080069f5 	.word	0x080069f5
 80068c8:	080069f5 	.word	0x080069f5
 80068cc:	08006931 	.word	0x08006931
 80068d0:	080069f5 	.word	0x080069f5
 80068d4:	080069f5 	.word	0x080069f5
 80068d8:	080069f5 	.word	0x080069f5
 80068dc:	08006973 	.word	0x08006973
 80068e0:	080069f5 	.word	0x080069f5
 80068e4:	080069f5 	.word	0x080069f5
 80068e8:	080069f5 	.word	0x080069f5
 80068ec:	080069b3 	.word	0x080069b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	68b9      	ldr	r1, [r7, #8]
 80068f6:	4618      	mov	r0, r3
 80068f8:	f000 f9f0 	bl	8006cdc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	699a      	ldr	r2, [r3, #24]
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f042 0208 	orr.w	r2, r2, #8
 800690a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	699a      	ldr	r2, [r3, #24]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f022 0204 	bic.w	r2, r2, #4
 800691a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	6999      	ldr	r1, [r3, #24]
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	691a      	ldr	r2, [r3, #16]
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	430a      	orrs	r2, r1
 800692c:	619a      	str	r2, [r3, #24]
      break;
 800692e:	e064      	b.n	80069fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	68b9      	ldr	r1, [r7, #8]
 8006936:	4618      	mov	r0, r3
 8006938:	f000 fa40 	bl	8006dbc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	699a      	ldr	r2, [r3, #24]
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800694a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	699a      	ldr	r2, [r3, #24]
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800695a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	6999      	ldr	r1, [r3, #24]
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	691b      	ldr	r3, [r3, #16]
 8006966:	021a      	lsls	r2, r3, #8
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	430a      	orrs	r2, r1
 800696e:	619a      	str	r2, [r3, #24]
      break;
 8006970:	e043      	b.n	80069fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	68b9      	ldr	r1, [r7, #8]
 8006978:	4618      	mov	r0, r3
 800697a:	f000 fa95 	bl	8006ea8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	69da      	ldr	r2, [r3, #28]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f042 0208 	orr.w	r2, r2, #8
 800698c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	69da      	ldr	r2, [r3, #28]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f022 0204 	bic.w	r2, r2, #4
 800699c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	69d9      	ldr	r1, [r3, #28]
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	691a      	ldr	r2, [r3, #16]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	430a      	orrs	r2, r1
 80069ae:	61da      	str	r2, [r3, #28]
      break;
 80069b0:	e023      	b.n	80069fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68b9      	ldr	r1, [r7, #8]
 80069b8:	4618      	mov	r0, r3
 80069ba:	f000 fae9 	bl	8006f90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	69da      	ldr	r2, [r3, #28]
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	69da      	ldr	r2, [r3, #28]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	69d9      	ldr	r1, [r3, #28]
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	691b      	ldr	r3, [r3, #16]
 80069e8:	021a      	lsls	r2, r3, #8
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	430a      	orrs	r2, r1
 80069f0:	61da      	str	r2, [r3, #28]
      break;
 80069f2:	e002      	b.n	80069fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	75fb      	strb	r3, [r7, #23]
      break;
 80069f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2200      	movs	r2, #0
 80069fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a02:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3718      	adds	r7, #24
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}

08006a0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b084      	sub	sp, #16
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a16:	2300      	movs	r3, #0
 8006a18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d101      	bne.n	8006a28 <HAL_TIM_ConfigClockSource+0x1c>
 8006a24:	2302      	movs	r3, #2
 8006a26:	e0b4      	b.n	8006b92 <HAL_TIM_ConfigClockSource+0x186>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2202      	movs	r2, #2
 8006a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006a46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a4e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	68ba      	ldr	r2, [r7, #8]
 8006a56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a60:	d03e      	beq.n	8006ae0 <HAL_TIM_ConfigClockSource+0xd4>
 8006a62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a66:	f200 8087 	bhi.w	8006b78 <HAL_TIM_ConfigClockSource+0x16c>
 8006a6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a6e:	f000 8086 	beq.w	8006b7e <HAL_TIM_ConfigClockSource+0x172>
 8006a72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a76:	d87f      	bhi.n	8006b78 <HAL_TIM_ConfigClockSource+0x16c>
 8006a78:	2b70      	cmp	r3, #112	; 0x70
 8006a7a:	d01a      	beq.n	8006ab2 <HAL_TIM_ConfigClockSource+0xa6>
 8006a7c:	2b70      	cmp	r3, #112	; 0x70
 8006a7e:	d87b      	bhi.n	8006b78 <HAL_TIM_ConfigClockSource+0x16c>
 8006a80:	2b60      	cmp	r3, #96	; 0x60
 8006a82:	d050      	beq.n	8006b26 <HAL_TIM_ConfigClockSource+0x11a>
 8006a84:	2b60      	cmp	r3, #96	; 0x60
 8006a86:	d877      	bhi.n	8006b78 <HAL_TIM_ConfigClockSource+0x16c>
 8006a88:	2b50      	cmp	r3, #80	; 0x50
 8006a8a:	d03c      	beq.n	8006b06 <HAL_TIM_ConfigClockSource+0xfa>
 8006a8c:	2b50      	cmp	r3, #80	; 0x50
 8006a8e:	d873      	bhi.n	8006b78 <HAL_TIM_ConfigClockSource+0x16c>
 8006a90:	2b40      	cmp	r3, #64	; 0x40
 8006a92:	d058      	beq.n	8006b46 <HAL_TIM_ConfigClockSource+0x13a>
 8006a94:	2b40      	cmp	r3, #64	; 0x40
 8006a96:	d86f      	bhi.n	8006b78 <HAL_TIM_ConfigClockSource+0x16c>
 8006a98:	2b30      	cmp	r3, #48	; 0x30
 8006a9a:	d064      	beq.n	8006b66 <HAL_TIM_ConfigClockSource+0x15a>
 8006a9c:	2b30      	cmp	r3, #48	; 0x30
 8006a9e:	d86b      	bhi.n	8006b78 <HAL_TIM_ConfigClockSource+0x16c>
 8006aa0:	2b20      	cmp	r3, #32
 8006aa2:	d060      	beq.n	8006b66 <HAL_TIM_ConfigClockSource+0x15a>
 8006aa4:	2b20      	cmp	r3, #32
 8006aa6:	d867      	bhi.n	8006b78 <HAL_TIM_ConfigClockSource+0x16c>
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d05c      	beq.n	8006b66 <HAL_TIM_ConfigClockSource+0x15a>
 8006aac:	2b10      	cmp	r3, #16
 8006aae:	d05a      	beq.n	8006b66 <HAL_TIM_ConfigClockSource+0x15a>
 8006ab0:	e062      	b.n	8006b78 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6818      	ldr	r0, [r3, #0]
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	6899      	ldr	r1, [r3, #8]
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	685a      	ldr	r2, [r3, #4]
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	68db      	ldr	r3, [r3, #12]
 8006ac2:	f000 fb35 	bl	8007130 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006ad4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68ba      	ldr	r2, [r7, #8]
 8006adc:	609a      	str	r2, [r3, #8]
      break;
 8006ade:	e04f      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6818      	ldr	r0, [r3, #0]
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	6899      	ldr	r1, [r3, #8]
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	685a      	ldr	r2, [r3, #4]
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	68db      	ldr	r3, [r3, #12]
 8006af0:	f000 fb1e 	bl	8007130 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	689a      	ldr	r2, [r3, #8]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006b02:	609a      	str	r2, [r3, #8]
      break;
 8006b04:	e03c      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6818      	ldr	r0, [r3, #0]
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	6859      	ldr	r1, [r3, #4]
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	461a      	mov	r2, r3
 8006b14:	f000 fa92 	bl	800703c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	2150      	movs	r1, #80	; 0x50
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f000 faeb 	bl	80070fa <TIM_ITRx_SetConfig>
      break;
 8006b24:	e02c      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6818      	ldr	r0, [r3, #0]
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	6859      	ldr	r1, [r3, #4]
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	461a      	mov	r2, r3
 8006b34:	f000 fab1 	bl	800709a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	2160      	movs	r1, #96	; 0x60
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f000 fadb 	bl	80070fa <TIM_ITRx_SetConfig>
      break;
 8006b44:	e01c      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6818      	ldr	r0, [r3, #0]
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	6859      	ldr	r1, [r3, #4]
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	461a      	mov	r2, r3
 8006b54:	f000 fa72 	bl	800703c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	2140      	movs	r1, #64	; 0x40
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f000 facb 	bl	80070fa <TIM_ITRx_SetConfig>
      break;
 8006b64:	e00c      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4619      	mov	r1, r3
 8006b70:	4610      	mov	r0, r2
 8006b72:	f000 fac2 	bl	80070fa <TIM_ITRx_SetConfig>
      break;
 8006b76:	e003      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	73fb      	strb	r3, [r7, #15]
      break;
 8006b7c:	e000      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006b7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2201      	movs	r2, #1
 8006b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3710      	adds	r7, #16
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
	...

08006b9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b085      	sub	sp, #20
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
 8006ba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4a40      	ldr	r2, [pc, #256]	; (8006cb0 <TIM_Base_SetConfig+0x114>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d013      	beq.n	8006bdc <TIM_Base_SetConfig+0x40>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bba:	d00f      	beq.n	8006bdc <TIM_Base_SetConfig+0x40>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	4a3d      	ldr	r2, [pc, #244]	; (8006cb4 <TIM_Base_SetConfig+0x118>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d00b      	beq.n	8006bdc <TIM_Base_SetConfig+0x40>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	4a3c      	ldr	r2, [pc, #240]	; (8006cb8 <TIM_Base_SetConfig+0x11c>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d007      	beq.n	8006bdc <TIM_Base_SetConfig+0x40>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4a3b      	ldr	r2, [pc, #236]	; (8006cbc <TIM_Base_SetConfig+0x120>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d003      	beq.n	8006bdc <TIM_Base_SetConfig+0x40>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a3a      	ldr	r2, [pc, #232]	; (8006cc0 <TIM_Base_SetConfig+0x124>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d108      	bne.n	8006bee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006be2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	68fa      	ldr	r2, [r7, #12]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	4a2f      	ldr	r2, [pc, #188]	; (8006cb0 <TIM_Base_SetConfig+0x114>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d02b      	beq.n	8006c4e <TIM_Base_SetConfig+0xb2>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bfc:	d027      	beq.n	8006c4e <TIM_Base_SetConfig+0xb2>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	4a2c      	ldr	r2, [pc, #176]	; (8006cb4 <TIM_Base_SetConfig+0x118>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d023      	beq.n	8006c4e <TIM_Base_SetConfig+0xb2>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	4a2b      	ldr	r2, [pc, #172]	; (8006cb8 <TIM_Base_SetConfig+0x11c>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d01f      	beq.n	8006c4e <TIM_Base_SetConfig+0xb2>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	4a2a      	ldr	r2, [pc, #168]	; (8006cbc <TIM_Base_SetConfig+0x120>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d01b      	beq.n	8006c4e <TIM_Base_SetConfig+0xb2>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a29      	ldr	r2, [pc, #164]	; (8006cc0 <TIM_Base_SetConfig+0x124>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d017      	beq.n	8006c4e <TIM_Base_SetConfig+0xb2>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	4a28      	ldr	r2, [pc, #160]	; (8006cc4 <TIM_Base_SetConfig+0x128>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d013      	beq.n	8006c4e <TIM_Base_SetConfig+0xb2>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	4a27      	ldr	r2, [pc, #156]	; (8006cc8 <TIM_Base_SetConfig+0x12c>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d00f      	beq.n	8006c4e <TIM_Base_SetConfig+0xb2>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	4a26      	ldr	r2, [pc, #152]	; (8006ccc <TIM_Base_SetConfig+0x130>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d00b      	beq.n	8006c4e <TIM_Base_SetConfig+0xb2>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a25      	ldr	r2, [pc, #148]	; (8006cd0 <TIM_Base_SetConfig+0x134>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d007      	beq.n	8006c4e <TIM_Base_SetConfig+0xb2>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4a24      	ldr	r2, [pc, #144]	; (8006cd4 <TIM_Base_SetConfig+0x138>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d003      	beq.n	8006c4e <TIM_Base_SetConfig+0xb2>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	4a23      	ldr	r2, [pc, #140]	; (8006cd8 <TIM_Base_SetConfig+0x13c>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d108      	bne.n	8006c60 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	68db      	ldr	r3, [r3, #12]
 8006c5a:	68fa      	ldr	r2, [r7, #12]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	695b      	ldr	r3, [r3, #20]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	68fa      	ldr	r2, [r7, #12]
 8006c72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	689a      	ldr	r2, [r3, #8]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a0a      	ldr	r2, [pc, #40]	; (8006cb0 <TIM_Base_SetConfig+0x114>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d003      	beq.n	8006c94 <TIM_Base_SetConfig+0xf8>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a0c      	ldr	r2, [pc, #48]	; (8006cc0 <TIM_Base_SetConfig+0x124>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d103      	bne.n	8006c9c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	691a      	ldr	r2, [r3, #16]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	615a      	str	r2, [r3, #20]
}
 8006ca2:	bf00      	nop
 8006ca4:	3714      	adds	r7, #20
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cac:	4770      	bx	lr
 8006cae:	bf00      	nop
 8006cb0:	40010000 	.word	0x40010000
 8006cb4:	40000400 	.word	0x40000400
 8006cb8:	40000800 	.word	0x40000800
 8006cbc:	40000c00 	.word	0x40000c00
 8006cc0:	40010400 	.word	0x40010400
 8006cc4:	40014000 	.word	0x40014000
 8006cc8:	40014400 	.word	0x40014400
 8006ccc:	40014800 	.word	0x40014800
 8006cd0:	40001800 	.word	0x40001800
 8006cd4:	40001c00 	.word	0x40001c00
 8006cd8:	40002000 	.word	0x40002000

08006cdc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b087      	sub	sp, #28
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
 8006ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6a1b      	ldr	r3, [r3, #32]
 8006cea:	f023 0201 	bic.w	r2, r3, #1
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a1b      	ldr	r3, [r3, #32]
 8006cf6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	699b      	ldr	r3, [r3, #24]
 8006d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f023 0303 	bic.w	r3, r3, #3
 8006d12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	68fa      	ldr	r2, [r7, #12]
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d1e:	697b      	ldr	r3, [r7, #20]
 8006d20:	f023 0302 	bic.w	r3, r3, #2
 8006d24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	697a      	ldr	r2, [r7, #20]
 8006d2c:	4313      	orrs	r3, r2
 8006d2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	4a20      	ldr	r2, [pc, #128]	; (8006db4 <TIM_OC1_SetConfig+0xd8>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d003      	beq.n	8006d40 <TIM_OC1_SetConfig+0x64>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4a1f      	ldr	r2, [pc, #124]	; (8006db8 <TIM_OC1_SetConfig+0xdc>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d10c      	bne.n	8006d5a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	f023 0308 	bic.w	r3, r3, #8
 8006d46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	68db      	ldr	r3, [r3, #12]
 8006d4c:	697a      	ldr	r2, [r7, #20]
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	f023 0304 	bic.w	r3, r3, #4
 8006d58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4a15      	ldr	r2, [pc, #84]	; (8006db4 <TIM_OC1_SetConfig+0xd8>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d003      	beq.n	8006d6a <TIM_OC1_SetConfig+0x8e>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a14      	ldr	r2, [pc, #80]	; (8006db8 <TIM_OC1_SetConfig+0xdc>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d111      	bne.n	8006d8e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	695b      	ldr	r3, [r3, #20]
 8006d7e:	693a      	ldr	r2, [r7, #16]
 8006d80:	4313      	orrs	r3, r2
 8006d82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	699b      	ldr	r3, [r3, #24]
 8006d88:	693a      	ldr	r2, [r7, #16]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	693a      	ldr	r2, [r7, #16]
 8006d92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	68fa      	ldr	r2, [r7, #12]
 8006d98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	685a      	ldr	r2, [r3, #4]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	697a      	ldr	r2, [r7, #20]
 8006da6:	621a      	str	r2, [r3, #32]
}
 8006da8:	bf00      	nop
 8006daa:	371c      	adds	r7, #28
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr
 8006db4:	40010000 	.word	0x40010000
 8006db8:	40010400 	.word	0x40010400

08006dbc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b087      	sub	sp, #28
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6a1b      	ldr	r3, [r3, #32]
 8006dca:	f023 0210 	bic.w	r2, r3, #16
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	685b      	ldr	r3, [r3, #4]
 8006ddc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	699b      	ldr	r3, [r3, #24]
 8006de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006df2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	021b      	lsls	r3, r3, #8
 8006dfa:	68fa      	ldr	r2, [r7, #12]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	f023 0320 	bic.w	r3, r3, #32
 8006e06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	689b      	ldr	r3, [r3, #8]
 8006e0c:	011b      	lsls	r3, r3, #4
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	4313      	orrs	r3, r2
 8006e12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	4a22      	ldr	r2, [pc, #136]	; (8006ea0 <TIM_OC2_SetConfig+0xe4>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d003      	beq.n	8006e24 <TIM_OC2_SetConfig+0x68>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	4a21      	ldr	r2, [pc, #132]	; (8006ea4 <TIM_OC2_SetConfig+0xe8>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d10d      	bne.n	8006e40 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	68db      	ldr	r3, [r3, #12]
 8006e30:	011b      	lsls	r3, r3, #4
 8006e32:	697a      	ldr	r2, [r7, #20]
 8006e34:	4313      	orrs	r3, r2
 8006e36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e3e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4a17      	ldr	r2, [pc, #92]	; (8006ea0 <TIM_OC2_SetConfig+0xe4>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d003      	beq.n	8006e50 <TIM_OC2_SetConfig+0x94>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	4a16      	ldr	r2, [pc, #88]	; (8006ea4 <TIM_OC2_SetConfig+0xe8>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d113      	bne.n	8006e78 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	695b      	ldr	r3, [r3, #20]
 8006e64:	009b      	lsls	r3, r3, #2
 8006e66:	693a      	ldr	r2, [r7, #16]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	699b      	ldr	r3, [r3, #24]
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	693a      	ldr	r2, [r7, #16]
 8006e74:	4313      	orrs	r3, r2
 8006e76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	693a      	ldr	r2, [r7, #16]
 8006e7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	68fa      	ldr	r2, [r7, #12]
 8006e82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	685a      	ldr	r2, [r3, #4]
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	697a      	ldr	r2, [r7, #20]
 8006e90:	621a      	str	r2, [r3, #32]
}
 8006e92:	bf00      	nop
 8006e94:	371c      	adds	r7, #28
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr
 8006e9e:	bf00      	nop
 8006ea0:	40010000 	.word	0x40010000
 8006ea4:	40010400 	.word	0x40010400

08006ea8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b087      	sub	sp, #28
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
 8006eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6a1b      	ldr	r3, [r3, #32]
 8006eb6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6a1b      	ldr	r3, [r3, #32]
 8006ec2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	69db      	ldr	r3, [r3, #28]
 8006ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ed6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f023 0303 	bic.w	r3, r3, #3
 8006ede:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	68fa      	ldr	r2, [r7, #12]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ef0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	021b      	lsls	r3, r3, #8
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	4a21      	ldr	r2, [pc, #132]	; (8006f88 <TIM_OC3_SetConfig+0xe0>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d003      	beq.n	8006f0e <TIM_OC3_SetConfig+0x66>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4a20      	ldr	r2, [pc, #128]	; (8006f8c <TIM_OC3_SetConfig+0xe4>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d10d      	bne.n	8006f2a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	021b      	lsls	r3, r3, #8
 8006f1c:	697a      	ldr	r2, [r7, #20]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a16      	ldr	r2, [pc, #88]	; (8006f88 <TIM_OC3_SetConfig+0xe0>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d003      	beq.n	8006f3a <TIM_OC3_SetConfig+0x92>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	4a15      	ldr	r2, [pc, #84]	; (8006f8c <TIM_OC3_SetConfig+0xe4>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d113      	bne.n	8006f62 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	695b      	ldr	r3, [r3, #20]
 8006f4e:	011b      	lsls	r3, r3, #4
 8006f50:	693a      	ldr	r2, [r7, #16]
 8006f52:	4313      	orrs	r3, r2
 8006f54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	699b      	ldr	r3, [r3, #24]
 8006f5a:	011b      	lsls	r3, r3, #4
 8006f5c:	693a      	ldr	r2, [r7, #16]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	693a      	ldr	r2, [r7, #16]
 8006f66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	68fa      	ldr	r2, [r7, #12]
 8006f6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	685a      	ldr	r2, [r3, #4]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	697a      	ldr	r2, [r7, #20]
 8006f7a:	621a      	str	r2, [r3, #32]
}
 8006f7c:	bf00      	nop
 8006f7e:	371c      	adds	r7, #28
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr
 8006f88:	40010000 	.word	0x40010000
 8006f8c:	40010400 	.word	0x40010400

08006f90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b087      	sub	sp, #28
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
 8006f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6a1b      	ldr	r3, [r3, #32]
 8006f9e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6a1b      	ldr	r3, [r3, #32]
 8006faa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	69db      	ldr	r3, [r3, #28]
 8006fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	021b      	lsls	r3, r3, #8
 8006fce:	68fa      	ldr	r2, [r7, #12]
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006fda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	031b      	lsls	r3, r3, #12
 8006fe2:	693a      	ldr	r2, [r7, #16]
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	4a12      	ldr	r2, [pc, #72]	; (8007034 <TIM_OC4_SetConfig+0xa4>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d003      	beq.n	8006ff8 <TIM_OC4_SetConfig+0x68>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	4a11      	ldr	r2, [pc, #68]	; (8007038 <TIM_OC4_SetConfig+0xa8>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d109      	bne.n	800700c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ffe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	695b      	ldr	r3, [r3, #20]
 8007004:	019b      	lsls	r3, r3, #6
 8007006:	697a      	ldr	r2, [r7, #20]
 8007008:	4313      	orrs	r3, r2
 800700a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	697a      	ldr	r2, [r7, #20]
 8007010:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	68fa      	ldr	r2, [r7, #12]
 8007016:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	685a      	ldr	r2, [r3, #4]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	693a      	ldr	r2, [r7, #16]
 8007024:	621a      	str	r2, [r3, #32]
}
 8007026:	bf00      	nop
 8007028:	371c      	adds	r7, #28
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr
 8007032:	bf00      	nop
 8007034:	40010000 	.word	0x40010000
 8007038:	40010400 	.word	0x40010400

0800703c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800703c:	b480      	push	{r7}
 800703e:	b087      	sub	sp, #28
 8007040:	af00      	add	r7, sp, #0
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	60b9      	str	r1, [r7, #8]
 8007046:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	6a1b      	ldr	r3, [r3, #32]
 800704c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6a1b      	ldr	r3, [r3, #32]
 8007052:	f023 0201 	bic.w	r2, r3, #1
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	699b      	ldr	r3, [r3, #24]
 800705e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007066:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	011b      	lsls	r3, r3, #4
 800706c:	693a      	ldr	r2, [r7, #16]
 800706e:	4313      	orrs	r3, r2
 8007070:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	f023 030a 	bic.w	r3, r3, #10
 8007078:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800707a:	697a      	ldr	r2, [r7, #20]
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	4313      	orrs	r3, r2
 8007080:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	693a      	ldr	r2, [r7, #16]
 8007086:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	697a      	ldr	r2, [r7, #20]
 800708c:	621a      	str	r2, [r3, #32]
}
 800708e:	bf00      	nop
 8007090:	371c      	adds	r7, #28
 8007092:	46bd      	mov	sp, r7
 8007094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007098:	4770      	bx	lr

0800709a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800709a:	b480      	push	{r7}
 800709c:	b087      	sub	sp, #28
 800709e:	af00      	add	r7, sp, #0
 80070a0:	60f8      	str	r0, [r7, #12]
 80070a2:	60b9      	str	r1, [r7, #8]
 80070a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6a1b      	ldr	r3, [r3, #32]
 80070aa:	f023 0210 	bic.w	r2, r3, #16
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	699b      	ldr	r3, [r3, #24]
 80070b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6a1b      	ldr	r3, [r3, #32]
 80070bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80070c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	031b      	lsls	r3, r3, #12
 80070ca:	697a      	ldr	r2, [r7, #20]
 80070cc:	4313      	orrs	r3, r2
 80070ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80070d6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	011b      	lsls	r3, r3, #4
 80070dc:	693a      	ldr	r2, [r7, #16]
 80070de:	4313      	orrs	r3, r2
 80070e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	697a      	ldr	r2, [r7, #20]
 80070e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	693a      	ldr	r2, [r7, #16]
 80070ec:	621a      	str	r2, [r3, #32]
}
 80070ee:	bf00      	nop
 80070f0:	371c      	adds	r7, #28
 80070f2:	46bd      	mov	sp, r7
 80070f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f8:	4770      	bx	lr

080070fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80070fa:	b480      	push	{r7}
 80070fc:	b085      	sub	sp, #20
 80070fe:	af00      	add	r7, sp, #0
 8007100:	6078      	str	r0, [r7, #4]
 8007102:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	689b      	ldr	r3, [r3, #8]
 8007108:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007110:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007112:	683a      	ldr	r2, [r7, #0]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	4313      	orrs	r3, r2
 8007118:	f043 0307 	orr.w	r3, r3, #7
 800711c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	68fa      	ldr	r2, [r7, #12]
 8007122:	609a      	str	r2, [r3, #8]
}
 8007124:	bf00      	nop
 8007126:	3714      	adds	r7, #20
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr

08007130 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007130:	b480      	push	{r7}
 8007132:	b087      	sub	sp, #28
 8007134:	af00      	add	r7, sp, #0
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	60b9      	str	r1, [r7, #8]
 800713a:	607a      	str	r2, [r7, #4]
 800713c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800714a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	021a      	lsls	r2, r3, #8
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	431a      	orrs	r2, r3
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	4313      	orrs	r3, r2
 8007158:	697a      	ldr	r2, [r7, #20]
 800715a:	4313      	orrs	r3, r2
 800715c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	697a      	ldr	r2, [r7, #20]
 8007162:	609a      	str	r2, [r3, #8]
}
 8007164:	bf00      	nop
 8007166:	371c      	adds	r7, #28
 8007168:	46bd      	mov	sp, r7
 800716a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716e:	4770      	bx	lr

08007170 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007170:	b480      	push	{r7}
 8007172:	b087      	sub	sp, #28
 8007174:	af00      	add	r7, sp, #0
 8007176:	60f8      	str	r0, [r7, #12]
 8007178:	60b9      	str	r1, [r7, #8]
 800717a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	f003 031f 	and.w	r3, r3, #31
 8007182:	2201      	movs	r2, #1
 8007184:	fa02 f303 	lsl.w	r3, r2, r3
 8007188:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	6a1a      	ldr	r2, [r3, #32]
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	43db      	mvns	r3, r3
 8007192:	401a      	ands	r2, r3
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6a1a      	ldr	r2, [r3, #32]
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	f003 031f 	and.w	r3, r3, #31
 80071a2:	6879      	ldr	r1, [r7, #4]
 80071a4:	fa01 f303 	lsl.w	r3, r1, r3
 80071a8:	431a      	orrs	r2, r3
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	621a      	str	r2, [r3, #32]
}
 80071ae:	bf00      	nop
 80071b0:	371c      	adds	r7, #28
 80071b2:	46bd      	mov	sp, r7
 80071b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b8:	4770      	bx	lr
	...

080071bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071bc:	b480      	push	{r7}
 80071be:	b085      	sub	sp, #20
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
 80071c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	d101      	bne.n	80071d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071d0:	2302      	movs	r3, #2
 80071d2:	e05a      	b.n	800728a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2202      	movs	r2, #2
 80071e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68fa      	ldr	r2, [r7, #12]
 8007202:	4313      	orrs	r3, r2
 8007204:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	68fa      	ldr	r2, [r7, #12]
 800720c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a21      	ldr	r2, [pc, #132]	; (8007298 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d022      	beq.n	800725e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007220:	d01d      	beq.n	800725e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a1d      	ldr	r2, [pc, #116]	; (800729c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d018      	beq.n	800725e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a1b      	ldr	r2, [pc, #108]	; (80072a0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d013      	beq.n	800725e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a1a      	ldr	r2, [pc, #104]	; (80072a4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d00e      	beq.n	800725e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a18      	ldr	r2, [pc, #96]	; (80072a8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d009      	beq.n	800725e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a17      	ldr	r2, [pc, #92]	; (80072ac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d004      	beq.n	800725e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a15      	ldr	r2, [pc, #84]	; (80072b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d10c      	bne.n	8007278 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007264:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	68ba      	ldr	r2, [r7, #8]
 800726c:	4313      	orrs	r3, r2
 800726e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	68ba      	ldr	r2, [r7, #8]
 8007276:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2201      	movs	r2, #1
 800727c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3714      	adds	r7, #20
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr
 8007296:	bf00      	nop
 8007298:	40010000 	.word	0x40010000
 800729c:	40000400 	.word	0x40000400
 80072a0:	40000800 	.word	0x40000800
 80072a4:	40000c00 	.word	0x40000c00
 80072a8:	40010400 	.word	0x40010400
 80072ac:	40014000 	.word	0x40014000
 80072b0:	40001800 	.word	0x40001800

080072b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b085      	sub	sp, #20
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
 80072bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80072be:	2300      	movs	r3, #0
 80072c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072c8:	2b01      	cmp	r3, #1
 80072ca:	d101      	bne.n	80072d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80072cc:	2302      	movs	r3, #2
 80072ce:	e03d      	b.n	800734c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2201      	movs	r2, #1
 80072d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	68db      	ldr	r3, [r3, #12]
 80072e2:	4313      	orrs	r3, r2
 80072e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	689b      	ldr	r3, [r3, #8]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	4313      	orrs	r3, r2
 8007300:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4313      	orrs	r3, r2
 800730e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	691b      	ldr	r3, [r3, #16]
 800731a:	4313      	orrs	r3, r2
 800731c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	695b      	ldr	r3, [r3, #20]
 8007328:	4313      	orrs	r3, r2
 800732a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	69db      	ldr	r3, [r3, #28]
 8007336:	4313      	orrs	r3, r2
 8007338:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	68fa      	ldr	r2, [r7, #12]
 8007340:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2200      	movs	r2, #0
 8007346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800734a:	2300      	movs	r3, #0
}
 800734c:	4618      	mov	r0, r3
 800734e:	3714      	adds	r7, #20
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr

08007358 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b082      	sub	sp, #8
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d101      	bne.n	800736a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	e03f      	b.n	80073ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007370:	b2db      	uxtb	r3, r3
 8007372:	2b00      	cmp	r3, #0
 8007374:	d106      	bne.n	8007384 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2200      	movs	r2, #0
 800737a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f7fd fa8a 	bl	8004898 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2224      	movs	r2, #36	; 0x24
 8007388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	68da      	ldr	r2, [r3, #12]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800739a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f000 fe1d 	bl	8007fdc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	691a      	ldr	r2, [r3, #16]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80073b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	695a      	ldr	r2, [r3, #20]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80073c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	68da      	ldr	r2, [r3, #12]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80073d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2220      	movs	r2, #32
 80073dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2220      	movs	r2, #32
 80073e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80073e8:	2300      	movs	r3, #0
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3708      	adds	r7, #8
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}

080073f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073f2:	b580      	push	{r7, lr}
 80073f4:	b08a      	sub	sp, #40	; 0x28
 80073f6:	af02      	add	r7, sp, #8
 80073f8:	60f8      	str	r0, [r7, #12]
 80073fa:	60b9      	str	r1, [r7, #8]
 80073fc:	603b      	str	r3, [r7, #0]
 80073fe:	4613      	mov	r3, r2
 8007400:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007402:	2300      	movs	r3, #0
 8007404:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800740c:	b2db      	uxtb	r3, r3
 800740e:	2b20      	cmp	r3, #32
 8007410:	d17c      	bne.n	800750c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d002      	beq.n	800741e <HAL_UART_Transmit+0x2c>
 8007418:	88fb      	ldrh	r3, [r7, #6]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d101      	bne.n	8007422 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	e075      	b.n	800750e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007428:	2b01      	cmp	r3, #1
 800742a:	d101      	bne.n	8007430 <HAL_UART_Transmit+0x3e>
 800742c:	2302      	movs	r3, #2
 800742e:	e06e      	b.n	800750e <HAL_UART_Transmit+0x11c>
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2201      	movs	r2, #1
 8007434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2200      	movs	r2, #0
 800743c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2221      	movs	r2, #33	; 0x21
 8007442:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007446:	f7fd fc4b 	bl	8004ce0 <HAL_GetTick>
 800744a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	88fa      	ldrh	r2, [r7, #6]
 8007450:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	88fa      	ldrh	r2, [r7, #6]
 8007456:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007460:	d108      	bne.n	8007474 <HAL_UART_Transmit+0x82>
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	691b      	ldr	r3, [r3, #16]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d104      	bne.n	8007474 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800746a:	2300      	movs	r3, #0
 800746c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	61bb      	str	r3, [r7, #24]
 8007472:	e003      	b.n	800747c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007478:	2300      	movs	r3, #0
 800747a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2200      	movs	r2, #0
 8007480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007484:	e02a      	b.n	80074dc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	9300      	str	r3, [sp, #0]
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	2200      	movs	r2, #0
 800748e:	2180      	movs	r1, #128	; 0x80
 8007490:	68f8      	ldr	r0, [r7, #12]
 8007492:	f000 fb9b 	bl	8007bcc <UART_WaitOnFlagUntilTimeout>
 8007496:	4603      	mov	r3, r0
 8007498:	2b00      	cmp	r3, #0
 800749a:	d001      	beq.n	80074a0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800749c:	2303      	movs	r3, #3
 800749e:	e036      	b.n	800750e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80074a0:	69fb      	ldr	r3, [r7, #28]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d10b      	bne.n	80074be <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80074a6:	69bb      	ldr	r3, [r7, #24]
 80074a8:	881b      	ldrh	r3, [r3, #0]
 80074aa:	461a      	mov	r2, r3
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80074b6:	69bb      	ldr	r3, [r7, #24]
 80074b8:	3302      	adds	r3, #2
 80074ba:	61bb      	str	r3, [r7, #24]
 80074bc:	e007      	b.n	80074ce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80074be:	69fb      	ldr	r3, [r7, #28]
 80074c0:	781a      	ldrb	r2, [r3, #0]
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80074c8:	69fb      	ldr	r3, [r7, #28]
 80074ca:	3301      	adds	r3, #1
 80074cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80074d2:	b29b      	uxth	r3, r3
 80074d4:	3b01      	subs	r3, #1
 80074d6:	b29a      	uxth	r2, r3
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80074e0:	b29b      	uxth	r3, r3
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d1cf      	bne.n	8007486 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	9300      	str	r3, [sp, #0]
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	2200      	movs	r2, #0
 80074ee:	2140      	movs	r1, #64	; 0x40
 80074f0:	68f8      	ldr	r0, [r7, #12]
 80074f2:	f000 fb6b 	bl	8007bcc <UART_WaitOnFlagUntilTimeout>
 80074f6:	4603      	mov	r3, r0
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d001      	beq.n	8007500 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80074fc:	2303      	movs	r3, #3
 80074fe:	e006      	b.n	800750e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2220      	movs	r2, #32
 8007504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007508:	2300      	movs	r3, #0
 800750a:	e000      	b.n	800750e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800750c:	2302      	movs	r3, #2
  }
}
 800750e:	4618      	mov	r0, r3
 8007510:	3720      	adds	r7, #32
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}

08007516 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007516:	b580      	push	{r7, lr}
 8007518:	b08a      	sub	sp, #40	; 0x28
 800751a:	af02      	add	r7, sp, #8
 800751c:	60f8      	str	r0, [r7, #12]
 800751e:	60b9      	str	r1, [r7, #8]
 8007520:	603b      	str	r3, [r7, #0]
 8007522:	4613      	mov	r3, r2
 8007524:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007526:	2300      	movs	r3, #0
 8007528:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007530:	b2db      	uxtb	r3, r3
 8007532:	2b20      	cmp	r3, #32
 8007534:	f040 808c 	bne.w	8007650 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d002      	beq.n	8007544 <HAL_UART_Receive+0x2e>
 800753e:	88fb      	ldrh	r3, [r7, #6]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d101      	bne.n	8007548 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	e084      	b.n	8007652 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800754e:	2b01      	cmp	r3, #1
 8007550:	d101      	bne.n	8007556 <HAL_UART_Receive+0x40>
 8007552:	2302      	movs	r3, #2
 8007554:	e07d      	b.n	8007652 <HAL_UART_Receive+0x13c>
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2201      	movs	r2, #1
 800755a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2200      	movs	r2, #0
 8007562:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2222      	movs	r2, #34	; 0x22
 8007568:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2200      	movs	r2, #0
 8007570:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007572:	f7fd fbb5 	bl	8004ce0 <HAL_GetTick>
 8007576:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	88fa      	ldrh	r2, [r7, #6]
 800757c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	88fa      	ldrh	r2, [r7, #6]
 8007582:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	689b      	ldr	r3, [r3, #8]
 8007588:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800758c:	d108      	bne.n	80075a0 <HAL_UART_Receive+0x8a>
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d104      	bne.n	80075a0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8007596:	2300      	movs	r3, #0
 8007598:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	61bb      	str	r3, [r7, #24]
 800759e:	e003      	b.n	80075a8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80075a4:	2300      	movs	r3, #0
 80075a6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2200      	movs	r2, #0
 80075ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80075b0:	e043      	b.n	800763a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	9300      	str	r3, [sp, #0]
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	2200      	movs	r2, #0
 80075ba:	2120      	movs	r1, #32
 80075bc:	68f8      	ldr	r0, [r7, #12]
 80075be:	f000 fb05 	bl	8007bcc <UART_WaitOnFlagUntilTimeout>
 80075c2:	4603      	mov	r3, r0
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d001      	beq.n	80075cc <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80075c8:	2303      	movs	r3, #3
 80075ca:	e042      	b.n	8007652 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80075cc:	69fb      	ldr	r3, [r7, #28]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d10c      	bne.n	80075ec <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	b29b      	uxth	r3, r3
 80075da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075de:	b29a      	uxth	r2, r3
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	3302      	adds	r3, #2
 80075e8:	61bb      	str	r3, [r7, #24]
 80075ea:	e01f      	b.n	800762c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075f4:	d007      	beq.n	8007606 <HAL_UART_Receive+0xf0>
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	689b      	ldr	r3, [r3, #8]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d10a      	bne.n	8007614 <HAL_UART_Receive+0xfe>
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	691b      	ldr	r3, [r3, #16]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d106      	bne.n	8007614 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	b2da      	uxtb	r2, r3
 800760e:	69fb      	ldr	r3, [r7, #28]
 8007610:	701a      	strb	r2, [r3, #0]
 8007612:	e008      	b.n	8007626 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	b2db      	uxtb	r3, r3
 800761c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007620:	b2da      	uxtb	r2, r3
 8007622:	69fb      	ldr	r3, [r7, #28]
 8007624:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8007626:	69fb      	ldr	r3, [r7, #28]
 8007628:	3301      	adds	r3, #1
 800762a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007630:	b29b      	uxth	r3, r3
 8007632:	3b01      	subs	r3, #1
 8007634:	b29a      	uxth	r2, r3
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800763e:	b29b      	uxth	r3, r3
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1b6      	bne.n	80075b2 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	2220      	movs	r2, #32
 8007648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800764c:	2300      	movs	r3, #0
 800764e:	e000      	b.n	8007652 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8007650:	2302      	movs	r3, #2
  }
}
 8007652:	4618      	mov	r0, r3
 8007654:	3720      	adds	r7, #32
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}
	...

0800765c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b0ba      	sub	sp, #232	; 0xe8
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	68db      	ldr	r3, [r3, #12]
 8007674:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	695b      	ldr	r3, [r3, #20]
 800767e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007682:	2300      	movs	r3, #0
 8007684:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007688:	2300      	movs	r3, #0
 800768a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800768e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007692:	f003 030f 	and.w	r3, r3, #15
 8007696:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800769a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d10f      	bne.n	80076c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80076a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076a6:	f003 0320 	and.w	r3, r3, #32
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d009      	beq.n	80076c2 <HAL_UART_IRQHandler+0x66>
 80076ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076b2:	f003 0320 	and.w	r3, r3, #32
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d003      	beq.n	80076c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f000 fbd3 	bl	8007e66 <UART_Receive_IT>
      return;
 80076c0:	e256      	b.n	8007b70 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80076c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	f000 80de 	beq.w	8007888 <HAL_UART_IRQHandler+0x22c>
 80076cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80076d0:	f003 0301 	and.w	r3, r3, #1
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d106      	bne.n	80076e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80076d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076dc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	f000 80d1 	beq.w	8007888 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80076e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076ea:	f003 0301 	and.w	r3, r3, #1
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d00b      	beq.n	800770a <HAL_UART_IRQHandler+0xae>
 80076f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d005      	beq.n	800770a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007702:	f043 0201 	orr.w	r2, r3, #1
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800770a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800770e:	f003 0304 	and.w	r3, r3, #4
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00b      	beq.n	800772e <HAL_UART_IRQHandler+0xd2>
 8007716:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800771a:	f003 0301 	and.w	r3, r3, #1
 800771e:	2b00      	cmp	r3, #0
 8007720:	d005      	beq.n	800772e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007726:	f043 0202 	orr.w	r2, r3, #2
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800772e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007732:	f003 0302 	and.w	r3, r3, #2
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00b      	beq.n	8007752 <HAL_UART_IRQHandler+0xf6>
 800773a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800773e:	f003 0301 	and.w	r3, r3, #1
 8007742:	2b00      	cmp	r3, #0
 8007744:	d005      	beq.n	8007752 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800774a:	f043 0204 	orr.w	r2, r3, #4
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007756:	f003 0308 	and.w	r3, r3, #8
 800775a:	2b00      	cmp	r3, #0
 800775c:	d011      	beq.n	8007782 <HAL_UART_IRQHandler+0x126>
 800775e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007762:	f003 0320 	and.w	r3, r3, #32
 8007766:	2b00      	cmp	r3, #0
 8007768:	d105      	bne.n	8007776 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800776a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800776e:	f003 0301 	and.w	r3, r3, #1
 8007772:	2b00      	cmp	r3, #0
 8007774:	d005      	beq.n	8007782 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800777a:	f043 0208 	orr.w	r2, r3, #8
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007786:	2b00      	cmp	r3, #0
 8007788:	f000 81ed 	beq.w	8007b66 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800778c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007790:	f003 0320 	and.w	r3, r3, #32
 8007794:	2b00      	cmp	r3, #0
 8007796:	d008      	beq.n	80077aa <HAL_UART_IRQHandler+0x14e>
 8007798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800779c:	f003 0320 	and.w	r3, r3, #32
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d002      	beq.n	80077aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f000 fb5e 	bl	8007e66 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	695b      	ldr	r3, [r3, #20]
 80077b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077b4:	2b40      	cmp	r3, #64	; 0x40
 80077b6:	bf0c      	ite	eq
 80077b8:	2301      	moveq	r3, #1
 80077ba:	2300      	movne	r3, #0
 80077bc:	b2db      	uxtb	r3, r3
 80077be:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077c6:	f003 0308 	and.w	r3, r3, #8
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d103      	bne.n	80077d6 <HAL_UART_IRQHandler+0x17a>
 80077ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d04f      	beq.n	8007876 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f000 fa66 	bl	8007ca8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	695b      	ldr	r3, [r3, #20]
 80077e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077e6:	2b40      	cmp	r3, #64	; 0x40
 80077e8:	d141      	bne.n	800786e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	3314      	adds	r3, #20
 80077f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80077f8:	e853 3f00 	ldrex	r3, [r3]
 80077fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007800:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007804:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007808:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	3314      	adds	r3, #20
 8007812:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007816:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800781a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800781e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007822:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007826:	e841 2300 	strex	r3, r2, [r1]
 800782a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800782e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007832:	2b00      	cmp	r3, #0
 8007834:	d1d9      	bne.n	80077ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800783a:	2b00      	cmp	r3, #0
 800783c:	d013      	beq.n	8007866 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007842:	4a7d      	ldr	r2, [pc, #500]	; (8007a38 <HAL_UART_IRQHandler+0x3dc>)
 8007844:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800784a:	4618      	mov	r0, r3
 800784c:	f7fd ffc5 	bl	80057da <HAL_DMA_Abort_IT>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d016      	beq.n	8007884 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800785a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800785c:	687a      	ldr	r2, [r7, #4]
 800785e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007860:	4610      	mov	r0, r2
 8007862:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007864:	e00e      	b.n	8007884 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f000 f99a 	bl	8007ba0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800786c:	e00a      	b.n	8007884 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f000 f996 	bl	8007ba0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007874:	e006      	b.n	8007884 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f000 f992 	bl	8007ba0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2200      	movs	r2, #0
 8007880:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007882:	e170      	b.n	8007b66 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007884:	bf00      	nop
    return;
 8007886:	e16e      	b.n	8007b66 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800788c:	2b01      	cmp	r3, #1
 800788e:	f040 814a 	bne.w	8007b26 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007896:	f003 0310 	and.w	r3, r3, #16
 800789a:	2b00      	cmp	r3, #0
 800789c:	f000 8143 	beq.w	8007b26 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80078a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078a4:	f003 0310 	and.w	r3, r3, #16
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	f000 813c 	beq.w	8007b26 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80078ae:	2300      	movs	r3, #0
 80078b0:	60bb      	str	r3, [r7, #8]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	60bb      	str	r3, [r7, #8]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	60bb      	str	r3, [r7, #8]
 80078c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	695b      	ldr	r3, [r3, #20]
 80078ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078ce:	2b40      	cmp	r3, #64	; 0x40
 80078d0:	f040 80b4 	bne.w	8007a3c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80078e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	f000 8140 	beq.w	8007b6a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80078ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80078f2:	429a      	cmp	r2, r3
 80078f4:	f080 8139 	bcs.w	8007b6a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80078fe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007904:	69db      	ldr	r3, [r3, #28]
 8007906:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800790a:	f000 8088 	beq.w	8007a1e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	330c      	adds	r3, #12
 8007914:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007918:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800791c:	e853 3f00 	ldrex	r3, [r3]
 8007920:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007924:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007928:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800792c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	330c      	adds	r3, #12
 8007936:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800793a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800793e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007942:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007946:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800794a:	e841 2300 	strex	r3, r2, [r1]
 800794e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007952:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007956:	2b00      	cmp	r3, #0
 8007958:	d1d9      	bne.n	800790e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	3314      	adds	r3, #20
 8007960:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007962:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007964:	e853 3f00 	ldrex	r3, [r3]
 8007968:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800796a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800796c:	f023 0301 	bic.w	r3, r3, #1
 8007970:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	3314      	adds	r3, #20
 800797a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800797e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007982:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007984:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007986:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800798a:	e841 2300 	strex	r3, r2, [r1]
 800798e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007990:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007992:	2b00      	cmp	r3, #0
 8007994:	d1e1      	bne.n	800795a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	3314      	adds	r3, #20
 800799c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800799e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80079a0:	e853 3f00 	ldrex	r3, [r3]
 80079a4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80079a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80079a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	3314      	adds	r3, #20
 80079b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80079ba:	66fa      	str	r2, [r7, #108]	; 0x6c
 80079bc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079be:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80079c0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80079c2:	e841 2300 	strex	r3, r2, [r1]
 80079c6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80079c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d1e3      	bne.n	8007996 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2220      	movs	r2, #32
 80079d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	330c      	adds	r3, #12
 80079e2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079e6:	e853 3f00 	ldrex	r3, [r3]
 80079ea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80079ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80079ee:	f023 0310 	bic.w	r3, r3, #16
 80079f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	330c      	adds	r3, #12
 80079fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007a00:	65ba      	str	r2, [r7, #88]	; 0x58
 8007a02:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a04:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007a06:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007a08:	e841 2300 	strex	r3, r2, [r1]
 8007a0c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007a0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d1e3      	bne.n	80079dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f7fd fe6e 	bl	80056fa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	1ad3      	subs	r3, r2, r3
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	4619      	mov	r1, r3
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f000 f8c0 	bl	8007bb4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007a34:	e099      	b.n	8007b6a <HAL_UART_IRQHandler+0x50e>
 8007a36:	bf00      	nop
 8007a38:	08007d6f 	.word	0x08007d6f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	1ad3      	subs	r3, r2, r3
 8007a48:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	f000 808b 	beq.w	8007b6e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007a58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	f000 8086 	beq.w	8007b6e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	330c      	adds	r3, #12
 8007a68:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a6c:	e853 3f00 	ldrex	r3, [r3]
 8007a70:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007a72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a74:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007a78:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	330c      	adds	r3, #12
 8007a82:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007a86:	647a      	str	r2, [r7, #68]	; 0x44
 8007a88:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a8a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007a8c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007a8e:	e841 2300 	strex	r3, r2, [r1]
 8007a92:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007a94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d1e3      	bne.n	8007a62 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	3314      	adds	r3, #20
 8007aa0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aa4:	e853 3f00 	ldrex	r3, [r3]
 8007aa8:	623b      	str	r3, [r7, #32]
   return(result);
 8007aaa:	6a3b      	ldr	r3, [r7, #32]
 8007aac:	f023 0301 	bic.w	r3, r3, #1
 8007ab0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	3314      	adds	r3, #20
 8007aba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007abe:	633a      	str	r2, [r7, #48]	; 0x30
 8007ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ac4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ac6:	e841 2300 	strex	r3, r2, [r1]
 8007aca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d1e3      	bne.n	8007a9a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2220      	movs	r2, #32
 8007ad6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2200      	movs	r2, #0
 8007ade:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	330c      	adds	r3, #12
 8007ae6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	e853 3f00 	ldrex	r3, [r3]
 8007aee:	60fb      	str	r3, [r7, #12]
   return(result);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f023 0310 	bic.w	r3, r3, #16
 8007af6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	330c      	adds	r3, #12
 8007b00:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007b04:	61fa      	str	r2, [r7, #28]
 8007b06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b08:	69b9      	ldr	r1, [r7, #24]
 8007b0a:	69fa      	ldr	r2, [r7, #28]
 8007b0c:	e841 2300 	strex	r3, r2, [r1]
 8007b10:	617b      	str	r3, [r7, #20]
   return(result);
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d1e3      	bne.n	8007ae0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007b18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007b1c:	4619      	mov	r1, r3
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f000 f848 	bl	8007bb4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007b24:	e023      	b.n	8007b6e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d009      	beq.n	8007b46 <HAL_UART_IRQHandler+0x4ea>
 8007b32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d003      	beq.n	8007b46 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 f929 	bl	8007d96 <UART_Transmit_IT>
    return;
 8007b44:	e014      	b.n	8007b70 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d00e      	beq.n	8007b70 <HAL_UART_IRQHandler+0x514>
 8007b52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d008      	beq.n	8007b70 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f000 f969 	bl	8007e36 <UART_EndTransmit_IT>
    return;
 8007b64:	e004      	b.n	8007b70 <HAL_UART_IRQHandler+0x514>
    return;
 8007b66:	bf00      	nop
 8007b68:	e002      	b.n	8007b70 <HAL_UART_IRQHandler+0x514>
      return;
 8007b6a:	bf00      	nop
 8007b6c:	e000      	b.n	8007b70 <HAL_UART_IRQHandler+0x514>
      return;
 8007b6e:	bf00      	nop
  }
}
 8007b70:	37e8      	adds	r7, #232	; 0xe8
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}
 8007b76:	bf00      	nop

08007b78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b083      	sub	sp, #12
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007b80:	bf00      	nop
 8007b82:	370c      	adds	r7, #12
 8007b84:	46bd      	mov	sp, r7
 8007b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8a:	4770      	bx	lr

08007b8c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b083      	sub	sp, #12
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007b94:	bf00      	nop
 8007b96:	370c      	adds	r7, #12
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr

08007ba0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b083      	sub	sp, #12
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007ba8:	bf00      	nop
 8007baa:	370c      	adds	r7, #12
 8007bac:	46bd      	mov	sp, r7
 8007bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb2:	4770      	bx	lr

08007bb4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
 8007bbc:	460b      	mov	r3, r1
 8007bbe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007bc0:	bf00      	nop
 8007bc2:	370c      	adds	r7, #12
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr

08007bcc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b090      	sub	sp, #64	; 0x40
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	60f8      	str	r0, [r7, #12]
 8007bd4:	60b9      	str	r1, [r7, #8]
 8007bd6:	603b      	str	r3, [r7, #0]
 8007bd8:	4613      	mov	r3, r2
 8007bda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bdc:	e050      	b.n	8007c80 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007be4:	d04c      	beq.n	8007c80 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007be6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d007      	beq.n	8007bfc <UART_WaitOnFlagUntilTimeout+0x30>
 8007bec:	f7fd f878 	bl	8004ce0 <HAL_GetTick>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	1ad3      	subs	r3, r2, r3
 8007bf6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007bf8:	429a      	cmp	r2, r3
 8007bfa:	d241      	bcs.n	8007c80 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	330c      	adds	r3, #12
 8007c02:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c06:	e853 3f00 	ldrex	r3, [r3]
 8007c0a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c0e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007c12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	330c      	adds	r3, #12
 8007c1a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007c1c:	637a      	str	r2, [r7, #52]	; 0x34
 8007c1e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c20:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007c22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007c24:	e841 2300 	strex	r3, r2, [r1]
 8007c28:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d1e5      	bne.n	8007bfc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	3314      	adds	r3, #20
 8007c36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	e853 3f00 	ldrex	r3, [r3]
 8007c3e:	613b      	str	r3, [r7, #16]
   return(result);
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	f023 0301 	bic.w	r3, r3, #1
 8007c46:	63bb      	str	r3, [r7, #56]	; 0x38
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	3314      	adds	r3, #20
 8007c4e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c50:	623a      	str	r2, [r7, #32]
 8007c52:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c54:	69f9      	ldr	r1, [r7, #28]
 8007c56:	6a3a      	ldr	r2, [r7, #32]
 8007c58:	e841 2300 	strex	r3, r2, [r1]
 8007c5c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c5e:	69bb      	ldr	r3, [r7, #24]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d1e5      	bne.n	8007c30 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2220      	movs	r2, #32
 8007c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2220      	movs	r2, #32
 8007c70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	2200      	movs	r2, #0
 8007c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007c7c:	2303      	movs	r3, #3
 8007c7e:	e00f      	b.n	8007ca0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	4013      	ands	r3, r2
 8007c8a:	68ba      	ldr	r2, [r7, #8]
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	bf0c      	ite	eq
 8007c90:	2301      	moveq	r3, #1
 8007c92:	2300      	movne	r3, #0
 8007c94:	b2db      	uxtb	r3, r3
 8007c96:	461a      	mov	r2, r3
 8007c98:	79fb      	ldrb	r3, [r7, #7]
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d09f      	beq.n	8007bde <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007c9e:	2300      	movs	r3, #0
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3740      	adds	r7, #64	; 0x40
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b095      	sub	sp, #84	; 0x54
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	330c      	adds	r3, #12
 8007cb6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cba:	e853 3f00 	ldrex	r3, [r3]
 8007cbe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cc2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007cc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	330c      	adds	r3, #12
 8007cce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007cd0:	643a      	str	r2, [r7, #64]	; 0x40
 8007cd2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007cd6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007cd8:	e841 2300 	strex	r3, r2, [r1]
 8007cdc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007cde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d1e5      	bne.n	8007cb0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	3314      	adds	r3, #20
 8007cea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cec:	6a3b      	ldr	r3, [r7, #32]
 8007cee:	e853 3f00 	ldrex	r3, [r3]
 8007cf2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007cf4:	69fb      	ldr	r3, [r7, #28]
 8007cf6:	f023 0301 	bic.w	r3, r3, #1
 8007cfa:	64bb      	str	r3, [r7, #72]	; 0x48
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	3314      	adds	r3, #20
 8007d02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d04:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007d06:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007d0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d0c:	e841 2300 	strex	r3, r2, [r1]
 8007d10:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d1e5      	bne.n	8007ce4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d119      	bne.n	8007d54 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	330c      	adds	r3, #12
 8007d26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	e853 3f00 	ldrex	r3, [r3]
 8007d2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	f023 0310 	bic.w	r3, r3, #16
 8007d36:	647b      	str	r3, [r7, #68]	; 0x44
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	330c      	adds	r3, #12
 8007d3e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007d40:	61ba      	str	r2, [r7, #24]
 8007d42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d44:	6979      	ldr	r1, [r7, #20]
 8007d46:	69ba      	ldr	r2, [r7, #24]
 8007d48:	e841 2300 	strex	r3, r2, [r1]
 8007d4c:	613b      	str	r3, [r7, #16]
   return(result);
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d1e5      	bne.n	8007d20 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2220      	movs	r2, #32
 8007d58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007d62:	bf00      	nop
 8007d64:	3754      	adds	r7, #84	; 0x54
 8007d66:	46bd      	mov	sp, r7
 8007d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6c:	4770      	bx	lr

08007d6e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007d6e:	b580      	push	{r7, lr}
 8007d70:	b084      	sub	sp, #16
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d7a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2200      	movs	r2, #0
 8007d86:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d88:	68f8      	ldr	r0, [r7, #12]
 8007d8a:	f7ff ff09 	bl	8007ba0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d8e:	bf00      	nop
 8007d90:	3710      	adds	r7, #16
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}

08007d96 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007d96:	b480      	push	{r7}
 8007d98:	b085      	sub	sp, #20
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007da4:	b2db      	uxtb	r3, r3
 8007da6:	2b21      	cmp	r3, #33	; 0x21
 8007da8:	d13e      	bne.n	8007e28 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007db2:	d114      	bne.n	8007dde <UART_Transmit_IT+0x48>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	691b      	ldr	r3, [r3, #16]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d110      	bne.n	8007dde <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6a1b      	ldr	r3, [r3, #32]
 8007dc0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	881b      	ldrh	r3, [r3, #0]
 8007dc6:	461a      	mov	r2, r3
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007dd0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6a1b      	ldr	r3, [r3, #32]
 8007dd6:	1c9a      	adds	r2, r3, #2
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	621a      	str	r2, [r3, #32]
 8007ddc:	e008      	b.n	8007df0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6a1b      	ldr	r3, [r3, #32]
 8007de2:	1c59      	adds	r1, r3, #1
 8007de4:	687a      	ldr	r2, [r7, #4]
 8007de6:	6211      	str	r1, [r2, #32]
 8007de8:	781a      	ldrb	r2, [r3, #0]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007df4:	b29b      	uxth	r3, r3
 8007df6:	3b01      	subs	r3, #1
 8007df8:	b29b      	uxth	r3, r3
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	4619      	mov	r1, r3
 8007dfe:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d10f      	bne.n	8007e24 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	68da      	ldr	r2, [r3, #12]
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007e12:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	68da      	ldr	r2, [r3, #12]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e22:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007e24:	2300      	movs	r3, #0
 8007e26:	e000      	b.n	8007e2a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007e28:	2302      	movs	r3, #2
  }
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3714      	adds	r7, #20
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr

08007e36 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007e36:	b580      	push	{r7, lr}
 8007e38:	b082      	sub	sp, #8
 8007e3a:	af00      	add	r7, sp, #0
 8007e3c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	68da      	ldr	r2, [r3, #12]
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e4c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2220      	movs	r2, #32
 8007e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007e56:	6878      	ldr	r0, [r7, #4]
 8007e58:	f7ff fe8e 	bl	8007b78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007e5c:	2300      	movs	r3, #0
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3708      	adds	r7, #8
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}

08007e66 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007e66:	b580      	push	{r7, lr}
 8007e68:	b08c      	sub	sp, #48	; 0x30
 8007e6a:	af00      	add	r7, sp, #0
 8007e6c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e74:	b2db      	uxtb	r3, r3
 8007e76:	2b22      	cmp	r3, #34	; 0x22
 8007e78:	f040 80ab 	bne.w	8007fd2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	689b      	ldr	r3, [r3, #8]
 8007e80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e84:	d117      	bne.n	8007eb6 <UART_Receive_IT+0x50>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	691b      	ldr	r3, [r3, #16]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d113      	bne.n	8007eb6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e96:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	b29b      	uxth	r3, r3
 8007ea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ea4:	b29a      	uxth	r2, r3
 8007ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ea8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eae:	1c9a      	adds	r2, r3, #2
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	629a      	str	r2, [r3, #40]	; 0x28
 8007eb4:	e026      	b.n	8007f04 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eba:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ec8:	d007      	beq.n	8007eda <UART_Receive_IT+0x74>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	689b      	ldr	r3, [r3, #8]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d10a      	bne.n	8007ee8 <UART_Receive_IT+0x82>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	691b      	ldr	r3, [r3, #16]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d106      	bne.n	8007ee8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	685b      	ldr	r3, [r3, #4]
 8007ee0:	b2da      	uxtb	r2, r3
 8007ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ee4:	701a      	strb	r2, [r3, #0]
 8007ee6:	e008      	b.n	8007efa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	685b      	ldr	r3, [r3, #4]
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ef4:	b2da      	uxtb	r2, r3
 8007ef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ef8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007efe:	1c5a      	adds	r2, r3, #1
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f08:	b29b      	uxth	r3, r3
 8007f0a:	3b01      	subs	r3, #1
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	687a      	ldr	r2, [r7, #4]
 8007f10:	4619      	mov	r1, r3
 8007f12:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d15a      	bne.n	8007fce <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	68da      	ldr	r2, [r3, #12]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f022 0220 	bic.w	r2, r2, #32
 8007f26:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68da      	ldr	r2, [r3, #12]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007f36:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	695a      	ldr	r2, [r3, #20]
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f022 0201 	bic.w	r2, r2, #1
 8007f46:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2220      	movs	r2, #32
 8007f4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d135      	bne.n	8007fc4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	330c      	adds	r3, #12
 8007f64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f66:	697b      	ldr	r3, [r7, #20]
 8007f68:	e853 3f00 	ldrex	r3, [r3]
 8007f6c:	613b      	str	r3, [r7, #16]
   return(result);
 8007f6e:	693b      	ldr	r3, [r7, #16]
 8007f70:	f023 0310 	bic.w	r3, r3, #16
 8007f74:	627b      	str	r3, [r7, #36]	; 0x24
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	330c      	adds	r3, #12
 8007f7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f7e:	623a      	str	r2, [r7, #32]
 8007f80:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f82:	69f9      	ldr	r1, [r7, #28]
 8007f84:	6a3a      	ldr	r2, [r7, #32]
 8007f86:	e841 2300 	strex	r3, r2, [r1]
 8007f8a:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f8c:	69bb      	ldr	r3, [r7, #24]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d1e5      	bne.n	8007f5e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f003 0310 	and.w	r3, r3, #16
 8007f9c:	2b10      	cmp	r3, #16
 8007f9e:	d10a      	bne.n	8007fb6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	60fb      	str	r3, [r7, #12]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	60fb      	str	r3, [r7, #12]
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	685b      	ldr	r3, [r3, #4]
 8007fb2:	60fb      	str	r3, [r7, #12]
 8007fb4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007fba:	4619      	mov	r1, r3
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f7ff fdf9 	bl	8007bb4 <HAL_UARTEx_RxEventCallback>
 8007fc2:	e002      	b.n	8007fca <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f7ff fde1 	bl	8007b8c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	e002      	b.n	8007fd4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	e000      	b.n	8007fd4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007fd2:	2302      	movs	r3, #2
  }
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3730      	adds	r7, #48	; 0x30
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe0:	b09f      	sub	sp, #124	; 0x7c
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007fe6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	691b      	ldr	r3, [r3, #16]
 8007fec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007ff0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ff2:	68d9      	ldr	r1, [r3, #12]
 8007ff4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ff6:	681a      	ldr	r2, [r3, #0]
 8007ff8:	ea40 0301 	orr.w	r3, r0, r1
 8007ffc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007ffe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008000:	689a      	ldr	r2, [r3, #8]
 8008002:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008004:	691b      	ldr	r3, [r3, #16]
 8008006:	431a      	orrs	r2, r3
 8008008:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800800a:	695b      	ldr	r3, [r3, #20]
 800800c:	431a      	orrs	r2, r3
 800800e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008010:	69db      	ldr	r3, [r3, #28]
 8008012:	4313      	orrs	r3, r2
 8008014:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008016:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	68db      	ldr	r3, [r3, #12]
 800801c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008020:	f021 010c 	bic.w	r1, r1, #12
 8008024:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008026:	681a      	ldr	r2, [r3, #0]
 8008028:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800802a:	430b      	orrs	r3, r1
 800802c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800802e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	695b      	ldr	r3, [r3, #20]
 8008034:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008038:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800803a:	6999      	ldr	r1, [r3, #24]
 800803c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800803e:	681a      	ldr	r2, [r3, #0]
 8008040:	ea40 0301 	orr.w	r3, r0, r1
 8008044:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008046:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	4bc5      	ldr	r3, [pc, #788]	; (8008360 <UART_SetConfig+0x384>)
 800804c:	429a      	cmp	r2, r3
 800804e:	d004      	beq.n	800805a <UART_SetConfig+0x7e>
 8008050:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	4bc3      	ldr	r3, [pc, #780]	; (8008364 <UART_SetConfig+0x388>)
 8008056:	429a      	cmp	r2, r3
 8008058:	d103      	bne.n	8008062 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800805a:	f7fe fa27 	bl	80064ac <HAL_RCC_GetPCLK2Freq>
 800805e:	6778      	str	r0, [r7, #116]	; 0x74
 8008060:	e002      	b.n	8008068 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008062:	f7fe fa0f 	bl	8006484 <HAL_RCC_GetPCLK1Freq>
 8008066:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008068:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800806a:	69db      	ldr	r3, [r3, #28]
 800806c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008070:	f040 80b6 	bne.w	80081e0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008074:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008076:	461c      	mov	r4, r3
 8008078:	f04f 0500 	mov.w	r5, #0
 800807c:	4622      	mov	r2, r4
 800807e:	462b      	mov	r3, r5
 8008080:	1891      	adds	r1, r2, r2
 8008082:	6439      	str	r1, [r7, #64]	; 0x40
 8008084:	415b      	adcs	r3, r3
 8008086:	647b      	str	r3, [r7, #68]	; 0x44
 8008088:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800808c:	1912      	adds	r2, r2, r4
 800808e:	eb45 0303 	adc.w	r3, r5, r3
 8008092:	f04f 0000 	mov.w	r0, #0
 8008096:	f04f 0100 	mov.w	r1, #0
 800809a:	00d9      	lsls	r1, r3, #3
 800809c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80080a0:	00d0      	lsls	r0, r2, #3
 80080a2:	4602      	mov	r2, r0
 80080a4:	460b      	mov	r3, r1
 80080a6:	1911      	adds	r1, r2, r4
 80080a8:	6639      	str	r1, [r7, #96]	; 0x60
 80080aa:	416b      	adcs	r3, r5
 80080ac:	667b      	str	r3, [r7, #100]	; 0x64
 80080ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	461a      	mov	r2, r3
 80080b4:	f04f 0300 	mov.w	r3, #0
 80080b8:	1891      	adds	r1, r2, r2
 80080ba:	63b9      	str	r1, [r7, #56]	; 0x38
 80080bc:	415b      	adcs	r3, r3
 80080be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80080c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80080c4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80080c8:	f7f8 fcf8 	bl	8000abc <__aeabi_uldivmod>
 80080cc:	4602      	mov	r2, r0
 80080ce:	460b      	mov	r3, r1
 80080d0:	4ba5      	ldr	r3, [pc, #660]	; (8008368 <UART_SetConfig+0x38c>)
 80080d2:	fba3 2302 	umull	r2, r3, r3, r2
 80080d6:	095b      	lsrs	r3, r3, #5
 80080d8:	011e      	lsls	r6, r3, #4
 80080da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080dc:	461c      	mov	r4, r3
 80080de:	f04f 0500 	mov.w	r5, #0
 80080e2:	4622      	mov	r2, r4
 80080e4:	462b      	mov	r3, r5
 80080e6:	1891      	adds	r1, r2, r2
 80080e8:	6339      	str	r1, [r7, #48]	; 0x30
 80080ea:	415b      	adcs	r3, r3
 80080ec:	637b      	str	r3, [r7, #52]	; 0x34
 80080ee:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80080f2:	1912      	adds	r2, r2, r4
 80080f4:	eb45 0303 	adc.w	r3, r5, r3
 80080f8:	f04f 0000 	mov.w	r0, #0
 80080fc:	f04f 0100 	mov.w	r1, #0
 8008100:	00d9      	lsls	r1, r3, #3
 8008102:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008106:	00d0      	lsls	r0, r2, #3
 8008108:	4602      	mov	r2, r0
 800810a:	460b      	mov	r3, r1
 800810c:	1911      	adds	r1, r2, r4
 800810e:	65b9      	str	r1, [r7, #88]	; 0x58
 8008110:	416b      	adcs	r3, r5
 8008112:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008114:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	461a      	mov	r2, r3
 800811a:	f04f 0300 	mov.w	r3, #0
 800811e:	1891      	adds	r1, r2, r2
 8008120:	62b9      	str	r1, [r7, #40]	; 0x28
 8008122:	415b      	adcs	r3, r3
 8008124:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008126:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800812a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800812e:	f7f8 fcc5 	bl	8000abc <__aeabi_uldivmod>
 8008132:	4602      	mov	r2, r0
 8008134:	460b      	mov	r3, r1
 8008136:	4b8c      	ldr	r3, [pc, #560]	; (8008368 <UART_SetConfig+0x38c>)
 8008138:	fba3 1302 	umull	r1, r3, r3, r2
 800813c:	095b      	lsrs	r3, r3, #5
 800813e:	2164      	movs	r1, #100	; 0x64
 8008140:	fb01 f303 	mul.w	r3, r1, r3
 8008144:	1ad3      	subs	r3, r2, r3
 8008146:	00db      	lsls	r3, r3, #3
 8008148:	3332      	adds	r3, #50	; 0x32
 800814a:	4a87      	ldr	r2, [pc, #540]	; (8008368 <UART_SetConfig+0x38c>)
 800814c:	fba2 2303 	umull	r2, r3, r2, r3
 8008150:	095b      	lsrs	r3, r3, #5
 8008152:	005b      	lsls	r3, r3, #1
 8008154:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008158:	441e      	add	r6, r3
 800815a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800815c:	4618      	mov	r0, r3
 800815e:	f04f 0100 	mov.w	r1, #0
 8008162:	4602      	mov	r2, r0
 8008164:	460b      	mov	r3, r1
 8008166:	1894      	adds	r4, r2, r2
 8008168:	623c      	str	r4, [r7, #32]
 800816a:	415b      	adcs	r3, r3
 800816c:	627b      	str	r3, [r7, #36]	; 0x24
 800816e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008172:	1812      	adds	r2, r2, r0
 8008174:	eb41 0303 	adc.w	r3, r1, r3
 8008178:	f04f 0400 	mov.w	r4, #0
 800817c:	f04f 0500 	mov.w	r5, #0
 8008180:	00dd      	lsls	r5, r3, #3
 8008182:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008186:	00d4      	lsls	r4, r2, #3
 8008188:	4622      	mov	r2, r4
 800818a:	462b      	mov	r3, r5
 800818c:	1814      	adds	r4, r2, r0
 800818e:	653c      	str	r4, [r7, #80]	; 0x50
 8008190:	414b      	adcs	r3, r1
 8008192:	657b      	str	r3, [r7, #84]	; 0x54
 8008194:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	461a      	mov	r2, r3
 800819a:	f04f 0300 	mov.w	r3, #0
 800819e:	1891      	adds	r1, r2, r2
 80081a0:	61b9      	str	r1, [r7, #24]
 80081a2:	415b      	adcs	r3, r3
 80081a4:	61fb      	str	r3, [r7, #28]
 80081a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80081aa:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80081ae:	f7f8 fc85 	bl	8000abc <__aeabi_uldivmod>
 80081b2:	4602      	mov	r2, r0
 80081b4:	460b      	mov	r3, r1
 80081b6:	4b6c      	ldr	r3, [pc, #432]	; (8008368 <UART_SetConfig+0x38c>)
 80081b8:	fba3 1302 	umull	r1, r3, r3, r2
 80081bc:	095b      	lsrs	r3, r3, #5
 80081be:	2164      	movs	r1, #100	; 0x64
 80081c0:	fb01 f303 	mul.w	r3, r1, r3
 80081c4:	1ad3      	subs	r3, r2, r3
 80081c6:	00db      	lsls	r3, r3, #3
 80081c8:	3332      	adds	r3, #50	; 0x32
 80081ca:	4a67      	ldr	r2, [pc, #412]	; (8008368 <UART_SetConfig+0x38c>)
 80081cc:	fba2 2303 	umull	r2, r3, r2, r3
 80081d0:	095b      	lsrs	r3, r3, #5
 80081d2:	f003 0207 	and.w	r2, r3, #7
 80081d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4432      	add	r2, r6
 80081dc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80081de:	e0b9      	b.n	8008354 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80081e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80081e2:	461c      	mov	r4, r3
 80081e4:	f04f 0500 	mov.w	r5, #0
 80081e8:	4622      	mov	r2, r4
 80081ea:	462b      	mov	r3, r5
 80081ec:	1891      	adds	r1, r2, r2
 80081ee:	6139      	str	r1, [r7, #16]
 80081f0:	415b      	adcs	r3, r3
 80081f2:	617b      	str	r3, [r7, #20]
 80081f4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80081f8:	1912      	adds	r2, r2, r4
 80081fa:	eb45 0303 	adc.w	r3, r5, r3
 80081fe:	f04f 0000 	mov.w	r0, #0
 8008202:	f04f 0100 	mov.w	r1, #0
 8008206:	00d9      	lsls	r1, r3, #3
 8008208:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800820c:	00d0      	lsls	r0, r2, #3
 800820e:	4602      	mov	r2, r0
 8008210:	460b      	mov	r3, r1
 8008212:	eb12 0804 	adds.w	r8, r2, r4
 8008216:	eb43 0905 	adc.w	r9, r3, r5
 800821a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	4618      	mov	r0, r3
 8008220:	f04f 0100 	mov.w	r1, #0
 8008224:	f04f 0200 	mov.w	r2, #0
 8008228:	f04f 0300 	mov.w	r3, #0
 800822c:	008b      	lsls	r3, r1, #2
 800822e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008232:	0082      	lsls	r2, r0, #2
 8008234:	4640      	mov	r0, r8
 8008236:	4649      	mov	r1, r9
 8008238:	f7f8 fc40 	bl	8000abc <__aeabi_uldivmod>
 800823c:	4602      	mov	r2, r0
 800823e:	460b      	mov	r3, r1
 8008240:	4b49      	ldr	r3, [pc, #292]	; (8008368 <UART_SetConfig+0x38c>)
 8008242:	fba3 2302 	umull	r2, r3, r3, r2
 8008246:	095b      	lsrs	r3, r3, #5
 8008248:	011e      	lsls	r6, r3, #4
 800824a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800824c:	4618      	mov	r0, r3
 800824e:	f04f 0100 	mov.w	r1, #0
 8008252:	4602      	mov	r2, r0
 8008254:	460b      	mov	r3, r1
 8008256:	1894      	adds	r4, r2, r2
 8008258:	60bc      	str	r4, [r7, #8]
 800825a:	415b      	adcs	r3, r3
 800825c:	60fb      	str	r3, [r7, #12]
 800825e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008262:	1812      	adds	r2, r2, r0
 8008264:	eb41 0303 	adc.w	r3, r1, r3
 8008268:	f04f 0400 	mov.w	r4, #0
 800826c:	f04f 0500 	mov.w	r5, #0
 8008270:	00dd      	lsls	r5, r3, #3
 8008272:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008276:	00d4      	lsls	r4, r2, #3
 8008278:	4622      	mov	r2, r4
 800827a:	462b      	mov	r3, r5
 800827c:	1814      	adds	r4, r2, r0
 800827e:	64bc      	str	r4, [r7, #72]	; 0x48
 8008280:	414b      	adcs	r3, r1
 8008282:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008284:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	4618      	mov	r0, r3
 800828a:	f04f 0100 	mov.w	r1, #0
 800828e:	f04f 0200 	mov.w	r2, #0
 8008292:	f04f 0300 	mov.w	r3, #0
 8008296:	008b      	lsls	r3, r1, #2
 8008298:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800829c:	0082      	lsls	r2, r0, #2
 800829e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80082a2:	f7f8 fc0b 	bl	8000abc <__aeabi_uldivmod>
 80082a6:	4602      	mov	r2, r0
 80082a8:	460b      	mov	r3, r1
 80082aa:	4b2f      	ldr	r3, [pc, #188]	; (8008368 <UART_SetConfig+0x38c>)
 80082ac:	fba3 1302 	umull	r1, r3, r3, r2
 80082b0:	095b      	lsrs	r3, r3, #5
 80082b2:	2164      	movs	r1, #100	; 0x64
 80082b4:	fb01 f303 	mul.w	r3, r1, r3
 80082b8:	1ad3      	subs	r3, r2, r3
 80082ba:	011b      	lsls	r3, r3, #4
 80082bc:	3332      	adds	r3, #50	; 0x32
 80082be:	4a2a      	ldr	r2, [pc, #168]	; (8008368 <UART_SetConfig+0x38c>)
 80082c0:	fba2 2303 	umull	r2, r3, r2, r3
 80082c4:	095b      	lsrs	r3, r3, #5
 80082c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80082ca:	441e      	add	r6, r3
 80082cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80082ce:	4618      	mov	r0, r3
 80082d0:	f04f 0100 	mov.w	r1, #0
 80082d4:	4602      	mov	r2, r0
 80082d6:	460b      	mov	r3, r1
 80082d8:	1894      	adds	r4, r2, r2
 80082da:	603c      	str	r4, [r7, #0]
 80082dc:	415b      	adcs	r3, r3
 80082de:	607b      	str	r3, [r7, #4]
 80082e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082e4:	1812      	adds	r2, r2, r0
 80082e6:	eb41 0303 	adc.w	r3, r1, r3
 80082ea:	f04f 0400 	mov.w	r4, #0
 80082ee:	f04f 0500 	mov.w	r5, #0
 80082f2:	00dd      	lsls	r5, r3, #3
 80082f4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80082f8:	00d4      	lsls	r4, r2, #3
 80082fa:	4622      	mov	r2, r4
 80082fc:	462b      	mov	r3, r5
 80082fe:	eb12 0a00 	adds.w	sl, r2, r0
 8008302:	eb43 0b01 	adc.w	fp, r3, r1
 8008306:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	4618      	mov	r0, r3
 800830c:	f04f 0100 	mov.w	r1, #0
 8008310:	f04f 0200 	mov.w	r2, #0
 8008314:	f04f 0300 	mov.w	r3, #0
 8008318:	008b      	lsls	r3, r1, #2
 800831a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800831e:	0082      	lsls	r2, r0, #2
 8008320:	4650      	mov	r0, sl
 8008322:	4659      	mov	r1, fp
 8008324:	f7f8 fbca 	bl	8000abc <__aeabi_uldivmod>
 8008328:	4602      	mov	r2, r0
 800832a:	460b      	mov	r3, r1
 800832c:	4b0e      	ldr	r3, [pc, #56]	; (8008368 <UART_SetConfig+0x38c>)
 800832e:	fba3 1302 	umull	r1, r3, r3, r2
 8008332:	095b      	lsrs	r3, r3, #5
 8008334:	2164      	movs	r1, #100	; 0x64
 8008336:	fb01 f303 	mul.w	r3, r1, r3
 800833a:	1ad3      	subs	r3, r2, r3
 800833c:	011b      	lsls	r3, r3, #4
 800833e:	3332      	adds	r3, #50	; 0x32
 8008340:	4a09      	ldr	r2, [pc, #36]	; (8008368 <UART_SetConfig+0x38c>)
 8008342:	fba2 2303 	umull	r2, r3, r2, r3
 8008346:	095b      	lsrs	r3, r3, #5
 8008348:	f003 020f 	and.w	r2, r3, #15
 800834c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4432      	add	r2, r6
 8008352:	609a      	str	r2, [r3, #8]
}
 8008354:	bf00      	nop
 8008356:	377c      	adds	r7, #124	; 0x7c
 8008358:	46bd      	mov	sp, r7
 800835a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800835e:	bf00      	nop
 8008360:	40011000 	.word	0x40011000
 8008364:	40011400 	.word	0x40011400
 8008368:	51eb851f 	.word	0x51eb851f

0800836c <__errno>:
 800836c:	4b01      	ldr	r3, [pc, #4]	; (8008374 <__errno+0x8>)
 800836e:	6818      	ldr	r0, [r3, #0]
 8008370:	4770      	bx	lr
 8008372:	bf00      	nop
 8008374:	2000000c 	.word	0x2000000c

08008378 <__libc_init_array>:
 8008378:	b570      	push	{r4, r5, r6, lr}
 800837a:	4d0d      	ldr	r5, [pc, #52]	; (80083b0 <__libc_init_array+0x38>)
 800837c:	4c0d      	ldr	r4, [pc, #52]	; (80083b4 <__libc_init_array+0x3c>)
 800837e:	1b64      	subs	r4, r4, r5
 8008380:	10a4      	asrs	r4, r4, #2
 8008382:	2600      	movs	r6, #0
 8008384:	42a6      	cmp	r6, r4
 8008386:	d109      	bne.n	800839c <__libc_init_array+0x24>
 8008388:	4d0b      	ldr	r5, [pc, #44]	; (80083b8 <__libc_init_array+0x40>)
 800838a:	4c0c      	ldr	r4, [pc, #48]	; (80083bc <__libc_init_array+0x44>)
 800838c:	f000 fc4e 	bl	8008c2c <_init>
 8008390:	1b64      	subs	r4, r4, r5
 8008392:	10a4      	asrs	r4, r4, #2
 8008394:	2600      	movs	r6, #0
 8008396:	42a6      	cmp	r6, r4
 8008398:	d105      	bne.n	80083a6 <__libc_init_array+0x2e>
 800839a:	bd70      	pop	{r4, r5, r6, pc}
 800839c:	f855 3b04 	ldr.w	r3, [r5], #4
 80083a0:	4798      	blx	r3
 80083a2:	3601      	adds	r6, #1
 80083a4:	e7ee      	b.n	8008384 <__libc_init_array+0xc>
 80083a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80083aa:	4798      	blx	r3
 80083ac:	3601      	adds	r6, #1
 80083ae:	e7f2      	b.n	8008396 <__libc_init_array+0x1e>
 80083b0:	080094cc 	.word	0x080094cc
 80083b4:	080094cc 	.word	0x080094cc
 80083b8:	080094cc 	.word	0x080094cc
 80083bc:	080094d0 	.word	0x080094d0

080083c0 <memset>:
 80083c0:	4402      	add	r2, r0
 80083c2:	4603      	mov	r3, r0
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d100      	bne.n	80083ca <memset+0xa>
 80083c8:	4770      	bx	lr
 80083ca:	f803 1b01 	strb.w	r1, [r3], #1
 80083ce:	e7f9      	b.n	80083c4 <memset+0x4>

080083d0 <siprintf>:
 80083d0:	b40e      	push	{r1, r2, r3}
 80083d2:	b500      	push	{lr}
 80083d4:	b09c      	sub	sp, #112	; 0x70
 80083d6:	ab1d      	add	r3, sp, #116	; 0x74
 80083d8:	9002      	str	r0, [sp, #8]
 80083da:	9006      	str	r0, [sp, #24]
 80083dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80083e0:	4809      	ldr	r0, [pc, #36]	; (8008408 <siprintf+0x38>)
 80083e2:	9107      	str	r1, [sp, #28]
 80083e4:	9104      	str	r1, [sp, #16]
 80083e6:	4909      	ldr	r1, [pc, #36]	; (800840c <siprintf+0x3c>)
 80083e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80083ec:	9105      	str	r1, [sp, #20]
 80083ee:	6800      	ldr	r0, [r0, #0]
 80083f0:	9301      	str	r3, [sp, #4]
 80083f2:	a902      	add	r1, sp, #8
 80083f4:	f000 f868 	bl	80084c8 <_svfiprintf_r>
 80083f8:	9b02      	ldr	r3, [sp, #8]
 80083fa:	2200      	movs	r2, #0
 80083fc:	701a      	strb	r2, [r3, #0]
 80083fe:	b01c      	add	sp, #112	; 0x70
 8008400:	f85d eb04 	ldr.w	lr, [sp], #4
 8008404:	b003      	add	sp, #12
 8008406:	4770      	bx	lr
 8008408:	2000000c 	.word	0x2000000c
 800840c:	ffff0208 	.word	0xffff0208

08008410 <__ssputs_r>:
 8008410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008414:	688e      	ldr	r6, [r1, #8]
 8008416:	429e      	cmp	r6, r3
 8008418:	4682      	mov	sl, r0
 800841a:	460c      	mov	r4, r1
 800841c:	4690      	mov	r8, r2
 800841e:	461f      	mov	r7, r3
 8008420:	d838      	bhi.n	8008494 <__ssputs_r+0x84>
 8008422:	898a      	ldrh	r2, [r1, #12]
 8008424:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008428:	d032      	beq.n	8008490 <__ssputs_r+0x80>
 800842a:	6825      	ldr	r5, [r4, #0]
 800842c:	6909      	ldr	r1, [r1, #16]
 800842e:	eba5 0901 	sub.w	r9, r5, r1
 8008432:	6965      	ldr	r5, [r4, #20]
 8008434:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008438:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800843c:	3301      	adds	r3, #1
 800843e:	444b      	add	r3, r9
 8008440:	106d      	asrs	r5, r5, #1
 8008442:	429d      	cmp	r5, r3
 8008444:	bf38      	it	cc
 8008446:	461d      	movcc	r5, r3
 8008448:	0553      	lsls	r3, r2, #21
 800844a:	d531      	bpl.n	80084b0 <__ssputs_r+0xa0>
 800844c:	4629      	mov	r1, r5
 800844e:	f000 fb47 	bl	8008ae0 <_malloc_r>
 8008452:	4606      	mov	r6, r0
 8008454:	b950      	cbnz	r0, 800846c <__ssputs_r+0x5c>
 8008456:	230c      	movs	r3, #12
 8008458:	f8ca 3000 	str.w	r3, [sl]
 800845c:	89a3      	ldrh	r3, [r4, #12]
 800845e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008462:	81a3      	strh	r3, [r4, #12]
 8008464:	f04f 30ff 	mov.w	r0, #4294967295
 8008468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800846c:	6921      	ldr	r1, [r4, #16]
 800846e:	464a      	mov	r2, r9
 8008470:	f000 fabe 	bl	80089f0 <memcpy>
 8008474:	89a3      	ldrh	r3, [r4, #12]
 8008476:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800847a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800847e:	81a3      	strh	r3, [r4, #12]
 8008480:	6126      	str	r6, [r4, #16]
 8008482:	6165      	str	r5, [r4, #20]
 8008484:	444e      	add	r6, r9
 8008486:	eba5 0509 	sub.w	r5, r5, r9
 800848a:	6026      	str	r6, [r4, #0]
 800848c:	60a5      	str	r5, [r4, #8]
 800848e:	463e      	mov	r6, r7
 8008490:	42be      	cmp	r6, r7
 8008492:	d900      	bls.n	8008496 <__ssputs_r+0x86>
 8008494:	463e      	mov	r6, r7
 8008496:	4632      	mov	r2, r6
 8008498:	6820      	ldr	r0, [r4, #0]
 800849a:	4641      	mov	r1, r8
 800849c:	f000 fab6 	bl	8008a0c <memmove>
 80084a0:	68a3      	ldr	r3, [r4, #8]
 80084a2:	6822      	ldr	r2, [r4, #0]
 80084a4:	1b9b      	subs	r3, r3, r6
 80084a6:	4432      	add	r2, r6
 80084a8:	60a3      	str	r3, [r4, #8]
 80084aa:	6022      	str	r2, [r4, #0]
 80084ac:	2000      	movs	r0, #0
 80084ae:	e7db      	b.n	8008468 <__ssputs_r+0x58>
 80084b0:	462a      	mov	r2, r5
 80084b2:	f000 fb6f 	bl	8008b94 <_realloc_r>
 80084b6:	4606      	mov	r6, r0
 80084b8:	2800      	cmp	r0, #0
 80084ba:	d1e1      	bne.n	8008480 <__ssputs_r+0x70>
 80084bc:	6921      	ldr	r1, [r4, #16]
 80084be:	4650      	mov	r0, sl
 80084c0:	f000 fabe 	bl	8008a40 <_free_r>
 80084c4:	e7c7      	b.n	8008456 <__ssputs_r+0x46>
	...

080084c8 <_svfiprintf_r>:
 80084c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084cc:	4698      	mov	r8, r3
 80084ce:	898b      	ldrh	r3, [r1, #12]
 80084d0:	061b      	lsls	r3, r3, #24
 80084d2:	b09d      	sub	sp, #116	; 0x74
 80084d4:	4607      	mov	r7, r0
 80084d6:	460d      	mov	r5, r1
 80084d8:	4614      	mov	r4, r2
 80084da:	d50e      	bpl.n	80084fa <_svfiprintf_r+0x32>
 80084dc:	690b      	ldr	r3, [r1, #16]
 80084de:	b963      	cbnz	r3, 80084fa <_svfiprintf_r+0x32>
 80084e0:	2140      	movs	r1, #64	; 0x40
 80084e2:	f000 fafd 	bl	8008ae0 <_malloc_r>
 80084e6:	6028      	str	r0, [r5, #0]
 80084e8:	6128      	str	r0, [r5, #16]
 80084ea:	b920      	cbnz	r0, 80084f6 <_svfiprintf_r+0x2e>
 80084ec:	230c      	movs	r3, #12
 80084ee:	603b      	str	r3, [r7, #0]
 80084f0:	f04f 30ff 	mov.w	r0, #4294967295
 80084f4:	e0d1      	b.n	800869a <_svfiprintf_r+0x1d2>
 80084f6:	2340      	movs	r3, #64	; 0x40
 80084f8:	616b      	str	r3, [r5, #20]
 80084fa:	2300      	movs	r3, #0
 80084fc:	9309      	str	r3, [sp, #36]	; 0x24
 80084fe:	2320      	movs	r3, #32
 8008500:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008504:	f8cd 800c 	str.w	r8, [sp, #12]
 8008508:	2330      	movs	r3, #48	; 0x30
 800850a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80086b4 <_svfiprintf_r+0x1ec>
 800850e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008512:	f04f 0901 	mov.w	r9, #1
 8008516:	4623      	mov	r3, r4
 8008518:	469a      	mov	sl, r3
 800851a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800851e:	b10a      	cbz	r2, 8008524 <_svfiprintf_r+0x5c>
 8008520:	2a25      	cmp	r2, #37	; 0x25
 8008522:	d1f9      	bne.n	8008518 <_svfiprintf_r+0x50>
 8008524:	ebba 0b04 	subs.w	fp, sl, r4
 8008528:	d00b      	beq.n	8008542 <_svfiprintf_r+0x7a>
 800852a:	465b      	mov	r3, fp
 800852c:	4622      	mov	r2, r4
 800852e:	4629      	mov	r1, r5
 8008530:	4638      	mov	r0, r7
 8008532:	f7ff ff6d 	bl	8008410 <__ssputs_r>
 8008536:	3001      	adds	r0, #1
 8008538:	f000 80aa 	beq.w	8008690 <_svfiprintf_r+0x1c8>
 800853c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800853e:	445a      	add	r2, fp
 8008540:	9209      	str	r2, [sp, #36]	; 0x24
 8008542:	f89a 3000 	ldrb.w	r3, [sl]
 8008546:	2b00      	cmp	r3, #0
 8008548:	f000 80a2 	beq.w	8008690 <_svfiprintf_r+0x1c8>
 800854c:	2300      	movs	r3, #0
 800854e:	f04f 32ff 	mov.w	r2, #4294967295
 8008552:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008556:	f10a 0a01 	add.w	sl, sl, #1
 800855a:	9304      	str	r3, [sp, #16]
 800855c:	9307      	str	r3, [sp, #28]
 800855e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008562:	931a      	str	r3, [sp, #104]	; 0x68
 8008564:	4654      	mov	r4, sl
 8008566:	2205      	movs	r2, #5
 8008568:	f814 1b01 	ldrb.w	r1, [r4], #1
 800856c:	4851      	ldr	r0, [pc, #324]	; (80086b4 <_svfiprintf_r+0x1ec>)
 800856e:	f7f7 fe37 	bl	80001e0 <memchr>
 8008572:	9a04      	ldr	r2, [sp, #16]
 8008574:	b9d8      	cbnz	r0, 80085ae <_svfiprintf_r+0xe6>
 8008576:	06d0      	lsls	r0, r2, #27
 8008578:	bf44      	itt	mi
 800857a:	2320      	movmi	r3, #32
 800857c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008580:	0711      	lsls	r1, r2, #28
 8008582:	bf44      	itt	mi
 8008584:	232b      	movmi	r3, #43	; 0x2b
 8008586:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800858a:	f89a 3000 	ldrb.w	r3, [sl]
 800858e:	2b2a      	cmp	r3, #42	; 0x2a
 8008590:	d015      	beq.n	80085be <_svfiprintf_r+0xf6>
 8008592:	9a07      	ldr	r2, [sp, #28]
 8008594:	4654      	mov	r4, sl
 8008596:	2000      	movs	r0, #0
 8008598:	f04f 0c0a 	mov.w	ip, #10
 800859c:	4621      	mov	r1, r4
 800859e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085a2:	3b30      	subs	r3, #48	; 0x30
 80085a4:	2b09      	cmp	r3, #9
 80085a6:	d94e      	bls.n	8008646 <_svfiprintf_r+0x17e>
 80085a8:	b1b0      	cbz	r0, 80085d8 <_svfiprintf_r+0x110>
 80085aa:	9207      	str	r2, [sp, #28]
 80085ac:	e014      	b.n	80085d8 <_svfiprintf_r+0x110>
 80085ae:	eba0 0308 	sub.w	r3, r0, r8
 80085b2:	fa09 f303 	lsl.w	r3, r9, r3
 80085b6:	4313      	orrs	r3, r2
 80085b8:	9304      	str	r3, [sp, #16]
 80085ba:	46a2      	mov	sl, r4
 80085bc:	e7d2      	b.n	8008564 <_svfiprintf_r+0x9c>
 80085be:	9b03      	ldr	r3, [sp, #12]
 80085c0:	1d19      	adds	r1, r3, #4
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	9103      	str	r1, [sp, #12]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	bfbb      	ittet	lt
 80085ca:	425b      	neglt	r3, r3
 80085cc:	f042 0202 	orrlt.w	r2, r2, #2
 80085d0:	9307      	strge	r3, [sp, #28]
 80085d2:	9307      	strlt	r3, [sp, #28]
 80085d4:	bfb8      	it	lt
 80085d6:	9204      	strlt	r2, [sp, #16]
 80085d8:	7823      	ldrb	r3, [r4, #0]
 80085da:	2b2e      	cmp	r3, #46	; 0x2e
 80085dc:	d10c      	bne.n	80085f8 <_svfiprintf_r+0x130>
 80085de:	7863      	ldrb	r3, [r4, #1]
 80085e0:	2b2a      	cmp	r3, #42	; 0x2a
 80085e2:	d135      	bne.n	8008650 <_svfiprintf_r+0x188>
 80085e4:	9b03      	ldr	r3, [sp, #12]
 80085e6:	1d1a      	adds	r2, r3, #4
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	9203      	str	r2, [sp, #12]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	bfb8      	it	lt
 80085f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80085f4:	3402      	adds	r4, #2
 80085f6:	9305      	str	r3, [sp, #20]
 80085f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80086c4 <_svfiprintf_r+0x1fc>
 80085fc:	7821      	ldrb	r1, [r4, #0]
 80085fe:	2203      	movs	r2, #3
 8008600:	4650      	mov	r0, sl
 8008602:	f7f7 fded 	bl	80001e0 <memchr>
 8008606:	b140      	cbz	r0, 800861a <_svfiprintf_r+0x152>
 8008608:	2340      	movs	r3, #64	; 0x40
 800860a:	eba0 000a 	sub.w	r0, r0, sl
 800860e:	fa03 f000 	lsl.w	r0, r3, r0
 8008612:	9b04      	ldr	r3, [sp, #16]
 8008614:	4303      	orrs	r3, r0
 8008616:	3401      	adds	r4, #1
 8008618:	9304      	str	r3, [sp, #16]
 800861a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800861e:	4826      	ldr	r0, [pc, #152]	; (80086b8 <_svfiprintf_r+0x1f0>)
 8008620:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008624:	2206      	movs	r2, #6
 8008626:	f7f7 fddb 	bl	80001e0 <memchr>
 800862a:	2800      	cmp	r0, #0
 800862c:	d038      	beq.n	80086a0 <_svfiprintf_r+0x1d8>
 800862e:	4b23      	ldr	r3, [pc, #140]	; (80086bc <_svfiprintf_r+0x1f4>)
 8008630:	bb1b      	cbnz	r3, 800867a <_svfiprintf_r+0x1b2>
 8008632:	9b03      	ldr	r3, [sp, #12]
 8008634:	3307      	adds	r3, #7
 8008636:	f023 0307 	bic.w	r3, r3, #7
 800863a:	3308      	adds	r3, #8
 800863c:	9303      	str	r3, [sp, #12]
 800863e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008640:	4433      	add	r3, r6
 8008642:	9309      	str	r3, [sp, #36]	; 0x24
 8008644:	e767      	b.n	8008516 <_svfiprintf_r+0x4e>
 8008646:	fb0c 3202 	mla	r2, ip, r2, r3
 800864a:	460c      	mov	r4, r1
 800864c:	2001      	movs	r0, #1
 800864e:	e7a5      	b.n	800859c <_svfiprintf_r+0xd4>
 8008650:	2300      	movs	r3, #0
 8008652:	3401      	adds	r4, #1
 8008654:	9305      	str	r3, [sp, #20]
 8008656:	4619      	mov	r1, r3
 8008658:	f04f 0c0a 	mov.w	ip, #10
 800865c:	4620      	mov	r0, r4
 800865e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008662:	3a30      	subs	r2, #48	; 0x30
 8008664:	2a09      	cmp	r2, #9
 8008666:	d903      	bls.n	8008670 <_svfiprintf_r+0x1a8>
 8008668:	2b00      	cmp	r3, #0
 800866a:	d0c5      	beq.n	80085f8 <_svfiprintf_r+0x130>
 800866c:	9105      	str	r1, [sp, #20]
 800866e:	e7c3      	b.n	80085f8 <_svfiprintf_r+0x130>
 8008670:	fb0c 2101 	mla	r1, ip, r1, r2
 8008674:	4604      	mov	r4, r0
 8008676:	2301      	movs	r3, #1
 8008678:	e7f0      	b.n	800865c <_svfiprintf_r+0x194>
 800867a:	ab03      	add	r3, sp, #12
 800867c:	9300      	str	r3, [sp, #0]
 800867e:	462a      	mov	r2, r5
 8008680:	4b0f      	ldr	r3, [pc, #60]	; (80086c0 <_svfiprintf_r+0x1f8>)
 8008682:	a904      	add	r1, sp, #16
 8008684:	4638      	mov	r0, r7
 8008686:	f3af 8000 	nop.w
 800868a:	1c42      	adds	r2, r0, #1
 800868c:	4606      	mov	r6, r0
 800868e:	d1d6      	bne.n	800863e <_svfiprintf_r+0x176>
 8008690:	89ab      	ldrh	r3, [r5, #12]
 8008692:	065b      	lsls	r3, r3, #25
 8008694:	f53f af2c 	bmi.w	80084f0 <_svfiprintf_r+0x28>
 8008698:	9809      	ldr	r0, [sp, #36]	; 0x24
 800869a:	b01d      	add	sp, #116	; 0x74
 800869c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086a0:	ab03      	add	r3, sp, #12
 80086a2:	9300      	str	r3, [sp, #0]
 80086a4:	462a      	mov	r2, r5
 80086a6:	4b06      	ldr	r3, [pc, #24]	; (80086c0 <_svfiprintf_r+0x1f8>)
 80086a8:	a904      	add	r1, sp, #16
 80086aa:	4638      	mov	r0, r7
 80086ac:	f000 f87a 	bl	80087a4 <_printf_i>
 80086b0:	e7eb      	b.n	800868a <_svfiprintf_r+0x1c2>
 80086b2:	bf00      	nop
 80086b4:	08009490 	.word	0x08009490
 80086b8:	0800949a 	.word	0x0800949a
 80086bc:	00000000 	.word	0x00000000
 80086c0:	08008411 	.word	0x08008411
 80086c4:	08009496 	.word	0x08009496

080086c8 <_printf_common>:
 80086c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086cc:	4616      	mov	r6, r2
 80086ce:	4699      	mov	r9, r3
 80086d0:	688a      	ldr	r2, [r1, #8]
 80086d2:	690b      	ldr	r3, [r1, #16]
 80086d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80086d8:	4293      	cmp	r3, r2
 80086da:	bfb8      	it	lt
 80086dc:	4613      	movlt	r3, r2
 80086de:	6033      	str	r3, [r6, #0]
 80086e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80086e4:	4607      	mov	r7, r0
 80086e6:	460c      	mov	r4, r1
 80086e8:	b10a      	cbz	r2, 80086ee <_printf_common+0x26>
 80086ea:	3301      	adds	r3, #1
 80086ec:	6033      	str	r3, [r6, #0]
 80086ee:	6823      	ldr	r3, [r4, #0]
 80086f0:	0699      	lsls	r1, r3, #26
 80086f2:	bf42      	ittt	mi
 80086f4:	6833      	ldrmi	r3, [r6, #0]
 80086f6:	3302      	addmi	r3, #2
 80086f8:	6033      	strmi	r3, [r6, #0]
 80086fa:	6825      	ldr	r5, [r4, #0]
 80086fc:	f015 0506 	ands.w	r5, r5, #6
 8008700:	d106      	bne.n	8008710 <_printf_common+0x48>
 8008702:	f104 0a19 	add.w	sl, r4, #25
 8008706:	68e3      	ldr	r3, [r4, #12]
 8008708:	6832      	ldr	r2, [r6, #0]
 800870a:	1a9b      	subs	r3, r3, r2
 800870c:	42ab      	cmp	r3, r5
 800870e:	dc26      	bgt.n	800875e <_printf_common+0x96>
 8008710:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008714:	1e13      	subs	r3, r2, #0
 8008716:	6822      	ldr	r2, [r4, #0]
 8008718:	bf18      	it	ne
 800871a:	2301      	movne	r3, #1
 800871c:	0692      	lsls	r2, r2, #26
 800871e:	d42b      	bmi.n	8008778 <_printf_common+0xb0>
 8008720:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008724:	4649      	mov	r1, r9
 8008726:	4638      	mov	r0, r7
 8008728:	47c0      	blx	r8
 800872a:	3001      	adds	r0, #1
 800872c:	d01e      	beq.n	800876c <_printf_common+0xa4>
 800872e:	6823      	ldr	r3, [r4, #0]
 8008730:	68e5      	ldr	r5, [r4, #12]
 8008732:	6832      	ldr	r2, [r6, #0]
 8008734:	f003 0306 	and.w	r3, r3, #6
 8008738:	2b04      	cmp	r3, #4
 800873a:	bf08      	it	eq
 800873c:	1aad      	subeq	r5, r5, r2
 800873e:	68a3      	ldr	r3, [r4, #8]
 8008740:	6922      	ldr	r2, [r4, #16]
 8008742:	bf0c      	ite	eq
 8008744:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008748:	2500      	movne	r5, #0
 800874a:	4293      	cmp	r3, r2
 800874c:	bfc4      	itt	gt
 800874e:	1a9b      	subgt	r3, r3, r2
 8008750:	18ed      	addgt	r5, r5, r3
 8008752:	2600      	movs	r6, #0
 8008754:	341a      	adds	r4, #26
 8008756:	42b5      	cmp	r5, r6
 8008758:	d11a      	bne.n	8008790 <_printf_common+0xc8>
 800875a:	2000      	movs	r0, #0
 800875c:	e008      	b.n	8008770 <_printf_common+0xa8>
 800875e:	2301      	movs	r3, #1
 8008760:	4652      	mov	r2, sl
 8008762:	4649      	mov	r1, r9
 8008764:	4638      	mov	r0, r7
 8008766:	47c0      	blx	r8
 8008768:	3001      	adds	r0, #1
 800876a:	d103      	bne.n	8008774 <_printf_common+0xac>
 800876c:	f04f 30ff 	mov.w	r0, #4294967295
 8008770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008774:	3501      	adds	r5, #1
 8008776:	e7c6      	b.n	8008706 <_printf_common+0x3e>
 8008778:	18e1      	adds	r1, r4, r3
 800877a:	1c5a      	adds	r2, r3, #1
 800877c:	2030      	movs	r0, #48	; 0x30
 800877e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008782:	4422      	add	r2, r4
 8008784:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008788:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800878c:	3302      	adds	r3, #2
 800878e:	e7c7      	b.n	8008720 <_printf_common+0x58>
 8008790:	2301      	movs	r3, #1
 8008792:	4622      	mov	r2, r4
 8008794:	4649      	mov	r1, r9
 8008796:	4638      	mov	r0, r7
 8008798:	47c0      	blx	r8
 800879a:	3001      	adds	r0, #1
 800879c:	d0e6      	beq.n	800876c <_printf_common+0xa4>
 800879e:	3601      	adds	r6, #1
 80087a0:	e7d9      	b.n	8008756 <_printf_common+0x8e>
	...

080087a4 <_printf_i>:
 80087a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087a8:	460c      	mov	r4, r1
 80087aa:	4691      	mov	r9, r2
 80087ac:	7e27      	ldrb	r7, [r4, #24]
 80087ae:	990c      	ldr	r1, [sp, #48]	; 0x30
 80087b0:	2f78      	cmp	r7, #120	; 0x78
 80087b2:	4680      	mov	r8, r0
 80087b4:	469a      	mov	sl, r3
 80087b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80087ba:	d807      	bhi.n	80087cc <_printf_i+0x28>
 80087bc:	2f62      	cmp	r7, #98	; 0x62
 80087be:	d80a      	bhi.n	80087d6 <_printf_i+0x32>
 80087c0:	2f00      	cmp	r7, #0
 80087c2:	f000 80d8 	beq.w	8008976 <_printf_i+0x1d2>
 80087c6:	2f58      	cmp	r7, #88	; 0x58
 80087c8:	f000 80a3 	beq.w	8008912 <_printf_i+0x16e>
 80087cc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80087d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80087d4:	e03a      	b.n	800884c <_printf_i+0xa8>
 80087d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80087da:	2b15      	cmp	r3, #21
 80087dc:	d8f6      	bhi.n	80087cc <_printf_i+0x28>
 80087de:	a001      	add	r0, pc, #4	; (adr r0, 80087e4 <_printf_i+0x40>)
 80087e0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80087e4:	0800883d 	.word	0x0800883d
 80087e8:	08008851 	.word	0x08008851
 80087ec:	080087cd 	.word	0x080087cd
 80087f0:	080087cd 	.word	0x080087cd
 80087f4:	080087cd 	.word	0x080087cd
 80087f8:	080087cd 	.word	0x080087cd
 80087fc:	08008851 	.word	0x08008851
 8008800:	080087cd 	.word	0x080087cd
 8008804:	080087cd 	.word	0x080087cd
 8008808:	080087cd 	.word	0x080087cd
 800880c:	080087cd 	.word	0x080087cd
 8008810:	0800895d 	.word	0x0800895d
 8008814:	08008881 	.word	0x08008881
 8008818:	0800893f 	.word	0x0800893f
 800881c:	080087cd 	.word	0x080087cd
 8008820:	080087cd 	.word	0x080087cd
 8008824:	0800897f 	.word	0x0800897f
 8008828:	080087cd 	.word	0x080087cd
 800882c:	08008881 	.word	0x08008881
 8008830:	080087cd 	.word	0x080087cd
 8008834:	080087cd 	.word	0x080087cd
 8008838:	08008947 	.word	0x08008947
 800883c:	680b      	ldr	r3, [r1, #0]
 800883e:	1d1a      	adds	r2, r3, #4
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	600a      	str	r2, [r1, #0]
 8008844:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008848:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800884c:	2301      	movs	r3, #1
 800884e:	e0a3      	b.n	8008998 <_printf_i+0x1f4>
 8008850:	6825      	ldr	r5, [r4, #0]
 8008852:	6808      	ldr	r0, [r1, #0]
 8008854:	062e      	lsls	r6, r5, #24
 8008856:	f100 0304 	add.w	r3, r0, #4
 800885a:	d50a      	bpl.n	8008872 <_printf_i+0xce>
 800885c:	6805      	ldr	r5, [r0, #0]
 800885e:	600b      	str	r3, [r1, #0]
 8008860:	2d00      	cmp	r5, #0
 8008862:	da03      	bge.n	800886c <_printf_i+0xc8>
 8008864:	232d      	movs	r3, #45	; 0x2d
 8008866:	426d      	negs	r5, r5
 8008868:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800886c:	485e      	ldr	r0, [pc, #376]	; (80089e8 <_printf_i+0x244>)
 800886e:	230a      	movs	r3, #10
 8008870:	e019      	b.n	80088a6 <_printf_i+0x102>
 8008872:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008876:	6805      	ldr	r5, [r0, #0]
 8008878:	600b      	str	r3, [r1, #0]
 800887a:	bf18      	it	ne
 800887c:	b22d      	sxthne	r5, r5
 800887e:	e7ef      	b.n	8008860 <_printf_i+0xbc>
 8008880:	680b      	ldr	r3, [r1, #0]
 8008882:	6825      	ldr	r5, [r4, #0]
 8008884:	1d18      	adds	r0, r3, #4
 8008886:	6008      	str	r0, [r1, #0]
 8008888:	0628      	lsls	r0, r5, #24
 800888a:	d501      	bpl.n	8008890 <_printf_i+0xec>
 800888c:	681d      	ldr	r5, [r3, #0]
 800888e:	e002      	b.n	8008896 <_printf_i+0xf2>
 8008890:	0669      	lsls	r1, r5, #25
 8008892:	d5fb      	bpl.n	800888c <_printf_i+0xe8>
 8008894:	881d      	ldrh	r5, [r3, #0]
 8008896:	4854      	ldr	r0, [pc, #336]	; (80089e8 <_printf_i+0x244>)
 8008898:	2f6f      	cmp	r7, #111	; 0x6f
 800889a:	bf0c      	ite	eq
 800889c:	2308      	moveq	r3, #8
 800889e:	230a      	movne	r3, #10
 80088a0:	2100      	movs	r1, #0
 80088a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80088a6:	6866      	ldr	r6, [r4, #4]
 80088a8:	60a6      	str	r6, [r4, #8]
 80088aa:	2e00      	cmp	r6, #0
 80088ac:	bfa2      	ittt	ge
 80088ae:	6821      	ldrge	r1, [r4, #0]
 80088b0:	f021 0104 	bicge.w	r1, r1, #4
 80088b4:	6021      	strge	r1, [r4, #0]
 80088b6:	b90d      	cbnz	r5, 80088bc <_printf_i+0x118>
 80088b8:	2e00      	cmp	r6, #0
 80088ba:	d04d      	beq.n	8008958 <_printf_i+0x1b4>
 80088bc:	4616      	mov	r6, r2
 80088be:	fbb5 f1f3 	udiv	r1, r5, r3
 80088c2:	fb03 5711 	mls	r7, r3, r1, r5
 80088c6:	5dc7      	ldrb	r7, [r0, r7]
 80088c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80088cc:	462f      	mov	r7, r5
 80088ce:	42bb      	cmp	r3, r7
 80088d0:	460d      	mov	r5, r1
 80088d2:	d9f4      	bls.n	80088be <_printf_i+0x11a>
 80088d4:	2b08      	cmp	r3, #8
 80088d6:	d10b      	bne.n	80088f0 <_printf_i+0x14c>
 80088d8:	6823      	ldr	r3, [r4, #0]
 80088da:	07df      	lsls	r7, r3, #31
 80088dc:	d508      	bpl.n	80088f0 <_printf_i+0x14c>
 80088de:	6923      	ldr	r3, [r4, #16]
 80088e0:	6861      	ldr	r1, [r4, #4]
 80088e2:	4299      	cmp	r1, r3
 80088e4:	bfde      	ittt	le
 80088e6:	2330      	movle	r3, #48	; 0x30
 80088e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80088ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80088f0:	1b92      	subs	r2, r2, r6
 80088f2:	6122      	str	r2, [r4, #16]
 80088f4:	f8cd a000 	str.w	sl, [sp]
 80088f8:	464b      	mov	r3, r9
 80088fa:	aa03      	add	r2, sp, #12
 80088fc:	4621      	mov	r1, r4
 80088fe:	4640      	mov	r0, r8
 8008900:	f7ff fee2 	bl	80086c8 <_printf_common>
 8008904:	3001      	adds	r0, #1
 8008906:	d14c      	bne.n	80089a2 <_printf_i+0x1fe>
 8008908:	f04f 30ff 	mov.w	r0, #4294967295
 800890c:	b004      	add	sp, #16
 800890e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008912:	4835      	ldr	r0, [pc, #212]	; (80089e8 <_printf_i+0x244>)
 8008914:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008918:	6823      	ldr	r3, [r4, #0]
 800891a:	680e      	ldr	r6, [r1, #0]
 800891c:	061f      	lsls	r7, r3, #24
 800891e:	f856 5b04 	ldr.w	r5, [r6], #4
 8008922:	600e      	str	r6, [r1, #0]
 8008924:	d514      	bpl.n	8008950 <_printf_i+0x1ac>
 8008926:	07d9      	lsls	r1, r3, #31
 8008928:	bf44      	itt	mi
 800892a:	f043 0320 	orrmi.w	r3, r3, #32
 800892e:	6023      	strmi	r3, [r4, #0]
 8008930:	b91d      	cbnz	r5, 800893a <_printf_i+0x196>
 8008932:	6823      	ldr	r3, [r4, #0]
 8008934:	f023 0320 	bic.w	r3, r3, #32
 8008938:	6023      	str	r3, [r4, #0]
 800893a:	2310      	movs	r3, #16
 800893c:	e7b0      	b.n	80088a0 <_printf_i+0xfc>
 800893e:	6823      	ldr	r3, [r4, #0]
 8008940:	f043 0320 	orr.w	r3, r3, #32
 8008944:	6023      	str	r3, [r4, #0]
 8008946:	2378      	movs	r3, #120	; 0x78
 8008948:	4828      	ldr	r0, [pc, #160]	; (80089ec <_printf_i+0x248>)
 800894a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800894e:	e7e3      	b.n	8008918 <_printf_i+0x174>
 8008950:	065e      	lsls	r6, r3, #25
 8008952:	bf48      	it	mi
 8008954:	b2ad      	uxthmi	r5, r5
 8008956:	e7e6      	b.n	8008926 <_printf_i+0x182>
 8008958:	4616      	mov	r6, r2
 800895a:	e7bb      	b.n	80088d4 <_printf_i+0x130>
 800895c:	680b      	ldr	r3, [r1, #0]
 800895e:	6826      	ldr	r6, [r4, #0]
 8008960:	6960      	ldr	r0, [r4, #20]
 8008962:	1d1d      	adds	r5, r3, #4
 8008964:	600d      	str	r5, [r1, #0]
 8008966:	0635      	lsls	r5, r6, #24
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	d501      	bpl.n	8008970 <_printf_i+0x1cc>
 800896c:	6018      	str	r0, [r3, #0]
 800896e:	e002      	b.n	8008976 <_printf_i+0x1d2>
 8008970:	0671      	lsls	r1, r6, #25
 8008972:	d5fb      	bpl.n	800896c <_printf_i+0x1c8>
 8008974:	8018      	strh	r0, [r3, #0]
 8008976:	2300      	movs	r3, #0
 8008978:	6123      	str	r3, [r4, #16]
 800897a:	4616      	mov	r6, r2
 800897c:	e7ba      	b.n	80088f4 <_printf_i+0x150>
 800897e:	680b      	ldr	r3, [r1, #0]
 8008980:	1d1a      	adds	r2, r3, #4
 8008982:	600a      	str	r2, [r1, #0]
 8008984:	681e      	ldr	r6, [r3, #0]
 8008986:	6862      	ldr	r2, [r4, #4]
 8008988:	2100      	movs	r1, #0
 800898a:	4630      	mov	r0, r6
 800898c:	f7f7 fc28 	bl	80001e0 <memchr>
 8008990:	b108      	cbz	r0, 8008996 <_printf_i+0x1f2>
 8008992:	1b80      	subs	r0, r0, r6
 8008994:	6060      	str	r0, [r4, #4]
 8008996:	6863      	ldr	r3, [r4, #4]
 8008998:	6123      	str	r3, [r4, #16]
 800899a:	2300      	movs	r3, #0
 800899c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80089a0:	e7a8      	b.n	80088f4 <_printf_i+0x150>
 80089a2:	6923      	ldr	r3, [r4, #16]
 80089a4:	4632      	mov	r2, r6
 80089a6:	4649      	mov	r1, r9
 80089a8:	4640      	mov	r0, r8
 80089aa:	47d0      	blx	sl
 80089ac:	3001      	adds	r0, #1
 80089ae:	d0ab      	beq.n	8008908 <_printf_i+0x164>
 80089b0:	6823      	ldr	r3, [r4, #0]
 80089b2:	079b      	lsls	r3, r3, #30
 80089b4:	d413      	bmi.n	80089de <_printf_i+0x23a>
 80089b6:	68e0      	ldr	r0, [r4, #12]
 80089b8:	9b03      	ldr	r3, [sp, #12]
 80089ba:	4298      	cmp	r0, r3
 80089bc:	bfb8      	it	lt
 80089be:	4618      	movlt	r0, r3
 80089c0:	e7a4      	b.n	800890c <_printf_i+0x168>
 80089c2:	2301      	movs	r3, #1
 80089c4:	4632      	mov	r2, r6
 80089c6:	4649      	mov	r1, r9
 80089c8:	4640      	mov	r0, r8
 80089ca:	47d0      	blx	sl
 80089cc:	3001      	adds	r0, #1
 80089ce:	d09b      	beq.n	8008908 <_printf_i+0x164>
 80089d0:	3501      	adds	r5, #1
 80089d2:	68e3      	ldr	r3, [r4, #12]
 80089d4:	9903      	ldr	r1, [sp, #12]
 80089d6:	1a5b      	subs	r3, r3, r1
 80089d8:	42ab      	cmp	r3, r5
 80089da:	dcf2      	bgt.n	80089c2 <_printf_i+0x21e>
 80089dc:	e7eb      	b.n	80089b6 <_printf_i+0x212>
 80089de:	2500      	movs	r5, #0
 80089e0:	f104 0619 	add.w	r6, r4, #25
 80089e4:	e7f5      	b.n	80089d2 <_printf_i+0x22e>
 80089e6:	bf00      	nop
 80089e8:	080094a1 	.word	0x080094a1
 80089ec:	080094b2 	.word	0x080094b2

080089f0 <memcpy>:
 80089f0:	440a      	add	r2, r1
 80089f2:	4291      	cmp	r1, r2
 80089f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80089f8:	d100      	bne.n	80089fc <memcpy+0xc>
 80089fa:	4770      	bx	lr
 80089fc:	b510      	push	{r4, lr}
 80089fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a06:	4291      	cmp	r1, r2
 8008a08:	d1f9      	bne.n	80089fe <memcpy+0xe>
 8008a0a:	bd10      	pop	{r4, pc}

08008a0c <memmove>:
 8008a0c:	4288      	cmp	r0, r1
 8008a0e:	b510      	push	{r4, lr}
 8008a10:	eb01 0402 	add.w	r4, r1, r2
 8008a14:	d902      	bls.n	8008a1c <memmove+0x10>
 8008a16:	4284      	cmp	r4, r0
 8008a18:	4623      	mov	r3, r4
 8008a1a:	d807      	bhi.n	8008a2c <memmove+0x20>
 8008a1c:	1e43      	subs	r3, r0, #1
 8008a1e:	42a1      	cmp	r1, r4
 8008a20:	d008      	beq.n	8008a34 <memmove+0x28>
 8008a22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a2a:	e7f8      	b.n	8008a1e <memmove+0x12>
 8008a2c:	4402      	add	r2, r0
 8008a2e:	4601      	mov	r1, r0
 8008a30:	428a      	cmp	r2, r1
 8008a32:	d100      	bne.n	8008a36 <memmove+0x2a>
 8008a34:	bd10      	pop	{r4, pc}
 8008a36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a3e:	e7f7      	b.n	8008a30 <memmove+0x24>

08008a40 <_free_r>:
 8008a40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a42:	2900      	cmp	r1, #0
 8008a44:	d048      	beq.n	8008ad8 <_free_r+0x98>
 8008a46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a4a:	9001      	str	r0, [sp, #4]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	f1a1 0404 	sub.w	r4, r1, #4
 8008a52:	bfb8      	it	lt
 8008a54:	18e4      	addlt	r4, r4, r3
 8008a56:	f000 f8d3 	bl	8008c00 <__malloc_lock>
 8008a5a:	4a20      	ldr	r2, [pc, #128]	; (8008adc <_free_r+0x9c>)
 8008a5c:	9801      	ldr	r0, [sp, #4]
 8008a5e:	6813      	ldr	r3, [r2, #0]
 8008a60:	4615      	mov	r5, r2
 8008a62:	b933      	cbnz	r3, 8008a72 <_free_r+0x32>
 8008a64:	6063      	str	r3, [r4, #4]
 8008a66:	6014      	str	r4, [r2, #0]
 8008a68:	b003      	add	sp, #12
 8008a6a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a6e:	f000 b8cd 	b.w	8008c0c <__malloc_unlock>
 8008a72:	42a3      	cmp	r3, r4
 8008a74:	d90b      	bls.n	8008a8e <_free_r+0x4e>
 8008a76:	6821      	ldr	r1, [r4, #0]
 8008a78:	1862      	adds	r2, r4, r1
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	bf04      	itt	eq
 8008a7e:	681a      	ldreq	r2, [r3, #0]
 8008a80:	685b      	ldreq	r3, [r3, #4]
 8008a82:	6063      	str	r3, [r4, #4]
 8008a84:	bf04      	itt	eq
 8008a86:	1852      	addeq	r2, r2, r1
 8008a88:	6022      	streq	r2, [r4, #0]
 8008a8a:	602c      	str	r4, [r5, #0]
 8008a8c:	e7ec      	b.n	8008a68 <_free_r+0x28>
 8008a8e:	461a      	mov	r2, r3
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	b10b      	cbz	r3, 8008a98 <_free_r+0x58>
 8008a94:	42a3      	cmp	r3, r4
 8008a96:	d9fa      	bls.n	8008a8e <_free_r+0x4e>
 8008a98:	6811      	ldr	r1, [r2, #0]
 8008a9a:	1855      	adds	r5, r2, r1
 8008a9c:	42a5      	cmp	r5, r4
 8008a9e:	d10b      	bne.n	8008ab8 <_free_r+0x78>
 8008aa0:	6824      	ldr	r4, [r4, #0]
 8008aa2:	4421      	add	r1, r4
 8008aa4:	1854      	adds	r4, r2, r1
 8008aa6:	42a3      	cmp	r3, r4
 8008aa8:	6011      	str	r1, [r2, #0]
 8008aaa:	d1dd      	bne.n	8008a68 <_free_r+0x28>
 8008aac:	681c      	ldr	r4, [r3, #0]
 8008aae:	685b      	ldr	r3, [r3, #4]
 8008ab0:	6053      	str	r3, [r2, #4]
 8008ab2:	4421      	add	r1, r4
 8008ab4:	6011      	str	r1, [r2, #0]
 8008ab6:	e7d7      	b.n	8008a68 <_free_r+0x28>
 8008ab8:	d902      	bls.n	8008ac0 <_free_r+0x80>
 8008aba:	230c      	movs	r3, #12
 8008abc:	6003      	str	r3, [r0, #0]
 8008abe:	e7d3      	b.n	8008a68 <_free_r+0x28>
 8008ac0:	6825      	ldr	r5, [r4, #0]
 8008ac2:	1961      	adds	r1, r4, r5
 8008ac4:	428b      	cmp	r3, r1
 8008ac6:	bf04      	itt	eq
 8008ac8:	6819      	ldreq	r1, [r3, #0]
 8008aca:	685b      	ldreq	r3, [r3, #4]
 8008acc:	6063      	str	r3, [r4, #4]
 8008ace:	bf04      	itt	eq
 8008ad0:	1949      	addeq	r1, r1, r5
 8008ad2:	6021      	streq	r1, [r4, #0]
 8008ad4:	6054      	str	r4, [r2, #4]
 8008ad6:	e7c7      	b.n	8008a68 <_free_r+0x28>
 8008ad8:	b003      	add	sp, #12
 8008ada:	bd30      	pop	{r4, r5, pc}
 8008adc:	200008fc 	.word	0x200008fc

08008ae0 <_malloc_r>:
 8008ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ae2:	1ccd      	adds	r5, r1, #3
 8008ae4:	f025 0503 	bic.w	r5, r5, #3
 8008ae8:	3508      	adds	r5, #8
 8008aea:	2d0c      	cmp	r5, #12
 8008aec:	bf38      	it	cc
 8008aee:	250c      	movcc	r5, #12
 8008af0:	2d00      	cmp	r5, #0
 8008af2:	4606      	mov	r6, r0
 8008af4:	db01      	blt.n	8008afa <_malloc_r+0x1a>
 8008af6:	42a9      	cmp	r1, r5
 8008af8:	d903      	bls.n	8008b02 <_malloc_r+0x22>
 8008afa:	230c      	movs	r3, #12
 8008afc:	6033      	str	r3, [r6, #0]
 8008afe:	2000      	movs	r0, #0
 8008b00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b02:	f000 f87d 	bl	8008c00 <__malloc_lock>
 8008b06:	4921      	ldr	r1, [pc, #132]	; (8008b8c <_malloc_r+0xac>)
 8008b08:	680a      	ldr	r2, [r1, #0]
 8008b0a:	4614      	mov	r4, r2
 8008b0c:	b99c      	cbnz	r4, 8008b36 <_malloc_r+0x56>
 8008b0e:	4f20      	ldr	r7, [pc, #128]	; (8008b90 <_malloc_r+0xb0>)
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	b923      	cbnz	r3, 8008b1e <_malloc_r+0x3e>
 8008b14:	4621      	mov	r1, r4
 8008b16:	4630      	mov	r0, r6
 8008b18:	f000 f862 	bl	8008be0 <_sbrk_r>
 8008b1c:	6038      	str	r0, [r7, #0]
 8008b1e:	4629      	mov	r1, r5
 8008b20:	4630      	mov	r0, r6
 8008b22:	f000 f85d 	bl	8008be0 <_sbrk_r>
 8008b26:	1c43      	adds	r3, r0, #1
 8008b28:	d123      	bne.n	8008b72 <_malloc_r+0x92>
 8008b2a:	230c      	movs	r3, #12
 8008b2c:	6033      	str	r3, [r6, #0]
 8008b2e:	4630      	mov	r0, r6
 8008b30:	f000 f86c 	bl	8008c0c <__malloc_unlock>
 8008b34:	e7e3      	b.n	8008afe <_malloc_r+0x1e>
 8008b36:	6823      	ldr	r3, [r4, #0]
 8008b38:	1b5b      	subs	r3, r3, r5
 8008b3a:	d417      	bmi.n	8008b6c <_malloc_r+0x8c>
 8008b3c:	2b0b      	cmp	r3, #11
 8008b3e:	d903      	bls.n	8008b48 <_malloc_r+0x68>
 8008b40:	6023      	str	r3, [r4, #0]
 8008b42:	441c      	add	r4, r3
 8008b44:	6025      	str	r5, [r4, #0]
 8008b46:	e004      	b.n	8008b52 <_malloc_r+0x72>
 8008b48:	6863      	ldr	r3, [r4, #4]
 8008b4a:	42a2      	cmp	r2, r4
 8008b4c:	bf0c      	ite	eq
 8008b4e:	600b      	streq	r3, [r1, #0]
 8008b50:	6053      	strne	r3, [r2, #4]
 8008b52:	4630      	mov	r0, r6
 8008b54:	f000 f85a 	bl	8008c0c <__malloc_unlock>
 8008b58:	f104 000b 	add.w	r0, r4, #11
 8008b5c:	1d23      	adds	r3, r4, #4
 8008b5e:	f020 0007 	bic.w	r0, r0, #7
 8008b62:	1ac2      	subs	r2, r0, r3
 8008b64:	d0cc      	beq.n	8008b00 <_malloc_r+0x20>
 8008b66:	1a1b      	subs	r3, r3, r0
 8008b68:	50a3      	str	r3, [r4, r2]
 8008b6a:	e7c9      	b.n	8008b00 <_malloc_r+0x20>
 8008b6c:	4622      	mov	r2, r4
 8008b6e:	6864      	ldr	r4, [r4, #4]
 8008b70:	e7cc      	b.n	8008b0c <_malloc_r+0x2c>
 8008b72:	1cc4      	adds	r4, r0, #3
 8008b74:	f024 0403 	bic.w	r4, r4, #3
 8008b78:	42a0      	cmp	r0, r4
 8008b7a:	d0e3      	beq.n	8008b44 <_malloc_r+0x64>
 8008b7c:	1a21      	subs	r1, r4, r0
 8008b7e:	4630      	mov	r0, r6
 8008b80:	f000 f82e 	bl	8008be0 <_sbrk_r>
 8008b84:	3001      	adds	r0, #1
 8008b86:	d1dd      	bne.n	8008b44 <_malloc_r+0x64>
 8008b88:	e7cf      	b.n	8008b2a <_malloc_r+0x4a>
 8008b8a:	bf00      	nop
 8008b8c:	200008fc 	.word	0x200008fc
 8008b90:	20000900 	.word	0x20000900

08008b94 <_realloc_r>:
 8008b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b96:	4607      	mov	r7, r0
 8008b98:	4614      	mov	r4, r2
 8008b9a:	460e      	mov	r6, r1
 8008b9c:	b921      	cbnz	r1, 8008ba8 <_realloc_r+0x14>
 8008b9e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008ba2:	4611      	mov	r1, r2
 8008ba4:	f7ff bf9c 	b.w	8008ae0 <_malloc_r>
 8008ba8:	b922      	cbnz	r2, 8008bb4 <_realloc_r+0x20>
 8008baa:	f7ff ff49 	bl	8008a40 <_free_r>
 8008bae:	4625      	mov	r5, r4
 8008bb0:	4628      	mov	r0, r5
 8008bb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bb4:	f000 f830 	bl	8008c18 <_malloc_usable_size_r>
 8008bb8:	42a0      	cmp	r0, r4
 8008bba:	d20f      	bcs.n	8008bdc <_realloc_r+0x48>
 8008bbc:	4621      	mov	r1, r4
 8008bbe:	4638      	mov	r0, r7
 8008bc0:	f7ff ff8e 	bl	8008ae0 <_malloc_r>
 8008bc4:	4605      	mov	r5, r0
 8008bc6:	2800      	cmp	r0, #0
 8008bc8:	d0f2      	beq.n	8008bb0 <_realloc_r+0x1c>
 8008bca:	4631      	mov	r1, r6
 8008bcc:	4622      	mov	r2, r4
 8008bce:	f7ff ff0f 	bl	80089f0 <memcpy>
 8008bd2:	4631      	mov	r1, r6
 8008bd4:	4638      	mov	r0, r7
 8008bd6:	f7ff ff33 	bl	8008a40 <_free_r>
 8008bda:	e7e9      	b.n	8008bb0 <_realloc_r+0x1c>
 8008bdc:	4635      	mov	r5, r6
 8008bde:	e7e7      	b.n	8008bb0 <_realloc_r+0x1c>

08008be0 <_sbrk_r>:
 8008be0:	b538      	push	{r3, r4, r5, lr}
 8008be2:	4d06      	ldr	r5, [pc, #24]	; (8008bfc <_sbrk_r+0x1c>)
 8008be4:	2300      	movs	r3, #0
 8008be6:	4604      	mov	r4, r0
 8008be8:	4608      	mov	r0, r1
 8008bea:	602b      	str	r3, [r5, #0]
 8008bec:	f7fb ffa0 	bl	8004b30 <_sbrk>
 8008bf0:	1c43      	adds	r3, r0, #1
 8008bf2:	d102      	bne.n	8008bfa <_sbrk_r+0x1a>
 8008bf4:	682b      	ldr	r3, [r5, #0]
 8008bf6:	b103      	cbz	r3, 8008bfa <_sbrk_r+0x1a>
 8008bf8:	6023      	str	r3, [r4, #0]
 8008bfa:	bd38      	pop	{r3, r4, r5, pc}
 8008bfc:	20000e60 	.word	0x20000e60

08008c00 <__malloc_lock>:
 8008c00:	4801      	ldr	r0, [pc, #4]	; (8008c08 <__malloc_lock+0x8>)
 8008c02:	f000 b811 	b.w	8008c28 <__retarget_lock_acquire_recursive>
 8008c06:	bf00      	nop
 8008c08:	20000e68 	.word	0x20000e68

08008c0c <__malloc_unlock>:
 8008c0c:	4801      	ldr	r0, [pc, #4]	; (8008c14 <__malloc_unlock+0x8>)
 8008c0e:	f000 b80c 	b.w	8008c2a <__retarget_lock_release_recursive>
 8008c12:	bf00      	nop
 8008c14:	20000e68 	.word	0x20000e68

08008c18 <_malloc_usable_size_r>:
 8008c18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c1c:	1f18      	subs	r0, r3, #4
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	bfbc      	itt	lt
 8008c22:	580b      	ldrlt	r3, [r1, r0]
 8008c24:	18c0      	addlt	r0, r0, r3
 8008c26:	4770      	bx	lr

08008c28 <__retarget_lock_acquire_recursive>:
 8008c28:	4770      	bx	lr

08008c2a <__retarget_lock_release_recursive>:
 8008c2a:	4770      	bx	lr

08008c2c <_init>:
 8008c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c2e:	bf00      	nop
 8008c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c32:	bc08      	pop	{r3}
 8008c34:	469e      	mov	lr, r3
 8008c36:	4770      	bx	lr

08008c38 <_fini>:
 8008c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c3a:	bf00      	nop
 8008c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c3e:	bc08      	pop	{r3}
 8008c40:	469e      	mov	lr, r3
 8008c42:	4770      	bx	lr
