Timing Analyzer report for spi_mem
Wed Apr 30 18:16:23 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Setup: 'servant_spi_master_if:spi_master_if|serial_clk'
 14. Slow 1200mV 85C Model Hold: 'servant_spi_master_if:spi_master_if|serial_clk'
 15. Slow 1200mV 85C Model Hold: 'i_clk'
 16. Slow 1200mV 85C Model Recovery: 'i_clk'
 17. Slow 1200mV 85C Model Removal: 'i_clk'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'i_clk'
 26. Slow 1200mV 0C Model Setup: 'servant_spi_master_if:spi_master_if|serial_clk'
 27. Slow 1200mV 0C Model Hold: 'servant_spi_master_if:spi_master_if|serial_clk'
 28. Slow 1200mV 0C Model Hold: 'i_clk'
 29. Slow 1200mV 0C Model Recovery: 'i_clk'
 30. Slow 1200mV 0C Model Removal: 'i_clk'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'i_clk'
 38. Fast 1200mV 0C Model Setup: 'servant_spi_master_if:spi_master_if|serial_clk'
 39. Fast 1200mV 0C Model Hold: 'i_clk'
 40. Fast 1200mV 0C Model Hold: 'servant_spi_master_if:spi_master_if|serial_clk'
 41. Fast 1200mV 0C Model Recovery: 'i_clk'
 42. Fast 1200mV 0C Model Removal: 'i_clk'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; spi_mem                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
;     Processors 3-4         ;   0.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                         ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; Clock Name                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                            ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; i_clk                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk }                                          ;
; servant_spi_master_if:spi_master_if|serial_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { servant_spi_master_if:spi_master_if|serial_clk } ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 168.01 MHz ; 168.01 MHz      ; i_clk                                          ;      ;
; 436.3 MHz  ; 436.3 MHz       ; servant_spi_master_if:spi_master_if|serial_clk ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; i_clk                                          ; -3.266 ; -146.749      ;
; servant_spi_master_if:spi_master_if|serial_clk ; -1.533 ; -50.997       ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; servant_spi_master_if:spi_master_if|serial_clk ; 0.017 ; 0.000         ;
; i_clk                                          ; 0.343 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; i_clk ; -1.176 ; -26.220               ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; i_clk ; 1.155 ; 0.000                 ;
+-------+-------+-----------------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; i_clk                                          ; -3.000 ; -91.000       ;
; servant_spi_master_if:spi_master_if|serial_clk ; -1.000 ; -41.000       ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                ;
+--------+------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                     ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; -3.266 ; servant_spi_master_if:spi_master_if|rd_data_reg[7]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.021     ; 2.730      ;
; -3.184 ; servant_spi_master_if:spi_master_if|rd_data_reg[9]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.363     ; 2.306      ;
; -3.180 ; servant_spi_master_if:spi_master_if|rd_data_reg[8]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.363     ; 2.302      ;
; -3.174 ; servant_spi_master_if:spi_master_if|rd_data_reg[11]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.363     ; 2.296      ;
; -3.166 ; servant_spi_master_if:spi_master_if|rd_data_reg[15]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.363     ; 2.288      ;
; -3.149 ; servant_spi_master_if:spi_master_if|rd_data_reg[2]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.021     ; 2.613      ;
; -3.146 ; servant_spi_master_if:spi_master_if|rd_data_reg[14]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.363     ; 2.268      ;
; -3.144 ; servant_spi_master_if:spi_master_if|rd_data_reg[0]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.021     ; 2.608      ;
; -3.135 ; servant_spi_master_if:spi_master_if|rd_data_reg[18]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.022     ; 2.598      ;
; -3.106 ; servant_spi_master_if:spi_master_if|rd_data_reg[12]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.363     ; 2.228      ;
; -3.087 ; servant_spi_master_if:spi_master_if|rd_data_reg[17]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.022     ; 2.550      ;
; -2.981 ; servant_spi_master_if:spi_master_if|rd_data_reg[5]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.021     ; 2.445      ;
; -2.973 ; servant_spi_master_if:spi_master_if|rd_data_reg[6]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.021     ; 2.437      ;
; -2.955 ; servant_spi_master_if:spi_master_if|byte_offset[1]   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.022     ; 2.418      ;
; -2.897 ; servant_spi_master_if:spi_master_if|rd_data_reg[13]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.363     ; 2.019      ;
; -2.893 ; servant_spi_master_if:spi_master_if|rd_data_reg[28]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.024     ; 2.354      ;
; -2.891 ; servant_spi_master_if:spi_master_if|rd_data_reg[29]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.024     ; 2.352      ;
; -2.884 ; servant_spi_master_if:spi_master_if|rd_data_reg[3]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.021     ; 2.348      ;
; -2.884 ; servant_spi_master_if:spi_master_if|rd_data_reg[4]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.021     ; 2.348      ;
; -2.836 ; servant_spi_master_if:spi_master_if|rd_data_reg[10]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.363     ; 1.958      ;
; -2.813 ; servant_spi_master_if:spi_master_if|byte_offset[1]   ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.022     ; 2.276      ;
; -2.799 ; servant_spi_master_if:spi_master_if|rd_data_reg[16]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.022     ; 2.262      ;
; -2.749 ; servant_spi_master_if:spi_master_if|rd_data_reg[23]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.022     ; 2.212      ;
; -2.731 ; servant_spi_master_if:spi_master_if|rd_data_reg[1]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.023     ; 2.193      ;
; -2.713 ; servant_spi_master_if:spi_master_if|byte_offset[0]   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.022     ; 2.176      ;
; -2.711 ; servant_spi_master_if:spi_master_if|rd_data_reg[22]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.022     ; 2.174      ;
; -2.703 ; servant_spi_master_if:spi_master_if|rd_data_reg[19]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.022     ; 2.166      ;
; -2.664 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.063     ; 3.596      ;
; -2.660 ; servant_spi_master_if:spi_master_if|rd_data_reg[25]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.024     ; 2.121      ;
; -2.653 ; servant_spi_master_if:spi_master_if|rd_data_reg[24]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.024     ; 2.114      ;
; -2.650 ; servant_spi_master_if:spi_master_if|rd_data_reg[30]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.024     ; 2.111      ;
; -2.632 ; servive_clock_gen:clock_gen|b[9]                     ; correct~reg0                                                ; i_clk                                          ; i_clk       ; 1.000        ; -0.060     ; 3.567      ;
; -2.632 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.059     ; 3.568      ;
; -2.629 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.077     ; 3.547      ;
; -2.625 ; servant_spi_master_if:spi_master_if|byte_offset[1]   ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.022     ; 2.088      ;
; -2.622 ; servant_spi_master_if:spi_master_if|rd_data_reg[27]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.024     ; 2.083      ;
; -2.617 ; servant_spi_master_if:spi_master_if|clk_cnt[4]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 3.571      ;
; -2.613 ; servant_spi_master_if:spi_master_if|clk_cnt[2]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 3.567      ;
; -2.601 ; servant_spi_master_if:spi_master_if|clk_cnt[7]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 3.555      ;
; -2.599 ; servant_spi_master_if:spi_master_if|clk_cnt[14]      ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 3.553      ;
; -2.585 ; servant_spi_master_if:spi_master_if|clk_cnt[4]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.037     ; 3.543      ;
; -2.585 ; servant_spi_master_if:spi_master_if|clk_cnt[1]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 3.539      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.068     ; 3.508      ;
; -2.581 ; servant_spi_master_if:spi_master_if|clk_cnt[2]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.037     ; 3.539      ;
; -2.571 ; servant_spi_master_if:spi_master_if|byte_offset[0]   ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.022     ; 2.034      ;
; -2.569 ; servant_spi_master_if:spi_master_if|clk_cnt[7]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.037     ; 3.527      ;
; -2.567 ; servant_spi_master_if:spi_master_if|clk_cnt[14]      ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.037     ; 3.525      ;
; -2.566 ; state.00111                                          ; done~reg0                                                   ; i_clk                                          ; i_clk       ; 1.000        ; -0.059     ; 3.502      ;
; -2.556 ; servant_spi_master_if:spi_master_if|byte_offset[1]   ; servant_spi_master_if:spi_master_if|state.FINISH            ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.018     ; 2.023      ;
; -2.553 ; servant_spi_master_if:spi_master_if|clk_cnt[1]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.037     ; 3.511      ;
; -2.546 ; servant_spi_master_if:spi_master_if|state.TEMP_STATE ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.081     ; 3.460      ;
; -2.539 ; state.01010                                          ; correct~reg0                                                ; i_clk                                          ; i_clk       ; 1.000        ; -0.059     ; 3.475      ;
; -2.532 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|serial_clk              ; i_clk                                          ; i_clk       ; 1.000        ; -0.047     ; 3.480      ;
; -2.527 ; servant_spi_master_if:spi_master_if|clk_cnt[11]      ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 3.481      ;
; -2.526 ; servant_spi_master_if:spi_master_if|clk_cnt[13]      ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 3.480      ;
; -2.524 ; servant_spi_master_if:spi_master_if|rd_data_reg[21]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.022     ; 1.987      ;
; -2.521 ; state.01011                                          ; done~reg0                                                   ; i_clk                                          ; i_clk       ; 1.000        ; -0.059     ; 3.457      ;
; -2.521 ; servant_spi_master_if:spi_master_if|clk_cnt[12]      ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 3.475      ;
; -2.508 ; servant_spi_master_if:spi_master_if|clk_cnt[4]       ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.055     ; 3.448      ;
; -2.504 ; servant_spi_master_if:spi_master_if|clk_cnt[2]       ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.055     ; 3.444      ;
; -2.495 ; servant_spi_master_if:spi_master_if|clk_cnt[11]      ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.037     ; 3.453      ;
; -2.494 ; servant_spi_master_if:spi_master_if|bit_cnt[1]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.063     ; 3.426      ;
; -2.494 ; servant_spi_master_if:spi_master_if|clk_cnt[13]      ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.037     ; 3.452      ;
; -2.492 ; servant_spi_master_if:spi_master_if|clk_cnt[7]       ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.055     ; 3.432      ;
; -2.490 ; servant_spi_master_if:spi_master_if|clk_cnt[14]      ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.055     ; 3.430      ;
; -2.489 ; servant_spi_master_if:spi_master_if|clk_cnt[12]      ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.037     ; 3.447      ;
; -2.485 ; servant_spi_master_if:spi_master_if|clk_cnt[10]      ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 3.439      ;
; -2.481 ; servant_spi_master_if:spi_master_if|clk_cnt[7]       ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 3.435      ;
; -2.481 ; servant_spi_master_if:spi_master_if|clk_cnt[7]       ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 3.435      ;
; -2.481 ; servant_spi_master_if:spi_master_if|clk_cnt[7]       ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 3.435      ;
; -2.476 ; servant_spi_master_if:spi_master_if|clk_cnt[1]       ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.055     ; 3.416      ;
; -2.476 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|wr_data_reg[18]         ; i_clk                                          ; i_clk       ; 0.500        ; 0.085      ; 3.056      ;
; -2.476 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|address_reg[15]         ; i_clk                                          ; i_clk       ; 0.500        ; 0.085      ; 3.056      ;
; -2.476 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|address_reg[0]          ; i_clk                                          ; i_clk       ; 0.500        ; 0.085      ; 3.056      ;
; -2.476 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|cmd_reg[1]              ; i_clk                                          ; i_clk       ; 0.500        ; 0.085      ; 3.056      ;
; -2.476 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|cmd_reg[0]              ; i_clk                                          ; i_clk       ; 0.500        ; 0.085      ; 3.056      ;
; -2.476 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|last_byte[1]            ; i_clk                                          ; i_clk       ; 0.500        ; 0.085      ; 3.056      ;
; -2.476 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|address_reg[1]          ; i_clk                                          ; i_clk       ; 0.500        ; 0.085      ; 3.056      ;
; -2.476 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|last_byte[0]            ; i_clk                                          ; i_clk       ; 0.500        ; 0.085      ; 3.056      ;
; -2.476 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|wr_data_reg[10]         ; i_clk                                          ; i_clk       ; 0.500        ; 0.085      ; 3.056      ;
; -2.472 ; servant_spi_master_if:spi_master_if|rd_data_reg[20]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.022     ; 1.935      ;
; -2.469 ; servant_spi_master_if:spi_master_if|state.FINISH     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.081     ; 3.383      ;
; -2.467 ; servant_spi_master_if:spi_master_if|clk_cnt[14]      ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 3.421      ;
; -2.467 ; servant_spi_master_if:spi_master_if|clk_cnt[14]      ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 3.421      ;
; -2.467 ; servant_spi_master_if:spi_master_if|clk_cnt[14]      ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 3.421      ;
+--------+------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'servant_spi_master_if:spi_master_if|serial_clk'                                                                                                                                                                                 ;
+--------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.533 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.799      ;
; -1.533 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.799      ;
; -1.533 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.799      ;
; -1.533 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.799      ;
; -1.533 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.799      ;
; -1.533 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.799      ;
; -1.524 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.782      ; 2.791      ;
; -1.497 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.765      ;
; -1.497 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.765      ;
; -1.497 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.765      ;
; -1.497 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.765      ;
; -1.497 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.765      ;
; -1.497 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.765      ;
; -1.497 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.765      ;
; -1.497 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.765      ;
; -1.489 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.755      ;
; -1.489 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.755      ;
; -1.489 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.755      ;
; -1.489 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.755      ;
; -1.489 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.755      ;
; -1.489 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.755      ;
; -1.489 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.755      ;
; -1.489 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.755      ;
; -1.367 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.633      ;
; -1.353 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.619      ;
; -1.353 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.619      ;
; -1.353 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.619      ;
; -1.353 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.619      ;
; -1.353 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.619      ;
; -1.353 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.619      ;
; -1.344 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.782      ; 2.611      ;
; -1.317 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.585      ;
; -1.317 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.585      ;
; -1.317 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.585      ;
; -1.317 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.585      ;
; -1.317 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.585      ;
; -1.317 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.585      ;
; -1.317 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.585      ;
; -1.317 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.585      ;
; -1.309 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.575      ;
; -1.309 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.575      ;
; -1.309 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.575      ;
; -1.309 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.575      ;
; -1.309 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.575      ;
; -1.309 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.575      ;
; -1.309 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.575      ;
; -1.309 ; servant_spi_master_if:spi_master_if|bit_cnt[1]      ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.575      ;
; -1.292 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.076     ; 2.211      ;
; -1.292 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.076     ; 2.211      ;
; -1.292 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.076     ; 2.211      ;
; -1.292 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.076     ; 2.211      ;
; -1.292 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.076     ; 2.211      ;
; -1.292 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.076     ; 2.211      ;
; -1.283 ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.075     ; 2.203      ;
; -1.252 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.518      ;
; -1.252 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.518      ;
; -1.252 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.518      ;
; -1.252 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.518      ;
; -1.252 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.518      ;
; -1.252 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.518      ;
; -1.244 ; servant_spi_master_if:spi_master_if|state.READ_DATA ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.793      ; 2.522      ;
; -1.243 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.782      ; 2.510      ;
; -1.232 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.109      ; 2.826      ;
; -1.232 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.109      ; 2.826      ;
; -1.232 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.109      ; 2.826      ;
; -1.232 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.109      ; 2.826      ;
; -1.232 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.109      ; 2.826      ;
; -1.232 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.109      ; 2.826      ;
; -1.232 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.109      ; 2.826      ;
; -1.232 ; servant_spi_master_if:spi_master_if|bit_cnt[2]      ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 1.109      ; 2.826      ;
; -1.231 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.076     ; 2.150      ;
; -1.231 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.076     ; 2.150      ;
; -1.231 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.076     ; 2.150      ;
; -1.231 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.076     ; 2.150      ;
; -1.231 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.076     ; 2.150      ;
; -1.231 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.076     ; 2.150      ;
; -1.231 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.076     ; 2.150      ;
; -1.231 ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.076     ; 2.150      ;
; -1.216 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.484      ;
; -1.216 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.484      ;
; -1.216 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.484      ;
; -1.216 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.484      ;
; -1.216 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.484      ;
; -1.216 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.484      ;
; -1.216 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.484      ;
; -1.216 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.783      ; 2.484      ;
; -1.211 ; servant_spi_master_if:spi_master_if|state.READ_DATA ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.782      ; 2.478      ;
; -1.211 ; servant_spi_master_if:spi_master_if|state.READ_DATA ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.477      ;
; -1.211 ; servant_spi_master_if:spi_master_if|state.READ_DATA ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.477      ;
; -1.211 ; servant_spi_master_if:spi_master_if|state.READ_DATA ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.477      ;
; -1.211 ; servant_spi_master_if:spi_master_if|state.READ_DATA ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.477      ;
; -1.211 ; servant_spi_master_if:spi_master_if|state.READ_DATA ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.477      ;
; -1.211 ; servant_spi_master_if:spi_master_if|state.READ_DATA ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.477      ;
; -1.208 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.474      ;
; -1.208 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.474      ;
; -1.208 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.474      ;
; -1.208 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.474      ;
; -1.208 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.474      ;
; -1.208 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.474      ;
; -1.208 ; servant_spi_master_if:spi_master_if|bit_cnt[0]      ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.781      ; 2.474      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'servant_spi_master_if:spi_master_if|serial_clk'                                                                                                                                                                                        ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.017 ; servant_spi_master_if:spi_master_if|address_reg[0]         ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.874      ; 1.078      ;
; 0.094 ; servant_spi_master_if:spi_master_if|address_reg[1]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.874      ; 1.155      ;
; 0.356 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; servant_spi_master_if:spi_master_if|rd_data_reg[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.397 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|spi_in_reg[4]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.618      ;
; 0.401 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.622      ;
; 0.401 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.622      ;
; 0.401 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|spi_in_reg[3]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.622      ;
; 0.441 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.662      ;
; 0.447 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.022      ; 1.156      ;
; 0.492 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.403      ; 1.052      ;
; 0.497 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.718      ;
; 0.503 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.724      ;
; 0.504 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.725      ;
; 0.504 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|spi_in_reg[1]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.725      ;
; 0.505 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|spi_in_reg[5]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.726      ;
; 0.505 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.403      ; 1.065      ;
; 0.508 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.403      ; 1.068      ;
; 0.513 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.403      ; 1.073      ;
; 0.535 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.403      ; 1.095      ;
; 0.559 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.403      ; 1.119      ;
; 0.565 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA    ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.022      ; 1.274      ;
; 0.595 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.403      ; 1.155      ;
; 0.626 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|spi_in_reg[2]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.847      ;
; 0.643 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|spi_in_reg[6]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.864      ;
; 0.664 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.022      ; 1.373      ;
; 0.665 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.886      ;
; 0.681 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.064      ; 0.902      ;
; 0.722 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.061      ; 0.940      ;
; 0.738 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.063      ; 0.958      ;
; 0.754 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.061      ; 0.972      ;
; 0.754 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.061      ; 0.972      ;
; 0.816 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.062      ; 1.035      ;
; 0.824 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.061      ; 1.042      ;
; 0.835 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.062      ; 1.054      ;
; 0.838 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.062      ; 1.057      ;
; 0.846 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.062      ; 1.065      ;
; 0.861 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.062      ; 1.080      ;
; 0.866 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.022      ; 1.575      ;
; 0.880 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.061      ; 1.098      ;
; 0.884 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.062      ; 1.103      ;
; 0.896 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.061      ; 1.114      ;
; 0.898 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.062      ; 1.117      ;
; 0.913 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.022      ; 1.622      ;
; 0.971 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.022      ; 1.680      ;
; 1.015 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[6]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.012      ; 1.714      ;
; 1.015 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[5]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.012      ; 1.714      ;
; 1.015 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[1]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.012      ; 1.714      ;
; 1.015 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[2]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.012      ; 1.714      ;
; 1.015 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[3]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.012      ; 1.714      ;
; 1.015 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[4]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.012      ; 1.714      ;
; 1.015 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[0]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.012      ; 1.714      ;
; 1.096 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.022      ; 1.805      ;
; 1.098 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.351      ; 2.136      ;
; 1.098 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.351      ; 2.136      ;
; 1.098 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.351      ; 2.136      ;
; 1.098 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.351      ; 2.136      ;
; 1.098 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.351      ; 2.136      ;
; 1.098 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.351      ; 2.136      ;
; 1.098 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.351      ; 2.136      ;
; 1.098 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.351      ; 2.136      ;
; 1.135 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.022      ; 1.844      ;
; 1.200 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.022      ; 1.909      ;
; 1.319 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.869      ;
; 1.319 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.869      ;
; 1.319 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.869      ;
; 1.319 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.869      ;
; 1.319 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.869      ;
; 1.319 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.869      ;
; 1.319 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.869      ;
; 1.319 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.869      ;
; 1.347 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.022      ; 2.056      ;
; 1.356 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.051      ; 1.564      ;
; 1.390 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.940      ;
; 1.390 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.940      ;
; 1.390 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.940      ;
; 1.390 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.940      ;
; 1.390 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.940      ;
; 1.390 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.940      ;
; 1.390 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.940      ;
; 1.390 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.393      ; 1.940      ;
; 1.391 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA    ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.022      ; 2.100      ;
; 1.402 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.009      ; 2.098      ;
; 1.459 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.010      ; 2.156      ;
; 1.459 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.010      ; 2.156      ;
; 1.459 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.010      ; 2.156      ;
; 1.459 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.010      ; 2.156      ;
; 1.459 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.010      ; 2.156      ;
; 1.459 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.010      ; 2.156      ;
; 1.459 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.010      ; 2.156      ;
; 1.459 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.010      ; 2.156      ;
; 1.473 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.009      ; 2.169      ;
; 1.491 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.012      ; 2.190      ;
; 1.491 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.012      ; 2.190      ;
; 1.491 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.012      ; 2.190      ;
; 1.491 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.012      ; 2.190      ;
; 1.491 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.012      ; 2.190      ;
; 1.491 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.012      ; 2.190      ;
; 1.491 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.012      ; 2.190      ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.343 ; wb_mem_dat[18]                                              ; wb_mem_dat[18]                                              ; i_clk                                          ; i_clk       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; wb_mem_adr[15]                                              ; wb_mem_adr[15]                                              ; i_clk                                          ; i_clk       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; i_clk                                          ; i_clk       ; 0.000        ; 0.077      ; 0.577      ;
; 0.356 ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; i_clk                                          ; i_clk       ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; state.00100                                                 ; state.00100                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; servant_spi_master_if:spi_master_if|state.IDLE              ; servant_spi_master_if:spi_master_if|state.IDLE              ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; state.00011                                                 ; state.00011                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; state.00110                                                 ; state.00110                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_mem_sel[1]                                               ; wb_mem_sel[1]                                               ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_mem_sel[2]                                               ; wb_mem_sel[2]                                               ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_mem_sel[0]                                               ; wb_mem_sel[0]                                               ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_mem_we                                                   ; wb_mem_we                                                   ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_mem_stb                                                  ; wb_mem_stb                                                  ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; state.00010                                                 ; state.00010                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; state.00101                                                 ; state.00101                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; state.01011                                                 ; state.01011                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; state.01010                                                 ; state.01010                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; state.01001                                                 ; state.01001                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; state.01000                                                 ; state.01000                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; state.00111                                                 ; state.00111                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.580      ;
; 0.372 ; servive_clock_gen:clock_gen|b[6]                            ; servive_clock_gen:clock_gen|b[7]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; servive_clock_gen:clock_gen|b[2]                            ; servive_clock_gen:clock_gen|b[3]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; servive_clock_gen:clock_gen|r[8]                            ; servive_clock_gen:clock_gen|r[9]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; servive_clock_gen:clock_gen|r[7]                            ; servive_clock_gen:clock_gen|r[8]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; servive_clock_gen:clock_gen|b[5]                            ; servive_clock_gen:clock_gen|b[6]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; servive_clock_gen:clock_gen|b[1]                            ; servive_clock_gen:clock_gen|b[2]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; servive_clock_gen:clock_gen|r[4]                            ; servive_clock_gen:clock_gen|r[5]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; servive_clock_gen:clock_gen|r[2]                            ; servive_clock_gen:clock_gen|r[3]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; servive_clock_gen:clock_gen|r[1]                            ; servive_clock_gen:clock_gen|r[2]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; servive_clock_gen:clock_gen|r[0]                            ; servive_clock_gen:clock_gen|r[1]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.594      ;
; 0.394 ; state.00010                                                 ; state.00011                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; state.00011                                                 ; state.00110                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; state.01001                                                 ; state.01010                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; state.01000                                                 ; state.01001                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.614      ;
; 0.412 ; state.00111                                                 ; state.01000                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.631      ;
; 0.509 ; servive_clock_gen:clock_gen|b[3]                            ; servive_clock_gen:clock_gen|b[4]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.729      ;
; 0.513 ; state.00110                                                 ; state.00111                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.732      ;
; 0.514 ; servive_clock_gen:clock_gen|b[4]                            ; servive_clock_gen:clock_gen|b[5]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.734      ;
; 0.516 ; servive_clock_gen:clock_gen|b[7]                            ; servive_clock_gen:clock_gen|b[8]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.736      ;
; 0.517 ; servive_clock_gen:clock_gen|r[5]                            ; servive_clock_gen:clock_gen|r[6]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; servive_clock_gen:clock_gen|r[3]                            ; servive_clock_gen:clock_gen|r[4]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; servive_clock_gen:clock_gen|r[6]                            ; servive_clock_gen:clock_gen|r[7]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.737      ;
; 0.522 ; state.01010                                                 ; state.01011                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.741      ;
; 0.555 ; state.00101                                                 ; state.00010                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.774      ;
; 0.559 ; servive_clock_gen:clock_gen|b[9]                            ; temp_btn                                                    ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.779      ;
; 0.569 ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[7]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.378      ; 3.336      ;
; 0.572 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[3]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.378      ; 3.336      ;
; 0.573 ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.793      ;
; 0.593 ; state.00100                                                 ; wb_mem_dat[18]                                              ; i_clk                                          ; i_clk       ; 0.000        ; 0.431      ; 1.181      ;
; 0.601 ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|spi_out_reg[1]          ; i_clk                                          ; i_clk       ; 0.000        ; 0.064      ; 0.822      ;
; 0.610 ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.829      ;
; 0.618 ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.838      ;
; 0.629 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.347      ; 3.362      ;
; 0.653 ; servive_clock_gen:clock_gen|b[8]                            ; servive_clock_gen:clock_gen|b[9]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.873      ;
; 0.709 ; temp_btn                                                    ; state.00100                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.929      ;
; 0.716 ; servant_spi_master_if:spi_master_if|spi_out_reg[5]          ; servant_spi_master_if:spi_master_if|spi_out_reg[6]          ; i_clk                                          ; i_clk       ; 0.000        ; 0.064      ; 0.937      ;
; 0.733 ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; i_clk                                          ; i_clk       ; 0.000        ; 0.076      ; 0.966      ;
; 0.750 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[6]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.377      ; 3.513      ;
; 0.750 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[5]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.377      ; 3.513      ;
; 0.750 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[4]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.377      ; 3.513      ;
; 0.750 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[2]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.377      ; 3.513      ;
; 0.750 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[1]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.377      ; 3.513      ;
; 0.750 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.377      ; 3.513      ;
; 0.757 ; state.00100                                                 ; state.00101                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 0.976      ;
; 0.767 ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.063      ; 0.987      ;
; 0.770 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|address_reg[0]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.360      ; 3.516      ;
; 0.770 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|cmd_reg[1]              ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.360      ; 3.516      ;
; 0.770 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|cmd_reg[0]              ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.360      ; 3.516      ;
; 0.770 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|last_byte[1]            ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.360      ; 3.516      ;
; 0.770 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|address_reg[1]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.360      ; 3.516      ;
; 0.770 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|last_byte[0]            ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.360      ; 3.516      ;
; 0.770 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|address_reg[15]         ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.360      ; 3.516      ;
; 0.770 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|wr_data_reg[10]         ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.360      ; 3.516      ;
; 0.770 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|wr_data_reg[18]         ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.360      ; 3.516      ;
; 0.790 ; temp_btn                                                    ; wb_mem_dat[18]                                              ; i_clk                                          ; i_clk       ; 0.000        ; 0.431      ; 1.378      ;
; 0.796 ; temp_btn                                                    ; wb_mem_adr[15]                                              ; i_clk                                          ; i_clk       ; 0.000        ; 0.431      ; 1.384      ;
; 0.844 ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.062      ; 1.065      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_clk'                                                                                                                                       ;
+--------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.176 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.IDLE              ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 2.135      ;
; -1.176 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 2.135      ;
; -1.176 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 2.135      ;
; -0.979 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 1.927      ;
; -0.892 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.847      ;
; -0.892 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.847      ;
; -0.892 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.847      ;
; -0.892 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.847      ;
; -0.892 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.847      ;
; -0.892 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.847      ;
; -0.892 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|configed                ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.847      ;
; -0.892 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk              ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.847      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.784 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 1.718      ;
; -0.744 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk        ; i_clk       ; 1.000        ; -0.054     ; 1.685      ;
; -0.661 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; i_clk        ; i_clk       ; 0.500        ; 0.095      ; 1.251      ;
; -0.628 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; i_clk        ; i_clk       ; 1.000        ; 0.304      ; 1.927      ;
+--------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_clk'                                                                                                                                       ;
+-------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.155 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; i_clk        ; i_clk       ; 0.000        ; 0.443      ; 1.755      ;
; 1.224 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; i_clk        ; i_clk       ; -0.500       ; 0.221      ; 1.122      ;
; 1.324 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.552      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.334 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.554      ;
; 1.477 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; i_clk        ; i_clk       ; 0.000        ; 0.085      ; 1.719      ;
; 1.477 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; i_clk        ; i_clk       ; 0.000        ; 0.085      ; 1.719      ;
; 1.477 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk        ; i_clk       ; 0.000        ; 0.085      ; 1.719      ;
; 1.477 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; i_clk        ; i_clk       ; 0.000        ; 0.085      ; 1.719      ;
; 1.477 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; i_clk        ; i_clk       ; 0.000        ; 0.085      ; 1.719      ;
; 1.477 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk        ; i_clk       ; 0.000        ; 0.085      ; 1.719      ;
; 1.477 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|configed                ; i_clk        ; i_clk       ; 0.000        ; 0.085      ; 1.719      ;
; 1.477 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk              ; i_clk        ; i_clk       ; 0.000        ; 0.085      ; 1.719      ;
; 1.521 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; i_clk        ; i_clk       ; 0.000        ; 0.077      ; 1.755      ;
; 1.725 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.IDLE              ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 1.971      ;
; 1.725 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 1.971      ;
; 1.725 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; i_clk        ; i_clk       ; 0.000        ; 0.089      ; 1.971      ;
+-------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 185.46 MHz ; 185.46 MHz      ; i_clk                                          ;      ;
; 482.39 MHz ; 482.39 MHz      ; servant_spi_master_if:spi_master_if|serial_clk ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; i_clk                                          ; -2.866 ; -126.741      ;
; servant_spi_master_if:spi_master_if|serial_clk ; -1.391 ; -46.235       ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; servant_spi_master_if:spi_master_if|serial_clk ; 0.069 ; 0.000         ;
; i_clk                                          ; 0.298 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; i_clk ; -0.935 ; -20.266              ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; i_clk ; 1.063 ; 0.000                ;
+-------+-------+----------------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; i_clk                                          ; -3.000 ; -91.000       ;
; servant_spi_master_if:spi_master_if|serial_clk ; -1.000 ; -41.000       ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                 ;
+--------+------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                     ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; -2.866 ; servant_spi_master_if:spi_master_if|rd_data_reg[7]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 2.483      ;
; -2.774 ; servant_spi_master_if:spi_master_if|rd_data_reg[8]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.168     ; 2.091      ;
; -2.769 ; servant_spi_master_if:spi_master_if|rd_data_reg[11]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.168     ; 2.086      ;
; -2.760 ; servant_spi_master_if:spi_master_if|rd_data_reg[2]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 2.377      ;
; -2.756 ; servant_spi_master_if:spi_master_if|rd_data_reg[0]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 2.373      ;
; -2.742 ; servant_spi_master_if:spi_master_if|rd_data_reg[9]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.168     ; 2.059      ;
; -2.715 ; servant_spi_master_if:spi_master_if|rd_data_reg[15]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.168     ; 2.032      ;
; -2.697 ; servant_spi_master_if:spi_master_if|rd_data_reg[17]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 2.314      ;
; -2.697 ; servant_spi_master_if:spi_master_if|rd_data_reg[14]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.168     ; 2.014      ;
; -2.692 ; servant_spi_master_if:spi_master_if|rd_data_reg[18]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 2.309      ;
; -2.661 ; servant_spi_master_if:spi_master_if|rd_data_reg[12]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.168     ; 1.978      ;
; -2.609 ; servant_spi_master_if:spi_master_if|rd_data_reg[6]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 2.226      ;
; -2.554 ; servant_spi_master_if:spi_master_if|rd_data_reg[5]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 2.171      ;
; -2.544 ; servant_spi_master_if:spi_master_if|byte_offset[1]   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 2.161      ;
; -2.528 ; servant_spi_master_if:spi_master_if|rd_data_reg[3]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 2.145      ;
; -2.512 ; servant_spi_master_if:spi_master_if|rd_data_reg[29]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.870     ; 2.127      ;
; -2.508 ; servant_spi_master_if:spi_master_if|rd_data_reg[28]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.870     ; 2.123      ;
; -2.483 ; servant_spi_master_if:spi_master_if|rd_data_reg[13]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.168     ; 1.800      ;
; -2.472 ; servant_spi_master_if:spi_master_if|rd_data_reg[4]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 2.089      ;
; -2.444 ; servant_spi_master_if:spi_master_if|rd_data_reg[16]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 2.061      ;
; -2.421 ; servant_spi_master_if:spi_master_if|rd_data_reg[10]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -1.168     ; 1.738      ;
; -2.416 ; servant_spi_master_if:spi_master_if|byte_offset[1]   ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 2.033      ;
; -2.388 ; servant_spi_master_if:spi_master_if|rd_data_reg[23]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 2.005      ;
; -2.377 ; servant_spi_master_if:spi_master_if|rd_data_reg[1]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.869     ; 1.993      ;
; -2.350 ; servant_spi_master_if:spi_master_if|rd_data_reg[22]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 1.967      ;
; -2.344 ; servant_spi_master_if:spi_master_if|rd_data_reg[19]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 1.961      ;
; -2.336 ; servant_spi_master_if:spi_master_if|byte_offset[0]   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 1.953      ;
; -2.308 ; servant_spi_master_if:spi_master_if|rd_data_reg[25]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.870     ; 1.923      ;
; -2.302 ; servant_spi_master_if:spi_master_if|rd_data_reg[24]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.870     ; 1.917      ;
; -2.288 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.056     ; 3.227      ;
; -2.286 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.052     ; 3.229      ;
; -2.281 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.069     ; 3.207      ;
; -2.278 ; servant_spi_master_if:spi_master_if|rd_data_reg[27]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.870     ; 1.893      ;
; -2.260 ; servive_clock_gen:clock_gen|b[9]                     ; correct~reg0                                                ; i_clk                                          ; i_clk       ; 1.000        ; -0.054     ; 3.201      ;
; -2.260 ; servant_spi_master_if:spi_master_if|byte_offset[1]   ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 1.877      ;
; -2.257 ; servant_spi_master_if:spi_master_if|rd_data_reg[30]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.870     ; 1.872      ;
; -2.248 ; servant_spi_master_if:spi_master_if|clk_cnt[2]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.207      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.061     ; 3.176      ;
; -2.242 ; servant_spi_master_if:spi_master_if|clk_cnt[4]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.201      ;
; -2.238 ; servant_spi_master_if:spi_master_if|clk_cnt[7]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.197      ;
; -2.234 ; state.00111                                          ; done~reg0                                                   ; i_clk                                          ; i_clk       ; 1.000        ; -0.053     ; 3.176      ;
; -2.224 ; servant_spi_master_if:spi_master_if|clk_cnt[7]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.032     ; 3.187      ;
; -2.223 ; servant_spi_master_if:spi_master_if|byte_offset[1]   ; servant_spi_master_if:spi_master_if|state.FINISH            ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.864     ; 1.844      ;
; -2.222 ; servant_spi_master_if:spi_master_if|clk_cnt[14]      ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.181      ;
; -2.220 ; servant_spi_master_if:spi_master_if|clk_cnt[2]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.032     ; 3.183      ;
; -2.215 ; servant_spi_master_if:spi_master_if|state.TEMP_STATE ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.073     ; 3.137      ;
; -2.215 ; servant_spi_master_if:spi_master_if|byte_offset[0]   ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 1.832      ;
; -2.214 ; servant_spi_master_if:spi_master_if|clk_cnt[4]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.032     ; 3.177      ;
; -2.212 ; servant_spi_master_if:spi_master_if|clk_cnt[1]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.171      ;
; -2.210 ; state.01011                                          ; done~reg0                                                   ; i_clk                                          ; i_clk       ; 1.000        ; -0.053     ; 3.152      ;
; -2.199 ; servant_spi_master_if:spi_master_if|clk_cnt[14]      ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.032     ; 3.162      ;
; -2.196 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|wr_data_reg[18]         ; i_clk                                          ; i_clk       ; 0.500        ; 0.072      ; 2.763      ;
; -2.196 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|address_reg[15]         ; i_clk                                          ; i_clk       ; 0.500        ; 0.072      ; 2.763      ;
; -2.196 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|address_reg[0]          ; i_clk                                          ; i_clk       ; 0.500        ; 0.072      ; 2.763      ;
; -2.196 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|cmd_reg[1]              ; i_clk                                          ; i_clk       ; 0.500        ; 0.072      ; 2.763      ;
; -2.196 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|cmd_reg[0]              ; i_clk                                          ; i_clk       ; 0.500        ; 0.072      ; 2.763      ;
; -2.196 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|last_byte[1]            ; i_clk                                          ; i_clk       ; 0.500        ; 0.072      ; 2.763      ;
; -2.196 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|address_reg[1]          ; i_clk                                          ; i_clk       ; 0.500        ; 0.072      ; 2.763      ;
; -2.196 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|last_byte[0]            ; i_clk                                          ; i_clk       ; 0.500        ; 0.072      ; 2.763      ;
; -2.196 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|wr_data_reg[10]         ; i_clk                                          ; i_clk       ; 0.500        ; 0.072      ; 2.763      ;
; -2.193 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|serial_clk              ; i_clk                                          ; i_clk       ; 1.000        ; -0.042     ; 3.146      ;
; -2.186 ; servant_spi_master_if:spi_master_if|clk_cnt[1]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.032     ; 3.149      ;
; -2.178 ; servant_spi_master_if:spi_master_if|clk_cnt[2]       ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.049     ; 3.124      ;
; -2.178 ; servant_spi_master_if:spi_master_if|clk_cnt[11]      ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.137      ;
; -2.173 ; state.01010                                          ; correct~reg0                                                ; i_clk                                          ; i_clk       ; 1.000        ; -0.053     ; 3.115      ;
; -2.172 ; servant_spi_master_if:spi_master_if|clk_cnt[4]       ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.049     ; 3.118      ;
; -2.168 ; servant_spi_master_if:spi_master_if|clk_cnt[7]       ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.049     ; 3.114      ;
; -2.167 ; servant_spi_master_if:spi_master_if|clk_cnt[13]      ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.126      ;
; -2.164 ; servant_spi_master_if:spi_master_if|clk_cnt[12]      ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.123      ;
; -2.157 ; servant_spi_master_if:spi_master_if|clk_cnt[7]       ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.116      ;
; -2.157 ; servant_spi_master_if:spi_master_if|clk_cnt[7]       ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.116      ;
; -2.157 ; servant_spi_master_if:spi_master_if|clk_cnt[7]       ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.116      ;
; -2.152 ; servant_spi_master_if:spi_master_if|clk_cnt[14]      ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.049     ; 3.098      ;
; -2.150 ; servant_spi_master_if:spi_master_if|clk_cnt[11]      ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.032     ; 3.113      ;
; -2.149 ; servant_spi_master_if:spi_master_if|rd_data_reg[21]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.868     ; 1.766      ;
; -2.144 ; servant_spi_master_if:spi_master_if|state.FINISH     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.073     ; 3.066      ;
; -2.142 ; servant_spi_master_if:spi_master_if|clk_cnt[1]       ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.049     ; 3.088      ;
; -2.139 ; servant_spi_master_if:spi_master_if|clk_cnt[13]      ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.032     ; 3.102      ;
; -2.137 ; servant_spi_master_if:spi_master_if|clk_cnt[2]       ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.096      ;
; -2.137 ; servant_spi_master_if:spi_master_if|clk_cnt[2]       ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.096      ;
; -2.137 ; servant_spi_master_if:spi_master_if|clk_cnt[2]       ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.096      ;
; -2.136 ; servant_spi_master_if:spi_master_if|clk_cnt[12]      ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.032     ; 3.099      ;
; -2.133 ; servant_spi_master_if:spi_master_if|bit_cnt[1]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.056     ; 3.072      ;
; -2.132 ; servant_spi_master_if:spi_master_if|clk_cnt[14]      ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.091      ;
; -2.132 ; servant_spi_master_if:spi_master_if|clk_cnt[14]      ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 3.091      ;
+--------+------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'servant_spi_master_if:spi_master_if|serial_clk'                                                                                                                                                                                         ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.391 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.657      ; 2.533      ;
; -1.388 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.528      ;
; -1.388 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.528      ;
; -1.388 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.528      ;
; -1.388 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.528      ;
; -1.388 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.528      ;
; -1.388 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.528      ;
; -1.360 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.503      ;
; -1.360 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.503      ;
; -1.360 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.503      ;
; -1.360 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.503      ;
; -1.360 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.503      ;
; -1.360 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.503      ;
; -1.360 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.503      ;
; -1.360 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.503      ;
; -1.348 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.489      ;
; -1.348 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.489      ;
; -1.348 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.489      ;
; -1.348 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.489      ;
; -1.348 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.489      ;
; -1.348 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.489      ;
; -1.348 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.489      ;
; -1.348 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.489      ;
; -1.236 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.657      ; 2.378      ;
; -1.233 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.373      ;
; -1.233 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.373      ;
; -1.233 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.373      ;
; -1.233 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.373      ;
; -1.233 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.373      ;
; -1.233 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.373      ;
; -1.218 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.358      ;
; -1.205 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.348      ;
; -1.205 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.348      ;
; -1.205 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.348      ;
; -1.205 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.348      ;
; -1.205 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.348      ;
; -1.205 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.348      ;
; -1.205 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.348      ;
; -1.205 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.348      ;
; -1.193 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.334      ;
; -1.193 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.334      ;
; -1.193 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.334      ;
; -1.193 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.334      ;
; -1.193 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.334      ;
; -1.193 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.334      ;
; -1.193 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.334      ;
; -1.193 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.334      ;
; -1.144 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.657      ; 2.286      ;
; -1.141 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.281      ;
; -1.141 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.281      ;
; -1.141 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.281      ;
; -1.141 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.281      ;
; -1.141 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.281      ;
; -1.141 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.281      ;
; -1.124 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.943      ; 2.552      ;
; -1.124 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.943      ; 2.552      ;
; -1.124 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.943      ; 2.552      ;
; -1.124 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.943      ; 2.552      ;
; -1.124 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.943      ; 2.552      ;
; -1.124 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.943      ; 2.552      ;
; -1.124 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.943      ; 2.552      ;
; -1.124 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.943      ; 2.552      ;
; -1.117 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.666      ; 2.268      ;
; -1.113 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.256      ;
; -1.113 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.256      ;
; -1.113 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.256      ;
; -1.113 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.256      ;
; -1.113 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.256      ;
; -1.113 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.256      ;
; -1.113 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.256      ;
; -1.113 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.658      ; 2.256      ;
; -1.101 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.242      ;
; -1.101 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.242      ;
; -1.101 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.242      ;
; -1.101 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.242      ;
; -1.101 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.242      ;
; -1.101 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.242      ;
; -1.101 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.242      ;
; -1.101 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.656      ; 2.242      ;
; -1.092 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.657      ; 2.234      ;
; -1.085 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.225      ;
; -1.085 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.225      ;
; -1.085 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.225      ;
; -1.085 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.225      ;
; -1.085 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.225      ;
; -1.085 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.225      ;
; -1.073 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.065     ; 2.003      ;
; -1.071 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.666      ; 2.222      ;
; -1.070 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.067     ; 1.998      ;
; -1.070 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.067     ; 1.998      ;
; -1.070 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.067     ; 1.998      ;
; -1.070 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.067     ; 1.998      ;
; -1.070 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.067     ; 1.998      ;
; -1.070 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.067     ; 1.998      ;
; -1.063 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.655      ; 2.203      ;
; -1.015 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.066     ; 1.944      ;
; -1.015 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.066     ; 1.944      ;
; -1.015 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.066     ; 1.944      ;
; -1.015 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.066     ; 1.944      ;
; -1.015 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.066     ; 1.944      ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'servant_spi_master_if:spi_master_if|serial_clk'                                                                                                                                                                                         ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.069 ; servant_spi_master_if:spi_master_if|address_reg[0]         ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.740      ; 0.983      ;
; 0.145 ; servant_spi_master_if:spi_master_if|address_reg[1]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.740      ; 1.059      ;
; 0.311 ; servant_spi_master_if:spi_master_if|rd_data_reg[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.362 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|spi_in_reg[4]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.561      ;
; 0.365 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.564      ;
; 0.365 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.564      ;
; 0.365 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|spi_in_reg[3]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.564      ;
; 0.395 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.056      ; 0.595      ;
; 0.450 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.649      ;
; 0.455 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.654      ;
; 0.455 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.654      ;
; 0.456 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|spi_in_reg[1]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.655      ;
; 0.457 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|spi_in_reg[5]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.656      ;
; 0.473 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.353      ; 0.970      ;
; 0.483 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.353      ; 0.980      ;
; 0.492 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.353      ; 0.989      ;
; 0.493 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.353      ; 0.990      ;
; 0.506 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.353      ; 1.003      ;
; 0.509 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.868      ; 1.051      ;
; 0.536 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.353      ; 1.033      ;
; 0.565 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.353      ; 1.062      ;
; 0.578 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|spi_in_reg[2]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.777      ;
; 0.589 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|spi_in_reg[6]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.788      ;
; 0.613 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.812      ;
; 0.614 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA    ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.868      ; 1.156      ;
; 0.623 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.055      ; 0.822      ;
; 0.673 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.053      ; 0.870      ;
; 0.684 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.054      ; 0.882      ;
; 0.691 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.053      ; 0.888      ;
; 0.697 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.053      ; 0.894      ;
; 0.713 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.868      ; 1.255      ;
; 0.758 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.053      ; 0.955      ;
; 0.770 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.053      ; 0.967      ;
; 0.773 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.053      ; 0.970      ;
; 0.775 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.053      ; 0.972      ;
; 0.789 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.053      ; 0.986      ;
; 0.801 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.053      ; 0.998      ;
; 0.815 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.053      ; 1.012      ;
; 0.817 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.053      ; 1.014      ;
; 0.826 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.053      ; 1.023      ;
; 0.831 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.053      ; 1.028      ;
; 0.896 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.868      ; 1.438      ;
; 0.929 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.868      ; 1.471      ;
; 0.988 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.868      ; 1.530      ;
; 1.022 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[6]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.859      ; 1.555      ;
; 1.022 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[5]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.859      ; 1.555      ;
; 1.022 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[1]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.859      ; 1.555      ;
; 1.022 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[2]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.859      ; 1.555      ;
; 1.022 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[3]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.859      ; 1.555      ;
; 1.022 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[4]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.859      ; 1.555      ;
; 1.022 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[0]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.859      ; 1.555      ;
; 1.090 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.868      ; 1.632      ;
; 1.110 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.157      ; 1.941      ;
; 1.110 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.157      ; 1.941      ;
; 1.110 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.157      ; 1.941      ;
; 1.110 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.157      ; 1.941      ;
; 1.110 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.157      ; 1.941      ;
; 1.110 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.157      ; 1.941      ;
; 1.110 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.157      ; 1.941      ;
; 1.110 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 1.157      ; 1.941      ;
; 1.134 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.868      ; 1.676      ;
; 1.181 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.868      ; 1.723      ;
; 1.201 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.045      ; 1.390      ;
; 1.214 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.703      ;
; 1.214 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.703      ;
; 1.214 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.703      ;
; 1.214 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.703      ;
; 1.214 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.703      ;
; 1.214 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.703      ;
; 1.214 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.703      ;
; 1.214 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.703      ;
; 1.262 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.751      ;
; 1.262 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.751      ;
; 1.262 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.751      ;
; 1.262 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.751      ;
; 1.262 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.751      ;
; 1.262 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.751      ;
; 1.262 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.751      ;
; 1.262 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.345      ; 1.751      ;
; 1.312 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.868      ; 1.854      ;
; 1.363 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA    ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.868      ; 1.905      ;
; 1.377 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.857      ; 1.908      ;
; 1.420 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.857      ; 1.951      ;
; 1.427 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.045      ; 1.616      ;
; 1.428 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.857      ; 1.959      ;
; 1.428 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.857      ; 1.959      ;
; 1.428 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.857      ; 1.959      ;
; 1.428 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.857      ; 1.959      ;
; 1.428 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.857      ; 1.959      ;
; 1.428 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.857      ; 1.959      ;
; 1.428 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.857      ; 1.959      ;
; 1.428 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.857      ; 1.959      ;
; 1.461 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.859      ; 1.994      ;
; 1.461 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.859      ; 1.994      ;
; 1.461 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.859      ; 1.994      ;
; 1.461 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.859      ; 1.994      ;
; 1.461 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.859      ; 1.994      ;
; 1.461 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.859      ; 1.994      ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.298 ; wb_mem_dat[18]                                              ; wb_mem_dat[18]                                              ; i_clk                                          ; i_clk       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; wb_mem_adr[15]                                              ; wb_mem_adr[15]                                              ; i_clk                                          ; i_clk       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; i_clk                                          ; i_clk       ; 0.000        ; 0.069      ; 0.511      ;
; 0.311 ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; servant_spi_master_if:spi_master_if|state.IDLE              ; servant_spi_master_if:spi_master_if|state.IDLE              ; i_clk                                          ; i_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; i_clk                                          ; i_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; i_clk                                          ; i_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; state.00011                                                 ; state.00011                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state.00110                                                 ; state.00110                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_mem_sel[1]                                               ; wb_mem_sel[1]                                               ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_mem_sel[2]                                               ; wb_mem_sel[2]                                               ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_mem_sel[0]                                               ; wb_mem_sel[0]                                               ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_mem_we                                                   ; wb_mem_we                                                   ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_mem_stb                                                  ; wb_mem_stb                                                  ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state.00010                                                 ; state.00010                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state.00101                                                 ; state.00101                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state.00100                                                 ; state.00100                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state.01011                                                 ; state.01011                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state.01010                                                 ; state.01010                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state.01001                                                 ; state.01001                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state.01000                                                 ; state.01000                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; state.00111                                                 ; state.00111                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.056      ; 0.519      ;
; 0.338 ; servive_clock_gen:clock_gen|b[6]                            ; servive_clock_gen:clock_gen|b[7]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; servive_clock_gen:clock_gen|b[2]                            ; servive_clock_gen:clock_gen|b[3]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; servive_clock_gen:clock_gen|r[8]                            ; servive_clock_gen:clock_gen|r[9]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; servive_clock_gen:clock_gen|r[7]                            ; servive_clock_gen:clock_gen|r[8]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; servive_clock_gen:clock_gen|r[4]                            ; servive_clock_gen:clock_gen|r[5]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; servive_clock_gen:clock_gen|r[1]                            ; servive_clock_gen:clock_gen|r[2]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; servive_clock_gen:clock_gen|b[5]                            ; servive_clock_gen:clock_gen|b[6]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; servive_clock_gen:clock_gen|r[2]                            ; servive_clock_gen:clock_gen|r[3]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; servive_clock_gen:clock_gen|r[0]                            ; servive_clock_gen:clock_gen|r[1]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; servive_clock_gen:clock_gen|b[1]                            ; servive_clock_gen:clock_gen|b[2]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.540      ;
; 0.357 ; state.00010                                                 ; state.00011                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; state.00011                                                 ; state.00110                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; state.01001                                                 ; state.01010                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.556      ;
; 0.359 ; state.01000                                                 ; state.01001                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.558      ;
; 0.373 ; state.00111                                                 ; state.01000                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.572      ;
; 0.466 ; servive_clock_gen:clock_gen|b[7]                            ; servive_clock_gen:clock_gen|b[8]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; servive_clock_gen:clock_gen|b[3]                            ; servive_clock_gen:clock_gen|b[4]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; servive_clock_gen:clock_gen|r[5]                            ; servive_clock_gen:clock_gen|r[6]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; servive_clock_gen:clock_gen|r[3]                            ; servive_clock_gen:clock_gen|r[4]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; servive_clock_gen:clock_gen|r[6]                            ; servive_clock_gen:clock_gen|r[7]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.666      ;
; 0.469 ; state.00110                                                 ; state.00111                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.668      ;
; 0.475 ; servive_clock_gen:clock_gen|b[4]                            ; servive_clock_gen:clock_gen|b[5]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.674      ;
; 0.481 ; state.01010                                                 ; state.01011                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.680      ;
; 0.489 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[7]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.144      ; 2.987      ;
; 0.489 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[3]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.144      ; 2.987      ;
; 0.505 ; servive_clock_gen:clock_gen|b[9]                            ; temp_btn                                                    ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.704      ;
; 0.511 ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.712      ;
; 0.515 ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; state.00101                                                 ; state.00010                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.716      ;
; 0.539 ; state.00100                                                 ; wb_mem_dat[18]                                              ; i_clk                                          ; i_clk       ; 0.000        ; 0.387      ; 1.070      ;
; 0.543 ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|spi_out_reg[1]          ; i_clk                                          ; i_clk       ; 0.000        ; 0.056      ; 0.743      ;
; 0.544 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.116      ; 3.014      ;
; 0.547 ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.746      ;
; 0.556 ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.056      ; 0.756      ;
; 0.598 ; servive_clock_gen:clock_gen|b[8]                            ; servive_clock_gen:clock_gen|b[9]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.797      ;
; 0.639 ; temp_btn                                                    ; state.00100                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.838      ;
; 0.647 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[6]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.143      ; 3.144      ;
; 0.647 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[5]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.143      ; 3.144      ;
; 0.647 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[4]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.143      ; 3.144      ;
; 0.647 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[2]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.143      ; 3.144      ;
; 0.647 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[1]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.143      ; 3.144      ;
; 0.647 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.143      ; 3.144      ;
; 0.661 ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; i_clk                                          ; i_clk       ; 0.000        ; 0.068      ; 0.873      ;
; 0.661 ; servant_spi_master_if:spi_master_if|spi_out_reg[5]          ; servant_spi_master_if:spi_master_if|spi_out_reg[6]          ; i_clk                                          ; i_clk       ; 0.000        ; 0.056      ; 0.861      ;
; 0.670 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|address_reg[0]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.127      ; 3.151      ;
; 0.670 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|cmd_reg[1]              ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.127      ; 3.151      ;
; 0.670 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|cmd_reg[0]              ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.127      ; 3.151      ;
; 0.670 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|last_byte[1]            ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.127      ; 3.151      ;
; 0.670 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|address_reg[1]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.127      ; 3.151      ;
; 0.670 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|last_byte[0]            ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.127      ; 3.151      ;
; 0.670 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|address_reg[15]         ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.127      ; 3.151      ;
; 0.670 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|wr_data_reg[10]         ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.127      ; 3.151      ;
; 0.670 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|wr_data_reg[18]         ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 2.127      ; 3.151      ;
; 0.688 ; state.00100                                                 ; state.00101                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.054      ; 0.886      ;
; 0.700 ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.056      ; 0.900      ;
; 0.723 ; temp_btn                                                    ; wb_mem_dat[18]                                              ; i_clk                                          ; i_clk       ; 0.000        ; 0.387      ; 1.254      ;
; 0.731 ; temp_btn                                                    ; wb_mem_adr[15]                                              ; i_clk                                          ; i_clk       ; 0.000        ; 0.387      ; 1.262      ;
; 0.755 ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.956      ;
; 0.760 ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.055      ; 0.959      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_clk'                                                                                                                                        ;
+--------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.935 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.IDLE              ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 1.898      ;
; -0.935 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 1.898      ;
; -0.935 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 1.898      ;
; -0.773 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 1.725      ;
; -0.712 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 1.671      ;
; -0.712 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 1.671      ;
; -0.712 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 1.671      ;
; -0.712 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 1.671      ;
; -0.712 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 1.671      ;
; -0.712 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 1.671      ;
; -0.712 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|configed                ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 1.671      ;
; -0.712 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk              ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 1.671      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 1.529      ;
; -0.564 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 1.510      ;
; -0.547 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; i_clk        ; i_clk       ; 0.500        ; 0.082      ; 1.124      ;
; -0.457 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; i_clk        ; i_clk       ; 1.000        ; 0.273      ; 1.725      ;
+--------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_clk'                                                                                                                                        ;
+-------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.063 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; i_clk        ; i_clk       ; 0.000        ; 0.397      ; 1.604      ;
; 1.150 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; i_clk        ; i_clk       ; -0.500       ; 0.192      ; 1.006      ;
; 1.197 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk        ; i_clk       ; 0.000        ; 0.062      ; 1.403      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.213 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; i_clk        ; i_clk       ; 0.000        ; 0.055      ; 1.412      ;
; 1.349 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; i_clk        ; i_clk       ; 0.000        ; 0.075      ; 1.568      ;
; 1.349 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; i_clk        ; i_clk       ; 0.000        ; 0.075      ; 1.568      ;
; 1.349 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk        ; i_clk       ; 0.000        ; 0.075      ; 1.568      ;
; 1.349 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; i_clk        ; i_clk       ; 0.000        ; 0.075      ; 1.568      ;
; 1.349 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; i_clk        ; i_clk       ; 0.000        ; 0.075      ; 1.568      ;
; 1.349 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk        ; i_clk       ; 0.000        ; 0.075      ; 1.568      ;
; 1.349 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|configed                ; i_clk        ; i_clk       ; 0.000        ; 0.075      ; 1.568      ;
; 1.349 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk              ; i_clk        ; i_clk       ; 0.000        ; 0.075      ; 1.568      ;
; 1.392 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; i_clk        ; i_clk       ; 0.000        ; 0.068      ; 1.604      ;
; 1.571 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.IDLE              ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.794      ;
; 1.571 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.794      ;
; 1.571 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.794      ;
+-------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; i_clk                                          ; -1.730 ; -56.656       ;
; servant_spi_master_if:spi_master_if|serial_clk ; -0.513 ; -15.027       ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; i_clk                                          ; 0.102 ; 0.000         ;
; servant_spi_master_if:spi_master_if|serial_clk ; 0.136 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; i_clk ; -0.272 ; -2.565               ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; i_clk ; 0.596 ; 0.000                ;
+-------+-------+----------------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; i_clk                                          ; -3.000 ; -96.754       ;
; servant_spi_master_if:spi_master_if|serial_clk ; -1.000 ; -41.000       ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                 ;
+--------+------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                     ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; -1.730 ; servant_spi_master_if:spi_master_if|rd_data_reg[7]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.702     ; 1.505      ;
; -1.708 ; servant_spi_master_if:spi_master_if|rd_data_reg[9]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.904     ; 1.281      ;
; -1.697 ; servant_spi_master_if:spi_master_if|rd_data_reg[15]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.904     ; 1.270      ;
; -1.686 ; servant_spi_master_if:spi_master_if|rd_data_reg[14]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.904     ; 1.259      ;
; -1.668 ; servant_spi_master_if:spi_master_if|rd_data_reg[8]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.904     ; 1.241      ;
; -1.668 ; servant_spi_master_if:spi_master_if|rd_data_reg[11]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.904     ; 1.241      ;
; -1.667 ; servant_spi_master_if:spi_master_if|rd_data_reg[12]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.904     ; 1.240      ;
; -1.667 ; servant_spi_master_if:spi_master_if|rd_data_reg[18]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.703     ; 1.441      ;
; -1.653 ; servant_spi_master_if:spi_master_if|rd_data_reg[0]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.702     ; 1.428      ;
; -1.652 ; servant_spi_master_if:spi_master_if|rd_data_reg[2]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.702     ; 1.427      ;
; -1.630 ; servant_spi_master_if:spi_master_if|rd_data_reg[17]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.703     ; 1.404      ;
; -1.592 ; servant_spi_master_if:spi_master_if|rd_data_reg[5]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.702     ; 1.367      ;
; -1.573 ; servant_spi_master_if:spi_master_if|rd_data_reg[6]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.702     ; 1.348      ;
; -1.563 ; servant_spi_master_if:spi_master_if|byte_offset[1]   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.704     ; 1.336      ;
; -1.545 ; servant_spi_master_if:spi_master_if|rd_data_reg[13]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.904     ; 1.118      ;
; -1.530 ; servant_spi_master_if:spi_master_if|rd_data_reg[4]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.702     ; 1.305      ;
; -1.522 ; servant_spi_master_if:spi_master_if|rd_data_reg[28]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.704     ; 1.295      ;
; -1.520 ; servant_spi_master_if:spi_master_if|rd_data_reg[29]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.704     ; 1.293      ;
; -1.514 ; servant_spi_master_if:spi_master_if|rd_data_reg[10]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.904     ; 1.087      ;
; -1.509 ; servant_spi_master_if:spi_master_if|rd_data_reg[3]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.702     ; 1.284      ;
; -1.477 ; servant_spi_master_if:spi_master_if|rd_data_reg[16]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.703     ; 1.251      ;
; -1.471 ; servant_spi_master_if:spi_master_if|byte_offset[1]   ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.704     ; 1.244      ;
; -1.427 ; servant_spi_master_if:spi_master_if|rd_data_reg[23]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.703     ; 1.201      ;
; -1.423 ; servant_spi_master_if:spi_master_if|byte_offset[0]   ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.704     ; 1.196      ;
; -1.407 ; servant_spi_master_if:spi_master_if|rd_data_reg[1]   ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.703     ; 1.181      ;
; -1.404 ; servant_spi_master_if:spi_master_if|rd_data_reg[19]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.703     ; 1.178      ;
; -1.401 ; servant_spi_master_if:spi_master_if|rd_data_reg[22]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.703     ; 1.175      ;
; -1.397 ; servant_spi_master_if:spi_master_if|rd_data_reg[30]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.704     ; 1.170      ;
; -1.390 ; servant_spi_master_if:spi_master_if|byte_offset[1]   ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.704     ; 1.163      ;
; -1.381 ; servant_spi_master_if:spi_master_if|rd_data_reg[25]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.704     ; 1.154      ;
; -1.380 ; servant_spi_master_if:spi_master_if|rd_data_reg[24]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.704     ; 1.153      ;
; -1.377 ; servant_spi_master_if:spi_master_if|rd_data_reg[27]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.704     ; 1.150      ;
; -1.361 ; servant_spi_master_if:spi_master_if|last_byte[0]     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; i_clk                                          ; i_clk       ; 0.500        ; -0.419     ; 1.429      ;
; -1.357 ; servant_spi_master_if:spi_master_if|byte_offset[1]   ; servant_spi_master_if:spi_master_if|state.FINISH            ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.700     ; 1.134      ;
; -1.331 ; servant_spi_master_if:spi_master_if|byte_offset[0]   ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.704     ; 1.104      ;
; -1.328 ; servant_spi_master_if:spi_master_if|rd_data_reg[21]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.703     ; 1.102      ;
; -1.302 ; servant_spi_master_if:spi_master_if|rd_data_reg[20]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.703     ; 1.076      ;
; -1.269 ; servant_spi_master_if:spi_master_if|last_byte[0]     ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 0.500        ; -0.419     ; 1.337      ;
; -1.261 ; servant_spi_master_if:spi_master_if|rd_data_reg[31]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.704     ; 1.034      ;
; -1.260 ; servant_spi_master_if:spi_master_if|byte_offset[0]   ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.704     ; 1.033      ;
; -1.256 ; servant_spi_master_if:spi_master_if|rd_data_reg[26]  ; correct~reg0                                                ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.704     ; 1.029      ;
; -1.236 ; servant_spi_master_if:spi_master_if|last_byte[1]     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; i_clk                                          ; i_clk       ; 0.500        ; -0.419     ; 1.304      ;
; -1.227 ; servant_spi_master_if:spi_master_if|byte_offset[0]   ; servant_spi_master_if:spi_master_if|state.FINISH            ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.500        ; -0.700     ; 1.004      ;
; -1.215 ; servant_spi_master_if:spi_master_if|cmd_reg[0]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 0.500        ; -0.419     ; 1.283      ;
; -1.186 ; servant_spi_master_if:spi_master_if|cmd_reg[1]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 0.500        ; -0.419     ; 1.254      ;
; -1.175 ; servant_spi_master_if:spi_master_if|last_byte[0]     ; servant_spi_master_if:spi_master_if|serial_clk              ; i_clk                                          ; i_clk       ; 0.500        ; -0.419     ; 1.243      ;
; -1.144 ; servant_spi_master_if:spi_master_if|last_byte[1]     ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 0.500        ; -0.419     ; 1.212      ;
; -1.142 ; servant_spi_master_if:spi_master_if|last_byte[0]     ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 0.500        ; -0.415     ; 1.214      ;
; -1.117 ; state.00111                                          ; done~reg0                                                   ; i_clk                                          ; i_clk       ; 1.000        ; -0.032     ; 2.072      ;
; -1.114 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.034     ; 2.067      ;
; -1.109 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.046     ; 2.050      ;
; -1.095 ; servant_spi_master_if:spi_master_if|last_byte[1]     ; servant_spi_master_if:spi_master_if|serial_clk              ; i_clk                                          ; i_clk       ; 0.500        ; -0.419     ; 1.163      ;
; -1.077 ; servant_spi_master_if:spi_master_if|bit_cnt[2]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.038     ; 2.026      ;
; -1.076 ; servive_clock_gen:clock_gen|b[9]                     ; correct~reg0                                                ; i_clk                                          ; i_clk       ; 1.000        ; -0.033     ; 2.030      ;
; -1.076 ; state.01011                                          ; done~reg0                                                   ; i_clk                                          ; i_clk       ; 1.000        ; -0.032     ; 2.031      ;
; -1.062 ; servant_spi_master_if:spi_master_if|last_byte[1]     ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 0.500        ; -0.415     ; 1.134      ;
; -1.052 ; servant_spi_master_if:spi_master_if|clk_cnt[4]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.017     ; 2.022      ;
; -1.051 ; servant_spi_master_if:spi_master_if|state.TEMP_STATE ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.049     ; 1.989      ;
; -1.051 ; servant_spi_master_if:spi_master_if|clk_cnt[14]      ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.017     ; 2.021      ;
; -1.051 ; servant_spi_master_if:spi_master_if|clk_cnt[2]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.017     ; 2.021      ;
; -1.039 ; servant_spi_master_if:spi_master_if|clk_cnt[1]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.017     ; 2.009      ;
; -1.036 ; servant_spi_master_if:spi_master_if|state.FINISH     ; done~reg0                                                   ; i_clk                                          ; i_clk       ; 1.000        ; -0.047     ; 1.976      ;
; -1.029 ; state.00011                                          ; done~reg0                                                   ; i_clk                                          ; i_clk       ; 1.000        ; -0.032     ; 1.984      ;
; -1.028 ; servant_spi_master_if:spi_master_if|cmd_reg[0]       ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; i_clk                                          ; i_clk       ; 0.500        ; -0.419     ; 1.096      ;
; -1.025 ; servant_spi_master_if:spi_master_if|clk_cnt[7]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.017     ; 1.995      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.022 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; i_clk                                          ; i_clk       ; 1.000        ; -0.041     ; 1.968      ;
; -1.020 ; servant_spi_master_if:spi_master_if|bit_cnt[1]       ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.034     ; 1.973      ;
; -1.019 ; servant_spi_master_if:spi_master_if|state.FINISH     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.049     ; 1.957      ;
; -1.015 ; servant_spi_master_if:spi_master_if|bit_cnt[1]       ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.046     ; 1.956      ;
; -1.015 ; servant_spi_master_if:spi_master_if|clk_cnt[4]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.021     ; 1.981      ;
; -1.014 ; servant_spi_master_if:spi_master_if|clk_cnt[14]      ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.021     ; 1.980      ;
; -1.014 ; servant_spi_master_if:spi_master_if|clk_cnt[2]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.021     ; 1.980      ;
; -1.002 ; servant_spi_master_if:spi_master_if|clk_cnt[13]      ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.017     ; 1.972      ;
; -1.002 ; servant_spi_master_if:spi_master_if|clk_cnt[1]       ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk                                          ; i_clk       ; 1.000        ; -0.021     ; 1.968      ;
; -1.001 ; wb_mem_stb                                           ; servant_spi_master_if:spi_master_if|serial_clk              ; i_clk                                          ; i_clk       ; 1.000        ; -0.026     ; 1.962      ;
; -1.000 ; servant_spi_master_if:spi_master_if|clk_cnt[4]       ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.029     ; 1.958      ;
; -0.999 ; servant_spi_master_if:spi_master_if|clk_cnt[14]      ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.029     ; 1.957      ;
; -0.999 ; servant_spi_master_if:spi_master_if|clk_cnt[2]       ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk                                          ; i_clk       ; 1.000        ; -0.029     ; 1.957      ;
; -0.997 ; servant_spi_master_if:spi_master_if|clk_cnt[11]      ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.017     ; 1.967      ;
; -0.993 ; servant_spi_master_if:spi_master_if|cmd_reg[1]       ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; i_clk                                          ; i_clk       ; 0.500        ; -0.415     ; 1.065      ;
; -0.992 ; servant_spi_master_if:spi_master_if|clk_cnt[12]      ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk                                          ; i_clk       ; 1.000        ; -0.017     ; 1.962      ;
; -0.990 ; state.00111                                          ; wb_mem_sel[1]                                               ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 1.941      ;
; -0.990 ; state.00111                                          ; wb_mem_sel[0]                                               ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 1.941      ;
; -0.989 ; state.00111                                          ; wb_mem_stb                                                  ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 1.940      ;
; -0.988 ; state.00111                                          ; wb_mem_sel[2]                                               ; i_clk                                          ; i_clk       ; 1.000        ; -0.036     ; 1.939      ;
+--------+------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'servant_spi_master_if:spi_master_if|serial_clk'                                                                                                                                                                                         ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.513 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.547      ;
; -0.500 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.533      ;
; -0.500 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.533      ;
; -0.500 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.533      ;
; -0.500 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.533      ;
; -0.500 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.533      ;
; -0.500 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.533      ;
; -0.492 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.527      ;
; -0.492 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.527      ;
; -0.492 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.527      ;
; -0.492 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.527      ;
; -0.492 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.527      ;
; -0.492 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.527      ;
; -0.492 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.527      ;
; -0.492 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.527      ;
; -0.477 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.511      ;
; -0.477 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.511      ;
; -0.477 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.511      ;
; -0.477 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.511      ;
; -0.477 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.511      ;
; -0.477 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.511      ;
; -0.477 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.511      ;
; -0.477 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.511      ;
; -0.433 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.466      ;
; -0.419 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.453      ;
; -0.404 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.437      ;
; -0.404 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.437      ;
; -0.404 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.437      ;
; -0.404 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.437      ;
; -0.404 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.437      ;
; -0.404 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.437      ;
; -0.391 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.426      ;
; -0.391 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.426      ;
; -0.391 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.426      ;
; -0.391 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.426      ;
; -0.391 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.426      ;
; -0.391 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.426      ;
; -0.391 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.426      ;
; -0.391 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.426      ;
; -0.390 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.424      ;
; -0.381 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.415      ;
; -0.381 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.415      ;
; -0.381 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.415      ;
; -0.381 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.415      ;
; -0.381 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.415      ;
; -0.381 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.415      ;
; -0.381 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.415      ;
; -0.381 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.415      ;
; -0.375 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.408      ;
; -0.375 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.408      ;
; -0.375 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.408      ;
; -0.375 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.408      ;
; -0.375 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.408      ;
; -0.375 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.408      ;
; -0.364 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.563      ; 1.404      ;
; -0.361 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.395      ;
; -0.347 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.749      ; 1.573      ;
; -0.347 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.749      ; 1.573      ;
; -0.347 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.749      ; 1.573      ;
; -0.347 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.749      ; 1.573      ;
; -0.347 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.749      ; 1.573      ;
; -0.347 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.749      ; 1.573      ;
; -0.347 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.749      ; 1.573      ;
; -0.347 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.749      ; 1.573      ;
; -0.346 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.379      ;
; -0.346 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.379      ;
; -0.346 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.379      ;
; -0.346 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.379      ;
; -0.346 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.379      ;
; -0.346 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.379      ;
; -0.339 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.372      ;
; -0.334 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.563      ; 1.374      ;
; -0.333 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.368      ;
; -0.333 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.368      ;
; -0.333 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.368      ;
; -0.333 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.368      ;
; -0.333 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.368      ;
; -0.333 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.368      ;
; -0.333 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.368      ;
; -0.333 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.558      ; 1.368      ;
; -0.323 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.357      ;
; -0.323 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.357      ;
; -0.323 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.357      ;
; -0.323 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.357      ;
; -0.323 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.357      ;
; -0.323 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.357      ;
; -0.323 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.357      ;
; -0.323 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.557      ; 1.357      ;
; -0.310 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.343      ;
; -0.281 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.556      ; 1.314      ;
; -0.278 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.045     ; 1.220      ;
; -0.269 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.046     ; 1.210      ;
; -0.269 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.046     ; 1.210      ;
; -0.269 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.046     ; 1.210      ;
; -0.269 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.046     ; 1.210      ;
; -0.269 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.046     ; 1.210      ;
; -0.269 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 1.000        ; -0.046     ; 1.210      ;
; -0.253 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.749      ; 1.479      ;
; -0.253 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.749      ; 1.479      ;
; -0.253 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.500        ; 0.749      ; 1.479      ;
+--------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.102 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[7]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.646      ; 1.967      ;
; 0.102 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[3]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.646      ; 1.967      ;
; 0.179 ; wb_mem_dat[18]                                              ; wb_mem_dat[18]                                              ; i_clk                                          ; i_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_mem_adr[15]                                              ; wb_mem_adr[15]                                              ; i_clk                                          ; i_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; i_clk                                          ; i_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.184 ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; i_clk                                          ; i_clk       ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; i_clk                                          ; i_clk       ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; state.00100                                                 ; state.00100                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; servant_spi_master_if:spi_master_if|state.IDLE              ; servant_spi_master_if:spi_master_if|state.IDLE              ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; state.00011                                                 ; state.00011                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.00110                                                 ; state.00110                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_mem_sel[1]                                               ; wb_mem_sel[1]                                               ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_mem_sel[2]                                               ; wb_mem_sel[2]                                               ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_mem_sel[0]                                               ; wb_mem_sel[0]                                               ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_mem_we                                                   ; wb_mem_we                                                   ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_mem_stb                                                  ; wb_mem_stb                                                  ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.00010                                                 ; state.00010                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.00101                                                 ; state.00101                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.01011                                                 ; state.01011                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.01010                                                 ; state.01010                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.01001                                                 ; state.01001                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.01000                                                 ; state.01000                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.00111                                                 ; state.00111                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; servive_clock_gen:clock_gen|b[6]                            ; servive_clock_gen:clock_gen|b[7]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; servive_clock_gen:clock_gen|b[5]                            ; servive_clock_gen:clock_gen|b[6]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; servive_clock_gen:clock_gen|b[2]                            ; servive_clock_gen:clock_gen|b[3]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; servive_clock_gen:clock_gen|r[8]                            ; servive_clock_gen:clock_gen|r[9]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; servive_clock_gen:clock_gen|r[7]                            ; servive_clock_gen:clock_gen|r[8]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; servive_clock_gen:clock_gen|r[4]                            ; servive_clock_gen:clock_gen|r[5]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; servive_clock_gen:clock_gen|r[1]                            ; servive_clock_gen:clock_gen|r[2]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; servive_clock_gen:clock_gen|r[2]                            ; servive_clock_gen:clock_gen|r[3]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; servive_clock_gen:clock_gen|r[0]                            ; servive_clock_gen:clock_gen|r[1]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; servive_clock_gen:clock_gen|b[1]                            ; servive_clock_gen:clock_gen|b[2]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[6]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.645      ; 2.061      ;
; 0.197 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[5]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.645      ; 2.061      ;
; 0.197 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[4]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.645      ; 2.061      ;
; 0.197 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[2]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.645      ; 2.061      ;
; 0.197 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[1]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.645      ; 2.061      ;
; 0.197 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.645      ; 2.061      ;
; 0.205 ; state.00010                                                 ; state.00011                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; state.00011                                                 ; state.00110                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; state.01001                                                 ; state.01010                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; state.01000                                                 ; state.01001                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|address_reg[0]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.633      ; 2.059      ;
; 0.207 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|cmd_reg[1]              ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.633      ; 2.059      ;
; 0.207 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|cmd_reg[0]              ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.633      ; 2.059      ;
; 0.207 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|last_byte[1]            ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.633      ; 2.059      ;
; 0.207 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|address_reg[1]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.633      ; 2.059      ;
; 0.207 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|last_byte[0]            ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.633      ; 2.059      ;
; 0.207 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|address_reg[15]         ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.633      ; 2.059      ;
; 0.207 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|wr_data_reg[10]         ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.633      ; 2.059      ;
; 0.207 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|wr_data_reg[18]         ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.633      ; 2.059      ;
; 0.216 ; state.00111                                                 ; state.01000                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.336      ;
; 0.234 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.627      ; 2.080      ;
; 0.261 ; servive_clock_gen:clock_gen|b[3]                            ; servive_clock_gen:clock_gen|b[4]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; servive_clock_gen:clock_gen|b[4]                            ; servive_clock_gen:clock_gen|b[5]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.383      ;
; 0.264 ; state.00110                                                 ; state.00111                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; servive_clock_gen:clock_gen|r[3]                            ; servive_clock_gen:clock_gen|r[4]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; servive_clock_gen:clock_gen|b[7]                            ; servive_clock_gen:clock_gen|b[8]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; servive_clock_gen:clock_gen|r[6]                            ; servive_clock_gen:clock_gen|r[7]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; servive_clock_gen:clock_gen|r[5]                            ; servive_clock_gen:clock_gen|r[6]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; state.01010                                                 ; state.01011                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.388      ;
; 0.294 ; servive_clock_gen:clock_gen|b[9]                            ; temp_btn                                                    ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; state.00101                                                 ; state.00010                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.414      ;
; 0.304 ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; state.00100                                                 ; wb_mem_dat[18]                                              ; i_clk                                          ; i_clk       ; 0.000        ; 0.234      ; 0.628      ;
; 0.321 ; servant_spi_master_if:spi_master_if|spi_out_reg[0]          ; servant_spi_master_if:spi_master_if|spi_out_reg[1]          ; i_clk                                          ; i_clk       ; 0.000        ; 0.039      ; 0.444      ;
; 0.328 ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.448      ;
; 0.332 ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.038      ; 0.454      ;
; 0.334 ; servive_clock_gen:clock_gen|b[8]                            ; servive_clock_gen:clock_gen|b[9]                            ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.455      ;
; 0.375 ; temp_btn                                                    ; state.00100                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.037      ; 0.496      ;
; 0.376 ; servant_spi_master_if:spi_master_if|spi_out_reg[5]          ; servant_spi_master_if:spi_master_if|spi_out_reg[6]          ; i_clk                                          ; i_clk       ; 0.000        ; 0.039      ; 0.499      ;
; 0.392 ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; i_clk                                          ; i_clk       ; 0.000        ; 0.045      ; 0.521      ;
; 0.396 ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.038      ; 0.518      ;
; 0.398 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; 0.000        ; 1.252      ; 1.869      ;
; 0.400 ; state.00100                                                 ; state.00101                                                 ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.520      ;
; 0.428 ; temp_btn                                                    ; wb_mem_dat[18]                                              ; i_clk                                          ; i_clk       ; 0.000        ; 0.234      ; 0.746      ;
; 0.431 ; temp_btn                                                    ; wb_mem_adr[15]                                              ; i_clk                                          ; i_clk       ; 0.000        ; 0.234      ; 0.749      ;
; 0.434 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[7]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; -0.500       ; 1.646      ; 1.799      ;
; 0.434 ; servant_spi_master_if:spi_master_if|serial_clk              ; servant_spi_master_if:spi_master_if|spi_out_reg[3]          ; servant_spi_master_if:spi_master_if|serial_clk ; i_clk       ; -0.500       ; 1.646      ; 1.799      ;
; 0.454 ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; i_clk                                          ; i_clk       ; 0.000        ; 0.036      ; 0.574      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'servant_spi_master_if:spi_master_if|serial_clk'                                                                                                                                                                                         ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.136 ; servant_spi_master_if:spi_master_if|address_reg[0]         ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.323      ; 0.573      ;
; 0.167 ; servant_spi_master_if:spi_master_if|address_reg[1]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.323      ; 0.604      ;
; 0.184 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; servant_spi_master_if:spi_master_if|rd_data_reg[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.206 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|spi_in_reg[4]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.328      ;
; 0.210 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.332      ;
; 0.210 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.332      ;
; 0.210 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|spi_in_reg[3]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.332      ;
; 0.235 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.039      ; 0.358      ;
; 0.237 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.238      ; 0.559      ;
; 0.242 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.238      ; 0.564      ;
; 0.246 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.238      ; 0.568      ;
; 0.246 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.238      ; 0.568      ;
; 0.252 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.238      ; 0.574      ;
; 0.264 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.386      ;
; 0.264 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.238      ; 0.586      ;
; 0.266 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.388      ;
; 0.267 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.389      ;
; 0.267 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|spi_in_reg[1]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.389      ;
; 0.268 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|spi_in_reg[5]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.390      ;
; 0.279 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.238      ; 0.601      ;
; 0.298 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.704      ; 0.616      ;
; 0.326 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|spi_in_reg[2]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.448      ;
; 0.336 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|spi_in_reg[6]   ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.458      ;
; 0.341 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.463      ;
; 0.350 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.038      ; 0.472      ;
; 0.363 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA    ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.704      ; 0.681      ;
; 0.375 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[2]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.036      ; 0.495      ;
; 0.381 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[1]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.502      ;
; 0.388 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[7]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.036      ; 0.508      ;
; 0.389 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[6]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.036      ; 0.509      ;
; 0.409 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.704      ; 0.727      ;
; 0.430 ; servant_spi_master_if:spi_master_if|spi_in_reg[1]          ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.551      ;
; 0.433 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[3]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.036      ; 0.553      ;
; 0.440 ; servant_spi_master_if:spi_master_if|spi_in_reg[6]          ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.561      ;
; 0.440 ; servant_spi_master_if:spi_master_if|spi_in_reg[0]          ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.561      ;
; 0.445 ; servant_spi_master_if:spi_master_if|spi_in_reg[2]          ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.566      ;
; 0.450 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.571      ;
; 0.456 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[4]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.036      ; 0.576      ;
; 0.460 ; servant_spi_master_if:spi_master_if|spi_in_reg[4]          ; servant_spi_master_if:spi_master_if|rd_data_reg[5]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; servant_spi_master_if:spi_master_if|spi_in_reg[3]          ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.581      ;
; 0.467 ; servant_spi_master_if:spi_master_if|spi_in_reg[5]          ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.037      ; 0.588      ;
; 0.534 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.704      ; 0.852      ;
; 0.548 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.704      ; 0.866      ;
; 0.588 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.704      ; 0.906      ;
; 0.611 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[6]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.698      ; 0.923      ;
; 0.611 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[5]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.698      ; 0.923      ;
; 0.611 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[1]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.698      ; 0.923      ;
; 0.611 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[2]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.698      ; 0.923      ;
; 0.611 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[3]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.698      ; 0.923      ;
; 0.611 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[4]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.698      ; 0.923      ;
; 0.611 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|spi_in_reg[0]   ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.698      ; 0.923      ;
; 0.635 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.898      ; 1.147      ;
; 0.635 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.898      ; 1.147      ;
; 0.635 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.898      ; 1.147      ;
; 0.635 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.898      ; 1.147      ;
; 0.635 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.898      ; 1.147      ;
; 0.635 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.898      ; 1.147      ;
; 0.635 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.898      ; 1.147      ;
; 0.635 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.898      ; 1.147      ;
; 0.675 ; servant_spi_master_if:spi_master_if|bit_cnt[0]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.704      ; 0.993      ;
; 0.678 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.704      ; 0.996      ;
; 0.691 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.008      ;
; 0.691 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.008      ;
; 0.691 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.008      ;
; 0.691 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.008      ;
; 0.691 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.008      ;
; 0.691 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.008      ;
; 0.691 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.008      ;
; 0.691 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.008      ;
; 0.726 ; servant_spi_master_if:spi_master_if|bit_cnt[1]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.704      ; 1.044      ;
; 0.763 ; servant_spi_master_if:spi_master_if|byte_offset[0]         ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.031      ; 0.878      ;
; 0.771 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[15] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.088      ;
; 0.771 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[14] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.088      ;
; 0.771 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[13] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.088      ;
; 0.771 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[12] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.088      ;
; 0.771 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[11] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.088      ;
; 0.771 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[10] ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.088      ;
; 0.771 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[9]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.088      ;
; 0.771 ; servant_spi_master_if:spi_master_if|byte_offset[1]         ; servant_spi_master_if:spi_master_if|rd_data_reg[8]  ; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0.000        ; 0.233      ; 1.088      ;
; 0.809 ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA    ; servant_spi_master_if:spi_master_if|byte_offset[1]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.704      ; 1.127      ;
; 0.811 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.696      ; 1.121      ;
; 0.813 ; servant_spi_master_if:spi_master_if|bit_cnt[2]             ; servant_spi_master_if:spi_master_if|byte_offset[0]  ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.704      ; 1.131      ;
; 0.843 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[16] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.697      ; 1.154      ;
; 0.843 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[17] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.697      ; 1.154      ;
; 0.843 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[18] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.697      ; 1.154      ;
; 0.843 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[23] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.697      ; 1.154      ;
; 0.843 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[21] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.697      ; 1.154      ;
; 0.843 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[20] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.697      ; 1.154      ;
; 0.843 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[19] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.697      ; 1.154      ;
; 0.843 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[22] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.697      ; 1.154      ;
; 0.866 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[26] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.698      ; 1.178      ;
; 0.866 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[24] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.698      ; 1.178      ;
; 0.866 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[25] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.698      ; 1.178      ;
; 0.866 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[27] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.698      ; 1.178      ;
; 0.866 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[30] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.698      ; 1.178      ;
; 0.866 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[28] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.698      ; 1.178      ;
; 0.866 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[29] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.698      ; 1.178      ;
; 0.866 ; servant_spi_master_if:spi_master_if|state.READ_DATA        ; servant_spi_master_if:spi_master_if|rd_data_reg[31] ; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; -0.500       ; 0.698      ; 1.178      ;
+-------+------------------------------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_clk'                                                                                                                                        ;
+--------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.272 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.IDLE              ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 1.238      ;
; -0.272 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 1.238      ;
; -0.272 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 1.238      ;
; -0.162 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 1.117      ;
; -0.116 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 1.078      ;
; -0.116 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 1.078      ;
; -0.116 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 1.078      ;
; -0.116 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 1.078      ;
; -0.116 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 1.078      ;
; -0.116 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 1.078      ;
; -0.116 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|configed                ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 1.078      ;
; -0.116 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk              ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 1.078      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.040 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 0.987      ;
; -0.019 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 0.973      ;
; 0.026  ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; i_clk        ; i_clk       ; 1.000        ; 0.156      ; 1.117      ;
; 0.139  ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; i_clk        ; i_clk       ; 0.500        ; 0.350      ; 0.698      ;
+--------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_clk'                                                                                                                                        ;
+-------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.596 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk_delay        ; i_clk        ; i_clk       ; -0.500       ; 0.425      ; 0.625      ;
; 0.660 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS1 ; i_clk        ; i_clk       ; 0.000        ; 0.237      ; 0.981      ;
; 0.729 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS3 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.853      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[8]              ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[0]              ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[1]              ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[2]              ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[3]              ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[5]              ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[6]              ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[7]              ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[9]              ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[11]             ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[10]             ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[12]             ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[13]             ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[15]             ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.749 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|clk_cnt[14]             ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.866      ;
; 0.819 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[1]              ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.953      ;
; 0.819 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[0]              ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.953      ;
; 0.819 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|bit_cnt[2]              ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.953      ;
; 0.819 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_COMMAND  ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.953      ;
; 0.819 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_DATA     ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.953      ;
; 0.819 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.READ_DATA         ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.953      ;
; 0.819 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|configed                ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.953      ;
; 0.819 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|serial_clk              ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.953      ;
; 0.855 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TRANSMIT_ADDRESS2 ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.981      ;
; 0.947 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.IDLE              ; i_clk        ; i_clk       ; 0.000        ; 0.053      ; 1.084      ;
; 0.947 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.FINISH            ; i_clk        ; i_clk       ; 0.000        ; 0.053      ; 1.084      ;
; 0.947 ; servive_clock_gen:clock_gen|r[9] ; servant_spi_master_if:spi_master_if|state.TEMP_STATE        ; i_clk        ; i_clk       ; 0.000        ; 0.053      ; 1.084      ;
+-------+----------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+-------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -3.266   ; 0.017 ; -1.176   ; 0.596   ; -3.000              ;
;  i_clk                                          ; -3.266   ; 0.102 ; -1.176   ; 0.596   ; -3.000              ;
;  servant_spi_master_if:spi_master_if|serial_clk ; -1.533   ; 0.017 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                 ; -197.746 ; 0.0   ; -26.22   ; 0.0     ; -137.754            ;
;  i_clk                                          ; -146.749 ; 0.000 ; -26.220  ; 0.000   ; -96.754             ;
;  servant_spi_master_if:spi_master_if|serial_clk ; -50.997  ; 0.000 ; N/A      ; N/A     ; -41.000             ;
+-------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; spi_sck       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_ss        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_mosi      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wb_clk_l      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso_l    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_sck_l     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_ss_l      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_mosi_l    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; done          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; correct       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; btn_test      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_miso                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rst_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_btn_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; spi_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; wb_clk_l      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; spi_miso_l    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; spi_sck_l     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; spi_ss_l      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi_l    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; correct       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; btn_test      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; spi_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; wb_clk_l      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; spi_miso_l    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; spi_sck_l     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; spi_ss_l      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi_l    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; correct       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; btn_test      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; spi_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; wb_clk_l      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; spi_miso_l    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_sck_l     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; spi_ss_l      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi_l    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; correct       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; btn_test      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; i_clk                                          ; i_clk                                          ; 1032     ; 18       ; 162      ; 47       ;
; servant_spi_master_if:spi_master_if|serial_clk ; i_clk                                          ; 1        ; 50       ; 18       ; 29       ;
; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0        ; 0        ; 149      ; 2        ;
; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0        ; 0        ; 0        ; 103      ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; i_clk                                          ; i_clk                                          ; 1032     ; 18       ; 162      ; 47       ;
; servant_spi_master_if:spi_master_if|serial_clk ; i_clk                                          ; 1        ; 50       ; 18       ; 29       ;
; i_clk                                          ; servant_spi_master_if:spi_master_if|serial_clk ; 0        ; 0        ; 149      ; 2        ;
; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; 0        ; 0        ; 0        ; 103      ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 30       ; 0        ; 1        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 30       ; 0        ; 1        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                 ;
+------------------------------------------------+------------------------------------------------+------+-------------+
; Target                                         ; Clock                                          ; Type ; Status      ;
+------------------------------------------------+------------------------------------------------+------+-------------+
; i_clk                                          ; i_clk                                          ; Base ; Constrained ;
; servant_spi_master_if:spi_master_if|serial_clk ; servant_spi_master_if:spi_master_if|serial_clk ; Base ; Constrained ;
+------------------------------------------------+------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_btn_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_clk      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rst_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; btn_test    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; correct     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso_l  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi_l  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck_l   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss_l    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wb_clk_l    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_btn_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_clk      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rst_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; btn_test    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; correct     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso_l  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi_l  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck_l   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss_l    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wb_clk_l    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Apr 30 18:16:21 2025
Info: Command: quartus_sta spi_mem -c spi_mem
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'spi_mem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
    Info (332105): create_clock -period 1.000 -name servant_spi_master_if:spi_master_if|serial_clk servant_spi_master_if:spi_master_if|serial_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.266
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.266            -146.749 i_clk 
    Info (332119):    -1.533             -50.997 servant_spi_master_if:spi_master_if|serial_clk 
Info (332146): Worst-case hold slack is 0.017
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.017               0.000 servant_spi_master_if:spi_master_if|serial_clk 
    Info (332119):     0.343               0.000 i_clk 
Info (332146): Worst-case recovery slack is -1.176
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.176             -26.220 i_clk 
Info (332146): Worst-case removal slack is 1.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.155               0.000 i_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -91.000 i_clk 
    Info (332119):    -1.000             -41.000 servant_spi_master_if:spi_master_if|serial_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.866
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.866            -126.741 i_clk 
    Info (332119):    -1.391             -46.235 servant_spi_master_if:spi_master_if|serial_clk 
Info (332146): Worst-case hold slack is 0.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.069               0.000 servant_spi_master_if:spi_master_if|serial_clk 
    Info (332119):     0.298               0.000 i_clk 
Info (332146): Worst-case recovery slack is -0.935
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.935             -20.266 i_clk 
Info (332146): Worst-case removal slack is 1.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.063               0.000 i_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -91.000 i_clk 
    Info (332119):    -1.000             -41.000 servant_spi_master_if:spi_master_if|serial_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.730
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.730             -56.656 i_clk 
    Info (332119):    -0.513             -15.027 servant_spi_master_if:spi_master_if|serial_clk 
Info (332146): Worst-case hold slack is 0.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.102               0.000 i_clk 
    Info (332119):     0.136               0.000 servant_spi_master_if:spi_master_if|serial_clk 
Info (332146): Worst-case recovery slack is -0.272
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.272              -2.565 i_clk 
Info (332146): Worst-case removal slack is 0.596
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.596               0.000 i_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -96.754 i_clk 
    Info (332119):    -1.000             -41.000 servant_spi_master_if:spi_master_if|serial_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4788 megabytes
    Info: Processing ended: Wed Apr 30 18:16:23 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


