Analysis & Synthesis report for top_level_2
Fri Jun 01 02:27:21 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top_level_module|Automatic_controller:Auto|STATE
 12. State Machine - |top_level_module|uart_tx:transmitter|r_SM_Main
 13. State Machine - |top_level_module|Data_retriever:retriever|STATE
 14. State Machine - |top_level_module|uart_rx:reciever|r_SM_Main
 15. State Machine - |top_level_module|Data_writer:writer|STATE
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated
 22. Source assignments for dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated
 23. Source assignments for dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated
 24. Source assignments for dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated
 25. Source assignments for iram:IRAM|altsyncram:altsyncram_component|altsyncram_ief1:auto_generated
 26. Parameter Settings for User Entity Instance: processor:Processor|AWM_mux:AWM_mux|lpm_mux:LPM_MUX_component
 27. Parameter Settings for User Entity Instance: Data_writer:writer
 28. Parameter Settings for User Entity Instance: uart_rx:reciever
 29. Parameter Settings for User Entity Instance: dram_512:data_ram
 30. Parameter Settings for User Entity Instance: dram_512:data_ram|dram:d1|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: dram_512:data_ram|dram:d2|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: dram_512:data_ram|dram:d3|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: dram_512:data_ram|dram:d4|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component
 35. Parameter Settings for User Entity Instance: dram_512:data_ram|dram_wen_sel_decoder:dwsd|lpm_decode:LPM_DECODE_component
 36. Parameter Settings for User Entity Instance: iram:IRAM|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: Data_retriever:retriever
 38. Parameter Settings for User Entity Instance: Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_wen|lpm_mux:LPM_MUX_component
 39. Parameter Settings for User Entity Instance: Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_tx_tick|lpm_mux:LPM_MUX_component
 40. Parameter Settings for User Entity Instance: uart_tx:transmitter
 41. Parameter Settings for User Entity Instance: memory_router:EXSM|D_Wen_mux:D_Wen_mux|lpm_mux:LPM_MUX_component
 42. Parameter Settings for User Entity Instance: memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component
 43. Parameter Settings for User Entity Instance: memory_router:EXSM|I_Address_mux:I_Address_mux|lpm_mux:LPM_MUX_component
 44. Parameter Settings for User Entity Instance: memory_router:EXSM|din_mux:din_mux|lpm_mux:LPM_MUX_component
 45. Parameter Settings for User Entity Instance: memory_router:EXSM|splitter:wen_split
 46. Parameter Settings for User Entity Instance: memory_router:EXSM|splitter:din_split
 47. Parameter Settings for User Entity Instance: memory_router:EXSM|splitter:address_split
 48. Parameter Settings for User Entity Instance: memory_router:EXSM|splitter:user_address_split
 49. Parameter Settings for User Entity Instance: Automatic_controller:Auto
 50. Parameter Settings for User Entity Instance: clock_control:clk_cntrl
 51. Parameter Settings for User Entity Instance: clock_control:clk_cntrl|four_way_mux:four_way_mux|lpm_mux:LPM_MUX_component
 52. Parameter Settings for User Entity Instance: clock_control:clk_cntrl|clock_divider:_10MHz_to_1Hz
 53. Parameter Settings for User Entity Instance: clock_control:clk_cntrl|pll:_50MHz_to_10MHz|altpll:altpll_component
 54. Parameter Settings for User Entity Instance: clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz|altpll:altpll_component
 55. Parameter Settings for Inferred Entity Instance: processor:Processor|ALU:ALU|lpm_divide:Div0
 56. Parameter Settings for Inferred Entity Instance: processor:Processor|ALU:ALU|lpm_mult:Mult0
 57. altsyncram Parameter Settings by Entity Instance
 58. altpll Parameter Settings by Entity Instance
 59. lpm_mult Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz"
 61. Port Connectivity Checks: "clock_control:clk_cntrl|pll:_50MHz_to_10MHz"
 62. Port Connectivity Checks: "clock_control:clk_cntrl|clock_divider:_10MHz_to_1Hz"
 63. Port Connectivity Checks: "memory_router:EXSM|splitter:user_address_split"
 64. Port Connectivity Checks: "memory_router:EXSM|din_mux:din_mux"
 65. Port Connectivity Checks: "memory_router:EXSM|I_Address_mux:I_Address_mux"
 66. Port Connectivity Checks: "memory_router:EXSM|D_Wen_mux:D_Wen_mux"
 67. Port Connectivity Checks: "Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_tx_tick"
 68. Port Connectivity Checks: "Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_wen"
 69. Port Connectivity Checks: "bi2bcd:SM_st"
 70. Port Connectivity Checks: "bi2bcd:bcd|decoder:d2"
 71. Port Connectivity Checks: "processor:Processor|reg_DATA:MIDR"
 72. Port Connectivity Checks: "processor:Processor|OPR:OPR"
 73. Port Connectivity Checks: "processor:Processor|ALU:ALU"
 74. Port Connectivity Checks: "decoder:clk_mode_disp"
 75. Port Connectivity Checks: "decoder:d_or_i_disp"
 76. Port Connectivity Checks: "decoder:mode_out"
 77. Post-Synthesis Netlist Statistics for Top Partition
 78. Elapsed Time Per Partition
 79. Analysis & Synthesis Messages
 80. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 01 02:27:21 2018       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; top_level_2                                 ;
; Top-level Entity Name              ; top_level_module                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,548                                       ;
;     Total combinational functions  ; 1,444                                       ;
;     Dedicated logic registers      ; 456                                         ;
; Total registers                    ; 456                                         ;
; Total pins                         ; 100                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,099,200                                   ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; top_level_module   ; top_level_2        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------+---------+
; memory_router.v                  ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/memory_router.v            ;         ;
; define.v                         ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/define.v                   ;         ;
; four_way_mux.v                   ; yes             ; User Wizard-Generated File        ; D:/downsampling_processor_fpga/Project v5.6/processor final/four_way_mux.v             ;         ;
; clock_divider.v                  ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/clock_divider.v            ;         ;
; clock_control.v                  ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/clock_control.v            ;         ;
; D_Wen_mux.v                      ; yes             ; User Wizard-Generated File        ; D:/downsampling_processor_fpga/Project v5.6/processor final/D_Wen_mux.v                ;         ;
; dram_out_mux.v                   ; yes             ; User Wizard-Generated File        ; D:/downsampling_processor_fpga/Project v5.6/processor final/dram_out_mux.v             ;         ;
; D_Address_mux.v                  ; yes             ; User Wizard-Generated File        ; D:/downsampling_processor_fpga/Project v5.6/processor final/D_Address_mux.v            ;         ;
; processor.v                      ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/processor.v                ;         ;
; dram_wen_sel_decoder.v           ; yes             ; User Wizard-Generated File        ; D:/downsampling_processor_fpga/Project v5.6/processor final/dram_wen_sel_decoder.v     ;         ;
; opcode_define.v                  ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/opcode_define.v            ;         ;
; uart_tx.v                        ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/uart_tx.v                  ;         ;
; uart_rx.v                        ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/uart_rx.v                  ;         ;
; Tx_modifier.v                    ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/Tx_modifier.v              ;         ;
; top_level_module.v               ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_module.v         ;         ;
; state_machine.v                  ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/state_machine.v            ;         ;
; splitter.v                       ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/splitter.v                 ;         ;
; reg_PC.v                         ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/reg_PC.v                   ;         ;
; reg_K.v                          ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/reg_K.v                    ;         ;
; reg_G.v                          ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/reg_G.v                    ;         ;
; reg_DATA.v                       ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/reg_DATA.v                 ;         ;
; reg_AWG_AWT.v                    ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/reg_AWG_AWT.v              ;         ;
; reg_ARG_ART.v                    ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/reg_ARG_ART.v              ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File        ; D:/downsampling_processor_fpga/Project v5.6/processor final/pll.v                      ;         ;
; OPR.v                            ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/OPR.v                      ;         ;
; JMP_mux.v                        ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/JMP_mux.v                  ;         ;
; iram.v                           ; yes             ; User Wizard-Generated File        ; D:/downsampling_processor_fpga/Project v5.6/processor final/iram.v                     ;         ;
; I_Address_mux.v                  ; yes             ; User Wizard-Generated File        ; D:/downsampling_processor_fpga/Project v5.6/processor final/I_Address_mux.v            ;         ;
; dram_512.v                       ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/dram_512.v                 ;         ;
; dram.v                           ; yes             ; User Wizard-Generated File        ; D:/downsampling_processor_fpga/Project v5.6/processor final/dram.v                     ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/decoder.v                  ;         ;
; debouncer.v                      ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/debouncer.v                ;         ;
; Data_writer.v                    ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/Data_writer.v              ;         ;
; Data_retriever.v                 ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/Data_retriever.v           ;         ;
; bi2bcd.v                         ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/bi2bcd.v                   ;         ;
; AWM_mux.v                        ; yes             ; User Wizard-Generated File        ; D:/downsampling_processor_fpga/Project v5.6/processor final/AWM_mux.v                  ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/ALU.v                      ;         ;
; ADR_maker.v                      ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/ADR_maker.v                ;         ;
; ACI_decoder.v                    ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/ACI_decoder.v              ;         ;
; pll_25mhz.v                      ; yes             ; User Wizard-Generated File        ; D:/downsampling_processor_fpga/Project v5.6/processor final/pll_25mhz.v                ;         ;
; INC_DEC_RST.v                    ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/INC_DEC_RST.v              ;         ;
; PRM.v                            ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/PRM.v                      ;         ;
; Automatic_controller.v           ; yes             ; User Verilog HDL File             ; D:/downsampling_processor_fpga/Project v5.6/processor final/Automatic_controller.v     ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                             ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                          ;         ;
; muxlut.inc                       ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                            ;         ;
; altshift.inc                     ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                            ;         ;
; db/mux_mrc.tdf                   ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_mrc.tdf             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                       ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_djf1.tdf           ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/altsyncram_djf1.tdf     ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/decode_rsa.tdf          ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/decode_k8a.tdf          ;         ;
; db/mux_bnb.tdf                   ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_bnb.tdf             ;         ;
; db/mux_hrc.tdf                   ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_hrc.tdf             ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                          ;         ;
; declut.inc                       ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/declut.inc                              ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                        ;         ;
; db/decode_gvf.tdf                ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/decode_gvf.tdf          ;         ;
; db/altsyncram_ief1.tdf           ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/altsyncram_ief1.tdf     ;         ;
; two_way_mux.v                    ; yes             ; Auto-Found Wizard-Generated File  ; D:/downsampling_processor_fpga/Project v5.6/processor final/two_way_mux.v              ;         ;
; db/mux_7rc.tdf                   ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_7rc.tdf             ;         ;
; db/mux_arc.tdf                   ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_arc.tdf             ;         ;
; db/mux_2tc.tdf                   ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/mux_2tc.tdf             ;         ;
; din_mux.v                        ; yes             ; Auto-Found Wizard-Generated File  ; D:/downsampling_processor_fpga/Project v5.6/processor final/din_mux.v                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                              ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                       ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/pll_altpll.v            ;         ;
; db/pll_25mhz_altpll.v            ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/pll_25mhz_altpll.v      ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                     ;         ;
; db/lpm_divide_2jm.tdf            ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/lpm_divide_2jm.tdf      ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/sign_div_unsign_qlh.tdf ;         ;
; db/alt_u_div_87f.tdf             ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/alt_u_div_87f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/add_sub_8pc.tdf         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;         ;
; multcore.inc                     ; yes             ; Megafunction                      ; d:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                            ;         ;
; db/mult_gbt.tdf                  ; yes             ; Auto-Generated Megafunction       ; D:/downsampling_processor_fpga/Project v5.6/processor final/db/mult_gbt.tdf            ;         ;
+----------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,548                                                                                                             ;
;                                             ;                                                                                                                   ;
; Total combinational functions               ; 1444                                                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                                                   ;
;     -- 4 input functions                    ; 785                                                                                                               ;
;     -- 3 input functions                    ; 449                                                                                                               ;
;     -- <=2 input functions                  ; 210                                                                                                               ;
;                                             ;                                                                                                                   ;
; Logic elements by mode                      ;                                                                                                                   ;
;     -- normal mode                          ; 1168                                                                                                              ;
;     -- arithmetic mode                      ; 276                                                                                                               ;
;                                             ;                                                                                                                   ;
; Total registers                             ; 456                                                                                                               ;
;     -- Dedicated logic registers            ; 456                                                                                                               ;
;     -- I/O registers                        ; 0                                                                                                                 ;
;                                             ;                                                                                                                   ;
; I/O pins                                    ; 100                                                                                                               ;
; Total memory bits                           ; 2099200                                                                                                           ;
;                                             ;                                                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 2                                                                                                                 ;
;                                             ;                                                                                                                   ;
; Total PLLs                                  ; 2                                                                                                                 ;
;     -- PLLs                                 ; 2                                                                                                                 ;
;                                             ;                                                                                                                   ;
; Maximum fan-out node                        ; clock_control:clk_cntrl|four_way_mux:four_way_mux|lpm_mux:LPM_MUX_component|mux_arc:auto_generated|result_node[0] ;
; Maximum fan-out                             ; 674                                                                                                               ;
; Total fan-out                               ; 10818                                                                                                             ;
; Average fan-out                             ; 4.57                                                                                                              ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_level_module                             ; 1444 (3)          ; 456 (2)      ; 2099200     ; 2            ; 0       ; 1         ; 100  ; 0            ; |top_level_module                                                                                                                             ; work         ;
;    |Automatic_controller:Auto|                ; 50 (50)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|Automatic_controller:Auto                                                                                                   ; work         ;
;    |Data_retriever:retriever|                 ; 71 (52)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|Data_retriever:retriever                                                                                                    ; work         ;
;       |Tx_modifier:Tx_modifier|               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|Data_retriever:retriever|Tx_modifier:Tx_modifier                                                                            ; work         ;
;    |Data_writer:writer|                       ; 51 (51)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|Data_writer:writer                                                                                                          ; work         ;
;    |bi2bcd:SM_st|                             ; 43 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|bi2bcd:SM_st                                                                                                                ; work         ;
;       |decoder:d0|                            ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|bi2bcd:SM_st|decoder:d0                                                                                                     ; work         ;
;       |decoder:d1|                            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|bi2bcd:SM_st|decoder:d1                                                                                                     ; work         ;
;    |bi2bcd:bcd|                               ; 48 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|bi2bcd:bcd                                                                                                                  ; work         ;
;       |decoder:d0|                            ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|bi2bcd:bcd|decoder:d0                                                                                                       ; work         ;
;       |decoder:d1|                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|bi2bcd:bcd|decoder:d1                                                                                                       ; work         ;
;       |decoder:d2|                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|bi2bcd:bcd|decoder:d2                                                                                                       ; work         ;
;    |clock_control:clk_cntrl|                  ; 46 (2)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|clock_control:clk_cntrl                                                                                                     ; work         ;
;       |clock_divider:_10MHz_to_1Hz|           ; 41 (41)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|clock_control:clk_cntrl|clock_divider:_10MHz_to_1Hz                                                                         ; work         ;
;       |four_way_mux:four_way_mux|             ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|clock_control:clk_cntrl|four_way_mux:four_way_mux                                                                           ; work         ;
;          |lpm_mux:LPM_MUX_component|          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|clock_control:clk_cntrl|four_way_mux:four_way_mux|lpm_mux:LPM_MUX_component                                                 ; work         ;
;             |mux_arc:auto_generated|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|clock_control:clk_cntrl|four_way_mux:four_way_mux|lpm_mux:LPM_MUX_component|mux_arc:auto_generated                          ; work         ;
;       |pll:_50MHz_to_10MHz|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|clock_control:clk_cntrl|pll:_50MHz_to_10MHz                                                                                 ; work         ;
;          |altpll:altpll_component|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|clock_control:clk_cntrl|pll:_50MHz_to_10MHz|altpll:altpll_component                                                         ; work         ;
;             |pll_altpll:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|clock_control:clk_cntrl|pll:_50MHz_to_10MHz|altpll:altpll_component|pll_altpll:auto_generated                               ; work         ;
;       |pll_25mhz:_50MHz_to_25MHz|             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz                                                                           ; work         ;
;          |altpll:altpll_component|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz|altpll:altpll_component                                                   ; work         ;
;             |pll_25mhz_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz|altpll:altpll_component|pll_25mhz_altpll:auto_generated                   ; work         ;
;    |debouncer:clock_mode_button|              ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|debouncer:clock_mode_button                                                                                                 ; work         ;
;    |debouncer:idler|                          ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|debouncer:idler                                                                                                             ; work         ;
;    |debouncer:manual_clock|                   ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|debouncer:manual_clock                                                                                                      ; work         ;
;    |debouncer:rst|                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|debouncer:rst                                                                                                               ; work         ;
;    |decoder:clk_mode_disp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|decoder:clk_mode_disp                                                                                                       ; work         ;
;    |decoder:mode_out|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|decoder:mode_out                                                                                                            ; work         ;
;    |dram_512:data_ram|                        ; 212 (0)           ; 6 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram                                                                                                           ; work         ;
;       |dram:d1|                               ; 10 (0)            ; 6 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d1                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|    ; 10 (0)            ; 6 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d1|altsyncram:altsyncram_component                                                                   ; work         ;
;             |altsyncram_djf1:auto_generated|  ; 10 (0)            ; 6 (6)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated                                    ; work         ;
;                |decode_rsa:decode3|           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3                 ; work         ;
;       |dram:d2|                               ; 12 (0)            ; 0 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d2                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|    ; 12 (0)            ; 0 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d2|altsyncram:altsyncram_component                                                                   ; work         ;
;             |altsyncram_djf1:auto_generated|  ; 12 (0)            ; 0 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated                                    ; work         ;
;                |decode_rsa:decode3|           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3                 ; work         ;
;                |mux_bnb:mux2|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|mux_bnb:mux2                       ; work         ;
;       |dram:d3|                               ; 10 (0)            ; 0 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d3                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|    ; 10 (0)            ; 0 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d3|altsyncram:altsyncram_component                                                                   ; work         ;
;             |altsyncram_djf1:auto_generated|  ; 10 (0)            ; 0 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated                                    ; work         ;
;                |decode_rsa:decode3|           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3                 ; work         ;
;       |dram:d4|                               ; 16 (0)            ; 0 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d4                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|    ; 16 (0)            ; 0 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d4|altsyncram:altsyncram_component                                                                   ; work         ;
;             |altsyncram_djf1:auto_generated|  ; 16 (0)            ; 0 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated                                    ; work         ;
;                |decode_rsa:decode3|           ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3                 ; work         ;
;                |mux_bnb:mux2|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|mux_bnb:mux2                       ; work         ;
;       |dram_out_mux:dram_out_mux|             ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram_out_mux:dram_out_mux                                                                                 ; work         ;
;          |lpm_mux:LPM_MUX_component|          ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component                                                       ; work         ;
;             |mux_hrc:auto_generated|          ; 160 (160)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated                                ; work         ;
;       |dram_wen_sel_decoder:dwsd|             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram_wen_sel_decoder:dwsd                                                                                 ; work         ;
;          |lpm_decode:LPM_DECODE_component|    ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram_wen_sel_decoder:dwsd|lpm_decode:LPM_DECODE_component                                                 ; work         ;
;             |decode_gvf:auto_generated|       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|dram_512:data_ram|dram_wen_sel_decoder:dwsd|lpm_decode:LPM_DECODE_component|decode_gvf:auto_generated                       ; work         ;
;    |iram:IRAM|                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|iram:IRAM                                                                                                                   ; work         ;
;       |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|iram:IRAM|altsyncram:altsyncram_component                                                                                   ; work         ;
;          |altsyncram_ief1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|iram:IRAM|altsyncram:altsyncram_component|altsyncram_ief1:auto_generated                                                    ; work         ;
;    |memory_router:EXSM|                       ; 92 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM                                                                                                          ; work         ;
;       |D_Address_mux:D_Address_mux|           ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM|D_Address_mux:D_Address_mux                                                                              ; work         ;
;          |lpm_mux:LPM_MUX_component|          ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component                                                    ; work         ;
;             |mux_2tc:auto_generated|          ; 55 (55)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component|mux_2tc:auto_generated                             ; work         ;
;       |D_Wen_mux:D_Wen_mux|                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM|D_Wen_mux:D_Wen_mux                                                                                      ; work         ;
;          |lpm_mux:LPM_MUX_component|          ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM|D_Wen_mux:D_Wen_mux|lpm_mux:LPM_MUX_component                                                            ; work         ;
;             |mux_arc:auto_generated|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM|D_Wen_mux:D_Wen_mux|lpm_mux:LPM_MUX_component|mux_arc:auto_generated                                     ; work         ;
;       |I_Address_mux:I_Address_mux|           ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM|I_Address_mux:I_Address_mux                                                                              ; work         ;
;          |lpm_mux:LPM_MUX_component|          ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM|I_Address_mux:I_Address_mux|lpm_mux:LPM_MUX_component                                                    ; work         ;
;             |mux_hrc:auto_generated|          ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM|I_Address_mux:I_Address_mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated                             ; work         ;
;       |din_mux:din_mux|                       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM|din_mux:din_mux                                                                                          ; work         ;
;          |lpm_mux:LPM_MUX_component|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM|din_mux:din_mux|lpm_mux:LPM_MUX_component                                                                ; work         ;
;             |mux_hrc:auto_generated|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM|din_mux:din_mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated                                         ; work         ;
;       |splitter:address_split|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM|splitter:address_split                                                                                   ; work         ;
;       |splitter:din_split|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM|splitter:din_split                                                                                       ; work         ;
;       |splitter:wen_split|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|memory_router:EXSM|splitter:wen_split                                                                                       ; work         ;
;    |processor:Processor|                      ; 714 (13)          ; 271 (0)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_level_module|processor:Processor                                                                                                         ; work         ;
;       |ADR_maker:ADR|                         ; 128 (128)         ; 94 (94)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|ADR_maker:ADR                                                                                           ; work         ;
;       |ALU:ALU|                               ; 269 (112)         ; 12 (12)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_level_module|processor:Processor|ALU:ALU                                                                                                 ; work         ;
;          |lpm_divide:Div0|                    ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|ALU:ALU|lpm_divide:Div0                                                                                 ; work         ;
;             |lpm_divide_2jm:auto_generated|   ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|ALU:ALU|lpm_divide:Div0|lpm_divide_2jm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_qlh:divider|  ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|ALU:ALU|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                       ; work         ;
;                   |alt_u_div_87f:divider|     ; 157 (157)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|ALU:ALU|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; work         ;
;          |lpm_mult:Mult0|                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_level_module|processor:Processor|ALU:ALU|lpm_mult:Mult0                                                                                  ; work         ;
;             |mult_gbt:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_level_module|processor:Processor|ALU:ALU|lpm_mult:Mult0|mult_gbt:auto_generated                                                          ; work         ;
;       |AWM_mux:AWM_mux|                       ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|AWM_mux:AWM_mux                                                                                         ; work         ;
;          |lpm_mux:LPM_MUX_component|          ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|AWM_mux:AWM_mux|lpm_mux:LPM_MUX_component                                                               ; work         ;
;             |mux_mrc:auto_generated|          ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|AWM_mux:AWM_mux|lpm_mux:LPM_MUX_component|mux_mrc:auto_generated                                        ; work         ;
;       |JMP_mux:JMP|                           ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|JMP_mux:JMP                                                                                             ; work         ;
;       |OPR:OPR|                               ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|OPR:OPR                                                                                                 ; work         ;
;       |PRM:prm_router|                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|PRM:prm_router                                                                                          ; work         ;
;       |reg_ARG_ART:ARG|                       ; 27 (27)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|reg_ARG_ART:ARG                                                                                         ; work         ;
;       |reg_ARG_ART:ART|                       ; 30 (30)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|reg_ARG_ART:ART                                                                                         ; work         ;
;       |reg_AWG_AWT:AWG|                       ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|reg_AWG_AWT:AWG                                                                                         ; work         ;
;       |reg_AWG_AWT:AWT|                       ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|reg_AWG_AWT:AWT                                                                                         ; work         ;
;       |reg_DATA:MDDR|                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|reg_DATA:MDDR                                                                                           ; work         ;
;       |reg_DATA:MIDR|                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|reg_DATA:MIDR                                                                                           ; work         ;
;       |reg_G:G|                               ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|reg_G:G                                                                                                 ; work         ;
;       |reg_K:K0|                              ; 24 (24)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|reg_K:K0                                                                                                ; work         ;
;       |reg_K:K1|                              ; 24 (24)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|reg_K:K1                                                                                                ; work         ;
;       |reg_PC:PC|                             ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|reg_PC:PC                                                                                               ; work         ;
;       |state_machine:SM|                      ; 71 (71)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|processor:Processor|state_machine:SM                                                                                        ; work         ;
;    |uart_rx:reciever|                         ; 50 (50)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|uart_rx:reciever                                                                                                            ; work         ;
;    |uart_tx:transmitter|                      ; 36 (36)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level_module|uart_tx:transmitter                                                                                                         ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; None ;
; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; None ;
; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; None ;
; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; None ;
; iram:IRAM|altsyncram:altsyncram_component|altsyncram_ief1:auto_generated|ALTSYNCRAM                 ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048   ; None ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 15.0    ; N/A          ; N/A          ; |top_level_module|clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz ; pll_25mhz.v     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_module|Automatic_controller:Auto|STATE                                              ;
+----------------+----------------+----------------+----------------+---------------+----------------+-----------+
; Name           ; STATE.IDLE_DAT ; STATE.IDLE_INS ; STATE.TRANSMIT ; STATE.PROCESS ; STATE.LOAD_DAT ; STATE.000 ;
+----------------+----------------+----------------+----------------+---------------+----------------+-----------+
; STATE.000      ; 0              ; 0              ; 0              ; 0             ; 0              ; 0         ;
; STATE.LOAD_DAT ; 0              ; 0              ; 0              ; 0             ; 1              ; 1         ;
; STATE.PROCESS  ; 0              ; 0              ; 0              ; 1             ; 0              ; 1         ;
; STATE.TRANSMIT ; 0              ; 0              ; 1              ; 0             ; 0              ; 1         ;
; STATE.IDLE_INS ; 0              ; 1              ; 0              ; 0             ; 0              ; 1         ;
; STATE.IDLE_DAT ; 1              ; 0              ; 0              ; 0             ; 0              ; 1         ;
+----------------+----------------+----------------+----------------+---------------+----------------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_module|uart_tx:transmitter|r_SM_Main                                                                                                                                                             ;
+----------------------------+----------------------------+----------------------+----------------------+---------------------+-------------------------+--------------------------+--------------------------+---------------+
; Name                       ; r_SM_Main.s_TX_START_BIT_0 ; r_SM_Main.s_CLEANUP3 ; r_SM_Main.s_CLEANUP2 ; r_SM_Main.s_CLEANUP ; r_SM_Main.s_TX_STOP_BIT ; r_SM_Main.s_TX_DATA_BITS ; r_SM_Main.s_TX_START_BIT ; r_SM_Main.000 ;
+----------------------------+----------------------------+----------------------+----------------------+---------------------+-------------------------+--------------------------+--------------------------+---------------+
; r_SM_Main.000              ; 0                          ; 0                    ; 0                    ; 0                   ; 0                       ; 0                        ; 0                        ; 0             ;
; r_SM_Main.s_TX_START_BIT   ; 0                          ; 0                    ; 0                    ; 0                   ; 0                       ; 0                        ; 1                        ; 1             ;
; r_SM_Main.s_TX_DATA_BITS   ; 0                          ; 0                    ; 0                    ; 0                   ; 0                       ; 1                        ; 0                        ; 1             ;
; r_SM_Main.s_TX_STOP_BIT    ; 0                          ; 0                    ; 0                    ; 0                   ; 1                       ; 0                        ; 0                        ; 1             ;
; r_SM_Main.s_CLEANUP        ; 0                          ; 0                    ; 0                    ; 1                   ; 0                       ; 0                        ; 0                        ; 1             ;
; r_SM_Main.s_CLEANUP2       ; 0                          ; 0                    ; 1                    ; 0                   ; 0                       ; 0                        ; 0                        ; 1             ;
; r_SM_Main.s_CLEANUP3       ; 0                          ; 1                    ; 0                    ; 0                   ; 0                       ; 0                        ; 0                        ; 1             ;
; r_SM_Main.s_TX_START_BIT_0 ; 1                          ; 0                    ; 0                    ; 0                   ; 0                       ; 0                        ; 0                        ; 1             ;
+----------------------------+----------------------------+----------------------+----------------------+---------------------+-------------------------+--------------------------+--------------------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |top_level_module|Data_retriever:retriever|STATE ;
+--------------------+----------+------------+---------------------+
; Name               ; STATE.00 ; STATE.DONE ; STATE.TRANSMITTING  ;
+--------------------+----------+------------+---------------------+
; STATE.00           ; 0        ; 0          ; 0                   ;
; STATE.TRANSMITTING ; 1        ; 0          ; 1                   ;
; STATE.DONE         ; 1        ; 1          ; 0                   ;
+--------------------+----------+------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level_module|uart_rx:reciever|r_SM_Main                                                                                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_RX_STOP_BIT ; r_SM_Main.s_RX_DATA_BITS ; r_SM_Main.s_RX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_RX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top_level_module|Data_writer:writer|STATE               ;
+----------------+------------+----------------+----------------+----------+
; Name           ; STATE.DONE ; STATE.STORING2 ; STATE.STORING1 ; STATE.00 ;
+----------------+------------+----------------+----------------+----------+
; STATE.00       ; 0          ; 0              ; 0              ; 0        ;
; STATE.STORING1 ; 0          ; 0              ; 1              ; 1        ;
; STATE.STORING2 ; 0          ; 1              ; 0              ; 1        ;
; STATE.DONE     ; 1          ; 0              ; 0              ; 1        ;
+----------------+------------+----------------+----------------+----------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+-----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal          ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------+------------------------+
; bi2bcd:SM_st|decoder:d1|dout[0]                     ; bi2bcd:SM_st|decoder:d1|Mux7 ; yes                    ;
; bi2bcd:SM_st|decoder:d1|dout[1]                     ; bi2bcd:SM_st|decoder:d1|Mux7 ; yes                    ;
; bi2bcd:SM_st|decoder:d1|dout[2]                     ; bi2bcd:SM_st|decoder:d1|Mux7 ; yes                    ;
; bi2bcd:SM_st|decoder:d1|dout[3]                     ; bi2bcd:SM_st|decoder:d1|Mux7 ; yes                    ;
; bi2bcd:SM_st|decoder:d1|dout[4]                     ; bi2bcd:SM_st|decoder:d1|Mux7 ; yes                    ;
; bi2bcd:SM_st|decoder:d1|dout[5]                     ; bi2bcd:SM_st|decoder:d1|Mux7 ; yes                    ;
; bi2bcd:SM_st|decoder:d1|dout[6]                     ; bi2bcd:SM_st|decoder:d1|Mux7 ; yes                    ;
; bi2bcd:SM_st|decoder:d0|dout[0]                     ; bi2bcd:SM_st|decoder:d0|Mux7 ; yes                    ;
; bi2bcd:SM_st|decoder:d0|dout[1]                     ; bi2bcd:SM_st|decoder:d0|Mux7 ; yes                    ;
; bi2bcd:SM_st|decoder:d0|dout[2]                     ; bi2bcd:SM_st|decoder:d0|Mux7 ; yes                    ;
; bi2bcd:SM_st|decoder:d0|dout[3]                     ; bi2bcd:SM_st|decoder:d0|Mux7 ; yes                    ;
; bi2bcd:SM_st|decoder:d0|dout[4]                     ; bi2bcd:SM_st|decoder:d0|Mux7 ; yes                    ;
; bi2bcd:SM_st|decoder:d0|dout[5]                     ; bi2bcd:SM_st|decoder:d0|Mux7 ; yes                    ;
; bi2bcd:SM_st|decoder:d0|dout[6]                     ; bi2bcd:SM_st|decoder:d0|Mux7 ; yes                    ;
; bi2bcd:bcd|decoder:d1|dout[0]                       ; bi2bcd:bcd|decoder:d1|Mux7   ; yes                    ;
; bi2bcd:bcd|decoder:d1|dout[1]                       ; bi2bcd:bcd|decoder:d1|Mux7   ; yes                    ;
; bi2bcd:bcd|decoder:d1|dout[2]                       ; bi2bcd:bcd|decoder:d1|Mux7   ; yes                    ;
; bi2bcd:bcd|decoder:d1|dout[3]                       ; bi2bcd:bcd|decoder:d1|Mux7   ; yes                    ;
; bi2bcd:bcd|decoder:d1|dout[4]                       ; bi2bcd:bcd|decoder:d1|Mux7   ; yes                    ;
; bi2bcd:bcd|decoder:d1|dout[5]                       ; bi2bcd:bcd|decoder:d1|Mux7   ; yes                    ;
; bi2bcd:bcd|decoder:d1|dout[6]                       ; bi2bcd:bcd|decoder:d1|Mux7   ; yes                    ;
; bi2bcd:bcd|decoder:d0|dout[0]                       ; bi2bcd:bcd|decoder:d0|Mux7   ; yes                    ;
; bi2bcd:bcd|decoder:d0|dout[1]                       ; bi2bcd:bcd|decoder:d0|Mux7   ; yes                    ;
; bi2bcd:bcd|decoder:d0|dout[2]                       ; bi2bcd:bcd|decoder:d0|Mux7   ; yes                    ;
; bi2bcd:bcd|decoder:d0|dout[3]                       ; bi2bcd:bcd|decoder:d0|Mux7   ; yes                    ;
; bi2bcd:bcd|decoder:d0|dout[4]                       ; bi2bcd:bcd|decoder:d0|Mux7   ; yes                    ;
; bi2bcd:bcd|decoder:d0|dout[5]                       ; bi2bcd:bcd|decoder:d0|Mux7   ; yes                    ;
; bi2bcd:bcd|decoder:d0|dout[6]                       ; bi2bcd:bcd|decoder:d0|Mux7   ; yes                    ;
; Number of user-specified and inferred latches = 28  ;                              ;                        ;
+-----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                 ; Reason for Removal                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; processor:Processor|state_machine:SM|ADR[3]                                                                   ; Stuck at GND due to stuck port data_in                                                                                    ;
; processor:Processor|state_machine:SM|ACI[2..4]                                                                ; Stuck at GND due to stuck port data_in                                                                                    ;
; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ;
; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ;
; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[2] ;
; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[0] ;
; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ;
; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ;
; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|out_address_reg_a[1] ;
; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]     ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]     ;
; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]     ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]     ;
; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]     ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]     ;
; processor:Processor|state_machine:SM|MEM[2]                                                                   ; Merged with processor:Processor|state_machine:SM|ACI[1]                                                                   ;
; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]     ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]     ;
; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]     ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]     ;
; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]     ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]     ;
; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]     ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]     ;
; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]     ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]     ;
; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]     ; Merged with dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]     ;
; processor:Processor|ADR_maker:ADR|cin_AWT                                                                     ; Merged with processor:Processor|ADR_maker:ADR|cin_AWG                                                                     ;
; processor:Processor|state_machine:SM|AWM[1,2]                                                                 ; Merged with processor:Processor|state_machine:SM|AWM[0]                                                                   ;
; processor:Processor|ADR_maker:ADR|cin_ART                                                                     ; Merged with processor:Processor|ADR_maker:ADR|cin_ARG                                                                     ;
; processor:Processor|ADR_maker:ADR|cin_ART_ref                                                                 ; Merged with processor:Processor|ADR_maker:ADR|cin_ARG_ref                                                                 ;
; processor:Processor|state_machine:SM|STATE[3]                                                                 ; Stuck at GND due to stuck port data_in                                                                                    ;
; Automatic_controller:Auto|STATE~8                                                                             ; Lost fanout                                                                                                               ;
; Automatic_controller:Auto|STATE~9                                                                             ; Lost fanout                                                                                                               ;
; Automatic_controller:Auto|STATE~10                                                                            ; Lost fanout                                                                                                               ;
; uart_tx:transmitter|r_SM_Main~2                                                                               ; Lost fanout                                                                                                               ;
; uart_tx:transmitter|r_SM_Main~3                                                                               ; Lost fanout                                                                                                               ;
; uart_tx:transmitter|r_SM_Main~4                                                                               ; Lost fanout                                                                                                               ;
; uart_rx:reciever|r_SM_Main~2                                                                                  ; Lost fanout                                                                                                               ;
; uart_rx:reciever|r_SM_Main~3                                                                                  ; Lost fanout                                                                                                               ;
; Data_writer:writer|STATE~6                                                                                    ; Lost fanout                                                                                                               ;
; Data_writer:writer|STATE~7                                                                                    ; Lost fanout                                                                                                               ;
; processor:Processor|state_machine:SM|PCI                                                                      ; Merged with processor:Processor|state_machine:SM|MEM[0]                                                                   ;
; Total Number of Removed Registers = 40                                                                        ;                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 456   ;
; Number of registers using Synchronous Clear  ; 45    ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 272   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Inverted Register Statistics                                      ;
+---------------------------------------------------------+---------+
; Inverted Register                                       ; Fan out ;
+---------------------------------------------------------+---------+
; Automatic_controller:Auto|mode[0]                       ; 44      ;
; Automatic_controller:Auto|ram_mode                      ; 37      ;
; debouncer:rst|button_out                                ; 9       ;
; debouncer:clock_mode_button|button_out                  ; 3       ;
; debouncer:idler|button_out                              ; 2       ;
; debouncer:manual_clock|button_out                       ; 2       ;
; clock_control:clk_cntrl|clock_divider:_10MHz_to_1Hz|clk ; 2       ;
; uart_rx:reciever|r_Rx_Data                              ; 12      ;
; uart_rx:reciever|r_Rx_Data_R                            ; 1       ;
; Total number of inverted registers = 9                  ;         ;
+---------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_level_module|Data_writer:writer|Dout[3]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level_module|processor:Processor|reg_PC:PC|d_out[1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_module|processor:Processor|reg_DATA:MDDR|d_out[4]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_module|processor:Processor|reg_K:K0|k_ref[7]                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_module|processor:Processor|reg_K:K1|k_ref[3]                   ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |top_level_module|processor:Processor|reg_AWG_AWT:AWG|d_out[8]            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |top_level_module|processor:Processor|reg_AWG_AWT:AWT|d_out[3]            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |top_level_module|processor:Processor|reg_ARG_ART:ART|d_out[6]            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |top_level_module|processor:Processor|reg_ARG_ART:ARG|d_out[8]            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_level_module|processor:Processor|reg_K:K0|dout[4]                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_level_module|processor:Processor|reg_K:K1|dout[4]                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level_module|uart_tx:transmitter|r_Clock_Count[7]                    ;
; 128:1              ; 18 bits   ; 1530 LEs      ; 360 LEs              ; 1170 LEs               ; Yes        ; |top_level_module|processor:Processor|state_machine:SM|OPR[1]             ;
; 128:1              ; 4 bits    ; 340 LEs       ; 4 LEs                ; 336 LEs                ; Yes        ; |top_level_module|processor:Processor|state_machine:SM|PRM_param[2]       ;
; 129:1              ; 3 bits    ; 258 LEs       ; 78 LEs               ; 180 LEs                ; Yes        ; |top_level_module|processor:Processor|state_machine:SM|STATE[2]           ;
; 129:1              ; 4 bits    ; 344 LEs       ; 68 LEs               ; 276 LEs                ; Yes        ; |top_level_module|processor:Processor|state_machine:SM|STATE[6]           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top_level_module|uart_rx:reciever|r_Clock_Count[4]                       ;
; 20:1               ; 18 bits   ; 234 LEs       ; 72 LEs               ; 162 LEs                ; Yes        ; |top_level_module|processor:Processor|ADR_maker:ADR|d_out[4]              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level_module|processor:Processor|ALU:ALU|AC[7]                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level_module|processor:Processor|ALU:ALU|AC[9]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top_level_module|memory_router:EXSM|splitter:user_address_split|i_out[2] ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |top_level_module|memory_router:EXSM|splitter:user_address_split|d_out[2] ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; No         ; |top_level_module|memory_router:EXSM|splitter:din_split|i_out[0]          ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |top_level_module|memory_router:EXSM|splitter:address_split|d_out[10]     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |top_level_module|Data_retriever:retriever|addr                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_level_module|uart_tx:transmitter|r_Bit_Index                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_level_module|uart_rx:reciever|r_Bit_Index                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |top_level_module|processor:Processor|OPR:OPR|Mux2                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_level_module|Data_writer:writer|Selector11                           ;
; 1:1                ; 16 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |top_level_module|processor:Processor|ALU:ALU|Add0                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top_level_module|Data_retriever:retriever|Selector19                     ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |top_level_module|Automatic_controller:Auto|Selector2                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top_level_module|Automatic_controller:Auto|Selector4                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for iram:IRAM|altsyncram:altsyncram_component|altsyncram_ief1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:Processor|AWM_mux:AWM_mux|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                               ;
+------------------------+--------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                     ;
; LPM_SIZE               ; 8            ; Signed Integer                                                     ;
; LPM_WIDTHS             ; 3            ; Signed Integer                                                     ;
; LPM_PIPELINE           ; 0            ; Untyped                                                            ;
; CBXI_PARAMETER         ; mux_mrc      ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                            ;
+------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_writer:writer ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                        ;
; STORING1       ; 01    ; Unsigned Binary                        ;
; STORING2       ; 10    ; Unsigned Binary                        ;
; DONE           ; 11    ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:reciever ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; c_CLKS_PER_BIT ; 87    ; Signed Integer                       ;
; s_IDLE         ; 000   ; Unsigned Binary                      ;
; s_RX_START_BIT ; 001   ; Unsigned Binary                      ;
; s_RX_DATA_BITS ; 010   ; Unsigned Binary                      ;
; s_RX_STOP_BIT  ; 011   ; Unsigned Binary                      ;
; s_CLEANUP      ; 100   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dram_512:data_ram ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DM1            ; 00    ; Unsigned Binary                       ;
; DM2            ; 01    ; Unsigned Binary                       ;
; DM3            ; 10    ; Unsigned Binary                       ;
; DM4            ; 11    ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dram_512:data_ram|dram:d1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_djf1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dram_512:data_ram|dram:d2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_djf1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dram_512:data_ram|dram:d3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_djf1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dram_512:data_ram|dram:d4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_djf1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                             ;
; LPM_SIZE               ; 4            ; Signed Integer                                                             ;
; LPM_WIDTHS             ; 2            ; Signed Integer                                                             ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                    ;
; CBXI_PARAMETER         ; mux_hrc      ; Untyped                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dram_512:data_ram|dram_wen_sel_decoder:dwsd|lpm_decode:LPM_DECODE_component ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; LPM_WIDTH              ; 2            ; Signed Integer                                                                   ;
; LPM_DECODES            ; 4            ; Signed Integer                                                                   ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                          ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                          ;
; CBXI_PARAMETER         ; decode_gvf   ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iram:IRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ief1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_retriever:retriever ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                              ;
; TRANSMITTING   ; 01    ; Unsigned Binary                              ;
; DONE           ; 10    ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_wen|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH              ; 1            ; Signed Integer                                                                                      ;
; LPM_SIZE               ; 2            ; Signed Integer                                                                                      ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                                                                      ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                             ;
; CBXI_PARAMETER         ; mux_7rc      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                             ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_tx_tick|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTH              ; 1            ; Signed Integer                                                                                          ;
; LPM_SIZE               ; 2            ; Signed Integer                                                                                          ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                                                                          ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; mux_7rc      ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:transmitter ;
+------------------+-------+---------------------------------------+
; Parameter Name   ; Value ; Type                                  ;
+------------------+-------+---------------------------------------+
; s_IDLE           ; 000   ; Unsigned Binary                       ;
; s_TX_START_BIT   ; 001   ; Unsigned Binary                       ;
; s_TX_DATA_BITS   ; 010   ; Unsigned Binary                       ;
; s_TX_STOP_BIT    ; 011   ; Unsigned Binary                       ;
; s_CLEANUP        ; 100   ; Unsigned Binary                       ;
; s_CLEANUP2       ; 101   ; Unsigned Binary                       ;
; s_CLEANUP3       ; 110   ; Unsigned Binary                       ;
; s_TX_START_BIT_0 ; 111   ; Unsigned Binary                       ;
; CLKS_PER_BIT     ; 87    ; Signed Integer                        ;
+------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_router:EXSM|D_Wen_mux:D_Wen_mux|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                  ;
+------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTH              ; 1            ; Signed Integer                                                        ;
; LPM_SIZE               ; 4            ; Signed Integer                                                        ;
; LPM_WIDTHS             ; 2            ; Signed Integer                                                        ;
; LPM_PIPELINE           ; 0            ; Untyped                                                               ;
; CBXI_PARAMETER         ; mux_arc      ; Untyped                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                               ;
+------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH              ; 18           ; Signed Integer                                                                ;
; LPM_SIZE               ; 4            ; Signed Integer                                                                ;
; LPM_WIDTHS             ; 2            ; Signed Integer                                                                ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                       ;
; CBXI_PARAMETER         ; mux_2tc      ; Untyped                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                       ;
+------------------------+--------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_router:EXSM|I_Address_mux:I_Address_mux|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                ;
; LPM_SIZE               ; 4            ; Signed Integer                                                                ;
; LPM_WIDTHS             ; 2            ; Signed Integer                                                                ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                       ;
; CBXI_PARAMETER         ; mux_hrc      ; Untyped                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                       ;
+------------------------+--------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_router:EXSM|din_mux:din_mux|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+-------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                              ;
+------------------------+--------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                    ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                    ;
; LPM_SIZE               ; 4            ; Signed Integer                                                    ;
; LPM_WIDTHS             ; 2            ; Signed Integer                                                    ;
; LPM_PIPELINE           ; 0            ; Untyped                                                           ;
; CBXI_PARAMETER         ; mux_hrc      ; Untyped                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                           ;
+------------------------+--------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_router:EXSM|splitter:wen_split ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; bit_width      ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_router:EXSM|splitter:din_split ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; bit_width      ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_router:EXSM|splitter:address_split ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; bit_width      ; 18    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_router:EXSM|splitter:user_address_split ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; bit_width      ; 18    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Automatic_controller:Auto ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; LOAD_INS       ; 000   ; Unsigned Binary                               ;
; LOAD_DAT       ; 001   ; Unsigned Binary                               ;
; PROCESS        ; 010   ; Unsigned Binary                               ;
; TRANSMIT       ; 011   ; Unsigned Binary                               ;
; IDLE_INS       ; 100   ; Unsigned Binary                               ;
; IDLE_DAT       ; 101   ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_control:clk_cntrl ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; _10mhz         ; 00    ; Unsigned Binary                             ;
; _1hz           ; 01    ; Unsigned Binary                             ;
; _manual        ; 10    ; Unsigned Binary                             ;
; _25mhz         ; 11    ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_control:clk_cntrl|four_way_mux:four_way_mux|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                   ;
; LPM_WIDTH              ; 1            ; Signed Integer                                                                   ;
; LPM_SIZE               ; 4            ; Signed Integer                                                                   ;
; LPM_WIDTHS             ; 2            ; Signed Integer                                                                   ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                          ;
; CBXI_PARAMETER         ; mux_arc      ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                          ;
+------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_control:clk_cntrl|clock_divider:_10MHz_to_1Hz ;
+----------------+-------------------------+-------------------------------------------------------+
; Parameter Name ; Value                   ; Type                                                  ;
+----------------+-------------------------+-------------------------------------------------------+
; maxcount       ; 10011000100101101000000 ; Unsigned Binary                                       ;
+----------------+-------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_control:clk_cntrl|pll:_50MHz_to_10MHz|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------------------------------------------+
; Parameter Name                ; Value                 ; Type                                                     ;
+-------------------------------+-----------------------+----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                                  ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                                  ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                                  ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                                  ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                                  ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                                  ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                                  ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                                  ;
; LOCK_HIGH                     ; 1                     ; Untyped                                                  ;
; LOCK_LOW                      ; 1                     ; Untyped                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                                  ;
; SKIP_VCO                      ; OFF                   ; Untyped                                                  ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                                  ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                                  ;
; BANDWIDTH                     ; 0                     ; Untyped                                                  ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                                  ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                                  ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                                  ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                                  ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                                  ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                                  ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                                  ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                                  ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                                  ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                                  ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                                  ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                                                  ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer                                           ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                                  ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                                  ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                                  ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                                  ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                                  ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                                  ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                                  ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                                  ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                                                  ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer                                           ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                                  ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                                  ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                                  ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                                  ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                                  ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                                  ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                                  ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                                  ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                                  ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                                  ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                                  ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                                  ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                                  ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                                  ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                                  ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                                  ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                                  ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                                  ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                                  ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                                  ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                                  ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                                  ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                                  ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                                  ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                                                  ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                  ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                                  ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                                  ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                                  ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                                  ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                                  ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                                  ;
; VCO_MIN                       ; 0                     ; Untyped                                                  ;
; VCO_MAX                       ; 0                     ; Untyped                                                  ;
; VCO_CENTER                    ; 0                     ; Untyped                                                  ;
; PFD_MIN                       ; 0                     ; Untyped                                                  ;
; PFD_MAX                       ; 0                     ; Untyped                                                  ;
; M_INITIAL                     ; 0                     ; Untyped                                                  ;
; M                             ; 0                     ; Untyped                                                  ;
; N                             ; 1                     ; Untyped                                                  ;
; M2                            ; 1                     ; Untyped                                                  ;
; N2                            ; 1                     ; Untyped                                                  ;
; SS                            ; 1                     ; Untyped                                                  ;
; C0_HIGH                       ; 0                     ; Untyped                                                  ;
; C1_HIGH                       ; 0                     ; Untyped                                                  ;
; C2_HIGH                       ; 0                     ; Untyped                                                  ;
; C3_HIGH                       ; 0                     ; Untyped                                                  ;
; C4_HIGH                       ; 0                     ; Untyped                                                  ;
; C5_HIGH                       ; 0                     ; Untyped                                                  ;
; C6_HIGH                       ; 0                     ; Untyped                                                  ;
; C7_HIGH                       ; 0                     ; Untyped                                                  ;
; C8_HIGH                       ; 0                     ; Untyped                                                  ;
; C9_HIGH                       ; 0                     ; Untyped                                                  ;
; C0_LOW                        ; 0                     ; Untyped                                                  ;
; C1_LOW                        ; 0                     ; Untyped                                                  ;
; C2_LOW                        ; 0                     ; Untyped                                                  ;
; C3_LOW                        ; 0                     ; Untyped                                                  ;
; C4_LOW                        ; 0                     ; Untyped                                                  ;
; C5_LOW                        ; 0                     ; Untyped                                                  ;
; C6_LOW                        ; 0                     ; Untyped                                                  ;
; C7_LOW                        ; 0                     ; Untyped                                                  ;
; C8_LOW                        ; 0                     ; Untyped                                                  ;
; C9_LOW                        ; 0                     ; Untyped                                                  ;
; C0_INITIAL                    ; 0                     ; Untyped                                                  ;
; C1_INITIAL                    ; 0                     ; Untyped                                                  ;
; C2_INITIAL                    ; 0                     ; Untyped                                                  ;
; C3_INITIAL                    ; 0                     ; Untyped                                                  ;
; C4_INITIAL                    ; 0                     ; Untyped                                                  ;
; C5_INITIAL                    ; 0                     ; Untyped                                                  ;
; C6_INITIAL                    ; 0                     ; Untyped                                                  ;
; C7_INITIAL                    ; 0                     ; Untyped                                                  ;
; C8_INITIAL                    ; 0                     ; Untyped                                                  ;
; C9_INITIAL                    ; 0                     ; Untyped                                                  ;
; C0_MODE                       ; BYPASS                ; Untyped                                                  ;
; C1_MODE                       ; BYPASS                ; Untyped                                                  ;
; C2_MODE                       ; BYPASS                ; Untyped                                                  ;
; C3_MODE                       ; BYPASS                ; Untyped                                                  ;
; C4_MODE                       ; BYPASS                ; Untyped                                                  ;
; C5_MODE                       ; BYPASS                ; Untyped                                                  ;
; C6_MODE                       ; BYPASS                ; Untyped                                                  ;
; C7_MODE                       ; BYPASS                ; Untyped                                                  ;
; C8_MODE                       ; BYPASS                ; Untyped                                                  ;
; C9_MODE                       ; BYPASS                ; Untyped                                                  ;
; C0_PH                         ; 0                     ; Untyped                                                  ;
; C1_PH                         ; 0                     ; Untyped                                                  ;
; C2_PH                         ; 0                     ; Untyped                                                  ;
; C3_PH                         ; 0                     ; Untyped                                                  ;
; C4_PH                         ; 0                     ; Untyped                                                  ;
; C5_PH                         ; 0                     ; Untyped                                                  ;
; C6_PH                         ; 0                     ; Untyped                                                  ;
; C7_PH                         ; 0                     ; Untyped                                                  ;
; C8_PH                         ; 0                     ; Untyped                                                  ;
; C9_PH                         ; 0                     ; Untyped                                                  ;
; L0_HIGH                       ; 1                     ; Untyped                                                  ;
; L1_HIGH                       ; 1                     ; Untyped                                                  ;
; G0_HIGH                       ; 1                     ; Untyped                                                  ;
; G1_HIGH                       ; 1                     ; Untyped                                                  ;
; G2_HIGH                       ; 1                     ; Untyped                                                  ;
; G3_HIGH                       ; 1                     ; Untyped                                                  ;
; E0_HIGH                       ; 1                     ; Untyped                                                  ;
; E1_HIGH                       ; 1                     ; Untyped                                                  ;
; E2_HIGH                       ; 1                     ; Untyped                                                  ;
; E3_HIGH                       ; 1                     ; Untyped                                                  ;
; L0_LOW                        ; 1                     ; Untyped                                                  ;
; L1_LOW                        ; 1                     ; Untyped                                                  ;
; G0_LOW                        ; 1                     ; Untyped                                                  ;
; G1_LOW                        ; 1                     ; Untyped                                                  ;
; G2_LOW                        ; 1                     ; Untyped                                                  ;
; G3_LOW                        ; 1                     ; Untyped                                                  ;
; E0_LOW                        ; 1                     ; Untyped                                                  ;
; E1_LOW                        ; 1                     ; Untyped                                                  ;
; E2_LOW                        ; 1                     ; Untyped                                                  ;
; E3_LOW                        ; 1                     ; Untyped                                                  ;
; L0_INITIAL                    ; 1                     ; Untyped                                                  ;
; L1_INITIAL                    ; 1                     ; Untyped                                                  ;
; G0_INITIAL                    ; 1                     ; Untyped                                                  ;
; G1_INITIAL                    ; 1                     ; Untyped                                                  ;
; G2_INITIAL                    ; 1                     ; Untyped                                                  ;
; G3_INITIAL                    ; 1                     ; Untyped                                                  ;
; E0_INITIAL                    ; 1                     ; Untyped                                                  ;
; E1_INITIAL                    ; 1                     ; Untyped                                                  ;
; E2_INITIAL                    ; 1                     ; Untyped                                                  ;
; E3_INITIAL                    ; 1                     ; Untyped                                                  ;
; L0_MODE                       ; BYPASS                ; Untyped                                                  ;
; L1_MODE                       ; BYPASS                ; Untyped                                                  ;
; G0_MODE                       ; BYPASS                ; Untyped                                                  ;
; G1_MODE                       ; BYPASS                ; Untyped                                                  ;
; G2_MODE                       ; BYPASS                ; Untyped                                                  ;
; G3_MODE                       ; BYPASS                ; Untyped                                                  ;
; E0_MODE                       ; BYPASS                ; Untyped                                                  ;
; E1_MODE                       ; BYPASS                ; Untyped                                                  ;
; E2_MODE                       ; BYPASS                ; Untyped                                                  ;
; E3_MODE                       ; BYPASS                ; Untyped                                                  ;
; L0_PH                         ; 0                     ; Untyped                                                  ;
; L1_PH                         ; 0                     ; Untyped                                                  ;
; G0_PH                         ; 0                     ; Untyped                                                  ;
; G1_PH                         ; 0                     ; Untyped                                                  ;
; G2_PH                         ; 0                     ; Untyped                                                  ;
; G3_PH                         ; 0                     ; Untyped                                                  ;
; E0_PH                         ; 0                     ; Untyped                                                  ;
; E1_PH                         ; 0                     ; Untyped                                                  ;
; E2_PH                         ; 0                     ; Untyped                                                  ;
; E3_PH                         ; 0                     ; Untyped                                                  ;
; M_PH                          ; 0                     ; Untyped                                                  ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                                  ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                                  ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                                  ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                                  ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                                  ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                                  ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                                  ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                                  ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                                  ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                                  ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                                  ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                                  ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                                  ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                                  ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                                  ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                                  ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                                  ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                                  ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                                  ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                                  ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                                  ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                                  ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                                  ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                                  ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                                  ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                                  ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                                  ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                                  ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                                  ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                                  ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                                  ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                                  ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                                  ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                                  ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                                  ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                                  ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                                  ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                                  ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                                  ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                                  ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                                  ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                                  ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                                  ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                                  ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                                  ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                                  ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                                  ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                                  ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                                  ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                                  ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                                  ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                                  ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                                  ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                                  ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                                  ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                                  ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                                  ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                                  ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                                  ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                                           ;
+-------------------------------+-----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                                     ;
+-------------------------------+-----------------------------+----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                                  ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_25mhz ; Untyped                                                  ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                                  ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                                  ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                                  ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                                  ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                                  ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                                  ;
; LOCK_HIGH                     ; 1                           ; Untyped                                                  ;
; LOCK_LOW                      ; 1                           ; Untyped                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                                  ;
; SKIP_VCO                      ; OFF                         ; Untyped                                                  ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                                  ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                                  ;
; BANDWIDTH                     ; 0                           ; Untyped                                                  ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                                  ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                                  ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                                  ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                                  ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                                  ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                                  ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                                  ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                                  ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                                  ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                                                  ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                                                  ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                                                  ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                                           ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                                  ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                                  ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                                  ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                                  ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                                  ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                                  ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                                                  ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                                                  ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                                                  ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer                                           ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                                  ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                                  ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                                  ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                                  ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                                  ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                                  ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                                  ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                                  ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                                  ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                                  ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                                  ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                                  ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                                  ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                                  ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                                  ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                                  ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                                  ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                                  ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                                  ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                                  ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                                  ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                                  ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                                                  ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                                                  ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                                                  ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                  ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                                  ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                                  ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                                  ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                                  ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                                  ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                                  ;
; VCO_MIN                       ; 0                           ; Untyped                                                  ;
; VCO_MAX                       ; 0                           ; Untyped                                                  ;
; VCO_CENTER                    ; 0                           ; Untyped                                                  ;
; PFD_MIN                       ; 0                           ; Untyped                                                  ;
; PFD_MAX                       ; 0                           ; Untyped                                                  ;
; M_INITIAL                     ; 0                           ; Untyped                                                  ;
; M                             ; 0                           ; Untyped                                                  ;
; N                             ; 1                           ; Untyped                                                  ;
; M2                            ; 1                           ; Untyped                                                  ;
; N2                            ; 1                           ; Untyped                                                  ;
; SS                            ; 1                           ; Untyped                                                  ;
; C0_HIGH                       ; 0                           ; Untyped                                                  ;
; C1_HIGH                       ; 0                           ; Untyped                                                  ;
; C2_HIGH                       ; 0                           ; Untyped                                                  ;
; C3_HIGH                       ; 0                           ; Untyped                                                  ;
; C4_HIGH                       ; 0                           ; Untyped                                                  ;
; C5_HIGH                       ; 0                           ; Untyped                                                  ;
; C6_HIGH                       ; 0                           ; Untyped                                                  ;
; C7_HIGH                       ; 0                           ; Untyped                                                  ;
; C8_HIGH                       ; 0                           ; Untyped                                                  ;
; C9_HIGH                       ; 0                           ; Untyped                                                  ;
; C0_LOW                        ; 0                           ; Untyped                                                  ;
; C1_LOW                        ; 0                           ; Untyped                                                  ;
; C2_LOW                        ; 0                           ; Untyped                                                  ;
; C3_LOW                        ; 0                           ; Untyped                                                  ;
; C4_LOW                        ; 0                           ; Untyped                                                  ;
; C5_LOW                        ; 0                           ; Untyped                                                  ;
; C6_LOW                        ; 0                           ; Untyped                                                  ;
; C7_LOW                        ; 0                           ; Untyped                                                  ;
; C8_LOW                        ; 0                           ; Untyped                                                  ;
; C9_LOW                        ; 0                           ; Untyped                                                  ;
; C0_INITIAL                    ; 0                           ; Untyped                                                  ;
; C1_INITIAL                    ; 0                           ; Untyped                                                  ;
; C2_INITIAL                    ; 0                           ; Untyped                                                  ;
; C3_INITIAL                    ; 0                           ; Untyped                                                  ;
; C4_INITIAL                    ; 0                           ; Untyped                                                  ;
; C5_INITIAL                    ; 0                           ; Untyped                                                  ;
; C6_INITIAL                    ; 0                           ; Untyped                                                  ;
; C7_INITIAL                    ; 0                           ; Untyped                                                  ;
; C8_INITIAL                    ; 0                           ; Untyped                                                  ;
; C9_INITIAL                    ; 0                           ; Untyped                                                  ;
; C0_MODE                       ; BYPASS                      ; Untyped                                                  ;
; C1_MODE                       ; BYPASS                      ; Untyped                                                  ;
; C2_MODE                       ; BYPASS                      ; Untyped                                                  ;
; C3_MODE                       ; BYPASS                      ; Untyped                                                  ;
; C4_MODE                       ; BYPASS                      ; Untyped                                                  ;
; C5_MODE                       ; BYPASS                      ; Untyped                                                  ;
; C6_MODE                       ; BYPASS                      ; Untyped                                                  ;
; C7_MODE                       ; BYPASS                      ; Untyped                                                  ;
; C8_MODE                       ; BYPASS                      ; Untyped                                                  ;
; C9_MODE                       ; BYPASS                      ; Untyped                                                  ;
; C0_PH                         ; 0                           ; Untyped                                                  ;
; C1_PH                         ; 0                           ; Untyped                                                  ;
; C2_PH                         ; 0                           ; Untyped                                                  ;
; C3_PH                         ; 0                           ; Untyped                                                  ;
; C4_PH                         ; 0                           ; Untyped                                                  ;
; C5_PH                         ; 0                           ; Untyped                                                  ;
; C6_PH                         ; 0                           ; Untyped                                                  ;
; C7_PH                         ; 0                           ; Untyped                                                  ;
; C8_PH                         ; 0                           ; Untyped                                                  ;
; C9_PH                         ; 0                           ; Untyped                                                  ;
; L0_HIGH                       ; 1                           ; Untyped                                                  ;
; L1_HIGH                       ; 1                           ; Untyped                                                  ;
; G0_HIGH                       ; 1                           ; Untyped                                                  ;
; G1_HIGH                       ; 1                           ; Untyped                                                  ;
; G2_HIGH                       ; 1                           ; Untyped                                                  ;
; G3_HIGH                       ; 1                           ; Untyped                                                  ;
; E0_HIGH                       ; 1                           ; Untyped                                                  ;
; E1_HIGH                       ; 1                           ; Untyped                                                  ;
; E2_HIGH                       ; 1                           ; Untyped                                                  ;
; E3_HIGH                       ; 1                           ; Untyped                                                  ;
; L0_LOW                        ; 1                           ; Untyped                                                  ;
; L1_LOW                        ; 1                           ; Untyped                                                  ;
; G0_LOW                        ; 1                           ; Untyped                                                  ;
; G1_LOW                        ; 1                           ; Untyped                                                  ;
; G2_LOW                        ; 1                           ; Untyped                                                  ;
; G3_LOW                        ; 1                           ; Untyped                                                  ;
; E0_LOW                        ; 1                           ; Untyped                                                  ;
; E1_LOW                        ; 1                           ; Untyped                                                  ;
; E2_LOW                        ; 1                           ; Untyped                                                  ;
; E3_LOW                        ; 1                           ; Untyped                                                  ;
; L0_INITIAL                    ; 1                           ; Untyped                                                  ;
; L1_INITIAL                    ; 1                           ; Untyped                                                  ;
; G0_INITIAL                    ; 1                           ; Untyped                                                  ;
; G1_INITIAL                    ; 1                           ; Untyped                                                  ;
; G2_INITIAL                    ; 1                           ; Untyped                                                  ;
; G3_INITIAL                    ; 1                           ; Untyped                                                  ;
; E0_INITIAL                    ; 1                           ; Untyped                                                  ;
; E1_INITIAL                    ; 1                           ; Untyped                                                  ;
; E2_INITIAL                    ; 1                           ; Untyped                                                  ;
; E3_INITIAL                    ; 1                           ; Untyped                                                  ;
; L0_MODE                       ; BYPASS                      ; Untyped                                                  ;
; L1_MODE                       ; BYPASS                      ; Untyped                                                  ;
; G0_MODE                       ; BYPASS                      ; Untyped                                                  ;
; G1_MODE                       ; BYPASS                      ; Untyped                                                  ;
; G2_MODE                       ; BYPASS                      ; Untyped                                                  ;
; G3_MODE                       ; BYPASS                      ; Untyped                                                  ;
; E0_MODE                       ; BYPASS                      ; Untyped                                                  ;
; E1_MODE                       ; BYPASS                      ; Untyped                                                  ;
; E2_MODE                       ; BYPASS                      ; Untyped                                                  ;
; E3_MODE                       ; BYPASS                      ; Untyped                                                  ;
; L0_PH                         ; 0                           ; Untyped                                                  ;
; L1_PH                         ; 0                           ; Untyped                                                  ;
; G0_PH                         ; 0                           ; Untyped                                                  ;
; G1_PH                         ; 0                           ; Untyped                                                  ;
; G2_PH                         ; 0                           ; Untyped                                                  ;
; G3_PH                         ; 0                           ; Untyped                                                  ;
; E0_PH                         ; 0                           ; Untyped                                                  ;
; E1_PH                         ; 0                           ; Untyped                                                  ;
; E2_PH                         ; 0                           ; Untyped                                                  ;
; E3_PH                         ; 0                           ; Untyped                                                  ;
; M_PH                          ; 0                           ; Untyped                                                  ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                                  ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                                  ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                                  ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                                  ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                                  ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                                  ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                                  ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                                  ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                                  ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                                  ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                                  ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                                  ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                                  ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                                  ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                                  ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                                  ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                                  ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                                  ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                                  ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                                  ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                                  ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                                  ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                                  ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                                  ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                                  ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                                  ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                                  ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                                  ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                                  ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                                  ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                                  ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                                  ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                                  ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                                  ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                                  ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                                  ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                                  ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                                  ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                                  ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                                  ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                                  ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                                  ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                                  ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                                  ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                                  ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                                  ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                                  ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                                  ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                                  ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                                  ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                                  ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                                  ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                                  ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                                  ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                                  ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                                  ;
; CBXI_PARAMETER                ; pll_25mhz_altpll            ; Untyped                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                                  ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                                  ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                                  ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                           ;
+-------------------------------+-----------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor:Processor|ALU:ALU|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                            ;
; LPM_WIDTHD             ; 8              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor:Processor|ALU:ALU|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 12           ; Untyped                     ;
; LPM_WIDTHB                                     ; 8            ; Untyped                     ;
; LPM_WIDTHP                                     ; 20           ; Untyped                     ;
; LPM_WIDTHR                                     ; 20           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_gbt     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 5                                                         ;
; Entity Instance                           ; dram_512:data_ram|dram:d1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 65536                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; dram_512:data_ram|dram:d2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 65536                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; dram_512:data_ram|dram:d3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 65536                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; dram_512:data_ram|dram:d4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 65536                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; iram:IRAM|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 256                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                              ;
+-------------------------------+---------------------------------------------------------------------------+
; Name                          ; Value                                                                     ;
+-------------------------------+---------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                         ;
; Entity Instance               ; clock_control:clk_cntrl|pll:_50MHz_to_10MHz|altpll:altpll_component       ;
;     -- OPERATION_MODE         ; NORMAL                                                                    ;
;     -- PLL_TYPE               ; AUTO                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                         ;
; Entity Instance               ; clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                    ;
;     -- PLL_TYPE               ; AUTO                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                         ;
+-------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 1                                          ;
; Entity Instance                       ; processor:Processor|ALU:ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                                         ;
;     -- LPM_WIDTHB                     ; 8                                          ;
;     -- LPM_WIDTHP                     ; 20                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz"                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_control:clk_cntrl|pll:_50MHz_to_10MHz"                                                                                                  ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_control:clk_cntrl|clock_divider:_10MHz_to_1Hz"                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ena[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_router:EXSM|splitter:user_address_split"                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; i_out[17..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "memory_router:EXSM|din_mux:din_mux" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; data0x ; Input ; Info     ; Stuck at GND                       ;
; data3x ; Input ; Info     ; Stuck at GND                       ;
+--------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_router:EXSM|I_Address_mux:I_Address_mux"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data1x ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (8 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data3x ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_router:EXSM|D_Wen_mux:D_Wen_mux"                                                                                                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data0[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data3     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data3[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_tx_tick"                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_wen"                                                                                                                  ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bi2bcd:SM_st"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; dout2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "bi2bcd:bcd|decoder:d2" ;
+-----------+-------+----------+--------------------+
; Port      ; Type  ; Severity ; Details            ;
+-----------+-------+----------+--------------------+
; din[3..2] ; Input ; Info     ; Stuck at GND       ;
+-----------+-------+----------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:Processor|reg_DATA:MIDR"                                                                                                                                                     ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d_in1     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; c_in1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_in1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:Processor|OPR:OPR"                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ACI[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; AWM[7..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:Processor|ALU:ALU"                                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; AC   ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (8 bits) it drives; bit(s) "AC[11..8]" have no fanouts ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "decoder:clk_mode_disp" ;
+-----------+-------+----------+--------------------+
; Port      ; Type  ; Severity ; Details            ;
+-----------+-------+----------+--------------------+
; din[3..2] ; Input ; Info     ; Stuck at GND       ;
+-----------+-------+----------+--------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "decoder:d_or_i_disp" ;
+-----------+-------+----------+------------------+
; Port      ; Type  ; Severity ; Details          ;
+-----------+-------+----------+------------------+
; din[3..1] ; Input ; Info     ; Stuck at GND     ;
+-----------+-------+----------+------------------+


+----------------------------------------------+
; Port Connectivity Checks: "decoder:mode_out" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; din[3..2] ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 100                         ;
; cycloneiii_ff         ; 456                         ;
;     ENA               ; 210                         ;
;     ENA SCLR          ; 21                          ;
;     ENA SCLR SLD      ; 24                          ;
;     ENA SLD           ; 17                          ;
;     plain             ; 184                         ;
; cycloneiii_lcell_comb ; 1455                        ;
;     arith             ; 276                         ;
;         2 data inputs ; 91                          ;
;         3 data inputs ; 185                         ;
;     normal            ; 1179                        ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 95                          ;
;         3 data inputs ; 264                         ;
;         4 data inputs ; 785                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 264                         ;
;                       ;                             ;
; Max LUT depth         ; 36.80                       ;
; Average LUT depth     ; 9.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Fri Jun 01 02:26:47 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_2 -c top_level_2
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file memory_router.v
    Info (12023): Found entity 1: memory_router
Info (12021): Found 0 design units, including 0 entities, in source file define.v
Info (12021): Found 1 design units, including 1 entities, in source file four_way_mux.v
    Info (12023): Found entity 1: four_way_mux
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider
Info (12021): Found 1 design units, including 1 entities, in source file clock_control.v
    Info (12023): Found entity 1: clock_control
Info (12021): Found 1 design units, including 1 entities, in source file d_wen_mux.v
    Info (12023): Found entity 1: D_Wen_mux
Info (12021): Found 1 design units, including 1 entities, in source file dram_out_mux.v
    Info (12023): Found entity 1: dram_out_mux
Info (12021): Found 1 design units, including 1 entities, in source file d_address_mux.v
    Info (12023): Found entity 1: D_Address_mux
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor
Info (12021): Found 1 design units, including 1 entities, in source file dram_wen_sel_decoder.v
    Info (12023): Found entity 1: dram_wen_sel_decoder
Info (12021): Found 0 design units, including 0 entities, in source file opcode_define.v
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file tx_modifier.v
    Info (12023): Found entity 1: Tx_modifier
Info (12021): Found 1 design units, including 1 entities, in source file top_level_module.v
    Info (12023): Found entity 1: top_level_module
Info (12021): Found 1 design units, including 1 entities, in source file state_machine.v
    Info (12023): Found entity 1: state_machine
Info (12021): Found 1 design units, including 1 entities, in source file splitter.v
    Info (12023): Found entity 1: splitter
Info (12021): Found 1 design units, including 1 entities, in source file rst_decoder.v
    Info (12023): Found entity 1: RST_decoder
Info (12021): Found 1 design units, including 1 entities, in source file reg_pc.v
    Info (12023): Found entity 1: reg_PC
Info (12021): Found 1 design units, including 1 entities, in source file reg_k.v
    Info (12023): Found entity 1: reg_K
Info (12021): Found 1 design units, including 1 entities, in source file reg_g.v
    Info (12023): Found entity 1: reg_G
Info (12021): Found 1 design units, including 1 entities, in source file reg_data.v
    Info (12023): Found entity 1: reg_DATA
Info (12021): Found 1 design units, including 1 entities, in source file reg_awg_awt.v
    Info (12023): Found entity 1: reg_AWG_AWT
Warning (10463): Verilog HDL Declaration warning at reg_ARG_ART.v(9): "ref" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file reg_arg_art.v
    Info (12023): Found entity 1: reg_ARG_ART
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file opr.v
    Info (12023): Found entity 1: OPR
Info (12021): Found 1 design units, including 1 entities, in source file jmp_mux.v
    Info (12023): Found entity 1: JMP_mux
Info (12021): Found 1 design units, including 1 entities, in source file iram.v
    Info (12023): Found entity 1: iram
Info (12021): Found 1 design units, including 1 entities, in source file i_address_mux.v
    Info (12023): Found entity 1: I_Address_mux
Info (12021): Found 1 design units, including 1 entities, in source file dram_512.v
    Info (12023): Found entity 1: dram_512
Info (12021): Found 1 design units, including 1 entities, in source file dram.v
    Info (12023): Found entity 1: dram
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: debouncer
Info (12021): Found 1 design units, including 1 entities, in source file data_writer.v
    Info (12023): Found entity 1: Data_writer
Info (12021): Found 1 design units, including 1 entities, in source file data_retriever.v
    Info (12023): Found entity 1: Data_retriever
Info (12021): Found 1 design units, including 1 entities, in source file bi2bcd.v
    Info (12023): Found entity 1: bi2bcd
Info (12021): Found 1 design units, including 1 entities, in source file awm_mux.v
    Info (12023): Found entity 1: AWM_mux
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file adr_maker.v
    Info (12023): Found entity 1: ADR_maker
Info (12021): Found 1 design units, including 1 entities, in source file aci_decoder.v
    Info (12023): Found entity 1: ACI_decoder
Info (12021): Found 1 design units, including 1 entities, in source file pll_25mhz.v
    Info (12023): Found entity 1: pll_25mhz
Info (12021): Found 1 design units, including 1 entities, in source file inc_dec_rst.v
    Info (12023): Found entity 1: INC_DEC_RST
Info (12021): Found 1 design units, including 1 entities, in source file prm.v
    Info (12023): Found entity 1: PRM
Info (12021): Found 1 design units, including 1 entities, in source file automatic_controller.v
    Info (12023): Found entity 1: Automatic_controller
Warning (10236): Verilog HDL Implicit Net warning at clock_control.v(28): created implicit net for "_1Hz"
Warning (10222): Verilog HDL Parameter Declaration warning at splitter.v(8): Parameter Declaration in module "splitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at splitter.v(9): Parameter Declaration in module "splitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "top_level_module" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top_level_module.v(277): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:mode_out"
Warning (10270): Verilog HDL Case Statement warning at decoder.v(9): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at decoder.v(8): inferring latch(es) for variable "dout", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "dout[0]" at decoder.v(8)
Info (10041): Inferred latch for "dout[1]" at decoder.v(8)
Info (10041): Inferred latch for "dout[2]" at decoder.v(8)
Info (10041): Inferred latch for "dout[3]" at decoder.v(8)
Info (10041): Inferred latch for "dout[4]" at decoder.v(8)
Info (10041): Inferred latch for "dout[5]" at decoder.v(8)
Info (10041): Inferred latch for "dout[6]" at decoder.v(8)
Info (12128): Elaborating entity "processor" for hierarchy "processor:Processor"
Info (12128): Elaborating entity "state_machine" for hierarchy "processor:Processor|state_machine:SM"
Info (12128): Elaborating entity "PRM" for hierarchy "processor:Processor|PRM:prm_router"
Info (12128): Elaborating entity "ACI_decoder" for hierarchy "processor:Processor|ACI_decoder:ACI"
Info (12128): Elaborating entity "AWM_mux" for hierarchy "processor:Processor|AWM_mux:AWM_mux"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "processor:Processor|AWM_mux:AWM_mux|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "processor:Processor|AWM_mux:AWM_mux|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "processor:Processor|AWM_mux:AWM_mux|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "8"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widths" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mrc.tdf
    Info (12023): Found entity 1: mux_mrc
Info (12128): Elaborating entity "mux_mrc" for hierarchy "processor:Processor|AWM_mux:AWM_mux|lpm_mux:LPM_MUX_component|mux_mrc:auto_generated"
Info (12128): Elaborating entity "INC_DEC_RST" for hierarchy "processor:Processor|INC_DEC_RST:INC"
Info (12128): Elaborating entity "ALU" for hierarchy "processor:Processor|ALU:ALU"
Warning (10230): Verilog HDL assignment warning at ALU.v(25): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ALU.v(26): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "ADR_maker" for hierarchy "processor:Processor|ADR_maker:ADR"
Warning (10230): Verilog HDL assignment warning at ADR_maker.v(28): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at ADR_maker.v(29): truncated value with size 32 to match size of target (18)
Info (12128): Elaborating entity "JMP_mux" for hierarchy "processor:Processor|JMP_mux:JMP"
Info (12128): Elaborating entity "OPR" for hierarchy "processor:Processor|OPR:OPR"
Info (12128): Elaborating entity "reg_PC" for hierarchy "processor:Processor|reg_PC:PC"
Warning (10230): Verilog HDL assignment warning at reg_PC.v(11): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "reg_DATA" for hierarchy "processor:Processor|reg_DATA:MIDR"
Info (12128): Elaborating entity "reg_ARG_ART" for hierarchy "processor:Processor|reg_ARG_ART:ART"
Warning (10230): Verilog HDL assignment warning at reg_ARG_ART.v(13): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at reg_ARG_ART.v(14): truncated value with size 32 to match size of target (9)
Warning (10235): Verilog HDL Always Construct warning at reg_ARG_ART.v(22): variable "ref" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "reg_AWG_AWT" for hierarchy "processor:Processor|reg_AWG_AWT:AWT"
Warning (10230): Verilog HDL assignment warning at reg_AWG_AWT.v(10): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at reg_AWG_AWT.v(11): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "reg_K" for hierarchy "processor:Processor|reg_K:K0"
Warning (10230): Verilog HDL assignment warning at reg_K.v(34): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at reg_K.v(35): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "reg_G" for hierarchy "processor:Processor|reg_G:G"
Info (12128): Elaborating entity "Data_writer" for hierarchy "Data_writer:writer"
Warning (10036): Verilog HDL or VHDL warning at Data_writer.v(12): object "flag" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Data_writer.v(36): truncated value with size 32 to match size of target (18)
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:reciever"
Warning (10230): Verilog HDL assignment warning at uart_rx.v(72): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_rx.v(83): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_rx.v(94): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at uart_rx.v(112): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "bi2bcd" for hierarchy "bi2bcd:bcd"
Warning (10230): Verilog HDL assignment warning at bi2bcd.v(20): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "dram_512" for hierarchy "dram_512:data_ram"
Info (12128): Elaborating entity "dram" for hierarchy "dram_512:data_ram|dram:d1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_djf1.tdf
    Info (12023): Found entity 1: altsyncram_djf1
Info (12128): Elaborating entity "altsyncram_djf1" for hierarchy "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12128): Elaborating entity "decode_rsa" for hierarchy "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a
Info (12128): Elaborating entity "decode_k8a" for hierarchy "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_k8a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb
Info (12128): Elaborating entity "mux_bnb" for hierarchy "dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|mux_bnb:mux2"
Info (12128): Elaborating entity "dram_out_mux" for hierarchy "dram_512:data_ram|dram_out_mux:dram_out_mux"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hrc.tdf
    Info (12023): Found entity 1: mux_hrc
Info (12128): Elaborating entity "mux_hrc" for hierarchy "dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated"
Info (12128): Elaborating entity "dram_wen_sel_decoder" for hierarchy "dram_512:data_ram|dram_wen_sel_decoder:dwsd"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "dram_512:data_ram|dram_wen_sel_decoder:dwsd|lpm_decode:LPM_DECODE_component"
Info (12130): Elaborated megafunction instantiation "dram_512:data_ram|dram_wen_sel_decoder:dwsd|lpm_decode:LPM_DECODE_component"
Info (12133): Instantiated megafunction "dram_512:data_ram|dram_wen_sel_decoder:dwsd|lpm_decode:LPM_DECODE_component" with the following parameter:
    Info (12134): Parameter "lpm_decodes" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
    Info (12134): Parameter "lpm_width" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_gvf.tdf
    Info (12023): Found entity 1: decode_gvf
Info (12128): Elaborating entity "decode_gvf" for hierarchy "dram_512:data_ram|dram_wen_sel_decoder:dwsd|lpm_decode:LPM_DECODE_component|decode_gvf:auto_generated"
Info (12128): Elaborating entity "iram" for hierarchy "iram:IRAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "iram:IRAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "iram:IRAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "iram:IRAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ief1.tdf
    Info (12023): Found entity 1: altsyncram_ief1
Info (12128): Elaborating entity "altsyncram_ief1" for hierarchy "iram:IRAM|altsyncram:altsyncram_component|altsyncram_ief1:auto_generated"
Info (12128): Elaborating entity "Data_retriever" for hierarchy "Data_retriever:retriever"
Warning (10036): Verilog HDL or VHDL warning at Data_retriever.v(12): object "a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Data_retriever.v(13): object "b" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Data_retriever.v(52): truncated value with size 32 to match size of target (18)
Info (12128): Elaborating entity "Tx_modifier" for hierarchy "Data_retriever:retriever|Tx_modifier:Tx_modifier"
Warning (10235): Verilog HDL Always Construct warning at Tx_modifier.v(38): variable "end_address" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (12125): Using design file two_way_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: two_way_mux
Info (12128): Elaborating entity "two_way_mux" for hierarchy "Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_wen"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_wen|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_wen|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_wen|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf
    Info (12023): Found entity 1: mux_7rc
Info (12128): Elaborating entity "mux_7rc" for hierarchy "Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_wen|lpm_mux:LPM_MUX_component|mux_7rc:auto_generated"
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:transmitter"
Warning (10230): Verilog HDL assignment warning at uart_tx.v(62): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_tx.v(80): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_tx.v(90): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at uart_tx.v(110): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "memory_router" for hierarchy "memory_router:EXSM"
Info (12128): Elaborating entity "D_Wen_mux" for hierarchy "memory_router:EXSM|D_Wen_mux:D_Wen_mux"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "memory_router:EXSM|D_Wen_mux:D_Wen_mux|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "memory_router:EXSM|D_Wen_mux:D_Wen_mux|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "memory_router:EXSM|D_Wen_mux:D_Wen_mux|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_arc.tdf
    Info (12023): Found entity 1: mux_arc
Info (12128): Elaborating entity "mux_arc" for hierarchy "memory_router:EXSM|D_Wen_mux:D_Wen_mux|lpm_mux:LPM_MUX_component|mux_arc:auto_generated"
Info (12128): Elaborating entity "D_Address_mux" for hierarchy "memory_router:EXSM|D_Address_mux:D_Address_mux"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2tc.tdf
    Info (12023): Found entity 1: mux_2tc
Info (12128): Elaborating entity "mux_2tc" for hierarchy "memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component|mux_2tc:auto_generated"
Info (12128): Elaborating entity "I_Address_mux" for hierarchy "memory_router:EXSM|I_Address_mux:I_Address_mux"
Warning (12125): Using design file din_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: din_mux
Info (12128): Elaborating entity "din_mux" for hierarchy "memory_router:EXSM|din_mux:din_mux"
Info (12128): Elaborating entity "splitter" for hierarchy "memory_router:EXSM|splitter:wen_split"
Info (12128): Elaborating entity "splitter" for hierarchy "memory_router:EXSM|splitter:din_split"
Info (12128): Elaborating entity "splitter" for hierarchy "memory_router:EXSM|splitter:address_split"
Info (12128): Elaborating entity "Automatic_controller" for hierarchy "Automatic_controller:Auto"
Info (12128): Elaborating entity "clock_control" for hierarchy "clock_control:clk_cntrl"
Warning (10235): Verilog HDL Always Construct warning at clock_control.v(55): variable "mode" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at clock_control.v(57): variable "sel" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "four_way_mux" for hierarchy "clock_control:clk_cntrl|four_way_mux:four_way_mux"
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_control:clk_cntrl|clock_divider:_10MHz_to_1Hz"
Warning (10230): Verilog HDL assignment warning at clock_divider.v(22): truncated value with size 32 to match size of target (23)
Info (12128): Elaborating entity "pll" for hierarchy "clock_control:clk_cntrl|pll:_50MHz_to_10MHz"
Info (12128): Elaborating entity "altpll" for hierarchy "clock_control:clk_cntrl|pll:_50MHz_to_10MHz|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clock_control:clk_cntrl|pll:_50MHz_to_10MHz|altpll:altpll_component"
Info (12133): Instantiated megafunction "clock_control:clk_cntrl|pll:_50MHz_to_10MHz|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "clock_control:clk_cntrl|pll:_50MHz_to_10MHz|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "pll_25mhz" for hierarchy "clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz"
Info (12128): Elaborating entity "altpll" for hierarchy "clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz|altpll:altpll_component"
Info (12133): Instantiated megafunction "clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_25mhz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_25mhz_altpll.v
    Info (12023): Found entity 1: pll_25mhz_altpll
Info (12128): Elaborating entity "pll_25mhz_altpll" for hierarchy "clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz|altpll:altpll_component|pll_25mhz_altpll:auto_generated"
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:idler"
Warning (10230): Verilog HDL assignment warning at debouncer.v(12): truncated value with size 32 to match size of target (4)
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d2|dout[0]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d2|dout[2]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d2|dout[3]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d2|dout[4]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d2|dout[5]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d2|dout[6]" is permanently enabled
Warning (14026): LATCH primitive "decoder:clk_mode_disp|dout[0]" is permanently enabled
Warning (14026): LATCH primitive "decoder:clk_mode_disp|dout[2]" is permanently enabled
Warning (14026): LATCH primitive "decoder:clk_mode_disp|dout[3]" is permanently enabled
Warning (14026): LATCH primitive "decoder:clk_mode_disp|dout[4]" is permanently enabled
Warning (14026): LATCH primitive "decoder:clk_mode_disp|dout[5]" is permanently enabled
Warning (14026): LATCH primitive "decoder:clk_mode_disp|dout[6]" is permanently enabled
Warning (14026): LATCH primitive "decoder:d_or_i_disp|dout[0]" is permanently enabled
Warning (14026): LATCH primitive "decoder:d_or_i_disp|dout[3]" is permanently enabled
Warning (14026): LATCH primitive "decoder:d_or_i_disp|dout[4]" is permanently enabled
Warning (14026): LATCH primitive "decoder:d_or_i_disp|dout[5]" is permanently enabled
Warning (14026): LATCH primitive "decoder:mode_out|dout[0]" is permanently enabled
Warning (14026): LATCH primitive "decoder:mode_out|dout[2]" is permanently enabled
Warning (14026): LATCH primitive "decoder:mode_out|dout[3]" is permanently enabled
Warning (14026): LATCH primitive "decoder:mode_out|dout[4]" is permanently enabled
Warning (14026): LATCH primitive "decoder:mode_out|dout[5]" is permanently enabled
Warning (14026): LATCH primitive "decoder:mode_out|dout[6]" is permanently enabled
Warning (14026): LATCH primitive "decoder:d_or_i_disp|dout[0]" is permanently enabled
Warning (14026): LATCH primitive "decoder:d_or_i_disp|dout[3]" is permanently enabled
Warning (14026): LATCH primitive "decoder:d_or_i_disp|dout[4]" is permanently enabled
Warning (14026): LATCH primitive "decoder:d_or_i_disp|dout[5]" is permanently enabled
Warning (14026): LATCH primitive "decoder:mode_out|dout[0]" is permanently enabled
Warning (14026): LATCH primitive "decoder:mode_out|dout[2]" is permanently enabled
Warning (14026): LATCH primitive "decoder:mode_out|dout[3]" is permanently enabled
Warning (14026): LATCH primitive "decoder:mode_out|dout[4]" is permanently enabled
Warning (14026): LATCH primitive "decoder:mode_out|dout[5]" is permanently enabled
Warning (14026): LATCH primitive "decoder:mode_out|dout[6]" is permanently enabled
Warning (14026): LATCH primitive "decoder:clk_mode_disp|dout[0]" is permanently enabled
Warning (14026): LATCH primitive "decoder:clk_mode_disp|dout[2]" is permanently enabled
Warning (14026): LATCH primitive "decoder:clk_mode_disp|dout[3]" is permanently enabled
Warning (14026): LATCH primitive "decoder:clk_mode_disp|dout[4]" is permanently enabled
Warning (14026): LATCH primitive "decoder:clk_mode_disp|dout[5]" is permanently enabled
Warning (14026): LATCH primitive "decoder:clk_mode_disp|dout[6]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d2|dout[0]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d2|dout[2]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d2|dout[3]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d2|dout[4]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d2|dout[5]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d2|dout[6]" is permanently enabled
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clock_control:clk_cntrl|four_way_mux:four_way_mux|lpm_mux:LPM_MUX_component|mux_arc:auto_generated|result_node[0]~0
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "processor:Processor|ALU:ALU|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "processor:Processor|ALU:ALU|Mult0"
Info (12130): Elaborated megafunction instantiation "processor:Processor|ALU:ALU|lpm_divide:Div0"
Info (12133): Instantiated megafunction "processor:Processor|ALU:ALU|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "processor:Processor|ALU:ALU|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "processor:Processor|ALU:ALU|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_gbt.tdf
    Info (12023): Found entity 1: mult_gbt
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch bi2bcd:SM_st|decoder:d1|dout[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processor:Processor|state_machine:SM|STATE[7]
Warning (13012): Latch bi2bcd:SM_st|decoder:d1|dout[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processor:Processor|state_machine:SM|STATE[7]
Warning (13012): Latch bi2bcd:SM_st|decoder:d1|dout[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processor:Processor|state_machine:SM|STATE[7]
Warning (13012): Latch bi2bcd:SM_st|decoder:d1|dout[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processor:Processor|state_machine:SM|STATE[7]
Warning (13012): Latch bi2bcd:SM_st|decoder:d1|dout[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processor:Processor|state_machine:SM|STATE[7]
Warning (13012): Latch bi2bcd:SM_st|decoder:d1|dout[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processor:Processor|state_machine:SM|STATE[7]
Warning (13012): Latch bi2bcd:SM_st|decoder:d1|dout[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processor:Processor|state_machine:SM|STATE[7]
Warning (13012): Latch bi2bcd:SM_st|decoder:d0|dout[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processor:Processor|state_machine:SM|STATE[1]
Warning (13012): Latch bi2bcd:SM_st|decoder:d0|dout[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processor:Processor|state_machine:SM|STATE[2]
Warning (13012): Latch bi2bcd:SM_st|decoder:d0|dout[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processor:Processor|state_machine:SM|STATE[1]
Warning (13012): Latch bi2bcd:SM_st|decoder:d0|dout[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processor:Processor|state_machine:SM|STATE[1]
Warning (13012): Latch bi2bcd:SM_st|decoder:d0|dout[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processor:Processor|state_machine:SM|STATE[1]
Warning (13012): Latch bi2bcd:SM_st|decoder:d0|dout[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processor:Processor|state_machine:SM|STATE[1]
Warning (13012): Latch bi2bcd:SM_st|decoder:d0|dout[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processor:Processor|state_machine:SM|STATE[1]
Warning (13012): Latch bi2bcd:bcd|decoder:d1|dout[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]
Warning (13012): Latch bi2bcd:bcd|decoder:d1|dout[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]
Warning (13012): Latch bi2bcd:bcd|decoder:d1|dout[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]
Warning (13012): Latch bi2bcd:bcd|decoder:d1|dout[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]
Warning (13012): Latch bi2bcd:bcd|decoder:d1|dout[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]
Warning (13012): Latch bi2bcd:bcd|decoder:d1|dout[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]
Warning (13012): Latch bi2bcd:bcd|decoder:d1|dout[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]
Warning (13012): Latch bi2bcd:bcd|decoder:d0|dout[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component|mux_2tc:auto_generated|result_node[16]
Warning (13012): Latch bi2bcd:bcd|decoder:d0|dout[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component|mux_2tc:auto_generated|result_node[16]
Warning (13012): Latch bi2bcd:bcd|decoder:d0|dout[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component|mux_2tc:auto_generated|result_node[16]
Warning (13012): Latch bi2bcd:bcd|decoder:d0|dout[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component|mux_2tc:auto_generated|result_node[16]
Warning (13012): Latch bi2bcd:bcd|decoder:d0|dout[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component|mux_2tc:auto_generated|result_node[16]
Warning (13012): Latch bi2bcd:bcd|decoder:d0|dout[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component|mux_2tc:auto_generated|result_node[16]
Warning (13012): Latch bi2bcd:bcd|decoder:d0|dout[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component|mux_2tc:auto_generated|result_node[16]
Warning (14026): LATCH primitive "bi2bcd:SM_st|decoder:d1|dout[0]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:SM_st|decoder:d1|dout[1]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:SM_st|decoder:d1|dout[2]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:SM_st|decoder:d1|dout[3]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:SM_st|decoder:d1|dout[4]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:SM_st|decoder:d1|dout[5]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:SM_st|decoder:d1|dout[6]" is permanently enabled
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex7[1]" is stuck at GND
    Warning (13410): Pin "hex6[1]" is stuck at GND
    Warning (13410): Pin "hex6[2]" is stuck at GND
    Warning (13410): Pin "hex6[6]" is stuck at VCC
    Warning (13410): Pin "hex3[1]" is stuck at GND
    Warning (13410): Pin "hex2[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d1|dout[0]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d1|dout[1]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d1|dout[2]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d1|dout[3]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d1|dout[4]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d1|dout[5]" is permanently enabled
Warning (14026): LATCH primitive "bi2bcd:bcd|decoder:d1|dout[6]" is permanently enabled
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1975 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 76 output pins
    Info (21061): Implemented 1607 logic cells
    Info (21064): Implemented 264 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 164 warnings
    Info: Peak virtual memory: 786 megabytes
    Info: Processing ended: Fri Jun 01 02:27:21 2018
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:49


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/downsampling_processor_fpga/Project v5.6/processor final/top_level_2.map.smsg.


