Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Nov 27 10:19:14 2018
| Host         : chrispc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MilestoneOne_timing_summary_routed.rpt -pb MilestoneOne_timing_summary_routed.pb -rpx MilestoneOne_timing_summary_routed.rpx -warn_on_violation
| Design       : MilestoneOne
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 65 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.786        0.000                      0                   97        0.180        0.000                      0                   97        3.000        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
C100Mhz_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
inputClock              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C100Mhz_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.786        0.000                      0                   97        0.254        0.000                      0                   97        4.500        0.000                       0                    67  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
inputClock                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.786        0.000                      0                   97        0.254        0.000                      0                   97        4.500        0.000                       0                    67  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.786        0.000                      0                   97        0.180        0.000                      0                   97  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.786        0.000                      0                   97        0.180        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C100Mhz_pin
  To Clock:  C100Mhz_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C100Mhz_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inputClock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigClockEnable_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.890ns (28.317%)  route 2.253ns (71.683%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.635    -0.877    sigSystemClock
    SLICE_X64Y11         FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDCE (Prop_fdce_C_Q)         0.518    -0.359 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           1.006     0.647    sigCounter_reg[5]
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.771 f  sigClockEnable_i_6/O
                         net (fo=2, routed)           0.643     1.414    sigClockEnable_i_6_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I3_O)        0.124     1.538 f  sigClockEnable_i_3/O
                         net (fo=20, routed)          0.604     2.142    sigClockEnable_i_3_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     2.266 r  sigClockEnable_i_1/O
                         net (fo=1, routed)           0.000     2.266    sigClockEnable_i_1_n_0
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.512     3.517    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.094    
                         clock uncertainty           -0.074     4.021    
    SLICE_X65Y16         FDCE (Setup_fdce_C_D)        0.032     4.053    sigClockEnable_reg
  -------------------------------------------------------------------
                         required time                          4.053    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.002    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.573    sigDigitToDisplay_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.002    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.573    sigDigitToDisplay_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][2]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.002    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.573    sigDigitToDisplay_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.002    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.573    sigDigitToDisplay_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.018    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.589    sigDigitToDisplay_reg[3][0]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.018    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.589    sigDigitToDisplay_reg[3][1]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.018    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.589    sigDigitToDisplay_reg[3][2]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.018    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.589    sigDigitToDisplay_reg[3][3]
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.646ns  (logic 0.831ns (31.403%)  route 1.815ns (68.597%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.532     6.765    sigDigitToDisplay[2]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.018    
    SLICE_X62Y18         FDRE (Setup_fdre_C_CE)      -0.205     8.813    sigDigitToDisplay_reg[3][0]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  2.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.587    -0.594    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigDigitToDisplay_reg[1][0]/Q
                         net (fo=6, routed)           0.178    -0.275    sigDigitToDisplay_reg[1]__0[0]
    SLICE_X63Y19         LUT2 (Prop_lut2_I0_O)        0.042    -0.233 r  sigDigitToDisplay[1][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    p_0_in__0[1]
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.856    -0.834    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][1]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.107    -0.487    sigDigitToDisplay_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.585    -0.596    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigDigitToDisplay_reg[2][0]/Q
                         net (fo=7, routed)           0.179    -0.276    sigDigitToDisplay_reg[2]__0[0]
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.042    -0.234 r  sigDigitToDisplay[2][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    p_0_in__1[1]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.853    -0.837    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.107    -0.489    sigDigitToDisplay_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[0][0]/Q
                         net (fo=6, routed)           0.179    -0.273    sigDigitToDisplay_reg[0]__0[0]
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.042    -0.231 r  sigDigitToDisplay[0][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    p_0_in[1]
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][1]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.107    -0.486    sigDigitToDisplay_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.585    -0.596    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigDigitToDisplay_reg[2][0]/Q
                         net (fo=7, routed)           0.181    -0.274    sigDigitToDisplay_reg[2]__0[0]
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.043    -0.231 r  sigDigitToDisplay[2][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    p_0_in__1[3]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.853    -0.837    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.107    -0.489    sigDigitToDisplay_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[0][0]/Q
                         net (fo=6, routed)           0.181    -0.271    sigDigitToDisplay_reg[0]__0[0]
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.043    -0.228 r  sigDigitToDisplay[0][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.228    p_0_in[3]
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.107    -0.486    sigDigitToDisplay_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.587    -0.594    sigSystemClock
    SLICE_X62Y19         FDRE                                         r  sigDigitToDisplay_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigDigitToDisplay_reg[1][2]/Q
                         net (fo=4, routed)           0.185    -0.269    sigDigitToDisplay_reg[1]__0[2]
    SLICE_X62Y19         LUT4 (Prop_lut4_I1_O)        0.042    -0.227 r  sigDigitToDisplay[1][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    p_0_in__0[3]
    SLICE_X62Y19         FDRE                                         r  sigDigitToDisplay_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.856    -0.834    sigSystemClock
    SLICE_X62Y19         FDRE                                         r  sigDigitToDisplay_reg[1][3]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.107    -0.487    sigDigitToDisplay_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[3][1]/Q
                         net (fo=5, routed)           0.185    -0.267    sigDigitToDisplay_reg[3]__0[1]
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.043    -0.224 r  sigDigitToDisplay[3][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    p_0_in__2[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.104    -0.489    sigDigitToDisplay_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[3][1]/Q
                         net (fo=5, routed)           0.196    -0.257    sigDigitToDisplay_reg[3]__0[1]
    SLICE_X62Y18         LUT3 (Prop_lut3_I1_O)        0.042    -0.215 r  sigDigitToDisplay[3][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    p_0_in__2[2]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.107    -0.486    sigDigitToDisplay_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.587    -0.594    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  sigDigitToDisplay_reg[1][0]/Q
                         net (fo=6, routed)           0.178    -0.275    sigDigitToDisplay_reg[1]__0[0]
    SLICE_X63Y19         LUT1 (Prop_lut1_I0_O)        0.045    -0.230 r  sigDigitToDisplay[1][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    p_0_in__0[0]
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.856    -0.834    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.091    -0.503    sigDigitToDisplay_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.585    -0.596    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  sigDigitToDisplay_reg[2][0]/Q
                         net (fo=7, routed)           0.179    -0.276    sigDigitToDisplay_reg[2]__0[0]
    SLICE_X61Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  sigDigitToDisplay[2][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    p_0_in__1[0]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.853    -0.837    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.091    -0.505    sigDigitToDisplay_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Demo_DCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y17     sigClockEnable2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y16     sigClockEnable_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y13     sigCounter2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y15     sigCounter2_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y15     sigCounter2_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y16     sigCounter2_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y16     sigCounter2_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y16     sigCounter2_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigClockEnable_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y17     sigCounter2_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y17     sigCounter2_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y17     sigCounter2_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y17     sigClockEnable2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigClockEnable_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y13     sigCounter2_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y13     sigCounter2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y16     sigCounter2_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y16     sigCounter2_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y17     sigClockEnable2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y15     sigCounter2_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y15     sigCounter2_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y16     sigCounter2_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y16     sigCounter2_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y16     sigCounter2_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y16     sigCounter2_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y15     sigCounter2_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y15     sigCounter2_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y10     sigCounter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Demo_DCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  inputClock
  To Clock:  inputClock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inputClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inputClock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigClockEnable_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.890ns (28.317%)  route 2.253ns (71.683%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.635    -0.877    sigSystemClock
    SLICE_X64Y11         FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDCE (Prop_fdce_C_Q)         0.518    -0.359 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           1.006     0.647    sigCounter_reg[5]
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.771 f  sigClockEnable_i_6/O
                         net (fo=2, routed)           0.643     1.414    sigClockEnable_i_6_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I3_O)        0.124     1.538 f  sigClockEnable_i_3/O
                         net (fo=20, routed)          0.604     2.142    sigClockEnable_i_3_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     2.266 r  sigClockEnable_i_1/O
                         net (fo=1, routed)           0.000     2.266    sigClockEnable_i_1_n_0
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.512     3.517    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.094    
                         clock uncertainty           -0.074     4.020    
    SLICE_X65Y16         FDCE (Setup_fdce_C_D)        0.032     4.052    sigClockEnable_reg
  -------------------------------------------------------------------
                         required time                          4.052    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.572    sigDigitToDisplay_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.572    sigDigitToDisplay_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][2]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.572    sigDigitToDisplay_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.572    sigDigitToDisplay_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.588    sigDigitToDisplay_reg[3][0]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.588    sigDigitToDisplay_reg[3][1]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.588    sigDigitToDisplay_reg[3][2]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.588    sigDigitToDisplay_reg[3][3]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.646ns  (logic 0.831ns (31.403%)  route 1.815ns (68.597%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.532     6.765    sigDigitToDisplay[2]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X62Y18         FDRE (Setup_fdre_C_CE)      -0.205     8.812    sigDigitToDisplay_reg[3][0]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  2.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.587    -0.594    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigDigitToDisplay_reg[1][0]/Q
                         net (fo=6, routed)           0.178    -0.275    sigDigitToDisplay_reg[1]__0[0]
    SLICE_X63Y19         LUT2 (Prop_lut2_I0_O)        0.042    -0.233 r  sigDigitToDisplay[1][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    p_0_in__0[1]
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.856    -0.834    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][1]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.107    -0.487    sigDigitToDisplay_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.585    -0.596    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigDigitToDisplay_reg[2][0]/Q
                         net (fo=7, routed)           0.179    -0.276    sigDigitToDisplay_reg[2]__0[0]
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.042    -0.234 r  sigDigitToDisplay[2][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    p_0_in__1[1]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.853    -0.837    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.107    -0.489    sigDigitToDisplay_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[0][0]/Q
                         net (fo=6, routed)           0.179    -0.273    sigDigitToDisplay_reg[0]__0[0]
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.042    -0.231 r  sigDigitToDisplay[0][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    p_0_in[1]
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][1]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.107    -0.486    sigDigitToDisplay_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.585    -0.596    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigDigitToDisplay_reg[2][0]/Q
                         net (fo=7, routed)           0.181    -0.274    sigDigitToDisplay_reg[2]__0[0]
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.043    -0.231 r  sigDigitToDisplay[2][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    p_0_in__1[3]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.853    -0.837    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.107    -0.489    sigDigitToDisplay_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[0][0]/Q
                         net (fo=6, routed)           0.181    -0.271    sigDigitToDisplay_reg[0]__0[0]
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.043    -0.228 r  sigDigitToDisplay[0][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.228    p_0_in[3]
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.107    -0.486    sigDigitToDisplay_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.587    -0.594    sigSystemClock
    SLICE_X62Y19         FDRE                                         r  sigDigitToDisplay_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigDigitToDisplay_reg[1][2]/Q
                         net (fo=4, routed)           0.185    -0.269    sigDigitToDisplay_reg[1]__0[2]
    SLICE_X62Y19         LUT4 (Prop_lut4_I1_O)        0.042    -0.227 r  sigDigitToDisplay[1][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    p_0_in__0[3]
    SLICE_X62Y19         FDRE                                         r  sigDigitToDisplay_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.856    -0.834    sigSystemClock
    SLICE_X62Y19         FDRE                                         r  sigDigitToDisplay_reg[1][3]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.107    -0.487    sigDigitToDisplay_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[3][1]/Q
                         net (fo=5, routed)           0.185    -0.267    sigDigitToDisplay_reg[3]__0[1]
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.043    -0.224 r  sigDigitToDisplay[3][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    p_0_in__2[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.104    -0.489    sigDigitToDisplay_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[3][1]/Q
                         net (fo=5, routed)           0.196    -0.257    sigDigitToDisplay_reg[3]__0[1]
    SLICE_X62Y18         LUT3 (Prop_lut3_I1_O)        0.042    -0.215 r  sigDigitToDisplay[3][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    p_0_in__2[2]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.107    -0.486    sigDigitToDisplay_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.587    -0.594    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  sigDigitToDisplay_reg[1][0]/Q
                         net (fo=6, routed)           0.178    -0.275    sigDigitToDisplay_reg[1]__0[0]
    SLICE_X63Y19         LUT1 (Prop_lut1_I0_O)        0.045    -0.230 r  sigDigitToDisplay[1][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    p_0_in__0[0]
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.856    -0.834    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.091    -0.503    sigDigitToDisplay_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.585    -0.596    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  sigDigitToDisplay_reg[2][0]/Q
                         net (fo=7, routed)           0.179    -0.276    sigDigitToDisplay_reg[2]__0[0]
    SLICE_X61Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  sigDigitToDisplay[2][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    p_0_in__1[0]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.853    -0.837    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.091    -0.505    sigDigitToDisplay_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Demo_DCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y17     sigClockEnable2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y16     sigClockEnable_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y13     sigCounter2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y15     sigCounter2_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y15     sigCounter2_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y16     sigCounter2_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y16     sigCounter2_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y16     sigCounter2_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigClockEnable_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y17     sigCounter2_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y17     sigCounter2_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y17     sigCounter2_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y17     sigClockEnable2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigClockEnable_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y13     sigCounter2_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y13     sigCounter2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y16     sigCounter2_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y16     sigCounter2_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y17     sigClockEnable2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y15     sigCounter2_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y15     sigCounter2_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y16     sigCounter2_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y16     sigCounter2_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y16     sigCounter2_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y16     sigCounter2_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y15     sigCounter2_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y15     sigCounter2_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y10     sigCounter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Demo_DCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigClockEnable_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.890ns (28.317%)  route 2.253ns (71.683%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.635    -0.877    sigSystemClock
    SLICE_X64Y11         FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDCE (Prop_fdce_C_Q)         0.518    -0.359 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           1.006     0.647    sigCounter_reg[5]
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.771 f  sigClockEnable_i_6/O
                         net (fo=2, routed)           0.643     1.414    sigClockEnable_i_6_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I3_O)        0.124     1.538 f  sigClockEnable_i_3/O
                         net (fo=20, routed)          0.604     2.142    sigClockEnable_i_3_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     2.266 r  sigClockEnable_i_1/O
                         net (fo=1, routed)           0.000     2.266    sigClockEnable_i_1_n_0
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.512     3.517    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.094    
                         clock uncertainty           -0.074     4.020    
    SLICE_X65Y16         FDCE (Setup_fdce_C_D)        0.032     4.052    sigClockEnable_reg
  -------------------------------------------------------------------
                         required time                          4.052    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.572    sigDigitToDisplay_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.572    sigDigitToDisplay_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][2]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.572    sigDigitToDisplay_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.572    sigDigitToDisplay_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.588    sigDigitToDisplay_reg[3][0]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.588    sigDigitToDisplay_reg[3][1]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.588    sigDigitToDisplay_reg[3][2]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.588    sigDigitToDisplay_reg[3][3]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.646ns  (logic 0.831ns (31.403%)  route 1.815ns (68.597%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.532     6.765    sigDigitToDisplay[2]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X62Y18         FDRE (Setup_fdre_C_CE)      -0.205     8.812    sigDigitToDisplay_reg[3][0]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  2.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.587    -0.594    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigDigitToDisplay_reg[1][0]/Q
                         net (fo=6, routed)           0.178    -0.275    sigDigitToDisplay_reg[1]__0[0]
    SLICE_X63Y19         LUT2 (Prop_lut2_I0_O)        0.042    -0.233 r  sigDigitToDisplay[1][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    p_0_in__0[1]
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.856    -0.834    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][1]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.107    -0.413    sigDigitToDisplay_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.585    -0.596    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigDigitToDisplay_reg[2][0]/Q
                         net (fo=7, routed)           0.179    -0.276    sigDigitToDisplay_reg[2]__0[0]
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.042    -0.234 r  sigDigitToDisplay[2][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    p_0_in__1[1]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.853    -0.837    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.107    -0.415    sigDigitToDisplay_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[0][0]/Q
                         net (fo=6, routed)           0.179    -0.273    sigDigitToDisplay_reg[0]__0[0]
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.042    -0.231 r  sigDigitToDisplay[0][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    p_0_in[1]
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][1]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.107    -0.412    sigDigitToDisplay_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.585    -0.596    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigDigitToDisplay_reg[2][0]/Q
                         net (fo=7, routed)           0.181    -0.274    sigDigitToDisplay_reg[2]__0[0]
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.043    -0.231 r  sigDigitToDisplay[2][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    p_0_in__1[3]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.853    -0.837    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.107    -0.415    sigDigitToDisplay_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[0][0]/Q
                         net (fo=6, routed)           0.181    -0.271    sigDigitToDisplay_reg[0]__0[0]
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.043    -0.228 r  sigDigitToDisplay[0][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.228    p_0_in[3]
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][3]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.107    -0.412    sigDigitToDisplay_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.587    -0.594    sigSystemClock
    SLICE_X62Y19         FDRE                                         r  sigDigitToDisplay_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigDigitToDisplay_reg[1][2]/Q
                         net (fo=4, routed)           0.185    -0.269    sigDigitToDisplay_reg[1]__0[2]
    SLICE_X62Y19         LUT4 (Prop_lut4_I1_O)        0.042    -0.227 r  sigDigitToDisplay[1][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    p_0_in__0[3]
    SLICE_X62Y19         FDRE                                         r  sigDigitToDisplay_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.856    -0.834    sigSystemClock
    SLICE_X62Y19         FDRE                                         r  sigDigitToDisplay_reg[1][3]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.107    -0.413    sigDigitToDisplay_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[3][1]/Q
                         net (fo=5, routed)           0.185    -0.267    sigDigitToDisplay_reg[3]__0[1]
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.043    -0.224 r  sigDigitToDisplay[3][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    p_0_in__2[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.104    -0.415    sigDigitToDisplay_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[3][1]/Q
                         net (fo=5, routed)           0.196    -0.257    sigDigitToDisplay_reg[3]__0[1]
    SLICE_X62Y18         LUT3 (Prop_lut3_I1_O)        0.042    -0.215 r  sigDigitToDisplay[3][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    p_0_in__2[2]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.107    -0.412    sigDigitToDisplay_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.587    -0.594    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  sigDigitToDisplay_reg[1][0]/Q
                         net (fo=6, routed)           0.178    -0.275    sigDigitToDisplay_reg[1]__0[0]
    SLICE_X63Y19         LUT1 (Prop_lut1_I0_O)        0.045    -0.230 r  sigDigitToDisplay[1][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    p_0_in__0[0]
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.856    -0.834    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.091    -0.429    sigDigitToDisplay_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.585    -0.596    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  sigDigitToDisplay_reg[2][0]/Q
                         net (fo=7, routed)           0.179    -0.276    sigDigitToDisplay_reg[2]__0[0]
    SLICE_X61Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  sigDigitToDisplay[2][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    p_0_in__1[0]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.853    -0.837    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.091    -0.431    sigDigitToDisplay_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigClockEnable_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.890ns (28.317%)  route 2.253ns (71.683%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.635    -0.877    sigSystemClock
    SLICE_X64Y11         FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDCE (Prop_fdce_C_Q)         0.518    -0.359 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           1.006     0.647    sigCounter_reg[5]
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.771 f  sigClockEnable_i_6/O
                         net (fo=2, routed)           0.643     1.414    sigClockEnable_i_6_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I3_O)        0.124     1.538 f  sigClockEnable_i_3/O
                         net (fo=20, routed)          0.604     2.142    sigClockEnable_i_3_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     2.266 r  sigClockEnable_i_1/O
                         net (fo=1, routed)           0.000     2.266    sigClockEnable_i_1_n_0
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.512     3.517    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.094    
                         clock uncertainty           -0.074     4.020    
    SLICE_X65Y16         FDCE (Setup_fdce_C_D)        0.032     4.052    sigClockEnable_reg
  -------------------------------------------------------------------
                         required time                          4.052    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.572    sigDigitToDisplay_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.572    sigDigitToDisplay_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][2]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.572    sigDigitToDisplay_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.663ns  (logic 0.831ns (31.210%)  route 1.832ns (68.790%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.549     6.781    sigDigitToDisplay[2]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.507     8.512    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/C
                         clock pessimism              0.564     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429     8.572    sigDigitToDisplay_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.588    sigDigitToDisplay_reg[3][0]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.588    sigDigitToDisplay_reg[3][1]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.588    sigDigitToDisplay_reg[3][2]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.644ns  (logic 0.831ns (31.430%)  route 1.813ns (68.570%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.332     6.105    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.229 r  sigDigitToDisplay[3][3]_i_1/O
                         net (fo=4, routed)           0.533     6.762    sigDigitToDisplay[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429     8.588    sigDigitToDisplay_reg[3][3]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.646ns  (logic 0.831ns (31.403%)  route 1.815ns (68.597%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.630     4.118    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.459     4.577 r  sigClockEnable_reg/Q
                         net (fo=5, routed)           0.434     5.012    sigClockEnable
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.124     5.136 r  sigDigitToDisplay[0][3]_i_1/O
                         net (fo=9, routed)           0.513     5.649    sigDigitToDisplay[0][3]_i_1_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.773 r  sigDigitToDisplay[1][3]_i_1/O
                         net (fo=10, routed)          0.335     6.108    sigDigitToDisplay[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.232 r  sigDigitToDisplay[2][3]_i_1/O
                         net (fo=8, routed)           0.532     6.765    sigDigitToDisplay[2]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          1.509     8.514    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][0]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X62Y18         FDRE (Setup_fdre_C_CE)      -0.205     8.812    sigDigitToDisplay_reg[3][0]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  2.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.587    -0.594    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigDigitToDisplay_reg[1][0]/Q
                         net (fo=6, routed)           0.178    -0.275    sigDigitToDisplay_reg[1]__0[0]
    SLICE_X63Y19         LUT2 (Prop_lut2_I0_O)        0.042    -0.233 r  sigDigitToDisplay[1][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    p_0_in__0[1]
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.856    -0.834    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][1]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.107    -0.413    sigDigitToDisplay_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.585    -0.596    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigDigitToDisplay_reg[2][0]/Q
                         net (fo=7, routed)           0.179    -0.276    sigDigitToDisplay_reg[2]__0[0]
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.042    -0.234 r  sigDigitToDisplay[2][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    p_0_in__1[1]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.853    -0.837    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][1]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.107    -0.415    sigDigitToDisplay_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[0][0]/Q
                         net (fo=6, routed)           0.179    -0.273    sigDigitToDisplay_reg[0]__0[0]
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.042    -0.231 r  sigDigitToDisplay[0][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    p_0_in[1]
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][1]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.107    -0.412    sigDigitToDisplay_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.585    -0.596    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigDigitToDisplay_reg[2][0]/Q
                         net (fo=7, routed)           0.181    -0.274    sigDigitToDisplay_reg[2]__0[0]
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.043    -0.231 r  sigDigitToDisplay[2][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    p_0_in__1[3]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.853    -0.837    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][3]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.107    -0.415    sigDigitToDisplay_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[0][0]/Q
                         net (fo=6, routed)           0.181    -0.271    sigDigitToDisplay_reg[0]__0[0]
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.043    -0.228 r  sigDigitToDisplay[0][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.228    p_0_in[3]
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X63Y18         FDRE                                         r  sigDigitToDisplay_reg[0][3]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.107    -0.412    sigDigitToDisplay_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.587    -0.594    sigSystemClock
    SLICE_X62Y19         FDRE                                         r  sigDigitToDisplay_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigDigitToDisplay_reg[1][2]/Q
                         net (fo=4, routed)           0.185    -0.269    sigDigitToDisplay_reg[1]__0[2]
    SLICE_X62Y19         LUT4 (Prop_lut4_I1_O)        0.042    -0.227 r  sigDigitToDisplay[1][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    p_0_in__0[3]
    SLICE_X62Y19         FDRE                                         r  sigDigitToDisplay_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.856    -0.834    sigSystemClock
    SLICE_X62Y19         FDRE                                         r  sigDigitToDisplay_reg[1][3]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.107    -0.413    sigDigitToDisplay_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[3][1]/Q
                         net (fo=5, routed)           0.185    -0.267    sigDigitToDisplay_reg[3]__0[1]
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.043    -0.224 r  sigDigitToDisplay[3][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    p_0_in__2[3]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][3]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.104    -0.415    sigDigitToDisplay_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.588    -0.593    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigDigitToDisplay_reg[3][1]/Q
                         net (fo=5, routed)           0.196    -0.257    sigDigitToDisplay_reg[3]__0[1]
    SLICE_X62Y18         LUT3 (Prop_lut3_I1_O)        0.042    -0.215 r  sigDigitToDisplay[3][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    p_0_in__2[2]
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.857    -0.833    sigSystemClock
    SLICE_X62Y18         FDRE                                         r  sigDigitToDisplay_reg[3][2]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.107    -0.412    sigDigitToDisplay_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.587    -0.594    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  sigDigitToDisplay_reg[1][0]/Q
                         net (fo=6, routed)           0.178    -0.275    sigDigitToDisplay_reg[1]__0[0]
    SLICE_X63Y19         LUT1 (Prop_lut1_I0_O)        0.045    -0.230 r  sigDigitToDisplay[1][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    p_0_in__0[0]
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.856    -0.834    sigSystemClock
    SLICE_X63Y19         FDRE                                         r  sigDigitToDisplay_reg[1][0]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.091    -0.429    sigDigitToDisplay_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sigDigitToDisplay_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDigitToDisplay_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.585    -0.596    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  sigDigitToDisplay_reg[2][0]/Q
                         net (fo=7, routed)           0.179    -0.276    sigDigitToDisplay_reg[2]__0[0]
    SLICE_X61Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  sigDigitToDisplay[2][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    p_0_in__1[0]
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=65, routed)          0.853    -0.837    sigSystemClock
    SLICE_X61Y20         FDRE                                         r  sigDigitToDisplay_reg[2][0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.091    -0.431    sigDigitToDisplay_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.200    





