Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 318661ae73584b42afbf65543ce1c465 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project_screentest_behav xil_defaultlib.project_screentest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port reset [E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/imports/lol/accelerometer.sv:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port pc [E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/new/top.sv:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port mem_addr [E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/new/memIO.sv:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port wd [E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/new/memIO.sv:45]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sound_val [E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/new/memIO.sv:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port lights_val [E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/new/memIO.sv:70]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port charcode [E:/Vivado/Projects/ProjectA/ProjectA.srcs/sources_1/imports/sources_1/new/top.sv:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.math_real
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.programcounter
Compiling module xil_defaultlib.register_file(Nloc=32,Dbits=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.ALU(N=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(Nloc=128,Dbits=32,initfile=...
Compiling module xil_defaultlib.dmem(Nloc=16,Dbits=32,initfile="...
Compiling module xil_defaultlib.screenmem(Nloc=1200,Dbits=4,init...
Compiling architecture behavioral of entity xil_defaultlib.SPI_If [spi_if_default]
Compiling architecture behavioral of entity xil_defaultlib.ADXL362Ctrl [\ADXL362Ctrl(update_frequency_hz...]
Compiling architecture behavioral of entity xil_defaultlib.AccelArithmetics [\AccelArithmetics(acc_x_y_max="0...]
Compiling architecture behavioral of entity xil_defaultlib.AccelerometerCtl [accelerometerctl_default]
Compiling module xil_defaultlib.accelerometer
Compiling module xil_defaultlib.sound_reg
Compiling module xil_defaultlib.montek_sound_Nexys4
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.LED_reg
Compiling module xil_defaultlib.memIO(dmem_init="E:/Vivado/Proje...
Compiling module xil_defaultlib.xycounter(width=800,height=525)
Compiling module xil_defaultlib.vgatimer
Compiling module xil_defaultlib.bitmapmem(Nloc=1024,Dbits=12,ini...
Compiling module xil_defaultlib.vgadisplaydriver(bmem_init="E:/V...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck_nopause
Compiling module xil_defaultlib.project_screentest
Compiling module xil_defaultlib.glbl
Built simulation snapshot project_screentest_behav
