// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module keccak_absorb (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_address0,
        s_ce0,
        s_we0,
        s_d0,
        s_q0,
        s_address1,
        s_ce1,
        s_we1,
        s_d1,
        s_q1,
        m_address0,
        m_ce0,
        m_q0,
        m_address1,
        m_ce1,
        m_q1,
        mlen
);

parameter    ap_ST_fsm_state1 = 36'd1;
parameter    ap_ST_fsm_state2 = 36'd2;
parameter    ap_ST_fsm_state3 = 36'd4;
parameter    ap_ST_fsm_state4 = 36'd8;
parameter    ap_ST_fsm_state5 = 36'd16;
parameter    ap_ST_fsm_state6 = 36'd32;
parameter    ap_ST_fsm_state7 = 36'd64;
parameter    ap_ST_fsm_state8 = 36'd128;
parameter    ap_ST_fsm_state9 = 36'd256;
parameter    ap_ST_fsm_state10 = 36'd512;
parameter    ap_ST_fsm_state11 = 36'd1024;
parameter    ap_ST_fsm_state12 = 36'd2048;
parameter    ap_ST_fsm_state13 = 36'd4096;
parameter    ap_ST_fsm_state14 = 36'd8192;
parameter    ap_ST_fsm_state15 = 36'd16384;
parameter    ap_ST_fsm_state16 = 36'd32768;
parameter    ap_ST_fsm_state17 = 36'd65536;
parameter    ap_ST_fsm_state18 = 36'd131072;
parameter    ap_ST_fsm_state19 = 36'd262144;
parameter    ap_ST_fsm_state20 = 36'd524288;
parameter    ap_ST_fsm_state21 = 36'd1048576;
parameter    ap_ST_fsm_state22 = 36'd2097152;
parameter    ap_ST_fsm_state23 = 36'd4194304;
parameter    ap_ST_fsm_state24 = 36'd8388608;
parameter    ap_ST_fsm_state25 = 36'd16777216;
parameter    ap_ST_fsm_state26 = 36'd33554432;
parameter    ap_ST_fsm_state27 = 36'd67108864;
parameter    ap_ST_fsm_state28 = 36'd134217728;
parameter    ap_ST_fsm_state29 = 36'd268435456;
parameter    ap_ST_fsm_state30 = 36'd536870912;
parameter    ap_ST_fsm_state31 = 36'd1073741824;
parameter    ap_ST_fsm_state32 = 36'd2147483648;
parameter    ap_ST_fsm_state33 = 36'd4294967296;
parameter    ap_ST_fsm_state34 = 36'd8589934592;
parameter    ap_ST_fsm_state35 = 36'd17179869184;
parameter    ap_ST_fsm_state36 = 36'd34359738368;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] s_address0;
output   s_ce0;
output   s_we0;
output  [63:0] s_d0;
input  [63:0] s_q0;
output  [4:0] s_address1;
output   s_ce1;
output   s_we1;
output  [63:0] s_d1;
input  [63:0] s_q1;
output  [11:0] m_address0;
output   m_ce0;
input  [7:0] m_q0;
output  [11:0] m_address1;
output   m_ce1;
input  [7:0] m_q1;
input  [63:0] mlen;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] s_address0;
reg s_ce0;
reg s_we0;
reg[63:0] s_d0;
reg[4:0] s_address1;
reg s_ce1;
reg s_we1;
reg[63:0] s_d1;
reg[11:0] m_address0;
reg m_ce0;
reg[11:0] m_address1;
reg m_ce1;

(* fsm_encoding = "none" *) reg   [35:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] indvarinc_fu_744_p2;
wire    ap_CS_fsm_state2;
wire   [7:0] ff_fu_761_p1;
wire    ap_CS_fsm_state14;
wire   [13:0] tmp_11_fu_764_p1;
reg   [13:0] tmp_11_reg_1253;
wire    ap_CS_fsm_state15;
wire   [4:0] i_3_fu_785_p2;
reg   [4:0] i_3_reg_1266;
wire    ap_CS_fsm_state16;
wire   [13:0] sum7_fu_803_p2;
reg   [13:0] sum7_reg_1271;
wire   [0:0] tmp_9_fu_779_p2;
reg   [4:0] s_addr_13_reg_1291;
wire   [63:0] p_rec_fu_824_p2;
reg   [63:0] p_rec_reg_1297;
wire   [7:0] ff_1_fu_830_p2;
reg   [7:0] ff_1_reg_1302;
reg   [7:0] m_load_2_reg_1307;
wire    ap_CS_fsm_state17;
reg   [7:0] m_load_3_reg_1312;
reg   [7:0] m_load_4_reg_1327;
wire    ap_CS_fsm_state18;
reg   [7:0] m_load_5_reg_1332;
reg   [7:0] m_load_6_reg_1347;
wire    ap_CS_fsm_state19;
reg   [7:0] m_load_7_reg_1352;
wire   [63:0] mlen_assign_fu_917_p2;
wire    ap_CS_fsm_state21;
wire    grp_KeccakF1600_StatePer_fu_736_ap_ready;
wire    grp_KeccakF1600_StatePer_fu_736_ap_done;
wire   [63:0] i_2_cast_fu_927_p1;
reg   [63:0] i_2_cast_reg_1372;
wire    ap_CS_fsm_state22;
wire   [0:0] exitcond_fu_931_p2;
reg   [0:0] exitcond_reg_1377;
wire   [63:0] tmp_14_cast_fu_957_p1;
reg   [63:0] tmp_14_cast_reg_1386;
wire    ap_CS_fsm_state23;
wire   [0:0] exitcond_1_fu_961_p2;
wire   [7:0] tmp_14_1_fu_977_p2;
reg   [7:0] tmp_14_1_reg_1399;
wire   [7:0] t_addr_3_reg_1404;
wire    ap_CS_fsm_state26;
wire   [0:0] tmp_3_fu_995_p2;
reg   [0:0] tmp_3_reg_1409;
wire    ap_CS_fsm_state28;
wire   [7:0] tmp_6_fu_1001_p3;
reg   [7:0] tmp_6_reg_1413;
reg   [4:0] s_addr_26_reg_1433;
wire   [7:0] t_q0;
reg   [7:0] t_load_1_reg_1439;
wire    ap_CS_fsm_state29;
wire   [7:0] t_q1;
reg   [7:0] t_load_2_reg_1444;
reg   [7:0] t_load_3_reg_1459;
wire    ap_CS_fsm_state30;
reg   [7:0] t_load_4_reg_1464;
reg   [7:0] t_load_5_reg_1479;
wire    ap_CS_fsm_state31;
reg   [7:0] t_load_6_reg_1484;
wire   [7:0] tmp_16_1_fu_1123_p3;
reg   [7:0] tmp_16_1_reg_1502;
wire    ap_CS_fsm_state32;
wire   [0:0] tmp_15_1_fu_1117_p2;
reg   [4:0] s_addr_27_reg_1522;
wire   [4:0] i_7_1_fu_1147_p2;
reg   [4:0] i_7_1_reg_1528;
reg   [7:0] t_load_9_reg_1533;
wire    ap_CS_fsm_state33;
reg   [7:0] t_load_10_reg_1538;
reg   [7:0] t_load_11_reg_1553;
wire    ap_CS_fsm_state34;
reg   [7:0] t_load_12_reg_1558;
reg   [7:0] t_load_13_reg_1573;
wire    ap_CS_fsm_state35;
reg   [7:0] t_load_14_reg_1578;
reg   [7:0] t_address0;
reg    t_ce0;
reg    t_we0;
reg   [7:0] t_d0;
reg   [7:0] t_address1;
reg    t_ce1;
wire    grp_KeccakF1600_StatePer_fu_736_ap_start;
wire    grp_KeccakF1600_StatePer_fu_736_ap_idle;
wire   [4:0] grp_KeccakF1600_StatePer_fu_736_state_address0;
wire    grp_KeccakF1600_StatePer_fu_736_state_ce0;
wire    grp_KeccakF1600_StatePer_fu_736_state_we0;
wire   [63:0] grp_KeccakF1600_StatePer_fu_736_state_d0;
wire   [4:0] grp_KeccakF1600_StatePer_fu_736_state_address1;
wire    grp_KeccakF1600_StatePer_fu_736_state_ce1;
wire    grp_KeccakF1600_StatePer_fu_736_state_we1;
wire   [63:0] grp_KeccakF1600_StatePer_fu_736_state_d1;
reg   [7:0] invdar_reg_657;
wire   [0:0] tmp_s_fu_755_p2;
reg   [63:0] i_reg_668;
reg   [63:0] p_0_rec_reg_679;
reg   [7:0] ff1_reg_691;
reg   [4:0] i_1_reg_701;
wire   [0:0] tmp_8_fu_768_p2;
wire    ap_CS_fsm_state20;
reg   [7:0] i_2_reg_712;
wire    ap_CS_fsm_state24;
reg   [4:0] i_s_reg_724;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state36;
reg    grp_KeccakF1600_StatePer_fu_736_ap_start_reg;
wire   [63:0] tmp_fu_750_p1;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire   [63:0] sum7_cast_fu_808_p1;
wire   [63:0] sum_1_i_cast_fu_819_p1;
wire   [63:0] i_1_cast8_fu_774_p1;
wire   [63:0] sum_2_i_cast_fu_841_p1;
wire   [63:0] sum_3_i_cast_fu_851_p1;
wire   [63:0] sum_4_i_cast_fu_861_p1;
wire   [63:0] sum_5_i_cast_fu_871_p1;
wire   [63:0] sum_6_i_cast_fu_881_p1;
wire   [63:0] sum_7_i_cast_fu_891_p1;
wire   [63:0] sum9_cast_fu_942_p1;
wire   [63:0] sum9_1_cast_fu_972_p1;
wire    ap_CS_fsm_state25;
wire   [63:0] tmp_6_cast_fu_1009_p1;
wire   [63:0] sum_1_i1_cast_fu_1020_p1;
wire   [63:0] i_cast4_fu_990_p1;
wire   [63:0] sum_2_i1_cast_fu_1030_p1;
wire   [63:0] sum_3_i1_cast_fu_1040_p1;
wire   [63:0] sum_4_i1_cast_fu_1050_p1;
wire   [63:0] sum_5_i1_cast_fu_1060_p1;
wire   [63:0] sum_6_i1_cast_fu_1070_p1;
wire   [63:0] sum_7_i1_cast_fu_1080_p1;
wire   [63:0] tmp_16_1_cast_fu_1131_p1;
wire   [63:0] sum_1_i2_cast_fu_1142_p1;
wire   [63:0] i_7_cast2_fu_1112_p1;
wire   [63:0] sum_2_i2_cast_fu_1158_p1;
wire   [63:0] sum_3_i2_cast_fu_1168_p1;
wire   [63:0] sum_4_i2_cast_fu_1178_p1;
wire   [63:0] sum_5_i2_cast_fu_1188_p1;
wire   [63:0] sum_6_i2_cast_fu_1198_p1;
wire   [63:0] sum_7_i2_cast_fu_1208_p1;
wire   [7:0] tmp_5_fu_983_p2;
wire   [63:0] tmp_4_fu_910_p2;
wire   [63:0] tmp_7_fu_1099_p2;
wire   [63:0] tmp_18_1_fu_1227_p2;
wire   [7:0] tmp_2_fu_791_p3;
wire   [13:0] tmp_2_cast_fu_799_p1;
wire   [13:0] sum_1_i_fu_813_p2;
wire   [13:0] sum_2_i_fu_836_p2;
wire   [13:0] sum_3_i_fu_846_p2;
wire   [13:0] sum_4_i_fu_856_p2;
wire   [13:0] sum_5_i_fu_866_p2;
wire   [13:0] sum_6_i_fu_876_p2;
wire   [13:0] sum_7_i_fu_886_p2;
wire   [63:0] r_1_7_i_fu_896_p9;
wire   [13:0] i_2_cast6_fu_923_p1;
wire   [13:0] sum9_fu_937_p2;
wire   [7:0] tmp_14_s_fu_947_p2;
wire   [13:0] tmp_14_cast5_fu_953_p1;
wire   [13:0] sum9_1_fu_967_p2;
wire   [7:0] sum_1_i1_fu_1014_p2;
wire   [7:0] sum_2_i1_fu_1025_p2;
wire   [7:0] sum_3_i1_fu_1035_p2;
wire   [7:0] sum_4_i1_fu_1045_p2;
wire   [7:0] sum_5_i1_fu_1055_p2;
wire   [7:0] sum_6_i1_fu_1065_p2;
wire   [7:0] sum_7_i1_fu_1075_p2;
wire   [63:0] r_1_7_i1_fu_1085_p9;
wire   [4:0] i_7_s_fu_1106_p2;
wire   [7:0] sum_1_i2_fu_1136_p2;
wire   [7:0] sum_2_i2_fu_1153_p2;
wire   [7:0] sum_3_i2_fu_1163_p2;
wire   [7:0] sum_4_i2_fu_1173_p2;
wire   [7:0] sum_5_i2_fu_1183_p2;
wire   [7:0] sum_6_i2_fu_1193_p2;
wire   [7:0] sum_7_i2_fu_1203_p2;
wire   [63:0] r_1_7_i2_fu_1213_p9;
reg   [35:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 36'd1;
#0 grp_KeccakF1600_StatePer_fu_736_ap_start_reg = 1'b0;
end

keccak_absorb_t #(
    .DataWidth( 8 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
t_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(t_address0),
    .ce0(t_ce0),
    .we0(t_we0),
    .d0(t_d0),
    .q0(t_q0),
    .address1(t_address1),
    .ce1(t_ce1),
    .q1(t_q1)
);

KeccakF1600_StatePer grp_KeccakF1600_StatePer_fu_736(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_KeccakF1600_StatePer_fu_736_ap_start),
    .ap_done(grp_KeccakF1600_StatePer_fu_736_ap_done),
    .ap_idle(grp_KeccakF1600_StatePer_fu_736_ap_idle),
    .ap_ready(grp_KeccakF1600_StatePer_fu_736_ap_ready),
    .state_address0(grp_KeccakF1600_StatePer_fu_736_state_address0),
    .state_ce0(grp_KeccakF1600_StatePer_fu_736_state_ce0),
    .state_we0(grp_KeccakF1600_StatePer_fu_736_state_we0),
    .state_d0(grp_KeccakF1600_StatePer_fu_736_state_d0),
    .state_q0(s_q0),
    .state_address1(grp_KeccakF1600_StatePer_fu_736_state_address1),
    .state_ce1(grp_KeccakF1600_StatePer_fu_736_state_ce1),
    .state_we1(grp_KeccakF1600_StatePer_fu_736_state_we1),
    .state_d1(grp_KeccakF1600_StatePer_fu_736_state_d1),
    .state_q1(s_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_KeccakF1600_StatePer_fu_736_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state16) & (tmp_9_fu_779_p2 == 1'd1))) begin
            grp_KeccakF1600_StatePer_fu_736_ap_start_reg <= 1'b1;
        end else if ((grp_KeccakF1600_StatePer_fu_736_ap_ready == 1'b1)) begin
            grp_KeccakF1600_StatePer_fu_736_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ff1_reg_691 <= ff_fu_761_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (grp_KeccakF1600_StatePer_fu_736_ap_done == 1'b1))) begin
        ff1_reg_691 <= ff_1_reg_1302;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        i_1_reg_701 <= i_3_reg_1266;
    end else if (((1'b1 == ap_CS_fsm_state15) & (tmp_8_fu_768_p2 == 1'd1))) begin
        i_1_reg_701 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (tmp_8_fu_768_p2 == 1'd0))) begin
        i_2_reg_712 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        i_2_reg_712 <= tmp_14_1_reg_1399;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        i_reg_668 <= mlen;
    end else if (((1'b1 == ap_CS_fsm_state21) & (grp_KeccakF1600_StatePer_fu_736_ap_done == 1'b1))) begin
        i_reg_668 <= mlen_assign_fu_917_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        i_s_reg_724 <= i_7_1_reg_1528;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        i_s_reg_724 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_s_fu_755_p2 == 1'd0))) begin
        invdar_reg_657 <= indvarinc_fu_744_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        invdar_reg_657 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_0_rec_reg_679 <= 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state21) & (grp_KeccakF1600_StatePer_fu_736_ap_done == 1'b1))) begin
        p_0_rec_reg_679 <= p_rec_reg_1297;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        exitcond_reg_1377 <= exitcond_fu_931_p2;
        i_2_cast_reg_1372[7 : 0] <= i_2_cast_fu_927_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (tmp_9_fu_779_p2 == 1'd1))) begin
        ff_1_reg_1302 <= ff_1_fu_830_p2;
        p_rec_reg_1297 <= p_rec_fu_824_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        i_3_reg_1266 <= i_3_fu_785_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) & (tmp_15_1_fu_1117_p2 == 1'd0) & (tmp_3_reg_1409 == 1'd0))) begin
        i_7_1_reg_1528 <= i_7_1_fu_1147_p2;
        s_addr_27_reg_1522[4 : 1] <= i_7_cast2_fu_1112_p1[4 : 1];
        tmp_16_1_reg_1502[7 : 4] <= tmp_16_1_fu_1123_p3[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        m_load_2_reg_1307 <= m_q0;
        m_load_3_reg_1312 <= m_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        m_load_4_reg_1327 <= m_q0;
        m_load_5_reg_1332 <= m_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        m_load_6_reg_1347 <= m_q0;
        m_load_7_reg_1352 <= m_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (tmp_9_fu_779_p2 == 1'd0))) begin
        s_addr_13_reg_1291 <= i_1_cast8_fu_774_p1;
        sum7_reg_1271 <= sum7_fu_803_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (tmp_3_fu_995_p2 == 1'd0))) begin
        s_addr_26_reg_1433 <= i_cast4_fu_990_p1;
        tmp_6_reg_1413[7 : 3] <= tmp_6_fu_1001_p3[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        t_load_10_reg_1538 <= t_q0;
        t_load_9_reg_1533 <= t_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        t_load_11_reg_1553 <= t_q1;
        t_load_12_reg_1558 <= t_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        t_load_13_reg_1573 <= t_q1;
        t_load_14_reg_1578 <= t_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        t_load_1_reg_1439 <= t_q0;
        t_load_2_reg_1444 <= t_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        t_load_3_reg_1459 <= t_q1;
        t_load_4_reg_1464 <= t_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        t_load_5_reg_1479 <= t_q1;
        t_load_6_reg_1484 <= t_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tmp_11_reg_1253 <= tmp_11_fu_764_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & (exitcond_1_fu_961_p2 == 1'd0) & (exitcond_reg_1377 == 1'd0))) begin
        tmp_14_1_reg_1399 <= tmp_14_1_fu_977_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & (exitcond_reg_1377 == 1'd0))) begin
        tmp_14_cast_reg_1386[7 : 1] <= tmp_14_cast_fu_957_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_3_reg_1409 <= tmp_3_fu_995_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state32) & ((tmp_15_1_fu_1117_p2 == 1'd1) | (tmp_3_reg_1409 == 1'd1))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & ((tmp_15_1_fu_1117_p2 == 1'd1) | (tmp_3_reg_1409 == 1'd1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        m_address0 = sum9_cast_fu_942_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        m_address0 = sum_6_i_cast_fu_881_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        m_address0 = sum_4_i_cast_fu_861_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        m_address0 = sum_2_i_cast_fu_841_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        m_address0 = sum7_cast_fu_808_p1;
    end else begin
        m_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        m_address1 = sum9_1_cast_fu_972_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        m_address1 = sum_7_i_cast_fu_891_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        m_address1 = sum_5_i_cast_fu_871_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        m_address1 = sum_3_i_cast_fu_851_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        m_address1 = sum_1_i_cast_fu_819_p1;
    end else begin
        m_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_ce0 = 1'b1;
    end else begin
        m_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_ce1 = 1'b1;
    end else begin
        m_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        s_address0 = s_addr_27_reg_1522;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        s_address0 = s_addr_26_reg_1433;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        s_address0 = s_addr_13_reg_1291;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        s_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        s_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        s_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        s_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        s_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        s_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        s_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        s_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        s_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        s_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        s_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        s_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        s_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        s_address0 = grp_KeccakF1600_StatePer_fu_736_state_address0;
    end else begin
        s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        s_address1 = s_addr_27_reg_1522;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        s_address1 = s_addr_26_reg_1433;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        s_address1 = s_addr_13_reg_1291;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        s_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        s_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        s_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        s_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        s_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        s_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        s_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        s_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        s_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        s_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        s_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        s_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        s_address1 = grp_KeccakF1600_StatePer_fu_736_state_address1;
    end else begin
        s_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state32))) begin
        s_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        s_ce0 = grp_KeccakF1600_StatePer_fu_736_state_ce0;
    end else begin
        s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state19))) begin
        s_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        s_ce1 = grp_KeccakF1600_StatePer_fu_736_state_ce1;
    end else begin
        s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        s_d0 = tmp_18_1_fu_1227_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        s_d0 = tmp_7_fu_1099_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        s_d0 = tmp_4_fu_910_p2;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        s_d0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        s_d0 = grp_KeccakF1600_StatePer_fu_736_state_d0;
    end else begin
        s_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        s_d1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        s_d1 = grp_KeccakF1600_StatePer_fu_736_state_d1;
    end else begin
        s_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state2) & (tmp_s_fu_755_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state32) & (tmp_3_reg_1409 == 1'd0)))) begin
        s_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        s_we0 = grp_KeccakF1600_StatePer_fu_736_state_we0;
    end else begin
        s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        s_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        s_we1 = grp_KeccakF1600_StatePer_fu_736_state_we1;
    end else begin
        s_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        t_address0 = sum_7_i2_cast_fu_1208_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        t_address0 = sum_5_i2_cast_fu_1188_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        t_address0 = sum_3_i2_cast_fu_1168_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        t_address0 = sum_1_i2_cast_fu_1142_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        t_address0 = sum_7_i1_cast_fu_1080_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        t_address0 = sum_5_i1_cast_fu_1060_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        t_address0 = sum_3_i1_cast_fu_1040_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        t_address0 = tmp_6_cast_fu_1009_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        t_address0 = t_addr_3_reg_1404;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        t_address0 = 64'd135;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        t_address0 = i_reg_668;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        t_address0 = tmp_14_cast_reg_1386;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        t_address0 = i_2_cast_reg_1372;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        t_address0 = tmp_fu_750_p1;
    end else begin
        t_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        t_address1 = sum_6_i2_cast_fu_1198_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        t_address1 = sum_4_i2_cast_fu_1178_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        t_address1 = sum_2_i2_cast_fu_1158_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        t_address1 = tmp_16_1_cast_fu_1131_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        t_address1 = sum_6_i1_cast_fu_1070_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        t_address1 = sum_4_i1_cast_fu_1050_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        t_address1 = sum_2_i1_cast_fu_1030_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        t_address1 = sum_1_i1_cast_fu_1020_p1;
    end else begin
        t_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        t_ce0 = 1'b1;
    end else begin
        t_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        t_ce1 = 1'b1;
    end else begin
        t_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        t_d0 = tmp_5_fu_983_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        t_d0 = 8'd6;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        t_d0 = m_q1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        t_d0 = m_q0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        t_d0 = 8'd0;
    end else begin
        t_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state23) & (exitcond_reg_1377 == 1'd0)))) begin
        t_we0 = 1'b1;
    end else begin
        t_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (tmp_s_fu_755_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (tmp_8_fu_768_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (tmp_9_fu_779_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (grp_KeccakF1600_StatePer_fu_736_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & ((exitcond_1_fu_961_p2 == 1'd1) | (exitcond_reg_1377 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (tmp_3_fu_995_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & ((tmp_15_1_fu_1117_p2 == 1'd1) | (tmp_3_reg_1409 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign exitcond_1_fu_961_p2 = ((tmp_14_cast_fu_957_p1 == i_reg_668) ? 1'b1 : 1'b0);

assign exitcond_fu_931_p2 = ((i_2_cast_fu_927_p1 == i_reg_668) ? 1'b1 : 1'b0);

assign ff_1_fu_830_p2 = (ff1_reg_691 + 8'd120);

assign ff_fu_761_p1 = mlen[7:0];

assign grp_KeccakF1600_StatePer_fu_736_ap_start = grp_KeccakF1600_StatePer_fu_736_ap_start_reg;

assign i_1_cast8_fu_774_p1 = i_1_reg_701;

assign i_2_cast6_fu_923_p1 = i_2_reg_712;

assign i_2_cast_fu_927_p1 = i_2_reg_712;

assign i_3_fu_785_p2 = (i_1_reg_701 + 5'd1);

assign i_7_1_fu_1147_p2 = (i_s_reg_724 + 5'd2);

assign i_7_cast2_fu_1112_p1 = i_7_s_fu_1106_p2;

assign i_7_s_fu_1106_p2 = (i_s_reg_724 | 5'd1);

assign i_cast4_fu_990_p1 = i_s_reg_724;

assign indvarinc_fu_744_p2 = (invdar_reg_657 + 8'd1);

assign mlen_assign_fu_917_p2 = ($signed(i_reg_668) + $signed(64'd18446744073709551480));

assign p_rec_fu_824_p2 = (p_0_rec_reg_679 + 64'd136);

assign r_1_7_i1_fu_1085_p9 = {{{{{{{{t_q0}, {t_q1}}, {t_load_6_reg_1484}}, {t_load_5_reg_1479}}, {t_load_4_reg_1464}}, {t_load_3_reg_1459}}, {t_load_2_reg_1444}}, {t_load_1_reg_1439}};

assign r_1_7_i2_fu_1213_p9 = {{{{{{{{t_q0}, {t_q1}}, {t_load_14_reg_1578}}, {t_load_13_reg_1573}}, {t_load_12_reg_1558}}, {t_load_11_reg_1553}}, {t_load_10_reg_1538}}, {t_load_9_reg_1533}};

assign r_1_7_i_fu_896_p9 = {{{{{{{{m_q1}, {m_q0}}, {m_load_7_reg_1352}}, {m_load_6_reg_1347}}, {m_load_5_reg_1332}}, {m_load_4_reg_1327}}, {m_load_3_reg_1312}}, {m_load_2_reg_1307}};

assign sum7_cast_fu_808_p1 = sum7_fu_803_p2;

assign sum7_fu_803_p2 = (tmp_11_reg_1253 + tmp_2_cast_fu_799_p1);

assign sum9_1_cast_fu_972_p1 = sum9_1_fu_967_p2;

assign sum9_1_fu_967_p2 = (tmp_14_cast5_fu_953_p1 + tmp_11_reg_1253);

assign sum9_cast_fu_942_p1 = sum9_fu_937_p2;

assign sum9_fu_937_p2 = (i_2_cast6_fu_923_p1 + tmp_11_reg_1253);

assign sum_1_i1_cast_fu_1020_p1 = sum_1_i1_fu_1014_p2;

assign sum_1_i1_fu_1014_p2 = (tmp_6_fu_1001_p3 | 8'd1);

assign sum_1_i2_cast_fu_1142_p1 = sum_1_i2_fu_1136_p2;

assign sum_1_i2_fu_1136_p2 = (tmp_16_1_fu_1123_p3 | 8'd1);

assign sum_1_i_cast_fu_819_p1 = sum_1_i_fu_813_p2;

assign sum_1_i_fu_813_p2 = (sum7_fu_803_p2 | 14'd1);

assign sum_2_i1_cast_fu_1030_p1 = sum_2_i1_fu_1025_p2;

assign sum_2_i1_fu_1025_p2 = (tmp_6_reg_1413 | 8'd2);

assign sum_2_i2_cast_fu_1158_p1 = sum_2_i2_fu_1153_p2;

assign sum_2_i2_fu_1153_p2 = (tmp_16_1_reg_1502 | 8'd2);

assign sum_2_i_cast_fu_841_p1 = sum_2_i_fu_836_p2;

assign sum_2_i_fu_836_p2 = (sum7_reg_1271 | 14'd2);

assign sum_3_i1_cast_fu_1040_p1 = sum_3_i1_fu_1035_p2;

assign sum_3_i1_fu_1035_p2 = (tmp_6_reg_1413 | 8'd3);

assign sum_3_i2_cast_fu_1168_p1 = sum_3_i2_fu_1163_p2;

assign sum_3_i2_fu_1163_p2 = (tmp_16_1_reg_1502 | 8'd3);

assign sum_3_i_cast_fu_851_p1 = sum_3_i_fu_846_p2;

assign sum_3_i_fu_846_p2 = (sum7_reg_1271 | 14'd3);

assign sum_4_i1_cast_fu_1050_p1 = sum_4_i1_fu_1045_p2;

assign sum_4_i1_fu_1045_p2 = (tmp_6_reg_1413 | 8'd4);

assign sum_4_i2_cast_fu_1178_p1 = sum_4_i2_fu_1173_p2;

assign sum_4_i2_fu_1173_p2 = (tmp_16_1_reg_1502 | 8'd4);

assign sum_4_i_cast_fu_861_p1 = sum_4_i_fu_856_p2;

assign sum_4_i_fu_856_p2 = (sum7_reg_1271 | 14'd4);

assign sum_5_i1_cast_fu_1060_p1 = sum_5_i1_fu_1055_p2;

assign sum_5_i1_fu_1055_p2 = (tmp_6_reg_1413 | 8'd5);

assign sum_5_i2_cast_fu_1188_p1 = sum_5_i2_fu_1183_p2;

assign sum_5_i2_fu_1183_p2 = (tmp_16_1_reg_1502 | 8'd5);

assign sum_5_i_cast_fu_871_p1 = sum_5_i_fu_866_p2;

assign sum_5_i_fu_866_p2 = (sum7_reg_1271 | 14'd5);

assign sum_6_i1_cast_fu_1070_p1 = sum_6_i1_fu_1065_p2;

assign sum_6_i1_fu_1065_p2 = (tmp_6_reg_1413 | 8'd6);

assign sum_6_i2_cast_fu_1198_p1 = sum_6_i2_fu_1193_p2;

assign sum_6_i2_fu_1193_p2 = (tmp_16_1_reg_1502 | 8'd6);

assign sum_6_i_cast_fu_881_p1 = sum_6_i_fu_876_p2;

assign sum_6_i_fu_876_p2 = (sum7_reg_1271 | 14'd6);

assign sum_7_i1_cast_fu_1080_p1 = sum_7_i1_fu_1075_p2;

assign sum_7_i1_fu_1075_p2 = (tmp_6_reg_1413 | 8'd7);

assign sum_7_i2_cast_fu_1208_p1 = sum_7_i2_fu_1203_p2;

assign sum_7_i2_fu_1203_p2 = (tmp_16_1_reg_1502 | 8'd7);

assign sum_7_i_cast_fu_891_p1 = sum_7_i_fu_886_p2;

assign sum_7_i_fu_886_p2 = (sum7_reg_1271 | 14'd7);

assign t_addr_3_reg_1404 = 64'd135;

assign tmp_11_fu_764_p1 = p_0_rec_reg_679[13:0];

assign tmp_14_1_fu_977_p2 = (i_2_reg_712 + 8'd2);

assign tmp_14_cast5_fu_953_p1 = tmp_14_s_fu_947_p2;

assign tmp_14_cast_fu_957_p1 = tmp_14_s_fu_947_p2;

assign tmp_14_s_fu_947_p2 = (i_2_reg_712 | 8'd1);

assign tmp_15_1_fu_1117_p2 = ((i_7_s_fu_1106_p2 == 5'd17) ? 1'b1 : 1'b0);

assign tmp_16_1_cast_fu_1131_p1 = tmp_16_1_fu_1123_p3;

assign tmp_16_1_fu_1123_p3 = {{i_7_s_fu_1106_p2}, {3'd0}};

assign tmp_18_1_fu_1227_p2 = (s_q1 ^ r_1_7_i2_fu_1213_p9);

assign tmp_2_cast_fu_799_p1 = tmp_2_fu_791_p3;

assign tmp_2_fu_791_p3 = {{i_1_reg_701}, {3'd0}};

assign tmp_3_fu_995_p2 = ((i_s_reg_724 == 5'd17) ? 1'b1 : 1'b0);

assign tmp_4_fu_910_p2 = (s_q1 ^ r_1_7_i_fu_896_p9);

assign tmp_5_fu_983_p2 = (t_q0 | 8'd128);

assign tmp_6_cast_fu_1009_p1 = tmp_6_fu_1001_p3;

assign tmp_6_fu_1001_p3 = {{i_s_reg_724}, {3'd0}};

assign tmp_7_fu_1099_p2 = (s_q1 ^ r_1_7_i1_fu_1085_p9);

assign tmp_8_fu_768_p2 = ((ff1_reg_691 > 8'd135) ? 1'b1 : 1'b0);

assign tmp_9_fu_779_p2 = ((i_1_reg_701 == 5'd17) ? 1'b1 : 1'b0);

assign tmp_fu_750_p1 = invdar_reg_657;

assign tmp_s_fu_755_p2 = ((invdar_reg_657 == 8'd199) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    i_2_cast_reg_1372[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    tmp_14_cast_reg_1386[0] <= 1'b1;
    tmp_14_cast_reg_1386[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    tmp_6_reg_1413[2:0] <= 3'b000;
    tmp_16_1_reg_1502[3:0] <= 4'b1000;
    s_addr_27_reg_1522[0] <= 1'b1;
end

endmodule //keccak_absorb
