# Reading G:/intelfpga/modelsim_ase/tcl/vsim/pref.tcl
# do {run_behav_compile.tcl}
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap usim C:/Users/15215/Desktop/fpga-race/fpga-race/race/pango_sim_libraries/usim 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap adc C:/Users/15215/Desktop/fpga-race/fpga-race/race/pango_sim_libraries/adc 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap ddrc C:/Users/15215/Desktop/fpga-race/fpga-race/race/pango_sim_libraries/ddrc 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap ddrphy C:/Users/15215/Desktop/fpga-race/fpga-race/race/pango_sim_libraries/ddrphy 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap hsst_e2 C:/Users/15215/Desktop/fpga-race/fpga-race/race/pango_sim_libraries/hsst_e2 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap iolhr_dft C:/Users/15215/Desktop/fpga-race/fpga-race/race/pango_sim_libraries/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap ipal_e1 C:/Users/15215/Desktop/fpga-race/fpga-race/race/pango_sim_libraries/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap pciegen2 C:/Users/15215/Desktop/fpga-race/fpga-race/race/pango_sim_libraries/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:03 on Oct 23,2023
# vlog -reportprogress 300 -work work C:/Users/15215/Desktop/fpga-race/fpga-race/race/source/main.v C:/Users/15215/Desktop/fpga-race/fpga-race/race/source/main.v 
# -- Compiling module led_light
# ** Warning: C:/Users/15215/Desktop/fpga-race/fpga-race/race/source/main.v(24): (vlog-2275) 'led_light' already exists and will be overwritten.
# -- Compiling module led_light
# 
# Top level modules:
# 	led_light
# End time: 12:55:03 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# do {run_behav_simulate.tcl}
# vsim -novopt -L work -L usim -L adc -L ddrc -L ddrphy -L hsst_e2 -L iolhr_dft -L ipal_e1 -L pciegen2 led_light usim.GTP_GRS 
# Start time: 12:55:05 on Oct 23,2023
# Loading work.led_light
# Loading usim.GTP_GRS
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run
run
run
run
run
run
run -all
run -continue
# End time: 12:55:33 on Oct 23,2023, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
