[![Build status](https://ci.appveyor.com/api/projects/status/52ihyldhpmtjhxde?svg=true)](https://ci.appveyor.com/project/nturley/tuesday)
# tuesday
Experimenting with turning NVC VHDL simulator into a VHDL parsing library
