-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
-- Date        : Sat Nov  8 09:49:26 2025
-- Host        : FSO-A running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ aurora_64b66b_0_sim_netlist.vhdl
-- Design      : aurora_64b66b_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu15eg-ffvb1156-2-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_BLOCK_SYNC_SM is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    blocksync_out_i : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_BLOCK_SYNC_SM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_BLOCK_SYNC_SM is
  signal BLOCKSYNC_OUT_i_1_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RXGEARBOXSLIP_OUT_i_2_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_3_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_4_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal \begin_r_i_2__0_n_0\ : STD_LOGIC;
  signal begin_r_i_3_n_0 : STD_LOGIC;
  signal begin_r_i_4_n_0 : STD_LOGIC;
  signal \^blocksync_out_i\ : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_sh_invalid_c : STD_LOGIC;
  signal next_sh_valid_c : STD_LOGIC;
  signal next_slip_c : STD_LOGIC;
  signal next_sync_done_c : STD_LOGIC;
  signal next_test_sh_c : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \sh_count_equals_max_i__14\ : STD_LOGIC;
  signal \sh_invalid_cnt_equals_zero_i__4\ : STD_LOGIC;
  signal sh_valid_r_i_2_n_0 : STD_LOGIC;
  signal \slip_count_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[9]\ : STD_LOGIC;
  signal slip_done_i : STD_LOGIC;
  signal slip_pulse_i : STD_LOGIC;
  signal sync_done_r : STD_LOGIC;
  signal sync_done_r_i_3_n_0 : STD_LOGIC;
  signal sync_done_r_i_5_n_0 : STD_LOGIC;
  signal sync_done_r_i_6_n_0 : STD_LOGIC;
  signal sync_done_r_i_7_n_0 : STD_LOGIC;
  signal sync_done_r_i_8_n_0 : STD_LOGIC;
  signal sync_header_count_i0 : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_2\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_3\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_4\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_5\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_6\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_7\ : STD_LOGIC;
  signal sync_header_count_i0_carry_n_0 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_1 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_2 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_3 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_4 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_5 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_6 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_7 : STD_LOGIC;
  signal sync_header_count_i_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sync_header_invalid_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal sync_header_invalid_count_i_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal system_reset_r : STD_LOGIC;
  signal system_reset_r2 : STD_LOGIC;
  signal test_sh_r : STD_LOGIC;
  signal test_sh_r_i_2_n_0 : STD_LOGIC;
  signal \NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_sync_header_count_i0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of BLOCKSYNC_OUT_i_1 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_1 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_4 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \begin_r_i_2__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of begin_r_i_4 : label is "soft_lutpair85";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sync_header_count_i0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sync_header_count_i0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[3]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[9]_i_1\ : label is "soft_lutpair81";
begin
  D(0) <= \^d\(0);
  blocksync_out_i <= \^blocksync_out_i\;
BLOCKSYNC_OUT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => p_1_in(1),
      I1 => system_reset_r2,
      I2 => \^blocksync_out_i\,
      I3 => sync_done_r,
      O => BLOCKSYNC_OUT_i_1_n_0
    );
BLOCKSYNC_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => BLOCKSYNC_OUT_i_1_n_0,
      Q => \^blocksync_out_i\,
      R => '0'
    );
RXGEARBOXSLIP_OUT_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_1_in(1),
      I1 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I2 => RXGEARBOXSLIP_OUT_i_3_n_0,
      O => slip_pulse_i
    );
RXGEARBOXSLIP_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => sync_done_r,
      I1 => p_1_in(1),
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      I4 => test_sh_r,
      I5 => begin_r,
      O => RXGEARBOXSLIP_OUT_i_2_n_0
    );
RXGEARBOXSLIP_OUT_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECECECECFCECECEC"
    )
        port map (
      I0 => p_1_in(2),
      I1 => RXGEARBOXSLIP_OUT_i_4_n_0,
      I2 => begin_r_i_3_n_0,
      I3 => p_1_in(3),
      I4 => \sh_count_equals_max_i__14\,
      I5 => \sh_invalid_cnt_equals_zero_i__4\,
      O => RXGEARBOXSLIP_OUT_i_3_n_0
    );
RXGEARBOXSLIP_OUT_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(1),
      I1 => slip_done_i,
      O => RXGEARBOXSLIP_OUT_i_4_n_0
    );
RXGEARBOXSLIP_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => slip_pulse_i,
      Q => \^d\(0),
      R => '0'
    );
\begin_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFBAAAAA"
    )
        port map (
      I0 => \begin_r_i_2__0_n_0\,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => p_1_in(3),
      I3 => p_1_in(2),
      I4 => \sh_count_equals_max_i__14\,
      I5 => begin_r_i_3_n_0,
      O => next_begin_c
    );
\begin_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I1 => sync_done_r,
      I2 => slip_done_i,
      I3 => p_1_in(1),
      O => \begin_r_i_2__0_n_0\
    );
begin_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000FFFF"
    )
        port map (
      I0 => sync_done_r_i_7_n_0,
      I1 => sync_header_invalid_count_i_reg(3),
      I2 => sync_header_invalid_count_i_reg(4),
      I3 => begin_r_i_4_n_0,
      I4 => \^blocksync_out_i\,
      O => begin_r_i_3_n_0
    );
begin_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      O => begin_r_i_4_n_0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => system_reset_r2
    );
sh_invalid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sh_valid_r_i_2_n_0,
      I3 => test_sh_r,
      I4 => begin_r,
      I5 => p_1_in(1),
      O => next_sh_invalid_c
    );
sh_invalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_sh_invalid_c,
      Q => p_1_in(2),
      R => system_reset_r2
    );
sh_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sh_valid_r_i_2_n_0,
      I3 => test_sh_r,
      I4 => begin_r,
      I5 => p_1_in(1),
      O => next_sh_valid_c
    );
sh_valid_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sync_done_r,
      I1 => rxheadervalid_i,
      I2 => p_1_in(3),
      I3 => p_1_in(2),
      O => sh_valid_r_i_2_n_0
    );
sh_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_sh_valid_c,
      Q => p_1_in(3),
      R => system_reset_r2
    );
\slip_count_i[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(1),
      O => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \^d\(0),
      Q => \slip_count_i_reg_n_0_[0]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[9]\,
      Q => \slip_count_i_reg_n_0_[10]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[10]\,
      Q => \slip_count_i_reg_n_0_[11]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[11]\,
      Q => \slip_count_i_reg_n_0_[12]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[12]\,
      Q => \slip_count_i_reg_n_0_[13]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[13]\,
      Q => \slip_count_i_reg_n_0_[14]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[14]\,
      Q => slip_done_i,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[0]\,
      Q => \slip_count_i_reg_n_0_[1]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[1]\,
      Q => \slip_count_i_reg_n_0_[2]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[2]\,
      Q => \slip_count_i_reg_n_0_[3]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[3]\,
      Q => \slip_count_i_reg_n_0_[4]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[4]\,
      Q => \slip_count_i_reg_n_0_[5]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[5]\,
      Q => \slip_count_i_reg_n_0_[6]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[6]\,
      Q => \slip_count_i_reg_n_0_[7]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[7]\,
      Q => \slip_count_i_reg_n_0_[8]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[8]\,
      Q => \slip_count_i_reg_n_0_[9]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
slip_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I1 => RXGEARBOXSLIP_OUT_i_3_n_0,
      O => next_slip_c
    );
slip_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_slip_c,
      Q => p_1_in(1),
      R => system_reset_r2
    );
sync_done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sh_count_equals_max_i__14\,
      I1 => sync_done_r_i_3_n_0,
      I2 => \sh_invalid_cnt_equals_zero_i__4\,
      O => next_sync_done_c
    );
sync_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => sync_done_r_i_5_n_0,
      I1 => sync_header_count_i_reg(1),
      I2 => sync_header_count_i_reg(0),
      I3 => sync_header_count_i_reg(3),
      I4 => sync_header_count_i_reg(2),
      I5 => sync_done_r_i_6_n_0,
      O => \sh_count_equals_max_i__14\
    );
sync_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      I2 => sync_done_r,
      I3 => p_1_in(1),
      I4 => begin_r,
      I5 => test_sh_r,
      O => sync_done_r_i_3_n_0
    );
sync_done_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_done_r_i_7_n_0,
      O => \sh_invalid_cnt_equals_zero_i__4\
    );
sync_done_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(7),
      I1 => sync_header_count_i_reg(6),
      I2 => sync_header_count_i_reg(4),
      I3 => sync_header_count_i_reg(5),
      O => sync_done_r_i_5_n_0
    );
sync_done_r_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sync_header_count_i_reg(13),
      I1 => sync_header_count_i_reg(12),
      I2 => sync_header_count_i_reg(14),
      I3 => sync_header_count_i_reg(15),
      I4 => sync_done_r_i_8_n_0,
      O => sync_done_r_i_6_n_0
    );
sync_done_r_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(5),
      I1 => sync_header_invalid_count_i_reg(6),
      I2 => sync_header_invalid_count_i_reg(7),
      I3 => sync_header_invalid_count_i_reg(9),
      I4 => sync_header_invalid_count_i_reg(8),
      O => sync_done_r_i_7_n_0
    );
sync_done_r_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(10),
      I1 => sync_header_count_i_reg(11),
      I2 => sync_header_count_i_reg(8),
      I3 => sync_header_count_i_reg(9),
      O => sync_done_r_i_8_n_0
    );
sync_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_sync_done_c,
      Q => sync_done_r,
      R => system_reset_r2
    );
sync_header_count_i0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sync_header_count_i_reg(0),
      CI_TOP => '0',
      CO(7) => sync_header_count_i0_carry_n_0,
      CO(6) => sync_header_count_i0_carry_n_1,
      CO(5) => sync_header_count_i0_carry_n_2,
      CO(4) => sync_header_count_i0_carry_n_3,
      CO(3) => sync_header_count_i0_carry_n_4,
      CO(2) => sync_header_count_i0_carry_n_5,
      CO(1) => sync_header_count_i0_carry_n_6,
      CO(0) => sync_header_count_i0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__3\(8 downto 1),
      S(7 downto 0) => sync_header_count_i_reg(8 downto 1)
    );
\sync_header_count_i0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sync_header_count_i0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \sync_header_count_i0_carry__0_n_2\,
      CO(4) => \sync_header_count_i0_carry__0_n_3\,
      CO(3) => \sync_header_count_i0_carry__0_n_4\,
      CO(2) => \sync_header_count_i0_carry__0_n_5\,
      CO(1) => \sync_header_count_i0_carry__0_n_6\,
      CO(0) => \sync_header_count_i0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_sync_header_count_i0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__3\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => sync_header_count_i_reg(15 downto 9)
    );
\sync_header_count_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_count_i_reg(0),
      O => \p_0_in__3\(0)
    );
\sync_header_count_i[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      O => sync_header_count_i0
    );
\sync_header_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(0),
      Q => sync_header_count_i_reg(0),
      R => begin_r
    );
\sync_header_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(10),
      Q => sync_header_count_i_reg(10),
      R => begin_r
    );
\sync_header_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(11),
      Q => sync_header_count_i_reg(11),
      R => begin_r
    );
\sync_header_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(12),
      Q => sync_header_count_i_reg(12),
      R => begin_r
    );
\sync_header_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(13),
      Q => sync_header_count_i_reg(13),
      R => begin_r
    );
\sync_header_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(14),
      Q => sync_header_count_i_reg(14),
      R => begin_r
    );
\sync_header_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(15),
      Q => sync_header_count_i_reg(15),
      R => begin_r
    );
\sync_header_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(1),
      Q => sync_header_count_i_reg(1),
      R => begin_r
    );
\sync_header_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(2),
      Q => sync_header_count_i_reg(2),
      R => begin_r
    );
\sync_header_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(3),
      Q => sync_header_count_i_reg(3),
      R => begin_r
    );
\sync_header_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(4),
      Q => sync_header_count_i_reg(4),
      R => begin_r
    );
\sync_header_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(5),
      Q => sync_header_count_i_reg(5),
      R => begin_r
    );
\sync_header_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(6),
      Q => sync_header_count_i_reg(6),
      R => begin_r
    );
\sync_header_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(7),
      Q => sync_header_count_i_reg(7),
      R => begin_r
    );
\sync_header_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(8),
      Q => sync_header_count_i_reg(8),
      R => begin_r
    );
\sync_header_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => sync_header_count_i0,
      D => \p_0_in__3\(9),
      Q => sync_header_count_i_reg(9),
      R => begin_r
    );
\sync_header_invalid_count_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      O => \p_0_in__4\(0)
    );
\sync_header_invalid_count_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      O => \p_0_in__4\(1)
    );
\sync_header_invalid_count_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(2),
      O => \p_0_in__4\(2)
    );
\sync_header_invalid_count_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(1),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(2),
      I3 => sync_header_invalid_count_i_reg(3),
      O => \p_0_in__4\(3)
    );
\sync_header_invalid_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(1),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      O => \p_0_in__4\(4)
    );
\sync_header_invalid_count_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(3),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(2),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_header_invalid_count_i_reg(5),
      O => \p_0_in__4\(5)
    );
\sync_header_invalid_count_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I1 => sync_header_invalid_count_i_reg(6),
      O => \p_0_in__4\(6)
    );
\sync_header_invalid_count_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I1 => sync_header_invalid_count_i_reg(6),
      I2 => sync_header_invalid_count_i_reg(7),
      O => \p_0_in__4\(7)
    );
\sync_header_invalid_count_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(6),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I2 => sync_header_invalid_count_i_reg(7),
      I3 => sync_header_invalid_count_i_reg(8),
      O => \p_0_in__4\(8)
    );
\sync_header_invalid_count_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(7),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(8),
      I4 => sync_header_invalid_count_i_reg(9),
      O => \p_0_in__4\(9)
    );
\sync_header_invalid_count_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(5),
      I1 => sync_header_invalid_count_i_reg(3),
      I2 => sync_header_invalid_count_i_reg(1),
      I3 => sync_header_invalid_count_i_reg(0),
      I4 => sync_header_invalid_count_i_reg(2),
      I5 => sync_header_invalid_count_i_reg(4),
      O => \sync_header_invalid_count_i[9]_i_2_n_0\
    );
\sync_header_invalid_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__4\(0),
      Q => sync_header_invalid_count_i_reg(0),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__4\(1),
      Q => sync_header_invalid_count_i_reg(1),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__4\(2),
      Q => sync_header_invalid_count_i_reg(2),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__4\(3),
      Q => sync_header_invalid_count_i_reg(3),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__4\(4),
      Q => sync_header_invalid_count_i_reg(4),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__4\(5),
      Q => sync_header_invalid_count_i_reg(5),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__4\(6),
      Q => sync_header_invalid_count_i_reg(6),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__4\(7),
      Q => sync_header_invalid_count_i_reg(7),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__4\(8),
      Q => sync_header_invalid_count_i_reg(8),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__4\(9),
      Q => sync_header_invalid_count_i_reg(9),
      R => begin_r
    );
system_reset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => system_reset_r,
      Q => system_reset_r2,
      R => '0'
    );
system_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => SR(0),
      Q => system_reset_r,
      R => '0'
    );
test_sh_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2222AAAA0020"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I1 => \sh_count_equals_max_i__14\,
      I2 => p_1_in(2),
      I3 => begin_r_i_3_n_0,
      I4 => test_sh_r_i_2_n_0,
      I5 => p_1_in(3),
      O => next_test_sh_c
    );
test_sh_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => rxheadervalid_i,
      I1 => test_sh_r,
      I2 => begin_r,
      O => test_sh_r_i_2_n_0
    );
test_sh_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_test_sh_c,
      Q => test_sh_r,
      R => system_reset_r2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_BOND_GEN is
  port (
    gen_ch_bond_i : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_ch_bond_int_reg_0 : in STD_LOGIC;
    datavalid_in_r : in STD_LOGIC;
    \free_count_r_reg[4]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_BOND_GEN;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_BOND_GEN is
  signal \free_count_done__3\ : STD_LOGIC;
  signal \free_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal free_count_r_reg : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^gen_ch_bond_i\ : STD_LOGIC;
  signal gen_ch_bond_int_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \free_count_r[0]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \free_count_r[0]_i_3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \free_count_r[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \free_count_r[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \free_count_r[3]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \free_count_r[4]_i_1\ : label is "soft_lutpair177";
begin
  gen_ch_bond_i <= \^gen_ch_bond_i\;
\TX_DATA[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch_bond_i\,
      I1 => gen_cc_i,
      I2 => SR(0),
      O => p_5_in
    );
\free_count_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \free_count_done__3\,
      I1 => datavalid_in_r,
      I2 => \free_count_r_reg[4]_0\,
      O => \free_count_r[0]_i_1_n_0\
    );
\free_count_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => free_count_r_reg(2),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(3),
      I3 => free_count_r_reg(1),
      I4 => free_count_r_reg(0),
      O => p_0_in(4)
    );
\free_count_r[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => free_count_r_reg(4),
      I1 => free_count_r_reg(3),
      I2 => free_count_r_reg(2),
      I3 => free_count_r_reg(0),
      I4 => free_count_r_reg(1),
      O => \free_count_done__3\
    );
\free_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => free_count_r_reg(3),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(2),
      I3 => free_count_r_reg(1),
      O => p_0_in(3)
    );
\free_count_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => free_count_r_reg(4),
      I1 => free_count_r_reg(3),
      I2 => free_count_r_reg(2),
      O => p_0_in(2)
    );
\free_count_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => free_count_r_reg(4),
      I1 => free_count_r_reg(3),
      O => p_0_in(1)
    );
\free_count_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(4),
      O => p_0_in(0)
    );
\free_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => datavalid_in_r,
      D => p_0_in(4),
      Q => free_count_r_reg(0),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => datavalid_in_r,
      D => p_0_in(3),
      Q => free_count_r_reg(1),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => datavalid_in_r,
      D => p_0_in(2),
      Q => free_count_r_reg(2),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => datavalid_in_r,
      D => p_0_in(1),
      Q => free_count_r_reg(3),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => datavalid_in_r,
      D => p_0_in(0),
      Q => free_count_r_reg(4),
      R => \free_count_r[0]_i_1_n_0\
    );
gen_ch_bond_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => free_count_r_reg(1),
      I1 => free_count_r_reg(0),
      I2 => free_count_r_reg(2),
      I3 => free_count_r_reg(3),
      I4 => free_count_r_reg(4),
      I5 => gen_ch_bond_int_reg_0,
      O => gen_ch_bond_int_i_1_n_0
    );
gen_ch_bond_int_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gen_ch_bond_int_i_1_n_0,
      Q => \^gen_ch_bond_i\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_ERR_DETECT is
  port (
    hard_err : out STD_LOGIC;
    hard_err_i : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_ERR_DETECT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_ERR_DETECT is
begin
CHANNEL_HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => hard_err_i,
      Q => hard_err,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_INIT_SM is
  port (
    reset_lanes_i : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CHANNEL_UP_RX_IF_reg_0 : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg_0 : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg_1 : out STD_LOGIC;
    R0 : out STD_LOGIC;
    reset_crc_block : out STD_LOGIC;
    rx_sep_c : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_1 : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg_2 : out STD_LOGIC;
    reset_lanes_c : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wait_for_lane_up_r0 : in STD_LOGIC;
    remote_ready_i : in STD_LOGIC;
    got_idles_i : in STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_2 : in STD_LOGIC;
    s_axi_tx_tready_ds_crc_i : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_in : in STD_LOGIC;
    gen_sep_i : in STD_LOGIC;
    gen_sep7_i : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_INIT_SM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_INIT_SM is
  signal \^channel_up_rx_if_reg_0\ : STD_LOGIC;
  signal \^channel_up_tx_if_reg_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal any_idles_r : STD_LOGIC;
  signal chan_bond_timeout_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of chan_bond_timeout_val : signal is "true";
  signal channel_up_c : STD_LOGIC;
  signal idle_xmit_cntr : STD_LOGIC;
  signal \idle_xmit_cntr1__4\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_2_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_6_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_7_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_wait_for_remote_c : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal remote_ready_r : STD_LOGIC;
  signal \^reset_lanes_i\ : STD_LOGIC;
  signal \txidle_64d_done__3\ : STD_LOGIC;
  signal wait_for_remote_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[63]_i_5\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of gen_cc_flop_i_1 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of hold_valid_r_i_1 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \idle_xmit_cntr[0]_i_7\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \idle_xmit_cntr[3]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \idle_xmit_cntr[4]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \idle_xmit_cntr[5]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of m_axi_rx_tvalid_ds_i_1 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ready_r_i_1__0\ : label is "soft_lutpair180";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_lanes_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_0_i : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_lanes_flop_0_i : label is "VCC:CE GND:R";
  attribute SOFT_HLUTNM of wait_for_remote_r_i_1 : label is "soft_lutpair180";
begin
  CHANNEL_UP_RX_IF_reg_0 <= \^channel_up_rx_if_reg_0\;
  CHANNEL_UP_TX_IF_reg_0 <= \^channel_up_tx_if_reg_0\;
  SR(0) <= \^sr\(0);
  reset_lanes_i <= \^reset_lanes_i\;
CHANNEL_UP_RX_IF_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => remote_ready_r,
      Q => \^channel_up_rx_if_reg_0\,
      R => CHANNEL_UP_RX_IF_reg_2
    );
CHANNEL_UP_TX_IF_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
        port map (
      I0 => remote_ready_r,
      I1 => \txidle_64d_done__3\,
      I2 => wait_for_remote_r,
      I3 => ready_r,
      I4 => \^sr\(0),
      O => channel_up_c
    );
CHANNEL_UP_TX_IF_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => channel_up_c,
      Q => \^channel_up_tx_if_reg_0\,
      R => CHANNEL_UP_RX_IF_reg_2
    );
\TX_DATA[63]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => p_5_in,
      I2 => gen_sep_i,
      I3 => gen_sep7_i,
      I4 => rst_pma_init_usrclk,
      O => CHANNEL_UP_TX_IF_reg_2
    );
any_idles_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => got_idles_i,
      Q => any_idles_r,
      R => '0'
    );
gen_cc_flop_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      O => R0
    );
hold_valid_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_up_rx_if_reg_0\,
      O => CHANNEL_UP_RX_IF_reg_1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(8)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(7)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(5)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(4)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(3)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(0)
    );
\idle_xmit_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \idle_xmit_cntr[0]_i_3_n_0\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr1__4\,
      I4 => wait_for_remote_r,
      I5 => \txidle_64d_done__3\,
      O => idle_xmit_cntr
    );
\idle_xmit_cntr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFF8000"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[1]\,
      I1 => \idle_xmit_cntr_reg_n_0_[3]\,
      I2 => \idle_xmit_cntr[0]_i_6_n_0\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[0]\,
      I5 => \idle_xmit_cntr1__4\,
      O => \idle_xmit_cntr[0]_i_2_n_0\
    );
\idle_xmit_cntr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[2]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[3]\,
      I3 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[0]_i_3_n_0\
    );
\idle_xmit_cntr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[2]\,
      I2 => \idle_xmit_cntr_reg_n_0_[1]\,
      I3 => \idle_xmit_cntr_reg_n_0_[0]\,
      I4 => any_idles_r,
      I5 => \idle_xmit_cntr[0]_i_7_n_0\,
      O => \idle_xmit_cntr1__4\
    );
\idle_xmit_cntr[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[2]\,
      I2 => \idle_xmit_cntr_reg_n_0_[5]\,
      I3 => \idle_xmit_cntr_reg_n_0_[4]\,
      I4 => \idle_xmit_cntr_reg_n_0_[0]\,
      I5 => \idle_xmit_cntr_reg_n_0_[1]\,
      O => \txidle_64d_done__3\
    );
\idle_xmit_cntr[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[5]\,
      I1 => \idle_xmit_cntr_reg_n_0_[4]\,
      O => \idle_xmit_cntr[0]_i_6_n_0\
    );
\idle_xmit_cntr[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[5]\,
      I1 => \idle_xmit_cntr_reg_n_0_[4]\,
      O => \idle_xmit_cntr[0]_i_7_n_0\
    );
\idle_xmit_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000BFFFC000"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[0]\,
      I1 => \idle_xmit_cntr_reg_n_0_[2]\,
      I2 => \idle_xmit_cntr[0]_i_6_n_0\,
      I3 => \idle_xmit_cntr_reg_n_0_[3]\,
      I4 => \idle_xmit_cntr_reg_n_0_[1]\,
      I5 => \idle_xmit_cntr1__4\,
      O => \idle_xmit_cntr[1]_i_1_n_0\
    );
\idle_xmit_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBABABABABABABA"
    )
        port map (
      I0 => \txidle_64d_done__3\,
      I1 => \idle_xmit_cntr1__4\,
      I2 => \idle_xmit_cntr_reg_n_0_[2]\,
      I3 => \idle_xmit_cntr_reg_n_0_[5]\,
      I4 => \idle_xmit_cntr_reg_n_0_[4]\,
      I5 => \idle_xmit_cntr_reg_n_0_[3]\,
      O => \idle_xmit_cntr[2]_i_1_n_0\
    );
\idle_xmit_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBABABA"
    )
        port map (
      I0 => \txidle_64d_done__3\,
      I1 => \idle_xmit_cntr1__4\,
      I2 => \idle_xmit_cntr_reg_n_0_[3]\,
      I3 => \idle_xmit_cntr_reg_n_0_[4]\,
      I4 => \idle_xmit_cntr_reg_n_0_[5]\,
      O => \idle_xmit_cntr[3]_i_1_n_0\
    );
\idle_xmit_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBA"
    )
        port map (
      I0 => \txidle_64d_done__3\,
      I1 => \idle_xmit_cntr1__4\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[5]\,
      O => \idle_xmit_cntr[4]_i_1_n_0\
    );
\idle_xmit_cntr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[5]\,
      I1 => \idle_xmit_cntr1__4\,
      I2 => \txidle_64d_done__3\,
      O => \idle_xmit_cntr[5]_i_1_n_0\
    );
\idle_xmit_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[0]_i_2_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\idle_xmit_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[1]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\idle_xmit_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[2]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\idle_xmit_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[3]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\idle_xmit_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[4]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\idle_xmit_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[5]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
m_axi_rx_tvalid_ds_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_lanes_i\,
      I1 => \^channel_up_rx_if_reg_0\,
      O => reset_crc_block
    );
\ready_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \txidle_64d_done__3\,
      I1 => wait_for_remote_r,
      I2 => remote_ready_r,
      I3 => ready_r,
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => wait_for_lane_up_r0
    );
remote_ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => remote_ready_i,
      Q => remote_ready_r,
      R => '0'
    );
reset_lanes_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => reset_lanes_c,
      Q => \^reset_lanes_i\,
      R => '0'
    );
rx_sep_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_rx_if_reg_0\,
      I1 => D(0),
      O => rx_sep_c
    );
\s_axi_tx_tdata_ds[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => CHANNEL_UP_RX_IF_reg_2,
      I2 => s_axi_tx_tready_ds_crc_i,
      O => CHANNEL_UP_TX_IF_reg_1
    );
wait_for_lane_up_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => wait_for_lane_up_r0,
      Q => \^sr\(0),
      R => '0'
    );
wait_for_remote_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAFEFE"
    )
        port map (
      I0 => \^sr\(0),
      I1 => ready_r,
      I2 => wait_for_remote_r,
      I3 => \txidle_64d_done__3\,
      I4 => remote_ready_r,
      O => next_wait_for_remote_c
    );
wait_for_remote_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => next_wait_for_remote_c,
      Q => wait_for_remote_r,
      R => wait_for_lane_up_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CRC_TOP is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 23 downto 0 );
    axi4s_last_rdy_valid : out STD_LOGIC;
    \s_axi_tx_tkeep_us_i1__6\ : out STD_LOGIC;
    p_36_in : out STD_LOGIC;
    \crcreg_reg[15]_0\ : out STD_LOGIC;
    \crcreg_reg[14]_0\ : out STD_LOGIC;
    \crcreg_reg[13]_0\ : out STD_LOGIC;
    \crcreg_reg[12]_0\ : out STD_LOGIC;
    \crcreg_reg[11]_0\ : out STD_LOGIC;
    \crcreg_reg[10]_0\ : out STD_LOGIC;
    \crcreg_reg[9]_0\ : out STD_LOGIC;
    \crcreg_reg[8]_0\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[8]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[9]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[10]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[11]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[12]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[13]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[14]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[15]\ : out STD_LOGIC;
    s_axi_tx_tkeep_4_sp_1 : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[32]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[33]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[34]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[35]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[36]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[37]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[38]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[39]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[24]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[25]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[26]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[27]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[28]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[29]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[30]\ : out STD_LOGIC;
    \s_axi_tx_tdata_us_r2_reg[31]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_tx_tdata_ds_reg[63]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 55 downto 0 );
    \s_axi_tx_tdata_ds_reg[63]_0\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[63]_1\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[47]\ : in STD_LOGIC;
    s_axi_tx_tlast_ds0 : in STD_LOGIC;
    reset_crc_block : in STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 7 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    count : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_tx_tready_ds_crc_i : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[55]\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[55]_0\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[32]\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[15]\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[15]_0\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[8]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \s_axi_tx_tdata_ds_reg[39]\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[39]_0\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[39]_1\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[23]\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[23]_0\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[8]_0\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[9]\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[10]\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[11]\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[12]\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[13]\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[14]\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[15]_1\ : in STD_LOGIC;
    new_pkt_r : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CRC_TOP;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CRC_TOP is
  signal CRC_DATAWIDTH1 : STD_LOGIC_VECTOR ( 1 to 3 );
  signal CRC_RST : STD_LOGIC;
  signal \^axi4s_last_rdy_valid\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[9]\ : STD_LOGIC;
  signal data_valid : STD_LOGIC;
  signal \data_width[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_width[0]_i_5_n_0\ : STD_LOGIC;
  signal \data_width[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_width[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_width[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_width[1]_i_4_n_0\ : STD_LOGIC;
  signal \data_width[1]_i_5_n_0\ : STD_LOGIC;
  signal \data_width[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_width[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_width[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_width_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_width_reg_n_0_[1]\ : STD_LOGIC;
  signal msg : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of msg : signal is "true";
  signal msg_4byte05_out : STD_LOGIC_VECTOR ( 62 downto 33 );
  signal \msg__0\ : STD_LOGIC_VECTOR ( 18 to 18 );
  signal msg_inferred_i_100_n_0 : STD_LOGIC;
  signal msg_inferred_i_101_n_0 : STD_LOGIC;
  signal msg_inferred_i_102_n_0 : STD_LOGIC;
  signal msg_inferred_i_103_n_0 : STD_LOGIC;
  signal msg_inferred_i_104_n_0 : STD_LOGIC;
  signal msg_inferred_i_105_n_0 : STD_LOGIC;
  signal msg_inferred_i_106_n_0 : STD_LOGIC;
  signal msg_inferred_i_107_n_0 : STD_LOGIC;
  signal msg_inferred_i_108_n_0 : STD_LOGIC;
  signal msg_inferred_i_109_n_0 : STD_LOGIC;
  signal msg_inferred_i_110_n_0 : STD_LOGIC;
  signal msg_inferred_i_111_n_0 : STD_LOGIC;
  signal msg_inferred_i_112_n_0 : STD_LOGIC;
  signal msg_inferred_i_113_n_0 : STD_LOGIC;
  signal msg_inferred_i_114_n_0 : STD_LOGIC;
  signal msg_inferred_i_115_n_0 : STD_LOGIC;
  signal msg_inferred_i_116_n_0 : STD_LOGIC;
  signal msg_inferred_i_117_n_0 : STD_LOGIC;
  signal msg_inferred_i_118_n_0 : STD_LOGIC;
  signal msg_inferred_i_119_n_0 : STD_LOGIC;
  signal msg_inferred_i_120_n_0 : STD_LOGIC;
  signal msg_inferred_i_121_n_0 : STD_LOGIC;
  signal msg_inferred_i_122_n_0 : STD_LOGIC;
  signal msg_inferred_i_123_n_0 : STD_LOGIC;
  signal msg_inferred_i_124_n_0 : STD_LOGIC;
  signal msg_inferred_i_125_n_0 : STD_LOGIC;
  signal msg_inferred_i_126_n_0 : STD_LOGIC;
  signal msg_inferred_i_127_n_0 : STD_LOGIC;
  signal msg_inferred_i_128_n_0 : STD_LOGIC;
  signal msg_inferred_i_129_n_0 : STD_LOGIC;
  signal msg_inferred_i_130_n_0 : STD_LOGIC;
  signal msg_inferred_i_131_n_0 : STD_LOGIC;
  signal msg_inferred_i_132_n_0 : STD_LOGIC;
  signal msg_inferred_i_133_n_0 : STD_LOGIC;
  signal msg_inferred_i_134_n_0 : STD_LOGIC;
  signal msg_inferred_i_135_n_0 : STD_LOGIC;
  signal msg_inferred_i_136_n_0 : STD_LOGIC;
  signal msg_inferred_i_137_n_0 : STD_LOGIC;
  signal msg_inferred_i_138_n_0 : STD_LOGIC;
  signal msg_inferred_i_139_n_0 : STD_LOGIC;
  signal msg_inferred_i_140_n_0 : STD_LOGIC;
  signal msg_inferred_i_141_n_0 : STD_LOGIC;
  signal msg_inferred_i_142_n_0 : STD_LOGIC;
  signal msg_inferred_i_143_n_0 : STD_LOGIC;
  signal msg_inferred_i_144_n_0 : STD_LOGIC;
  signal msg_inferred_i_145_n_0 : STD_LOGIC;
  signal msg_inferred_i_146_n_0 : STD_LOGIC;
  signal msg_inferred_i_147_n_0 : STD_LOGIC;
  signal msg_inferred_i_148_n_0 : STD_LOGIC;
  signal msg_inferred_i_149_n_0 : STD_LOGIC;
  signal msg_inferred_i_150_n_0 : STD_LOGIC;
  signal msg_inferred_i_151_n_0 : STD_LOGIC;
  signal msg_inferred_i_152_n_0 : STD_LOGIC;
  signal msg_inferred_i_153_n_0 : STD_LOGIC;
  signal msg_inferred_i_154_n_0 : STD_LOGIC;
  signal msg_inferred_i_155_n_0 : STD_LOGIC;
  signal msg_inferred_i_156_n_0 : STD_LOGIC;
  signal msg_inferred_i_157_n_0 : STD_LOGIC;
  signal msg_inferred_i_158_n_0 : STD_LOGIC;
  signal msg_inferred_i_159_n_0 : STD_LOGIC;
  signal msg_inferred_i_160_n_0 : STD_LOGIC;
  signal msg_inferred_i_161_n_0 : STD_LOGIC;
  signal msg_inferred_i_162_n_0 : STD_LOGIC;
  signal msg_inferred_i_163_n_0 : STD_LOGIC;
  signal msg_inferred_i_164_n_0 : STD_LOGIC;
  signal msg_inferred_i_165_n_0 : STD_LOGIC;
  signal msg_inferred_i_166_n_0 : STD_LOGIC;
  signal msg_inferred_i_167_n_0 : STD_LOGIC;
  signal msg_inferred_i_168_n_0 : STD_LOGIC;
  signal msg_inferred_i_169_n_0 : STD_LOGIC;
  signal msg_inferred_i_170_n_0 : STD_LOGIC;
  signal msg_inferred_i_171_n_0 : STD_LOGIC;
  signal msg_inferred_i_172_n_0 : STD_LOGIC;
  signal msg_inferred_i_173_n_0 : STD_LOGIC;
  signal msg_inferred_i_174_n_0 : STD_LOGIC;
  signal msg_inferred_i_175_n_0 : STD_LOGIC;
  signal msg_inferred_i_176_n_0 : STD_LOGIC;
  signal msg_inferred_i_177_n_0 : STD_LOGIC;
  signal msg_inferred_i_178_n_0 : STD_LOGIC;
  signal msg_inferred_i_179_n_0 : STD_LOGIC;
  signal msg_inferred_i_180_n_0 : STD_LOGIC;
  signal msg_inferred_i_181_n_0 : STD_LOGIC;
  signal msg_inferred_i_182_n_0 : STD_LOGIC;
  signal msg_inferred_i_183_n_0 : STD_LOGIC;
  signal msg_inferred_i_184_n_0 : STD_LOGIC;
  signal msg_inferred_i_185_n_0 : STD_LOGIC;
  signal msg_inferred_i_186_n_0 : STD_LOGIC;
  signal msg_inferred_i_187_n_0 : STD_LOGIC;
  signal msg_inferred_i_188_n_0 : STD_LOGIC;
  signal msg_inferred_i_189_n_0 : STD_LOGIC;
  signal msg_inferred_i_190_n_0 : STD_LOGIC;
  signal msg_inferred_i_191_n_0 : STD_LOGIC;
  signal msg_inferred_i_192_n_0 : STD_LOGIC;
  signal msg_inferred_i_193_n_0 : STD_LOGIC;
  signal msg_inferred_i_194_n_0 : STD_LOGIC;
  signal msg_inferred_i_195_n_0 : STD_LOGIC;
  signal msg_inferred_i_196_n_0 : STD_LOGIC;
  signal msg_inferred_i_197_n_0 : STD_LOGIC;
  signal msg_inferred_i_198_n_0 : STD_LOGIC;
  signal msg_inferred_i_199_n_0 : STD_LOGIC;
  signal msg_inferred_i_200_n_0 : STD_LOGIC;
  signal msg_inferred_i_201_n_0 : STD_LOGIC;
  signal msg_inferred_i_202_n_0 : STD_LOGIC;
  signal msg_inferred_i_203_n_0 : STD_LOGIC;
  signal msg_inferred_i_204_n_0 : STD_LOGIC;
  signal msg_inferred_i_205_n_0 : STD_LOGIC;
  signal msg_inferred_i_206_n_0 : STD_LOGIC;
  signal msg_inferred_i_207_n_0 : STD_LOGIC;
  signal msg_inferred_i_208_n_0 : STD_LOGIC;
  signal msg_inferred_i_209_n_0 : STD_LOGIC;
  signal msg_inferred_i_210_n_0 : STD_LOGIC;
  signal msg_inferred_i_211_n_0 : STD_LOGIC;
  signal msg_inferred_i_212_n_0 : STD_LOGIC;
  signal msg_inferred_i_213_n_0 : STD_LOGIC;
  signal msg_inferred_i_214_n_0 : STD_LOGIC;
  signal msg_inferred_i_215_n_0 : STD_LOGIC;
  signal msg_inferred_i_216_n_0 : STD_LOGIC;
  signal msg_inferred_i_217_n_0 : STD_LOGIC;
  signal msg_inferred_i_218_n_0 : STD_LOGIC;
  signal msg_inferred_i_219_n_0 : STD_LOGIC;
  signal msg_inferred_i_220_n_0 : STD_LOGIC;
  signal msg_inferred_i_221_n_0 : STD_LOGIC;
  signal msg_inferred_i_222_n_0 : STD_LOGIC;
  signal msg_inferred_i_223_n_0 : STD_LOGIC;
  signal msg_inferred_i_224_n_0 : STD_LOGIC;
  signal msg_inferred_i_225_n_0 : STD_LOGIC;
  signal msg_inferred_i_226_n_0 : STD_LOGIC;
  signal msg_inferred_i_227_n_0 : STD_LOGIC;
  signal msg_inferred_i_228_n_0 : STD_LOGIC;
  signal msg_inferred_i_229_n_0 : STD_LOGIC;
  signal msg_inferred_i_230_n_0 : STD_LOGIC;
  signal msg_inferred_i_231_n_0 : STD_LOGIC;
  signal msg_inferred_i_232_n_0 : STD_LOGIC;
  signal msg_inferred_i_233_n_0 : STD_LOGIC;
  signal msg_inferred_i_234_n_0 : STD_LOGIC;
  signal msg_inferred_i_235_n_0 : STD_LOGIC;
  signal msg_inferred_i_236_n_0 : STD_LOGIC;
  signal msg_inferred_i_237_n_0 : STD_LOGIC;
  signal msg_inferred_i_238_n_0 : STD_LOGIC;
  signal msg_inferred_i_239_n_0 : STD_LOGIC;
  signal msg_inferred_i_240_n_0 : STD_LOGIC;
  signal msg_inferred_i_241_n_0 : STD_LOGIC;
  signal msg_inferred_i_242_n_0 : STD_LOGIC;
  signal msg_inferred_i_243_n_0 : STD_LOGIC;
  signal msg_inferred_i_244_n_0 : STD_LOGIC;
  signal msg_inferred_i_245_n_0 : STD_LOGIC;
  signal msg_inferred_i_246_n_0 : STD_LOGIC;
  signal msg_inferred_i_247_n_0 : STD_LOGIC;
  signal msg_inferred_i_248_n_0 : STD_LOGIC;
  signal msg_inferred_i_249_n_0 : STD_LOGIC;
  signal msg_inferred_i_250_n_0 : STD_LOGIC;
  signal msg_inferred_i_251_n_0 : STD_LOGIC;
  signal msg_inferred_i_252_n_0 : STD_LOGIC;
  signal msg_inferred_i_253_n_0 : STD_LOGIC;
  signal msg_inferred_i_254_n_0 : STD_LOGIC;
  signal msg_inferred_i_255_n_0 : STD_LOGIC;
  signal msg_inferred_i_256_n_0 : STD_LOGIC;
  signal msg_inferred_i_257_n_0 : STD_LOGIC;
  signal msg_inferred_i_258_n_0 : STD_LOGIC;
  signal msg_inferred_i_259_n_0 : STD_LOGIC;
  signal msg_inferred_i_260_n_0 : STD_LOGIC;
  signal msg_inferred_i_261_n_0 : STD_LOGIC;
  signal msg_inferred_i_262_n_0 : STD_LOGIC;
  signal msg_inferred_i_263_n_0 : STD_LOGIC;
  signal msg_inferred_i_264_n_0 : STD_LOGIC;
  signal msg_inferred_i_265_n_0 : STD_LOGIC;
  signal msg_inferred_i_266_n_0 : STD_LOGIC;
  signal msg_inferred_i_267_n_0 : STD_LOGIC;
  signal msg_inferred_i_268_n_0 : STD_LOGIC;
  signal msg_inferred_i_269_n_0 : STD_LOGIC;
  signal msg_inferred_i_270_n_0 : STD_LOGIC;
  signal msg_inferred_i_271_n_0 : STD_LOGIC;
  signal msg_inferred_i_272_n_0 : STD_LOGIC;
  signal msg_inferred_i_273_n_0 : STD_LOGIC;
  signal msg_inferred_i_274_n_0 : STD_LOGIC;
  signal msg_inferred_i_275_n_0 : STD_LOGIC;
  signal msg_inferred_i_276_n_0 : STD_LOGIC;
  signal msg_inferred_i_277_n_0 : STD_LOGIC;
  signal msg_inferred_i_278_n_0 : STD_LOGIC;
  signal msg_inferred_i_279_n_0 : STD_LOGIC;
  signal msg_inferred_i_280_n_0 : STD_LOGIC;
  signal msg_inferred_i_281_n_0 : STD_LOGIC;
  signal msg_inferred_i_282_n_0 : STD_LOGIC;
  signal msg_inferred_i_283_n_0 : STD_LOGIC;
  signal msg_inferred_i_284_n_0 : STD_LOGIC;
  signal msg_inferred_i_285_n_0 : STD_LOGIC;
  signal msg_inferred_i_286_n_0 : STD_LOGIC;
  signal msg_inferred_i_287_n_0 : STD_LOGIC;
  signal msg_inferred_i_288_n_0 : STD_LOGIC;
  signal msg_inferred_i_289_n_0 : STD_LOGIC;
  signal msg_inferred_i_290_n_0 : STD_LOGIC;
  signal msg_inferred_i_291_n_0 : STD_LOGIC;
  signal msg_inferred_i_292_n_0 : STD_LOGIC;
  signal msg_inferred_i_293_n_0 : STD_LOGIC;
  signal msg_inferred_i_294_n_0 : STD_LOGIC;
  signal msg_inferred_i_295_n_0 : STD_LOGIC;
  signal msg_inferred_i_296_n_0 : STD_LOGIC;
  signal msg_inferred_i_297_n_0 : STD_LOGIC;
  signal msg_inferred_i_298_n_0 : STD_LOGIC;
  signal msg_inferred_i_299_n_0 : STD_LOGIC;
  signal msg_inferred_i_300_n_0 : STD_LOGIC;
  signal msg_inferred_i_301_n_0 : STD_LOGIC;
  signal msg_inferred_i_302_n_0 : STD_LOGIC;
  signal msg_inferred_i_303_n_0 : STD_LOGIC;
  signal msg_inferred_i_304_n_0 : STD_LOGIC;
  signal msg_inferred_i_305_n_0 : STD_LOGIC;
  signal msg_inferred_i_306_n_0 : STD_LOGIC;
  signal msg_inferred_i_307_n_0 : STD_LOGIC;
  signal msg_inferred_i_308_n_0 : STD_LOGIC;
  signal msg_inferred_i_309_n_0 : STD_LOGIC;
  signal msg_inferred_i_310_n_0 : STD_LOGIC;
  signal msg_inferred_i_311_n_0 : STD_LOGIC;
  signal msg_inferred_i_312_n_0 : STD_LOGIC;
  signal msg_inferred_i_313_n_0 : STD_LOGIC;
  signal msg_inferred_i_314_n_0 : STD_LOGIC;
  signal msg_inferred_i_315_n_0 : STD_LOGIC;
  signal msg_inferred_i_316_n_0 : STD_LOGIC;
  signal msg_inferred_i_317_n_0 : STD_LOGIC;
  signal msg_inferred_i_318_n_0 : STD_LOGIC;
  signal msg_inferred_i_319_n_0 : STD_LOGIC;
  signal msg_inferred_i_320_n_0 : STD_LOGIC;
  signal msg_inferred_i_321_n_0 : STD_LOGIC;
  signal msg_inferred_i_322_n_0 : STD_LOGIC;
  signal msg_inferred_i_323_n_0 : STD_LOGIC;
  signal msg_inferred_i_325_n_0 : STD_LOGIC;
  signal msg_inferred_i_326_n_0 : STD_LOGIC;
  signal msg_inferred_i_327_n_0 : STD_LOGIC;
  signal msg_inferred_i_328_n_0 : STD_LOGIC;
  signal msg_inferred_i_330_n_0 : STD_LOGIC;
  signal msg_inferred_i_331_n_0 : STD_LOGIC;
  signal msg_inferred_i_332_n_0 : STD_LOGIC;
  signal msg_inferred_i_333_n_0 : STD_LOGIC;
  signal msg_inferred_i_335_n_0 : STD_LOGIC;
  signal msg_inferred_i_336_n_0 : STD_LOGIC;
  signal msg_inferred_i_337_n_0 : STD_LOGIC;
  signal msg_inferred_i_339_n_0 : STD_LOGIC;
  signal msg_inferred_i_33_n_0 : STD_LOGIC;
  signal msg_inferred_i_340_n_0 : STD_LOGIC;
  signal msg_inferred_i_342_n_0 : STD_LOGIC;
  signal msg_inferred_i_343_n_0 : STD_LOGIC;
  signal msg_inferred_i_344_n_0 : STD_LOGIC;
  signal msg_inferred_i_345_n_0 : STD_LOGIC;
  signal msg_inferred_i_346_n_0 : STD_LOGIC;
  signal msg_inferred_i_347_n_0 : STD_LOGIC;
  signal msg_inferred_i_348_n_0 : STD_LOGIC;
  signal msg_inferred_i_349_n_0 : STD_LOGIC;
  signal msg_inferred_i_34_n_0 : STD_LOGIC;
  signal msg_inferred_i_350_n_0 : STD_LOGIC;
  signal msg_inferred_i_351_n_0 : STD_LOGIC;
  signal msg_inferred_i_352_n_0 : STD_LOGIC;
  signal msg_inferred_i_353_n_0 : STD_LOGIC;
  signal msg_inferred_i_354_n_0 : STD_LOGIC;
  signal msg_inferred_i_355_n_0 : STD_LOGIC;
  signal msg_inferred_i_357_n_0 : STD_LOGIC;
  signal msg_inferred_i_358_n_0 : STD_LOGIC;
  signal msg_inferred_i_35_n_0 : STD_LOGIC;
  signal msg_inferred_i_360_n_0 : STD_LOGIC;
  signal msg_inferred_i_361_n_0 : STD_LOGIC;
  signal msg_inferred_i_362_n_0 : STD_LOGIC;
  signal msg_inferred_i_363_n_0 : STD_LOGIC;
  signal msg_inferred_i_364_n_0 : STD_LOGIC;
  signal msg_inferred_i_365_n_0 : STD_LOGIC;
  signal msg_inferred_i_367_n_0 : STD_LOGIC;
  signal msg_inferred_i_368_n_0 : STD_LOGIC;
  signal msg_inferred_i_369_n_0 : STD_LOGIC;
  signal msg_inferred_i_36_n_0 : STD_LOGIC;
  signal msg_inferred_i_371_n_0 : STD_LOGIC;
  signal msg_inferred_i_372_n_0 : STD_LOGIC;
  signal msg_inferred_i_374_n_0 : STD_LOGIC;
  signal msg_inferred_i_375_n_0 : STD_LOGIC;
  signal msg_inferred_i_377_n_0 : STD_LOGIC;
  signal msg_inferred_i_378_n_0 : STD_LOGIC;
  signal msg_inferred_i_379_n_0 : STD_LOGIC;
  signal msg_inferred_i_37_n_0 : STD_LOGIC;
  signal msg_inferred_i_380_n_0 : STD_LOGIC;
  signal msg_inferred_i_381_n_0 : STD_LOGIC;
  signal msg_inferred_i_382_n_0 : STD_LOGIC;
  signal msg_inferred_i_383_n_0 : STD_LOGIC;
  signal msg_inferred_i_385_n_0 : STD_LOGIC;
  signal msg_inferred_i_386_n_0 : STD_LOGIC;
  signal msg_inferred_i_387_n_0 : STD_LOGIC;
  signal msg_inferred_i_389_n_0 : STD_LOGIC;
  signal msg_inferred_i_38_n_0 : STD_LOGIC;
  signal msg_inferred_i_390_n_0 : STD_LOGIC;
  signal msg_inferred_i_391_n_0 : STD_LOGIC;
  signal msg_inferred_i_392_n_0 : STD_LOGIC;
  signal msg_inferred_i_393_n_0 : STD_LOGIC;
  signal msg_inferred_i_395_n_0 : STD_LOGIC;
  signal msg_inferred_i_396_n_0 : STD_LOGIC;
  signal msg_inferred_i_397_n_0 : STD_LOGIC;
  signal msg_inferred_i_398_n_0 : STD_LOGIC;
  signal msg_inferred_i_399_n_0 : STD_LOGIC;
  signal msg_inferred_i_39_n_0 : STD_LOGIC;
  signal msg_inferred_i_400_n_0 : STD_LOGIC;
  signal msg_inferred_i_401_n_0 : STD_LOGIC;
  signal msg_inferred_i_402_n_0 : STD_LOGIC;
  signal msg_inferred_i_404_n_0 : STD_LOGIC;
  signal msg_inferred_i_405_n_0 : STD_LOGIC;
  signal msg_inferred_i_406_n_0 : STD_LOGIC;
  signal msg_inferred_i_407_n_0 : STD_LOGIC;
  signal msg_inferred_i_408_n_0 : STD_LOGIC;
  signal msg_inferred_i_409_n_0 : STD_LOGIC;
  signal msg_inferred_i_40_n_0 : STD_LOGIC;
  signal msg_inferred_i_410_n_0 : STD_LOGIC;
  signal msg_inferred_i_411_n_0 : STD_LOGIC;
  signal msg_inferred_i_412_n_0 : STD_LOGIC;
  signal msg_inferred_i_413_n_0 : STD_LOGIC;
  signal msg_inferred_i_415_n_0 : STD_LOGIC;
  signal msg_inferred_i_416_n_0 : STD_LOGIC;
  signal msg_inferred_i_418_n_0 : STD_LOGIC;
  signal msg_inferred_i_419_n_0 : STD_LOGIC;
  signal msg_inferred_i_41_n_0 : STD_LOGIC;
  signal msg_inferred_i_420_n_0 : STD_LOGIC;
  signal msg_inferred_i_421_n_0 : STD_LOGIC;
  signal msg_inferred_i_422_n_0 : STD_LOGIC;
  signal msg_inferred_i_423_n_0 : STD_LOGIC;
  signal msg_inferred_i_424_n_0 : STD_LOGIC;
  signal msg_inferred_i_425_n_0 : STD_LOGIC;
  signal msg_inferred_i_426_n_0 : STD_LOGIC;
  signal msg_inferred_i_427_n_0 : STD_LOGIC;
  signal msg_inferred_i_428_n_0 : STD_LOGIC;
  signal msg_inferred_i_429_n_0 : STD_LOGIC;
  signal msg_inferred_i_42_n_0 : STD_LOGIC;
  signal msg_inferred_i_430_n_0 : STD_LOGIC;
  signal msg_inferred_i_431_n_0 : STD_LOGIC;
  signal msg_inferred_i_432_n_0 : STD_LOGIC;
  signal msg_inferred_i_433_n_0 : STD_LOGIC;
  signal msg_inferred_i_434_n_0 : STD_LOGIC;
  signal msg_inferred_i_435_n_0 : STD_LOGIC;
  signal msg_inferred_i_436_n_0 : STD_LOGIC;
  signal msg_inferred_i_437_n_0 : STD_LOGIC;
  signal msg_inferred_i_438_n_0 : STD_LOGIC;
  signal msg_inferred_i_439_n_0 : STD_LOGIC;
  signal msg_inferred_i_43_n_0 : STD_LOGIC;
  signal msg_inferred_i_440_n_0 : STD_LOGIC;
  signal msg_inferred_i_441_n_0 : STD_LOGIC;
  signal msg_inferred_i_442_n_0 : STD_LOGIC;
  signal msg_inferred_i_443_n_0 : STD_LOGIC;
  signal msg_inferred_i_444_n_0 : STD_LOGIC;
  signal msg_inferred_i_445_n_0 : STD_LOGIC;
  signal msg_inferred_i_446_n_0 : STD_LOGIC;
  signal msg_inferred_i_447_n_0 : STD_LOGIC;
  signal msg_inferred_i_448_n_0 : STD_LOGIC;
  signal msg_inferred_i_449_n_0 : STD_LOGIC;
  signal msg_inferred_i_44_n_0 : STD_LOGIC;
  signal msg_inferred_i_450_n_0 : STD_LOGIC;
  signal msg_inferred_i_451_n_0 : STD_LOGIC;
  signal msg_inferred_i_452_n_0 : STD_LOGIC;
  signal msg_inferred_i_453_n_0 : STD_LOGIC;
  signal msg_inferred_i_454_n_0 : STD_LOGIC;
  signal msg_inferred_i_455_n_0 : STD_LOGIC;
  signal msg_inferred_i_456_n_0 : STD_LOGIC;
  signal msg_inferred_i_457_n_0 : STD_LOGIC;
  signal msg_inferred_i_458_n_0 : STD_LOGIC;
  signal msg_inferred_i_459_n_0 : STD_LOGIC;
  signal msg_inferred_i_45_n_0 : STD_LOGIC;
  signal msg_inferred_i_460_n_0 : STD_LOGIC;
  signal msg_inferred_i_461_n_0 : STD_LOGIC;
  signal msg_inferred_i_462_n_0 : STD_LOGIC;
  signal msg_inferred_i_463_n_0 : STD_LOGIC;
  signal msg_inferred_i_464_n_0 : STD_LOGIC;
  signal msg_inferred_i_465_n_0 : STD_LOGIC;
  signal msg_inferred_i_466_n_0 : STD_LOGIC;
  signal msg_inferred_i_467_n_0 : STD_LOGIC;
  signal msg_inferred_i_468_n_0 : STD_LOGIC;
  signal msg_inferred_i_469_n_0 : STD_LOGIC;
  signal msg_inferred_i_46_n_0 : STD_LOGIC;
  signal msg_inferred_i_470_n_0 : STD_LOGIC;
  signal msg_inferred_i_471_n_0 : STD_LOGIC;
  signal msg_inferred_i_472_n_0 : STD_LOGIC;
  signal msg_inferred_i_473_n_0 : STD_LOGIC;
  signal msg_inferred_i_474_n_0 : STD_LOGIC;
  signal msg_inferred_i_475_n_0 : STD_LOGIC;
  signal msg_inferred_i_476_n_0 : STD_LOGIC;
  signal msg_inferred_i_477_n_0 : STD_LOGIC;
  signal msg_inferred_i_478_n_0 : STD_LOGIC;
  signal msg_inferred_i_479_n_0 : STD_LOGIC;
  signal msg_inferred_i_47_n_0 : STD_LOGIC;
  signal msg_inferred_i_480_n_0 : STD_LOGIC;
  signal msg_inferred_i_481_n_0 : STD_LOGIC;
  signal msg_inferred_i_482_n_0 : STD_LOGIC;
  signal msg_inferred_i_483_n_0 : STD_LOGIC;
  signal msg_inferred_i_484_n_0 : STD_LOGIC;
  signal msg_inferred_i_485_n_0 : STD_LOGIC;
  signal msg_inferred_i_486_n_0 : STD_LOGIC;
  signal msg_inferred_i_48_n_0 : STD_LOGIC;
  signal msg_inferred_i_49_n_0 : STD_LOGIC;
  signal msg_inferred_i_50_n_0 : STD_LOGIC;
  signal msg_inferred_i_51_n_0 : STD_LOGIC;
  signal msg_inferred_i_52_n_0 : STD_LOGIC;
  signal msg_inferred_i_53_n_0 : STD_LOGIC;
  signal msg_inferred_i_54_n_0 : STD_LOGIC;
  signal msg_inferred_i_55_n_0 : STD_LOGIC;
  signal msg_inferred_i_56_n_0 : STD_LOGIC;
  signal msg_inferred_i_57_n_0 : STD_LOGIC;
  signal msg_inferred_i_58_n_0 : STD_LOGIC;
  signal msg_inferred_i_59_n_0 : STD_LOGIC;
  signal msg_inferred_i_60_n_0 : STD_LOGIC;
  signal msg_inferred_i_61_n_0 : STD_LOGIC;
  signal msg_inferred_i_62_n_0 : STD_LOGIC;
  signal msg_inferred_i_63_n_0 : STD_LOGIC;
  signal msg_inferred_i_64_n_0 : STD_LOGIC;
  signal msg_inferred_i_65_n_0 : STD_LOGIC;
  signal msg_inferred_i_66_n_0 : STD_LOGIC;
  signal msg_inferred_i_67_n_0 : STD_LOGIC;
  signal msg_inferred_i_68_n_0 : STD_LOGIC;
  signal msg_inferred_i_69_n_0 : STD_LOGIC;
  signal msg_inferred_i_70_n_0 : STD_LOGIC;
  signal msg_inferred_i_71_n_0 : STD_LOGIC;
  signal msg_inferred_i_72_n_0 : STD_LOGIC;
  signal msg_inferred_i_73_n_0 : STD_LOGIC;
  signal msg_inferred_i_74_n_0 : STD_LOGIC;
  signal msg_inferred_i_75_n_0 : STD_LOGIC;
  signal msg_inferred_i_76_n_0 : STD_LOGIC;
  signal msg_inferred_i_77_n_0 : STD_LOGIC;
  signal msg_inferred_i_78_n_0 : STD_LOGIC;
  signal msg_inferred_i_79_n_0 : STD_LOGIC;
  signal msg_inferred_i_80_n_0 : STD_LOGIC;
  signal msg_inferred_i_81_n_0 : STD_LOGIC;
  signal msg_inferred_i_82_n_0 : STD_LOGIC;
  signal msg_inferred_i_83_n_0 : STD_LOGIC;
  signal msg_inferred_i_84_n_0 : STD_LOGIC;
  signal msg_inferred_i_85_n_0 : STD_LOGIC;
  signal msg_inferred_i_86_n_0 : STD_LOGIC;
  signal msg_inferred_i_87_n_0 : STD_LOGIC;
  signal msg_inferred_i_88_n_0 : STD_LOGIC;
  signal msg_inferred_i_89_n_0 : STD_LOGIC;
  signal msg_inferred_i_90_n_0 : STD_LOGIC;
  signal msg_inferred_i_91_n_0 : STD_LOGIC;
  signal msg_inferred_i_92_n_0 : STD_LOGIC;
  signal msg_inferred_i_93_n_0 : STD_LOGIC;
  signal msg_inferred_i_94_n_0 : STD_LOGIC;
  signal msg_inferred_i_95_n_0 : STD_LOGIC;
  signal msg_inferred_i_96_n_0 : STD_LOGIC;
  signal msg_inferred_i_97_n_0 : STD_LOGIC;
  signal msg_inferred_i_98_n_0 : STD_LOGIC;
  signal msg_inferred_i_99_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \^p_36_in\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[16]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[16]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[17]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[17]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[18]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[18]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[19]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[20]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[21]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[21]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[22]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[22]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[23]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[24]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[25]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[26]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[27]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[28]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[29]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[30]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[31]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[32]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[33]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[34]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[35]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[36]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[37]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[38]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[39]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[40]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[40]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[41]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[41]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[42]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[42]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[43]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[43]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[44]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[44]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[45]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[45]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[46]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[46]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[47]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[47]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[48]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[49]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[50]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[51]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[52]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[53]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[54]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[55]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[56]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[57]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[58]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[59]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[60]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[61]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[62]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[63]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[9]_i_2_n_0\ : STD_LOGIC;
  signal s_axi_tx_tkeep_4_sn_1 : STD_LOGIC;
  signal \^s_axi_tx_tkeep_us_i1__6\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC_reg[10]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \CRC_reg[14]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \CRC_reg[17]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \CRC_reg[18]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \CRC_reg[19]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \CRC_reg[20]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \CRC_reg[24]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \CRC_reg[25]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \CRC_reg[26]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \CRC_reg[27]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \CRC_reg[28]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \CRC_reg[29]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \CRC_reg[2]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \CRC_reg[30]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \CRC_reg[31]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \CRC_reg[3]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \CRC_reg[9]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \data_width[0]_i_2__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \data_width[0]_i_3\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \data_width[0]_i_4\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \data_width[1]_i_3\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \data_width[1]_i_4\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of msg_inferred_i_106 : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of msg_inferred_i_111 : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of msg_inferred_i_112 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of msg_inferred_i_115 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of msg_inferred_i_123 : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of msg_inferred_i_129 : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of msg_inferred_i_133 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of msg_inferred_i_135 : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of msg_inferred_i_137 : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of msg_inferred_i_141 : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of msg_inferred_i_148 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of msg_inferred_i_151 : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of msg_inferred_i_159 : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of msg_inferred_i_160 : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of msg_inferred_i_163 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of msg_inferred_i_167 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of msg_inferred_i_177 : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of msg_inferred_i_179 : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of msg_inferred_i_180 : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of msg_inferred_i_181 : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of msg_inferred_i_182 : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of msg_inferred_i_183 : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of msg_inferred_i_184 : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of msg_inferred_i_185 : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of msg_inferred_i_186 : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of msg_inferred_i_187 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of msg_inferred_i_188 : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of msg_inferred_i_190 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of msg_inferred_i_191 : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of msg_inferred_i_192 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of msg_inferred_i_195 : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of msg_inferred_i_200 : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of msg_inferred_i_204 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of msg_inferred_i_205 : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of msg_inferred_i_207 : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of msg_inferred_i_212 : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of msg_inferred_i_213 : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of msg_inferred_i_214 : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of msg_inferred_i_215 : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of msg_inferred_i_216 : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of msg_inferred_i_218 : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of msg_inferred_i_221 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of msg_inferred_i_222 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of msg_inferred_i_224 : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of msg_inferred_i_225 : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of msg_inferred_i_227 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of msg_inferred_i_228 : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of msg_inferred_i_229 : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of msg_inferred_i_230 : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of msg_inferred_i_231 : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of msg_inferred_i_232 : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of msg_inferred_i_233 : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of msg_inferred_i_234 : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of msg_inferred_i_235 : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of msg_inferred_i_237 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of msg_inferred_i_238 : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of msg_inferred_i_239 : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of msg_inferred_i_240 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of msg_inferred_i_241 : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of msg_inferred_i_243 : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of msg_inferred_i_245 : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of msg_inferred_i_246 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of msg_inferred_i_247 : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of msg_inferred_i_248 : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of msg_inferred_i_250 : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of msg_inferred_i_251 : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of msg_inferred_i_253 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of msg_inferred_i_257 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of msg_inferred_i_259 : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of msg_inferred_i_260 : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of msg_inferred_i_261 : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of msg_inferred_i_262 : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of msg_inferred_i_263 : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of msg_inferred_i_265 : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of msg_inferred_i_266 : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of msg_inferred_i_268 : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of msg_inferred_i_272 : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of msg_inferred_i_273 : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of msg_inferred_i_276 : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of msg_inferred_i_277 : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of msg_inferred_i_279 : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of msg_inferred_i_280 : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of msg_inferred_i_283 : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of msg_inferred_i_286 : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of msg_inferred_i_288 : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of msg_inferred_i_289 : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of msg_inferred_i_290 : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of msg_inferred_i_294 : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of msg_inferred_i_295 : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of msg_inferred_i_296 : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of msg_inferred_i_297 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of msg_inferred_i_298 : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of msg_inferred_i_299 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of msg_inferred_i_300 : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of msg_inferred_i_301 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of msg_inferred_i_302 : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of msg_inferred_i_303 : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of msg_inferred_i_306 : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of msg_inferred_i_307 : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of msg_inferred_i_308 : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of msg_inferred_i_309 : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of msg_inferred_i_311 : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of msg_inferred_i_312 : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of msg_inferred_i_314 : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of msg_inferred_i_315 : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of msg_inferred_i_316 : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of msg_inferred_i_317 : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of msg_inferred_i_318 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of msg_inferred_i_319 : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of msg_inferred_i_323 : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of msg_inferred_i_324 : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of msg_inferred_i_325 : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of msg_inferred_i_328 : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of msg_inferred_i_329 : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of msg_inferred_i_331 : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of msg_inferred_i_333 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of msg_inferred_i_334 : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of msg_inferred_i_335 : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of msg_inferred_i_337 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of msg_inferred_i_338 : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of msg_inferred_i_34 : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of msg_inferred_i_340 : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of msg_inferred_i_341 : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of msg_inferred_i_342 : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of msg_inferred_i_346 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of msg_inferred_i_349 : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of msg_inferred_i_356 : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of msg_inferred_i_359 : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of msg_inferred_i_364 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of msg_inferred_i_366 : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of msg_inferred_i_37 : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of msg_inferred_i_370 : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of msg_inferred_i_373 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of msg_inferred_i_376 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of msg_inferred_i_378 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of msg_inferred_i_379 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of msg_inferred_i_382 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of msg_inferred_i_383 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of msg_inferred_i_384 : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of msg_inferred_i_388 : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of msg_inferred_i_39 : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of msg_inferred_i_392 : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of msg_inferred_i_393 : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of msg_inferred_i_394 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of msg_inferred_i_397 : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of msg_inferred_i_399 : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of msg_inferred_i_403 : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of msg_inferred_i_409 : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of msg_inferred_i_410 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of msg_inferred_i_414 : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of msg_inferred_i_417 : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of msg_inferred_i_420 : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of msg_inferred_i_421 : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of msg_inferred_i_422 : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of msg_inferred_i_423 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of msg_inferred_i_424 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of msg_inferred_i_425 : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of msg_inferred_i_426 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of msg_inferred_i_427 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of msg_inferred_i_428 : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of msg_inferred_i_429 : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of msg_inferred_i_43 : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of msg_inferred_i_430 : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of msg_inferred_i_431 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of msg_inferred_i_432 : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of msg_inferred_i_433 : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of msg_inferred_i_434 : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of msg_inferred_i_435 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of msg_inferred_i_436 : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of msg_inferred_i_437 : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of msg_inferred_i_438 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of msg_inferred_i_439 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of msg_inferred_i_44 : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of msg_inferred_i_440 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of msg_inferred_i_441 : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of msg_inferred_i_442 : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of msg_inferred_i_443 : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of msg_inferred_i_444 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of msg_inferred_i_445 : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of msg_inferred_i_446 : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of msg_inferred_i_447 : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of msg_inferred_i_448 : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of msg_inferred_i_45 : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of msg_inferred_i_450 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of msg_inferred_i_451 : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of msg_inferred_i_453 : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of msg_inferred_i_455 : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of msg_inferred_i_456 : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of msg_inferred_i_457 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of msg_inferred_i_458 : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of msg_inferred_i_460 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of msg_inferred_i_461 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of msg_inferred_i_462 : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of msg_inferred_i_463 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of msg_inferred_i_465 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of msg_inferred_i_466 : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of msg_inferred_i_467 : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of msg_inferred_i_468 : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of msg_inferred_i_469 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of msg_inferred_i_470 : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of msg_inferred_i_471 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of msg_inferred_i_472 : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of msg_inferred_i_474 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of msg_inferred_i_475 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of msg_inferred_i_476 : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of msg_inferred_i_480 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of msg_inferred_i_481 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of msg_inferred_i_482 : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of msg_inferred_i_483 : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of msg_inferred_i_484 : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of msg_inferred_i_485 : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of msg_inferred_i_486 : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of msg_inferred_i_60 : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of msg_inferred_i_61 : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of msg_inferred_i_66 : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of msg_inferred_i_70 : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of msg_inferred_i_71 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of msg_inferred_i_78 : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of msg_inferred_i_80 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of msg_inferred_i_81 : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of msg_inferred_i_85 : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of msg_inferred_i_89 : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of msg_inferred_i_98 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[40]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[41]_i_2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[43]_i_2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[44]_i_2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[45]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[47]_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \tkeep_out[4]_i_1\ : label is "soft_lutpair404";
begin
  axi4s_last_rdy_valid <= \^axi4s_last_rdy_valid\;
  p_36_in <= \^p_36_in\;
  s_axi_tx_tkeep_4_sp_1 <= s_axi_tx_tkeep_4_sn_1;
  \s_axi_tx_tkeep_us_i1__6\ <= \^s_axi_tx_tkeep_us_i1__6\;
\CRC_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(56),
      O => D(31)
    );
\CRC_reg[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(50),
      O => D(21)
    );
\CRC_reg[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(51),
      O => D(20)
    );
\CRC_reg[12]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(52),
      O => D(19)
    );
\CRC_reg[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(53),
      O => D(18)
    );
\CRC_reg[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(54),
      O => D(17)
    );
\CRC_reg[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(55),
      O => D(16)
    );
\CRC_reg[16]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(40),
      O => D(15)
    );
\CRC_reg[17]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(41),
      O => D(14)
    );
\CRC_reg[18]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(42),
      O => D(13)
    );
\CRC_reg[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(43),
      O => D(12)
    );
\CRC_reg[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(57),
      O => D(30)
    );
\CRC_reg[20]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(44),
      O => D(11)
    );
\CRC_reg[21]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(45),
      O => D(10)
    );
\CRC_reg[22]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(46),
      O => D(9)
    );
\CRC_reg[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(47),
      O => D(8)
    );
\CRC_reg[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(32),
      O => D(7)
    );
\CRC_reg[25]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(33),
      O => D(6)
    );
\CRC_reg[26]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(34),
      O => D(5)
    );
\CRC_reg[27]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(35),
      O => D(4)
    );
\CRC_reg[28]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(36),
      O => D(3)
    );
\CRC_reg[29]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(37),
      O => D(2)
    );
\CRC_reg[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(58),
      O => D(29)
    );
\CRC_reg[30]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(38),
      O => D(1)
    );
\CRC_reg[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(39),
      O => D(0)
    );
\CRC_reg[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(59),
      O => D(28)
    );
\CRC_reg[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(60),
      O => D(27)
    );
\CRC_reg[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(61),
      O => D(26)
    );
\CRC_reg[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(62),
      O => D(25)
    );
\CRC_reg[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(63),
      O => D(24)
    );
\CRC_reg[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(48),
      O => D(23)
    );
\CRC_reg[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(49),
      O => D(22)
    );
\crc_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(56),
      Q => \crc_data_i_reg_n_0_[0]\,
      R => '0'
    );
\crc_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(50),
      Q => \crc_data_i_reg_n_0_[10]\,
      R => '0'
    );
\crc_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(51),
      Q => \crc_data_i_reg_n_0_[11]\,
      R => '0'
    );
\crc_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(52),
      Q => \crc_data_i_reg_n_0_[12]\,
      R => '0'
    );
\crc_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(53),
      Q => \crc_data_i_reg_n_0_[13]\,
      R => '0'
    );
\crc_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(54),
      Q => \crc_data_i_reg_n_0_[14]\,
      R => '0'
    );
\crc_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(55),
      Q => \crc_data_i_reg_n_0_[15]\,
      R => '0'
    );
\crc_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(40),
      Q => \crc_data_i_reg_n_0_[16]\,
      R => '0'
    );
\crc_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(41),
      Q => \crc_data_i_reg_n_0_[17]\,
      R => '0'
    );
\crc_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(42),
      Q => \crc_data_i_reg_n_0_[18]\,
      R => '0'
    );
\crc_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(43),
      Q => \crc_data_i_reg_n_0_[19]\,
      R => '0'
    );
\crc_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(57),
      Q => \crc_data_i_reg_n_0_[1]\,
      R => '0'
    );
\crc_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(44),
      Q => \crc_data_i_reg_n_0_[20]\,
      R => '0'
    );
\crc_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(45),
      Q => \crc_data_i_reg_n_0_[21]\,
      R => '0'
    );
\crc_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(46),
      Q => \crc_data_i_reg_n_0_[22]\,
      R => '0'
    );
\crc_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(47),
      Q => \crc_data_i_reg_n_0_[23]\,
      R => '0'
    );
\crc_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(32),
      Q => \crc_data_i_reg_n_0_[24]\,
      R => '0'
    );
\crc_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(33),
      Q => \crc_data_i_reg_n_0_[25]\,
      R => '0'
    );
\crc_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(34),
      Q => \crc_data_i_reg_n_0_[26]\,
      R => '0'
    );
\crc_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(35),
      Q => \crc_data_i_reg_n_0_[27]\,
      R => '0'
    );
\crc_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(36),
      Q => \crc_data_i_reg_n_0_[28]\,
      R => '0'
    );
\crc_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(37),
      Q => \crc_data_i_reg_n_0_[29]\,
      R => '0'
    );
\crc_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(58),
      Q => \crc_data_i_reg_n_0_[2]\,
      R => '0'
    );
\crc_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(38),
      Q => \crc_data_i_reg_n_0_[30]\,
      R => '0'
    );
\crc_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(39),
      Q => \crc_data_i_reg_n_0_[31]\,
      R => '0'
    );
\crc_data_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(24),
      Q => \crc_data_i_reg_n_0_[32]\,
      R => '0'
    );
\crc_data_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(25),
      Q => \crc_data_i_reg_n_0_[33]\,
      R => '0'
    );
\crc_data_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(26),
      Q => \crc_data_i_reg_n_0_[34]\,
      R => '0'
    );
\crc_data_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(27),
      Q => \crc_data_i_reg_n_0_[35]\,
      R => '0'
    );
\crc_data_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(28),
      Q => \crc_data_i_reg_n_0_[36]\,
      R => '0'
    );
\crc_data_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(29),
      Q => \crc_data_i_reg_n_0_[37]\,
      R => '0'
    );
\crc_data_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(30),
      Q => \crc_data_i_reg_n_0_[38]\,
      R => '0'
    );
\crc_data_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(31),
      Q => \crc_data_i_reg_n_0_[39]\,
      R => '0'
    );
\crc_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(59),
      Q => \crc_data_i_reg_n_0_[3]\,
      R => '0'
    );
\crc_data_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(16),
      Q => \crc_data_i_reg_n_0_[40]\,
      R => '0'
    );
\crc_data_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(17),
      Q => \crc_data_i_reg_n_0_[41]\,
      R => '0'
    );
\crc_data_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(18),
      Q => \crc_data_i_reg_n_0_[42]\,
      R => '0'
    );
\crc_data_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(19),
      Q => \crc_data_i_reg_n_0_[43]\,
      R => '0'
    );
\crc_data_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(20),
      Q => \crc_data_i_reg_n_0_[44]\,
      R => '0'
    );
\crc_data_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(21),
      Q => \crc_data_i_reg_n_0_[45]\,
      R => '0'
    );
\crc_data_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(22),
      Q => \crc_data_i_reg_n_0_[46]\,
      R => '0'
    );
\crc_data_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(23),
      Q => \crc_data_i_reg_n_0_[47]\,
      R => '0'
    );
\crc_data_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(8),
      Q => \crc_data_i_reg_n_0_[48]\,
      R => '0'
    );
\crc_data_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(9),
      Q => \crc_data_i_reg_n_0_[49]\,
      R => '0'
    );
\crc_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(60),
      Q => \crc_data_i_reg_n_0_[4]\,
      R => '0'
    );
\crc_data_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(10),
      Q => \crc_data_i_reg_n_0_[50]\,
      R => '0'
    );
\crc_data_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(11),
      Q => \crc_data_i_reg_n_0_[51]\,
      R => '0'
    );
\crc_data_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(12),
      Q => \crc_data_i_reg_n_0_[52]\,
      R => '0'
    );
\crc_data_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(13),
      Q => \crc_data_i_reg_n_0_[53]\,
      R => '0'
    );
\crc_data_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(14),
      Q => \crc_data_i_reg_n_0_[54]\,
      R => '0'
    );
\crc_data_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(15),
      Q => \crc_data_i_reg_n_0_[55]\,
      R => '0'
    );
\crc_data_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(0),
      Q => p_0_in4_in(24),
      R => '0'
    );
\crc_data_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(1),
      Q => p_0_in4_in(25),
      R => '0'
    );
\crc_data_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(2),
      Q => p_0_in4_in(26),
      R => '0'
    );
\crc_data_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(3),
      Q => p_0_in4_in(27),
      R => '0'
    );
\crc_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(61),
      Q => \crc_data_i_reg_n_0_[5]\,
      R => '0'
    );
\crc_data_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(4),
      Q => p_0_in4_in(28),
      R => '0'
    );
\crc_data_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(5),
      Q => p_0_in4_in(29),
      R => '0'
    );
\crc_data_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(6),
      Q => p_0_in4_in(30),
      R => '0'
    );
\crc_data_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(7),
      Q => p_0_in4_in(31),
      R => '0'
    );
\crc_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(62),
      Q => \crc_data_i_reg_n_0_[6]\,
      R => '0'
    );
\crc_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(63),
      Q => \crc_data_i_reg_n_0_[7]\,
      R => '0'
    );
\crc_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(48),
      Q => \crc_data_i_reg_n_0_[8]\,
      R => '0'
    );
\crc_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(49),
      Q => \crc_data_i_reg_n_0_[9]\,
      R => '0'
    );
\crcreg[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => new_pkt_r,
      I1 => channel_up_tx_if,
      I2 => \^p_36_in\,
      O => CRC_RST
    );
\crcreg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(0),
      Q => p_0_in(32),
      S => CRC_RST
    );
\crcreg_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(10),
      Q => p_0_in(42),
      S => CRC_RST
    );
\crcreg_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(11),
      Q => p_0_in(43),
      S => CRC_RST
    );
\crcreg_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(12),
      Q => p_0_in(44),
      S => CRC_RST
    );
\crcreg_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(13),
      Q => p_0_in(45),
      S => CRC_RST
    );
\crcreg_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(14),
      Q => p_0_in(46),
      S => CRC_RST
    );
\crcreg_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(15),
      Q => p_0_in(47),
      S => CRC_RST
    );
\crcreg_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(16),
      Q => p_0_in(48),
      S => CRC_RST
    );
\crcreg_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(17),
      Q => p_0_in(49),
      S => CRC_RST
    );
\crcreg_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(18),
      Q => p_0_in(50),
      S => CRC_RST
    );
\crcreg_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(19),
      Q => p_0_in(51),
      S => CRC_RST
    );
\crcreg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(1),
      Q => p_0_in(33),
      S => CRC_RST
    );
\crcreg_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(20),
      Q => p_0_in(52),
      S => CRC_RST
    );
\crcreg_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(21),
      Q => p_0_in(53),
      S => CRC_RST
    );
\crcreg_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(22),
      Q => p_0_in(54),
      S => CRC_RST
    );
\crcreg_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(23),
      Q => p_0_in(55),
      S => CRC_RST
    );
\crcreg_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(24),
      Q => p_0_in(56),
      S => CRC_RST
    );
\crcreg_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(25),
      Q => p_0_in(57),
      S => CRC_RST
    );
\crcreg_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(26),
      Q => p_0_in(58),
      S => CRC_RST
    );
\crcreg_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(27),
      Q => p_0_in(59),
      S => CRC_RST
    );
\crcreg_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(28),
      Q => p_0_in(60),
      S => CRC_RST
    );
\crcreg_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(29),
      Q => p_0_in(61),
      S => CRC_RST
    );
\crcreg_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(2),
      Q => p_0_in(34),
      S => CRC_RST
    );
\crcreg_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(30),
      Q => p_0_in(62),
      S => CRC_RST
    );
\crcreg_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(31),
      Q => p_0_in(63),
      S => CRC_RST
    );
\crcreg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(3),
      Q => p_0_in(35),
      S => CRC_RST
    );
\crcreg_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(4),
      Q => p_0_in(36),
      S => CRC_RST
    );
\crcreg_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(5),
      Q => p_0_in(37),
      S => CRC_RST
    );
\crcreg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(6),
      Q => p_0_in(38),
      S => CRC_RST
    );
\crcreg_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(7),
      Q => p_0_in(39),
      S => CRC_RST
    );
\crcreg_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(8),
      Q => p_0_in(40),
      S => CRC_RST
    );
\crcreg_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(9),
      Q => p_0_in(41),
      S => CRC_RST
    );
data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => s_axi_tx_tvalid,
      I1 => count(0),
      I2 => count(1),
      I3 => s_axi_tx_tready_ds_crc_i,
      I4 => channel_up_tx_if,
      O => \^p_36_in\
    );
data_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^p_36_in\,
      Q => data_valid,
      R => '0'
    );
\data_width[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2FFEEFFE"
    )
        port map (
      I0 => \data_width[1]_i_3_n_0\,
      I1 => CRC_DATAWIDTH1(3),
      I2 => CRC_DATAWIDTH1(2),
      I3 => CRC_DATAWIDTH1(1),
      I4 => s_axi_tx_tkeep_4_sn_1,
      I5 => \data_width[0]_i_5_n_0\,
      O => \data_width[0]_i_1_n_0\
    );
\data_width[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^axi4s_last_rdy_valid\,
      I1 => \^s_axi_tx_tkeep_us_i1__6\,
      I2 => s_axi_tx_tkeep(3),
      O => CRC_DATAWIDTH1(3)
    );
\data_width[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^axi4s_last_rdy_valid\,
      I1 => \^s_axi_tx_tkeep_us_i1__6\,
      I2 => s_axi_tx_tkeep(2),
      O => CRC_DATAWIDTH1(2)
    );
\data_width[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^axi4s_last_rdy_valid\,
      I1 => \^s_axi_tx_tkeep_us_i1__6\,
      I2 => s_axi_tx_tkeep(1),
      O => CRC_DATAWIDTH1(1)
    );
\data_width[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => s_axi_tx_tkeep(0),
      I1 => s_axi_tx_tkeep(7),
      I2 => \^axi4s_last_rdy_valid\,
      I3 => \^s_axi_tx_tkeep_us_i1__6\,
      I4 => s_axi_tx_tkeep(6),
      I5 => s_axi_tx_tkeep(5),
      O => \data_width[0]_i_5_n_0\
    );
\data_width[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \data_width[1]_i_2_n_0\,
      I1 => \data_width[1]_i_3_n_0\,
      I2 => \data_width[1]_i_4_n_0\,
      I3 => \data_width[1]_i_5_n_0\,
      O => \data_width[1]_i_1_n_0\
    );
\data_width[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => s_axi_tx_tkeep(6),
      I1 => \^axi4s_last_rdy_valid\,
      I2 => \^s_axi_tx_tkeep_us_i1__6\,
      I3 => s_axi_tx_tkeep(0),
      I4 => s_axi_tx_tkeep(7),
      O => \data_width[1]_i_2_n_0\
    );
\data_width[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => s_axi_tx_tkeep(5),
      I1 => \^s_axi_tx_tkeep_us_i1__6\,
      I2 => s_axi_tx_tkeep(4),
      I3 => \^axi4s_last_rdy_valid\,
      O => \data_width[1]_i_3_n_0\
    );
\data_width[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => s_axi_tx_tkeep(2),
      I1 => s_axi_tx_tkeep(3),
      I2 => \^s_axi_tx_tkeep_us_i1__6\,
      I3 => \^axi4s_last_rdy_valid\,
      O => \data_width[1]_i_4_n_0\
    );
\data_width[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F0FFF0FFF0FFF0F"
    )
        port map (
      I0 => s_axi_tx_tkeep(3),
      I1 => s_axi_tx_tkeep(4),
      I2 => \^axi4s_last_rdy_valid\,
      I3 => \^s_axi_tx_tkeep_us_i1__6\,
      I4 => s_axi_tx_tkeep(2),
      I5 => s_axi_tx_tkeep(1),
      O => \data_width[1]_i_5_n_0\
    );
\data_width[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => s_axi_tx_tkeep(7),
      I1 => s_axi_tx_tkeep(0),
      I2 => \^s_axi_tx_tkeep_us_i1__6\,
      I3 => \^axi4s_last_rdy_valid\,
      I4 => s_axi_tx_tkeep(6),
      I5 => \data_width[2]_i_3_n_0\,
      O => \data_width[2]_i_1_n_0\
    );
\data_width[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi_tx_tkeep(3),
      I1 => s_axi_tx_tkeep(2),
      I2 => s_axi_tx_tkeep(1),
      I3 => s_axi_tx_tkeep(0),
      I4 => \data_width[2]_i_4__0_n_0\,
      O => \^s_axi_tx_tkeep_us_i1__6\
    );
\data_width[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAAABAAAAAAA"
    )
        port map (
      I0 => \data_width[1]_i_3_n_0\,
      I1 => s_axi_tx_tkeep(1),
      I2 => s_axi_tx_tkeep(2),
      I3 => \^s_axi_tx_tkeep_us_i1__6\,
      I4 => \^axi4s_last_rdy_valid\,
      I5 => s_axi_tx_tkeep(3),
      O => \data_width[2]_i_3_n_0\
    );
\data_width[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_tx_tkeep(4),
      I1 => s_axi_tx_tkeep(5),
      I2 => s_axi_tx_tkeep(6),
      I3 => s_axi_tx_tkeep(7),
      O => \data_width[2]_i_4__0_n_0\
    );
\data_width_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \data_width[0]_i_1_n_0\,
      Q => \data_width_reg_n_0_[0]\,
      R => '0'
    );
\data_width_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \data_width[1]_i_1_n_0\,
      Q => \data_width_reg_n_0_[1]\,
      R => '0'
    );
\data_width_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \data_width[2]_i_1_n_0\,
      Q => \p_0_in__0\,
      R => '0'
    );
msg_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => msg_inferred_i_33_n_0,
      I1 => msg_inferred_i_34_n_0,
      I2 => msg_inferred_i_35_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_36_n_0,
      O => msg(0)
    );
msg_inferred_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => msg_inferred_i_72_n_0,
      I1 => msg_inferred_i_73_n_0,
      I2 => msg_inferred_i_74_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_75_n_0,
      O => msg(23)
    );
msg_inferred_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => msg_inferred_i_283_n_0,
      I1 => msg_inferred_i_256_n_0,
      I2 => msg_inferred_i_284_n_0,
      I3 => msg_inferred_i_210_n_0,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_100_n_0
    );
msg_inferred_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B0FF04BB4F00F"
    )
        port map (
      I0 => \p_0_in__0\,
      I1 => p_0_in(40),
      I2 => msg_inferred_i_176_n_0,
      I3 => msg_inferred_i_210_n_0,
      I4 => msg_inferred_i_285_n_0,
      I5 => msg_inferred_i_171_n_0,
      O => msg_inferred_i_101_n_0
    );
msg_inferred_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_203_n_0,
      I1 => msg_inferred_i_182_n_0,
      I2 => msg_inferred_i_286_n_0,
      I3 => msg_inferred_i_270_n_0,
      I4 => msg_inferred_i_268_n_0,
      I5 => msg_inferred_i_250_n_0,
      O => msg_inferred_i_102_n_0
    );
msg_inferred_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_284_n_0,
      I1 => msg_inferred_i_197_n_0,
      I2 => msg_inferred_i_227_n_0,
      I3 => msg_inferred_i_203_n_0,
      I4 => msg_inferred_i_231_n_0,
      I5 => msg_inferred_i_179_n_0,
      O => msg_inferred_i_103_n_0
    );
msg_inferred_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEAAEEAAEAEEA"
    )
        port map (
      I0 => msg_inferred_i_287_n_0,
      I1 => msg_inferred_i_245_n_0,
      I2 => msg_inferred_i_235_n_0,
      I3 => msg_inferred_i_192_n_0,
      I4 => msg_inferred_i_284_n_0,
      I5 => msg_inferred_i_239_n_0,
      O => msg_inferred_i_104_n_0
    );
msg_inferred_i_105: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_268_n_0,
      I1 => msg_inferred_i_39_n_0,
      O => msg_inferred_i_105_n_0
    );
msg_inferred_i_106: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_206_n_0,
      I1 => msg_inferred_i_284_n_0,
      O => msg_inferred_i_106_n_0
    );
msg_inferred_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_231_n_0,
      I1 => msg_inferred_i_288_n_0,
      I2 => msg_inferred_i_193_n_0,
      I3 => msg_inferred_i_255_n_0,
      I4 => msg_inferred_i_182_n_0,
      I5 => msg_inferred_i_196_n_0,
      O => msg_inferred_i_107_n_0
    );
msg_inferred_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => msg_inferred_i_289_n_0,
      I1 => msg_inferred_i_273_n_0,
      I2 => msg_inferred_i_283_n_0,
      I3 => msg_inferred_i_203_n_0,
      I4 => msg_inferred_i_148_n_0,
      I5 => msg_inferred_i_71_n_0,
      O => msg_inferred_i_108_n_0
    );
msg_inferred_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02020E020E0E02"
    )
        port map (
      I0 => msg_inferred_i_264_n_0,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => msg_inferred_i_239_n_0,
      I4 => msg_inferred_i_280_n_0,
      I5 => msg_inferred_i_290_n_0,
      O => msg_inferred_i_109_n_0
    );
msg_inferred_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFAAAABEAAAAAA"
    )
        port map (
      I0 => msg_inferred_i_76_n_0,
      I1 => msg_inferred_i_77_n_0,
      I2 => msg_inferred_i_78_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_79_n_0,
      O => msg(22)
    );
msg_inferred_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_206_n_0,
      I1 => msg_inferred_i_219_n_0,
      I2 => msg_inferred_i_291_n_0,
      I3 => msg_inferred_i_254_n_0,
      I4 => msg_inferred_i_201_n_0,
      I5 => msg_inferred_i_211_n_0,
      O => msg_inferred_i_110_n_0
    );
msg_inferred_i_111: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_209_n_0,
      I1 => msg_inferred_i_292_n_0,
      I2 => msg_inferred_i_282_n_0,
      I3 => msg_inferred_i_242_n_0,
      O => msg_inferred_i_111_n_0
    );
msg_inferred_i_112: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_198_n_0,
      I1 => msg_inferred_i_210_n_0,
      I2 => msg_inferred_i_223_n_0,
      I3 => msg_inferred_i_208_n_0,
      O => msg_inferred_i_112_n_0
    );
msg_inferred_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => msg_inferred_i_280_n_0,
      I1 => msg_inferred_i_221_n_0,
      I2 => msg_inferred_i_293_n_0,
      I3 => msg_inferred_i_277_n_0,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \data_width_reg_n_0_[1]\,
      O => msg_inferred_i_113_n_0
    );
msg_inferred_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_210_n_0,
      I1 => msg_inferred_i_242_n_0,
      I2 => msg_inferred_i_175_n_0,
      I3 => msg_inferred_i_255_n_0,
      I4 => msg_inferred_i_219_n_0,
      I5 => msg_inferred_i_250_n_0,
      O => msg_inferred_i_114_n_0
    );
msg_inferred_i_115: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_197_n_0,
      I1 => msg_inferred_i_225_n_0,
      I2 => msg_inferred_i_191_n_0,
      I3 => msg_inferred_i_181_n_0,
      O => msg_inferred_i_115_n_0
    );
msg_inferred_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_294_n_0,
      I1 => msg_inferred_i_228_n_0,
      I2 => msg_inferred_i_230_n_0,
      I3 => msg_inferred_i_295_n_0,
      I4 => msg_inferred_i_160_n_0,
      I5 => msg_inferred_i_129_n_0,
      O => msg_inferred_i_116_n_0
    );
msg_inferred_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_218_n_0,
      I1 => msg_inferred_i_284_n_0,
      I2 => msg_inferred_i_233_n_0,
      I3 => msg_inferred_i_296_n_0,
      I4 => msg_inferred_i_277_n_0,
      I5 => msg_inferred_i_297_n_0,
      O => msg_inferred_i_117_n_0
    );
msg_inferred_i_118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_171_n_0,
      I1 => msg_inferred_i_212_n_0,
      I2 => msg_inferred_i_250_n_0,
      I3 => msg_inferred_i_231_n_0,
      I4 => msg_inferred_i_179_n_0,
      O => msg_inferred_i_118_n_0
    );
msg_inferred_i_119: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_234_n_0,
      I1 => msg_inferred_i_191_n_0,
      I2 => msg_inferred_i_70_n_0,
      O => msg_inferred_i_119_n_0
    );
msg_inferred_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => msg_inferred_i_80_n_0,
      I1 => msg_inferred_i_81_n_0,
      I2 => msg_inferred_i_82_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_83_n_0,
      O => msg(21)
    );
msg_inferred_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_298_n_0,
      I1 => msg_inferred_i_260_n_0,
      I2 => msg_inferred_i_182_n_0,
      I3 => msg_inferred_i_299_n_0,
      I4 => msg_inferred_i_300_n_0,
      I5 => msg_inferred_i_39_n_0,
      O => msg_inferred_i_120_n_0
    );
msg_inferred_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_241_n_0,
      I1 => msg_inferred_i_44_n_0,
      I2 => msg_inferred_i_208_n_0,
      I3 => msg_inferred_i_282_n_0,
      I4 => msg_inferred_i_224_n_0,
      I5 => msg_inferred_i_179_n_0,
      O => msg_inferred_i_121_n_0
    );
msg_inferred_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => msg_inferred_i_259_n_0,
      I1 => msg_inferred_i_221_n_0,
      I2 => msg_inferred_i_175_n_0,
      I3 => msg_inferred_i_174_n_0,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_122_n_0
    );
msg_inferred_i_123: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_34_n_0,
      I1 => msg_inferred_i_197_n_0,
      I2 => msg_inferred_i_274_n_0,
      I3 => msg_inferred_i_235_n_0,
      O => msg_inferred_i_123_n_0
    );
msg_inferred_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_283_n_0,
      I1 => msg_inferred_i_266_n_0,
      I2 => msg_inferred_i_301_n_0,
      I3 => msg_inferred_i_302_n_0,
      I4 => msg_inferred_i_39_n_0,
      I5 => msg_inferred_i_273_n_0,
      O => msg_inferred_i_124_n_0
    );
msg_inferred_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_192_n_0,
      I1 => msg_inferred_i_273_n_0,
      I2 => msg_inferred_i_170_n_0,
      I3 => msg_inferred_i_282_n_0,
      I4 => msg_inferred_i_263_n_0,
      I5 => msg_inferred_i_195_n_0,
      O => msg_inferred_i_125_n_0
    );
msg_inferred_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => msg_inferred_i_191_n_0,
      I1 => msg_inferred_i_200_n_0,
      I2 => msg_inferred_i_284_n_0,
      I3 => msg_inferred_i_255_n_0,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_126_n_0
    );
msg_inferred_i_127: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => msg_inferred_i_303_n_0,
      I1 => msg_inferred_i_34_n_0,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_127_n_0
    );
msg_inferred_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_228_n_0,
      I1 => msg_inferred_i_266_n_0,
      I2 => msg_inferred_i_200_n_0,
      I3 => msg_inferred_i_210_n_0,
      I4 => msg_inferred_i_181_n_0,
      I5 => msg_inferred_i_260_n_0,
      O => msg_inferred_i_128_n_0
    );
msg_inferred_i_129: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_171_n_0,
      I1 => msg_inferred_i_292_n_0,
      O => msg_inferred_i_129_n_0
    );
msg_inferred_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAAEEFAAAAAEE"
    )
        port map (
      I0 => msg_inferred_i_84_n_0,
      I1 => msg_inferred_i_85_n_0,
      I2 => msg_inferred_i_86_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_87_n_0,
      O => msg(20)
    );
msg_inferred_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => msg_inferred_i_195_n_0,
      I1 => msg_inferred_i_43_n_0,
      I2 => msg_inferred_i_304_n_0,
      I3 => msg_inferred_i_176_n_0,
      I4 => msg_inferred_i_224_n_0,
      I5 => msg_inferred_i_71_n_0,
      O => msg_inferred_i_130_n_0
    );
msg_inferred_i_131: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_255_n_0,
      I1 => msg_inferred_i_282_n_0,
      I2 => msg_inferred_i_240_n_0,
      I3 => msg_inferred_i_179_n_0,
      I4 => msg_inferred_i_224_n_0,
      O => msg_inferred_i_131_n_0
    );
msg_inferred_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_235_n_0,
      I1 => msg_inferred_i_171_n_0,
      I2 => msg_inferred_i_194_n_0,
      I3 => msg_inferred_i_251_n_0,
      I4 => msg_inferred_i_210_n_0,
      I5 => msg_inferred_i_172_n_0,
      O => msg_inferred_i_132_n_0
    );
msg_inferred_i_133: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
        port map (
      I0 => msg_inferred_i_305_n_0,
      I1 => msg_inferred_i_241_n_0,
      I2 => msg_inferred_i_300_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      O => msg_inferred_i_133_n_0
    );
msg_inferred_i_134: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_224_n_0,
      I1 => msg_inferred_i_178_n_0,
      I2 => msg_inferred_i_241_n_0,
      I3 => msg_inferred_i_239_n_0,
      I4 => msg_inferred_i_181_n_0,
      O => msg_inferred_i_134_n_0
    );
msg_inferred_i_135: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00960000"
    )
        port map (
      I0 => msg_inferred_i_259_n_0,
      I1 => msg_inferred_i_70_n_0,
      I2 => msg_inferred_i_197_n_0,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_135_n_0
    );
msg_inferred_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_235_n_0,
      I1 => msg_inferred_i_171_n_0,
      I2 => msg_inferred_i_194_n_0,
      I3 => msg_inferred_i_256_n_0,
      I4 => msg_inferred_i_175_n_0,
      I5 => msg_inferred_i_197_n_0,
      O => msg_inferred_i_136_n_0
    );
msg_inferred_i_137: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_width_reg_n_0_[0]\,
      I1 => \data_width_reg_n_0_[1]\,
      O => msg_inferred_i_137_n_0
    );
msg_inferred_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => msg_inferred_i_288_n_0,
      I1 => msg_inferred_i_273_n_0,
      I2 => msg_inferred_i_306_n_0,
      I3 => msg_inferred_i_141_n_0,
      I4 => msg_inferred_i_221_n_0,
      I5 => msg_inferred_i_45_n_0,
      O => msg_inferred_i_138_n_0
    );
msg_inferred_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => msg_inferred_i_195_n_0,
      I1 => msg_inferred_i_182_n_0,
      I2 => msg_inferred_i_307_n_0,
      I3 => msg_inferred_i_263_n_0,
      I4 => msg_inferred_i_212_n_0,
      I5 => msg_inferred_i_71_n_0,
      O => msg_inferred_i_139_n_0
    );
msg_inferred_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF000AACC"
    )
        port map (
      I0 => msg_inferred_i_88_n_0,
      I1 => msg_inferred_i_89_n_0,
      I2 => msg_inferred_i_90_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_91_n_0,
      O => msg(19)
    );
msg_inferred_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02020E020E0E02"
    )
        port map (
      I0 => msg_inferred_i_308_n_0,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => msg_inferred_i_309_n_0,
      I4 => msg_inferred_i_200_n_0,
      I5 => msg_inferred_i_265_n_0,
      O => msg_inferred_i_140_n_0
    );
msg_inferred_i_141: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_178_n_0,
      I1 => msg_inferred_i_170_n_0,
      O => msg_inferred_i_141_n_0
    );
msg_inferred_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_213_n_0,
      I1 => msg_inferred_i_310_n_0,
      I2 => msg_inferred_i_179_n_0,
      I3 => msg_inferred_i_311_n_0,
      I4 => msg_inferred_i_192_n_0,
      I5 => msg_inferred_i_228_n_0,
      O => msg_inferred_i_142_n_0
    );
msg_inferred_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => msg_inferred_i_304_n_0,
      I1 => msg_inferred_i_112_n_0,
      I2 => msg_inferred_i_290_n_0,
      I3 => msg_inferred_i_173_n_0,
      I4 => msg_inferred_i_202_n_0,
      I5 => msg_inferred_i_71_n_0,
      O => msg_inferred_i_143_n_0
    );
msg_inferred_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => msg_inferred_i_253_n_0,
      I1 => msg_inferred_i_280_n_0,
      I2 => msg_inferred_i_176_n_0,
      I3 => msg_inferred_i_282_n_0,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_144_n_0
    );
msg_inferred_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => msg_inferred_i_172_n_0,
      I1 => msg_inferred_i_210_n_0,
      I2 => msg_inferred_i_175_n_0,
      I3 => msg_inferred_i_171_n_0,
      I4 => msg_inferred_i_235_n_0,
      I5 => msg_inferred_i_137_n_0,
      O => msg_inferred_i_145_n_0
    );
msg_inferred_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => msg_inferred_i_195_n_0,
      I1 => msg_inferred_i_191_n_0,
      I2 => msg_inferred_i_312_n_0,
      I3 => msg_inferred_i_238_n_0,
      I4 => msg_inferred_i_300_n_0,
      I5 => msg_inferred_i_45_n_0,
      O => msg_inferred_i_146_n_0
    );
msg_inferred_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_233_n_0,
      I1 => msg_inferred_i_182_n_0,
      I2 => msg_inferred_i_170_n_0,
      I3 => msg_inferred_i_171_n_0,
      I4 => msg_inferred_i_260_n_0,
      I5 => msg_inferred_i_200_n_0,
      O => msg_inferred_i_147_n_0
    );
msg_inferred_i_148: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_210_n_0,
      I1 => msg_inferred_i_198_n_0,
      O => msg_inferred_i_148_n_0
    );
msg_inferred_i_149: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_210_n_0,
      I1 => msg_inferred_i_219_n_0,
      I2 => msg_inferred_i_250_n_0,
      I3 => msg_inferred_i_200_n_0,
      I4 => msg_inferred_i_282_n_0,
      O => msg_inferred_i_149_n_0
    );
msg_inferred_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF000AACC"
    )
        port map (
      I0 => msg_inferred_i_92_n_0,
      I1 => msg_inferred_i_93_n_0,
      I2 => msg_inferred_i_94_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_95_n_0,
      O => msg(18)
    );
msg_inferred_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006996"
    )
        port map (
      I0 => msg_inferred_i_191_n_0,
      I1 => msg_inferred_i_207_n_0,
      I2 => msg_inferred_i_197_n_0,
      I3 => msg_inferred_i_194_n_0,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_150_n_0
    );
msg_inferred_i_151: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_177_n_0,
      I1 => msg_inferred_i_111_n_0,
      I2 => msg_inferred_i_238_n_0,
      I3 => msg_inferred_i_304_n_0,
      I4 => msg_inferred_i_270_n_0,
      O => msg_inferred_i_151_n_0
    );
msg_inferred_i_152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_241_n_0,
      I1 => msg_inferred_i_112_n_0,
      I2 => msg_inferred_i_211_n_0,
      I3 => msg_inferred_i_255_n_0,
      I4 => msg_inferred_i_240_n_0,
      I5 => msg_inferred_i_284_n_0,
      O => msg_inferred_i_152_n_0
    );
msg_inferred_i_153: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_207_n_0,
      I1 => msg_inferred_i_212_n_0,
      I2 => msg_inferred_i_43_n_0,
      I3 => msg_inferred_i_200_n_0,
      I4 => msg_inferred_i_282_n_0,
      O => msg_inferred_i_153_n_0
    );
msg_inferred_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006996"
    )
        port map (
      I0 => msg_inferred_i_172_n_0,
      I1 => msg_inferred_i_171_n_0,
      I2 => msg_inferred_i_197_n_0,
      I3 => msg_inferred_i_34_n_0,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_154_n_0
    );
msg_inferred_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_246_n_0,
      I1 => msg_inferred_i_298_n_0,
      I2 => msg_inferred_i_254_n_0,
      I3 => msg_inferred_i_198_n_0,
      I4 => msg_inferred_i_111_n_0,
      I5 => msg_inferred_i_179_n_0,
      O => msg_inferred_i_155_n_0
    );
msg_inferred_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_195_n_0,
      I1 => msg_inferred_i_267_n_0,
      I2 => msg_inferred_i_44_n_0,
      I3 => msg_inferred_i_200_n_0,
      I4 => msg_inferred_i_282_n_0,
      I5 => msg_inferred_i_240_n_0,
      O => msg_inferred_i_156_n_0
    );
msg_inferred_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEAAEEAAEAEEA"
    )
        port map (
      I0 => msg_inferred_i_313_n_0,
      I1 => msg_inferred_i_245_n_0,
      I2 => msg_inferred_i_314_n_0,
      I3 => msg_inferred_i_290_n_0,
      I4 => msg_inferred_i_201_n_0,
      I5 => msg_inferred_i_219_n_0,
      O => msg_inferred_i_157_n_0
    );
msg_inferred_i_158: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_263_n_0,
      I1 => msg_inferred_i_39_n_0,
      I2 => msg_inferred_i_311_n_0,
      I3 => msg_inferred_i_212_n_0,
      I4 => msg_inferred_i_201_n_0,
      O => msg_inferred_i_158_n_0
    );
msg_inferred_i_159: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_254_n_0,
      I1 => msg_inferred_i_242_n_0,
      O => msg_inferred_i_159_n_0
    );
msg_inferred_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEAAAAAA"
    )
        port map (
      I0 => msg_inferred_i_96_n_0,
      I1 => msg_inferred_i_97_n_0,
      I2 => msg_inferred_i_98_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_99_n_0,
      O => msg(17)
    );
msg_inferred_i_160: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_281_n_0,
      I1 => msg_inferred_i_206_n_0,
      I2 => msg_inferred_i_211_n_0,
      I3 => msg_inferred_i_178_n_0,
      O => msg_inferred_i_160_n_0
    );
msg_inferred_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => msg_inferred_i_263_n_0,
      I1 => msg_inferred_i_257_n_0,
      I2 => msg_inferred_i_315_n_0,
      I3 => msg_inferred_i_289_n_0,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \data_width_reg_n_0_[1]\,
      O => msg_inferred_i_161_n_0
    );
msg_inferred_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_191_n_0,
      I1 => msg_inferred_i_257_n_0,
      I2 => msg_inferred_i_176_n_0,
      I3 => msg_inferred_i_255_n_0,
      I4 => msg_inferred_i_170_n_0,
      I5 => msg_inferred_i_202_n_0,
      O => msg_inferred_i_162_n_0
    );
msg_inferred_i_163: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000096"
    )
        port map (
      I0 => msg_inferred_i_235_n_0,
      I1 => msg_inferred_i_172_n_0,
      I2 => msg_inferred_i_34_n_0,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_163_n_0
    );
msg_inferred_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_298_n_0,
      I1 => msg_inferred_i_172_n_0,
      I2 => msg_inferred_i_316_n_0,
      I3 => msg_inferred_i_317_n_0,
      I4 => msg_inferred_i_98_n_0,
      I5 => msg_inferred_i_257_n_0,
      O => msg_inferred_i_164_n_0
    );
msg_inferred_i_165: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_268_n_0,
      I1 => msg_inferred_i_213_n_0,
      I2 => msg_inferred_i_233_n_0,
      I3 => msg_inferred_i_172_n_0,
      I4 => msg_inferred_i_250_n_0,
      I5 => msg_inferred_i_263_n_0,
      O => msg_inferred_i_165_n_0
    );
msg_inferred_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => msg_inferred_i_280_n_0,
      I1 => msg_inferred_i_257_n_0,
      I2 => msg_inferred_i_179_n_0,
      I3 => msg_inferred_i_171_n_0,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_166_n_0
    );
msg_inferred_i_167: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => msg_inferred_i_235_n_0,
      I1 => msg_inferred_i_34_n_0,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_167_n_0
    );
msg_inferred_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_241_n_0,
      I1 => msg_inferred_i_177_n_0,
      I2 => msg_inferred_i_197_n_0,
      I3 => msg_inferred_i_223_n_0,
      I4 => msg_inferred_i_257_n_0,
      I5 => msg_inferred_i_316_n_0,
      O => msg_inferred_i_168_n_0
    );
msg_inferred_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_211_n_0,
      I1 => msg_inferred_i_198_n_0,
      I2 => msg_inferred_i_263_n_0,
      I3 => msg_inferred_i_224_n_0,
      I4 => msg_inferred_i_239_n_0,
      I5 => msg_inferred_i_268_n_0,
      O => msg_inferred_i_169_n_0
    );
msg_inferred_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAAEEFAAAAAEE"
    )
        port map (
      I0 => msg_inferred_i_100_n_0,
      I1 => msg_inferred_i_101_n_0,
      I2 => msg_inferred_i_102_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_103_n_0,
      O => msg(16)
    );
msg_inferred_i_170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_318_n_0,
      I1 => msg_inferred_i_319_n_0,
      I2 => msg_inferred_i_320_n_0,
      I3 => \crc_data_i_reg_n_0_[54]\,
      I4 => p_0_in(54),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_170_n_0
    );
msg_inferred_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_321_n_0,
      I1 => \crc_data_i_reg_n_0_[28]\,
      I2 => msg_inferred_i_322_n_0,
      I3 => msg_inferred_i_323_n_0,
      I4 => msg_4byte05_out(60),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_171_n_0
    );
msg_inferred_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_325_n_0,
      I1 => msg_inferred_i_326_n_0,
      I2 => msg_inferred_i_327_n_0,
      I3 => msg_inferred_i_328_n_0,
      I4 => msg_4byte05_out(58),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_172_n_0
    );
msg_inferred_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_330_n_0,
      I1 => msg_inferred_i_331_n_0,
      I2 => msg_inferred_i_332_n_0,
      I3 => msg_inferred_i_333_n_0,
      I4 => msg_4byte05_out(48),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_173_n_0
    );
msg_inferred_i_174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_335_n_0,
      I1 => msg_inferred_i_336_n_0,
      I2 => msg_inferred_i_331_n_0,
      I3 => msg_inferred_i_337_n_0,
      I4 => msg_4byte05_out(57),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_174_n_0
    );
msg_inferred_i_175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_339_n_0,
      I1 => msg_inferred_i_327_n_0,
      I2 => msg_inferred_i_323_n_0,
      I3 => msg_inferred_i_340_n_0,
      I4 => msg_4byte05_out(62),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_175_n_0
    );
msg_inferred_i_176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_342_n_0,
      I1 => msg_inferred_i_343_n_0,
      I2 => msg_inferred_i_344_n_0,
      I3 => p_0_in4_in(24),
      I4 => p_0_in(56),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_176_n_0
    );
msg_inferred_i_177: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_310_n_0,
      I1 => msg_inferred_i_291_n_0,
      I2 => msg_inferred_i_176_n_0,
      I3 => msg_inferred_i_171_n_0,
      O => msg_inferred_i_177_n_0
    );
msg_inferred_i_178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_345_n_0,
      I1 => msg_inferred_i_346_n_0,
      I2 => msg_inferred_i_347_n_0,
      I3 => \crc_data_i_reg_n_0_[42]\,
      I4 => p_0_in(42),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_178_n_0
    );
msg_inferred_i_179: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_174_n_0,
      I1 => msg_inferred_i_210_n_0,
      O => msg_inferred_i_179_n_0
    );
msg_inferred_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEBBE"
    )
        port map (
      I0 => msg_inferred_i_104_n_0,
      I1 => msg_inferred_i_105_n_0,
      I2 => msg_inferred_i_106_n_0,
      I3 => msg_inferred_i_107_n_0,
      I4 => msg_inferred_i_45_n_0,
      I5 => msg_inferred_i_108_n_0,
      O => msg(15)
    );
msg_inferred_i_180: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_173_n_0,
      I1 => msg_inferred_i_193_n_0,
      O => msg_inferred_i_180_n_0
    );
msg_inferred_i_181: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_172_n_0,
      I1 => msg_inferred_i_194_n_0,
      O => msg_inferred_i_181_n_0
    );
msg_inferred_i_182: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_267_n_0,
      I1 => msg_inferred_i_175_n_0,
      O => msg_inferred_i_182_n_0
    );
msg_inferred_i_183: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_210_n_0,
      I1 => msg_inferred_i_202_n_0,
      O => msg_inferred_i_183_n_0
    );
msg_inferred_i_184: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_176_n_0,
      I1 => msg_inferred_i_211_n_0,
      O => msg_inferred_i_184_n_0
    );
msg_inferred_i_185: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_172_n_0,
      I1 => msg_inferred_i_175_n_0,
      I2 => msg_inferred_i_282_n_0,
      I3 => msg_inferred_i_210_n_0,
      O => msg_inferred_i_185_n_0
    );
msg_inferred_i_186: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_176_n_0,
      I1 => msg_inferred_i_175_n_0,
      I2 => msg_inferred_i_171_n_0,
      I3 => msg_inferred_i_255_n_0,
      I4 => msg_inferred_i_197_n_0,
      O => msg_inferred_i_186_n_0
    );
msg_inferred_i_187: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_176_n_0,
      I1 => msg_inferred_i_210_n_0,
      I2 => msg_inferred_i_208_n_0,
      I3 => msg_inferred_i_171_n_0,
      O => msg_inferred_i_187_n_0
    );
msg_inferred_i_188: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_202_n_0,
      I1 => msg_inferred_i_210_n_0,
      I2 => msg_inferred_i_197_n_0,
      I3 => msg_inferred_i_201_n_0,
      I4 => msg_inferred_i_172_n_0,
      O => msg_inferred_i_188_n_0
    );
msg_inferred_i_189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A25D"
    )
        port map (
      I0 => msg_inferred_i_348_n_0,
      I1 => p_0_in(55),
      I2 => \p_0_in__0\,
      I3 => msg_inferred_i_210_n_0,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_189_n_0
    );
msg_inferred_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEBBE"
    )
        port map (
      I0 => msg_inferred_i_109_n_0,
      I1 => msg_inferred_i_110_n_0,
      I2 => msg_inferred_i_111_n_0,
      I3 => msg_inferred_i_112_n_0,
      I4 => msg_inferred_i_45_n_0,
      I5 => msg_inferred_i_113_n_0,
      O => msg(14)
    );
msg_inferred_i_190: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_197_n_0,
      I1 => msg_inferred_i_194_n_0,
      I2 => msg_inferred_i_284_n_0,
      I3 => msg_inferred_i_175_n_0,
      O => msg_inferred_i_190_n_0
    );
msg_inferred_i_191: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_210_n_0,
      I1 => msg_inferred_i_174_n_0,
      I2 => msg_inferred_i_175_n_0,
      O => msg_inferred_i_191_n_0
    );
msg_inferred_i_192: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_176_n_0,
      I1 => msg_inferred_i_171_n_0,
      I2 => msg_inferred_i_202_n_0,
      O => msg_inferred_i_192_n_0
    );
msg_inferred_i_193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_349_n_0,
      I1 => msg_inferred_i_318_n_0,
      I2 => msg_inferred_i_350_n_0,
      I3 => \crc_data_i_reg_n_0_[41]\,
      I4 => p_0_in(41),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_193_n_0
    );
msg_inferred_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_351_n_0,
      I1 => msg_inferred_i_352_n_0,
      I2 => msg_inferred_i_353_n_0,
      I3 => p_0_in4_in(31),
      I4 => p_0_in(63),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_194_n_0
    );
msg_inferred_i_195: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_208_n_0,
      I1 => msg_inferred_i_223_n_0,
      O => msg_inferred_i_195_n_0
    );
msg_inferred_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_354_n_0,
      I1 => msg_inferred_i_355_n_0,
      I2 => msg_inferred_i_325_n_0,
      I3 => msg_inferred_i_349_n_0,
      I4 => msg_4byte05_out(37),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_196_n_0
    );
msg_inferred_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_353_n_0,
      I1 => msg_inferred_i_357_n_0,
      I2 => msg_inferred_i_358_n_0,
      I3 => msg_inferred_i_327_n_0,
      I4 => msg_4byte05_out(59),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_197_n_0
    );
msg_inferred_i_198: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_343_n_0,
      I1 => msg_inferred_i_358_n_0,
      I2 => msg_inferred_i_360_n_0,
      I3 => \crc_data_i_reg_n_0_[47]\,
      I4 => p_0_in(47),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_198_n_0
    );
msg_inferred_i_199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_361_n_0,
      I1 => msg_inferred_i_362_n_0,
      I2 => msg_inferred_i_363_n_0,
      I3 => msg_inferred_i_364_n_0,
      I4 => p_0_in(39),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_199_n_0
    );
msg_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFAAAABEAAAAAA"
    )
        port map (
      I0 => msg_inferred_i_37_n_0,
      I1 => msg_inferred_i_38_n_0,
      I2 => msg_inferred_i_39_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_40_n_0,
      O => msg(31)
    );
msg_inferred_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => msg_inferred_i_114_n_0,
      I1 => msg_inferred_i_115_n_0,
      I2 => msg_inferred_i_116_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_117_n_0,
      O => msg(13)
    );
msg_inferred_i_200: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_173_n_0,
      I1 => msg_inferred_i_242_n_0,
      O => msg_inferred_i_200_n_0
    );
msg_inferred_i_201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_342_n_0,
      I1 => msg_inferred_i_365_n_0,
      I2 => msg_inferred_i_349_n_0,
      I3 => msg_inferred_i_322_n_0,
      I4 => msg_4byte05_out(49),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_201_n_0
    );
msg_inferred_i_202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_354_n_0,
      I1 => msg_inferred_i_367_n_0,
      I2 => msg_inferred_i_368_n_0,
      I3 => msg_inferred_i_369_n_0,
      I4 => msg_4byte05_out(55),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_202_n_0
    );
msg_inferred_i_203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_371_n_0,
      I1 => msg_inferred_i_328_n_0,
      I2 => msg_inferred_i_349_n_0,
      I3 => msg_inferred_i_372_n_0,
      I4 => msg_4byte05_out(45),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_203_n_0
    );
msg_inferred_i_204: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66A69959"
    )
        port map (
      I0 => msg_inferred_i_171_n_0,
      I1 => msg_inferred_i_374_n_0,
      I2 => p_0_in(54),
      I3 => \p_0_in__0\,
      I4 => msg_inferred_i_194_n_0,
      O => msg_inferred_i_204_n_0
    );
msg_inferred_i_205: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9959"
    )
        port map (
      I0 => msg_inferred_i_176_n_0,
      I1 => msg_inferred_i_375_n_0,
      I2 => p_0_in(46),
      I3 => \p_0_in__0\,
      O => msg_inferred_i_205_n_0
    );
msg_inferred_i_206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_361_n_0,
      I1 => msg_inferred_i_362_n_0,
      I2 => msg_inferred_i_363_n_0,
      I3 => msg_inferred_i_364_n_0,
      I4 => msg_4byte05_out(39),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_206_n_0
    );
msg_inferred_i_207: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_171_n_0,
      I1 => msg_inferred_i_176_n_0,
      O => msg_inferred_i_207_n_0
    );
msg_inferred_i_208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_377_n_0,
      I1 => msg_inferred_i_378_n_0,
      I2 => msg_inferred_i_379_n_0,
      I3 => \crc_data_i_reg_n_0_[40]\,
      I4 => p_0_in(40),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_208_n_0
    );
msg_inferred_i_209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_353_n_0,
      I1 => msg_inferred_i_328_n_0,
      I2 => msg_inferred_i_380_n_0,
      I3 => \crc_data_i_reg_n_0_[36]\,
      I4 => p_0_in(36),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_209_n_0
    );
msg_inferred_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => msg_inferred_i_118_n_0,
      I1 => msg_inferred_i_119_n_0,
      I2 => msg_inferred_i_120_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_121_n_0,
      O => msg(12)
    );
msg_inferred_i_210: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_381_n_0,
      I1 => msg_inferred_i_352_n_0,
      I2 => msg_inferred_i_382_n_0,
      I3 => msg_inferred_i_383_n_0,
      I4 => msg_4byte05_out(61),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_210_n_0
    );
msg_inferred_i_211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_354_n_0,
      I1 => msg_inferred_i_385_n_0,
      I2 => msg_inferred_i_386_n_0,
      I3 => msg_inferred_i_387_n_0,
      I4 => msg_4byte05_out(46),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_211_n_0
    );
msg_inferred_i_212: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_194_n_0,
      I1 => msg_inferred_i_255_n_0,
      O => msg_inferred_i_212_n_0
    );
msg_inferred_i_213: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_173_n_0,
      I1 => msg_inferred_i_198_n_0,
      O => msg_inferred_i_213_n_0
    );
msg_inferred_i_214: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9696FF00"
    )
        port map (
      I0 => msg_inferred_i_358_n_0,
      I1 => msg_inferred_i_335_n_0,
      I2 => msg_inferred_i_389_n_0,
      I3 => p_0_in(38),
      I4 => \p_0_in__0\,
      O => msg_inferred_i_214_n_0
    );
msg_inferred_i_215: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_171_n_0,
      I1 => msg_inferred_i_170_n_0,
      I2 => msg_inferred_i_194_n_0,
      O => msg_inferred_i_215_n_0
    );
msg_inferred_i_216: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_174_n_0,
      I1 => msg_inferred_i_194_n_0,
      I2 => msg_inferred_i_210_n_0,
      I3 => msg_inferred_i_242_n_0,
      I4 => msg_inferred_i_171_n_0,
      O => msg_inferred_i_216_n_0
    );
msg_inferred_i_217: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69FF"
    )
        port map (
      I0 => msg_inferred_i_390_n_0,
      I1 => msg_inferred_i_333_n_0,
      I2 => msg_inferred_i_331_n_0,
      I3 => \p_0_in__0\,
      O => msg_inferred_i_217_n_0
    );
msg_inferred_i_218: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_197_n_0,
      I1 => msg_inferred_i_170_n_0,
      I2 => msg_inferred_i_193_n_0,
      I3 => msg_inferred_i_203_n_0,
      O => msg_inferred_i_218_n_0
    );
msg_inferred_i_219: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_202_n_0,
      I1 => msg_inferred_i_172_n_0,
      O => msg_inferred_i_219_n_0
    );
msg_inferred_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAAEEFAAAAAEE"
    )
        port map (
      I0 => msg_inferred_i_122_n_0,
      I1 => msg_inferred_i_123_n_0,
      I2 => msg_inferred_i_124_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_125_n_0,
      O => msg(11)
    );
msg_inferred_i_220: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_291_n_0,
      I1 => msg_inferred_i_292_n_0,
      O => msg_inferred_i_220_n_0
    );
msg_inferred_i_221: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_171_n_0,
      I1 => msg_inferred_i_194_n_0,
      O => msg_inferred_i_221_n_0
    );
msg_inferred_i_222: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_211_n_0,
      I1 => msg_inferred_i_175_n_0,
      O => msg_inferred_i_222_n_0
    );
msg_inferred_i_223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_368_n_0,
      I1 => msg_inferred_i_391_n_0,
      I2 => msg_inferred_i_392_n_0,
      I3 => msg_inferred_i_393_n_0,
      I4 => msg_4byte05_out(43),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_223_n_0
    );
msg_inferred_i_224: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_284_n_0,
      I1 => msg_inferred_i_201_n_0,
      O => msg_inferred_i_224_n_0
    );
msg_inferred_i_225: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => msg_inferred_i_395_n_0,
      I1 => p_0_in(37),
      I2 => \p_0_in__0\,
      O => msg_inferred_i_225_n_0
    );
msg_inferred_i_226: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => msg_inferred_i_396_n_0,
      I1 => msg_inferred_i_332_n_0,
      I2 => msg_inferred_i_397_n_0,
      I3 => p_0_in(53),
      I4 => \crc_data_i_reg_n_0_[53]\,
      I5 => \p_0_in__0\,
      O => msg_inferred_i_226_n_0
    );
msg_inferred_i_227: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_175_n_0,
      I1 => msg_inferred_i_267_n_0,
      I2 => msg_inferred_i_208_n_0,
      O => msg_inferred_i_227_n_0
    );
msg_inferred_i_228: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_196_n_0,
      I1 => msg_inferred_i_254_n_0,
      O => msg_inferred_i_228_n_0
    );
msg_inferred_i_229: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_284_n_0,
      I1 => msg_inferred_i_282_n_0,
      O => msg_inferred_i_229_n_0
    );
msg_inferred_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEFFE"
    )
        port map (
      I0 => msg_inferred_i_126_n_0,
      I1 => msg_inferred_i_127_n_0,
      I2 => msg_inferred_i_128_n_0,
      I3 => msg_inferred_i_129_n_0,
      I4 => msg_inferred_i_45_n_0,
      I5 => msg_inferred_i_130_n_0,
      O => msg(10)
    );
msg_inferred_i_230: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_291_n_0,
      I1 => msg_inferred_i_174_n_0,
      O => msg_inferred_i_230_n_0
    );
msg_inferred_i_231: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_173_n_0,
      I1 => msg_inferred_i_282_n_0,
      O => msg_inferred_i_231_n_0
    );
msg_inferred_i_232: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_175_n_0,
      I1 => msg_inferred_i_210_n_0,
      O => msg_inferred_i_232_n_0
    );
msg_inferred_i_233: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_178_n_0,
      I1 => msg_inferred_i_211_n_0,
      O => msg_inferred_i_233_n_0
    );
msg_inferred_i_234: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => msg_inferred_i_398_n_0,
      I1 => p_0_in(36),
      I2 => \p_0_in__0\,
      O => msg_inferred_i_234_n_0
    );
msg_inferred_i_235: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_194_n_0,
      I1 => msg_inferred_i_174_n_0,
      O => msg_inferred_i_235_n_0
    );
msg_inferred_i_236: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => msg_inferred_i_399_n_0,
      I1 => msg_inferred_i_318_n_0,
      I2 => msg_inferred_i_400_n_0,
      I3 => msg_inferred_i_343_n_0,
      I4 => msg_inferred_i_363_n_0,
      I5 => \p_0_in__0\,
      O => msg_inferred_i_236_n_0
    );
msg_inferred_i_237: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_176_n_0,
      I1 => msg_inferred_i_209_n_0,
      O => msg_inferred_i_237_n_0
    );
msg_inferred_i_238: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_281_n_0,
      I1 => msg_inferred_i_206_n_0,
      I2 => msg_inferred_i_284_n_0,
      O => msg_inferred_i_238_n_0
    );
msg_inferred_i_239: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_242_n_0,
      I1 => msg_inferred_i_282_n_0,
      O => msg_inferred_i_239_n_0
    );
msg_inferred_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFF0FAFAFCFC"
    )
        port map (
      I0 => msg_inferred_i_131_n_0,
      I1 => msg_inferred_i_132_n_0,
      I2 => msg_inferred_i_133_n_0,
      I3 => msg_inferred_i_134_n_0,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \data_width_reg_n_0_[1]\,
      O => msg(9)
    );
msg_inferred_i_240: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_171_n_0,
      I1 => msg_inferred_i_197_n_0,
      O => msg_inferred_i_240_n_0
    );
msg_inferred_i_241: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_193_n_0,
      I1 => msg_inferred_i_203_n_0,
      I2 => msg_inferred_i_267_n_0,
      O => msg_inferred_i_241_n_0
    );
msg_inferred_i_242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_363_n_0,
      I1 => msg_inferred_i_343_n_0,
      I2 => msg_inferred_i_401_n_0,
      I3 => \crc_data_i_reg_n_0_[51]\,
      I4 => p_0_in(51),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_242_n_0
    );
msg_inferred_i_243: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => msg_inferred_i_402_n_0,
      I1 => p_0_in(35),
      I2 => \p_0_in__0\,
      O => msg_inferred_i_243_n_0
    );
msg_inferred_i_244: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => msg_inferred_i_197_n_0,
      I1 => \msg__0\(18),
      I2 => msg_inferred_i_171_n_0,
      I3 => msg_inferred_i_175_n_0,
      I4 => msg_inferred_i_176_n_0,
      I5 => msg_inferred_i_137_n_0,
      O => msg_inferred_i_244_n_0
    );
msg_inferred_i_245: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_width_reg_n_0_[0]\,
      I1 => \data_width_reg_n_0_[1]\,
      O => msg_inferred_i_245_n_0
    );
msg_inferred_i_246: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_175_n_0,
      I1 => msg_inferred_i_267_n_0,
      I2 => msg_inferred_i_223_n_0,
      I3 => msg_inferred_i_208_n_0,
      O => msg_inferred_i_246_n_0
    );
msg_inferred_i_247: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9696FF00"
    )
        port map (
      I0 => msg_inferred_i_347_n_0,
      I1 => msg_inferred_i_372_n_0,
      I2 => msg_inferred_i_404_n_0,
      I3 => p_0_in(34),
      I4 => \p_0_in__0\,
      O => msg_inferred_i_247_n_0
    );
msg_inferred_i_248: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66A69959"
    )
        port map (
      I0 => msg_inferred_i_172_n_0,
      I1 => msg_inferred_i_405_n_0,
      I2 => p_0_in(49),
      I3 => \p_0_in__0\,
      I4 => msg_inferred_i_197_n_0,
      O => msg_inferred_i_248_n_0
    );
msg_inferred_i_249: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B0FF04BB4F00F"
    )
        port map (
      I0 => \p_0_in__0\,
      I1 => p_0_in(41),
      I2 => msg_inferred_i_174_n_0,
      I3 => msg_inferred_i_175_n_0,
      I4 => msg_inferred_i_406_n_0,
      I5 => msg_inferred_i_210_n_0,
      O => msg_inferred_i_249_n_0
    );
msg_inferred_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBEAA"
    )
        port map (
      I0 => msg_inferred_i_135_n_0,
      I1 => msg_inferred_i_136_n_0,
      I2 => msg_inferred_i_34_n_0,
      I3 => msg_inferred_i_137_n_0,
      I4 => msg_inferred_i_138_n_0,
      I5 => msg_inferred_i_139_n_0,
      O => msg(8)
    );
msg_inferred_i_250: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_201_n_0,
      I1 => msg_inferred_i_284_n_0,
      I2 => msg_inferred_i_170_n_0,
      O => msg_inferred_i_250_n_0
    );
msg_inferred_i_251: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => msg_inferred_i_407_n_0,
      I1 => p_0_in(33),
      I2 => \p_0_in__0\,
      O => msg_inferred_i_251_n_0
    );
msg_inferred_i_252: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => msg_inferred_i_333_n_0,
      I1 => msg_inferred_i_332_n_0,
      I2 => msg_inferred_i_331_n_0,
      I3 => msg_inferred_i_408_n_0,
      I4 => msg_inferred_i_409_n_0,
      I5 => \p_0_in__0\,
      O => msg_inferred_i_252_n_0
    );
msg_inferred_i_253: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_255_n_0,
      I1 => msg_inferred_i_175_n_0,
      I2 => msg_inferred_i_201_n_0,
      I3 => msg_inferred_i_284_n_0,
      O => msg_inferred_i_253_n_0
    );
msg_inferred_i_254: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_347_n_0,
      I1 => msg_inferred_i_372_n_0,
      I2 => msg_inferred_i_404_n_0,
      I3 => \crc_data_i_reg_n_0_[34]\,
      I4 => p_0_in(34),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_254_n_0
    );
msg_inferred_i_255: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_362_n_0,
      I1 => msg_inferred_i_410_n_0,
      I2 => msg_inferred_i_411_n_0,
      I3 => \crc_data_i_reg_n_0_[50]\,
      I4 => p_0_in(50),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_255_n_0
    );
msg_inferred_i_256: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => msg_inferred_i_412_n_0,
      I1 => msg_inferred_i_340_n_0,
      I2 => msg_inferred_i_347_n_0,
      I3 => \p_0_in__0\,
      I4 => p_0_in(32),
      O => msg_inferred_i_256_n_0
    );
msg_inferred_i_257: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_173_n_0,
      I1 => msg_inferred_i_201_n_0,
      O => msg_inferred_i_257_n_0
    );
msg_inferred_i_258: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69FF"
    )
        port map (
      I0 => msg_inferred_i_360_n_0,
      I1 => msg_inferred_i_358_n_0,
      I2 => msg_inferred_i_343_n_0,
      I3 => \p_0_in__0\,
      O => msg_inferred_i_258_n_0
    );
msg_inferred_i_259: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_282_n_0,
      I1 => msg_inferred_i_173_n_0,
      I2 => msg_inferred_i_242_n_0,
      I3 => msg_inferred_i_201_n_0,
      O => msg_inferred_i_259_n_0
    );
msg_inferred_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEBBE"
    )
        port map (
      I0 => msg_inferred_i_140_n_0,
      I1 => msg_inferred_i_141_n_0,
      I2 => msg_inferred_i_106_n_0,
      I3 => msg_inferred_i_142_n_0,
      I4 => msg_inferred_i_45_n_0,
      I5 => msg_inferred_i_143_n_0,
      O => msg(7)
    );
msg_inferred_i_260: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_203_n_0,
      I1 => msg_inferred_i_193_n_0,
      O => msg_inferred_i_260_n_0
    );
msg_inferred_i_261: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_197_n_0,
      I1 => msg_inferred_i_281_n_0,
      O => msg_inferred_i_261_n_0
    );
msg_inferred_i_262: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_291_n_0,
      I1 => msg_inferred_i_310_n_0,
      O => msg_inferred_i_262_n_0
    );
msg_inferred_i_263: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_193_n_0,
      I1 => msg_inferred_i_174_n_0,
      O => msg_inferred_i_263_n_0
    );
msg_inferred_i_264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_172_n_0,
      I1 => msg_inferred_i_171_n_0,
      I2 => msg_inferred_i_194_n_0,
      I3 => msg_inferred_i_214_n_0,
      I4 => msg_inferred_i_175_n_0,
      I5 => msg_inferred_i_197_n_0,
      O => msg_inferred_i_264_n_0
    );
msg_inferred_i_265: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_255_n_0,
      I1 => msg_inferred_i_194_n_0,
      I2 => msg_inferred_i_176_n_0,
      O => msg_inferred_i_265_n_0
    );
msg_inferred_i_266: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_211_n_0,
      I1 => msg_inferred_i_310_n_0,
      O => msg_inferred_i_266_n_0
    );
msg_inferred_i_267: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_413_n_0,
      I1 => msg_inferred_i_378_n_0,
      I2 => msg_inferred_i_368_n_0,
      I3 => msg_inferred_i_410_n_0,
      I4 => msg_4byte05_out(44),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_267_n_0
    );
msg_inferred_i_268: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_176_n_0,
      I1 => msg_inferred_i_208_n_0,
      O => msg_inferred_i_268_n_0
    );
msg_inferred_i_269: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9669FFFF"
    )
        port map (
      I0 => msg_inferred_i_372_n_0,
      I1 => msg_inferred_i_349_n_0,
      I2 => msg_inferred_i_328_n_0,
      I3 => msg_inferred_i_371_n_0,
      I4 => \p_0_in__0\,
      O => msg_inferred_i_269_n_0
    );
msg_inferred_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => msg_inferred_i_144_n_0,
      I1 => msg_inferred_i_145_n_0,
      I2 => msg_inferred_i_146_n_0,
      I3 => msg_inferred_i_147_n_0,
      I4 => msg_inferred_i_148_n_0,
      I5 => msg_inferred_i_71_n_0,
      O => msg(6)
    );
msg_inferred_i_270: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_196_n_0,
      I1 => msg_inferred_i_210_n_0,
      O => msg_inferred_i_270_n_0
    );
msg_inferred_i_271: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => msg_inferred_i_410_n_0,
      I1 => msg_inferred_i_352_n_0,
      I2 => msg_inferred_i_379_n_0,
      I3 => msg_inferred_i_378_n_0,
      I4 => msg_inferred_i_413_n_0,
      I5 => \p_0_in__0\,
      O => msg_inferred_i_271_n_0
    );
msg_inferred_i_272: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_174_n_0,
      I1 => msg_inferred_i_193_n_0,
      I2 => msg_inferred_i_201_n_0,
      I3 => msg_inferred_i_284_n_0,
      O => msg_inferred_i_272_n_0
    );
msg_inferred_i_273: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_201_n_0,
      I1 => msg_inferred_i_267_n_0,
      O => msg_inferred_i_273_n_0
    );
msg_inferred_i_274: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666669669999"
    )
        port map (
      I0 => msg_inferred_i_171_n_0,
      I1 => msg_inferred_i_194_n_0,
      I2 => \p_0_in__0\,
      I3 => p_0_in(35),
      I4 => msg_inferred_i_402_n_0,
      I5 => msg_inferred_i_175_n_0,
      O => msg_inferred_i_274_n_0
    );
msg_inferred_i_275: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => msg_inferred_i_378_n_0,
      I1 => msg_inferred_i_369_n_0,
      I2 => msg_inferred_i_392_n_0,
      I3 => msg_inferred_i_391_n_0,
      I4 => msg_inferred_i_368_n_0,
      I5 => \p_0_in__0\,
      O => msg_inferred_i_275_n_0
    );
msg_inferred_i_276: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_176_n_0,
      I1 => msg_inferred_i_206_n_0,
      I2 => msg_inferred_i_292_n_0,
      I3 => msg_inferred_i_198_n_0,
      O => msg_inferred_i_276_n_0
    );
msg_inferred_i_277: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_223_n_0,
      I1 => msg_inferred_i_198_n_0,
      O => msg_inferred_i_277_n_0
    );
msg_inferred_i_278: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69FF"
    )
        port map (
      I0 => msg_inferred_i_347_n_0,
      I1 => msg_inferred_i_346_n_0,
      I2 => msg_inferred_i_345_n_0,
      I3 => \p_0_in__0\,
      O => msg_inferred_i_278_n_0
    );
msg_inferred_i_279: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_291_n_0,
      I1 => msg_inferred_i_198_n_0,
      O => msg_inferred_i_279_n_0
    );
msg_inferred_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFEECCFCCCEECC"
    )
        port map (
      I0 => msg_inferred_i_149_n_0,
      I1 => msg_inferred_i_150_n_0,
      I2 => msg_inferred_i_151_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_152_n_0,
      O => msg(5)
    );
msg_inferred_i_280: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_197_n_0,
      I1 => msg_inferred_i_170_n_0,
      I2 => msg_inferred_i_202_n_0,
      O => msg_inferred_i_280_n_0
    );
msg_inferred_i_281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => msg_inferred_i_415_n_0,
      I1 => msg_inferred_i_416_n_0,
      I2 => msg_inferred_i_379_n_0,
      I3 => msg_inferred_i_364_n_0,
      I4 => msg_4byte05_out(33),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_281_n_0
    );
msg_inferred_i_282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_337_n_0,
      I1 => msg_inferred_i_332_n_0,
      I2 => msg_inferred_i_396_n_0,
      I3 => \crc_data_i_reg_n_0_[52]\,
      I4 => p_0_in(52),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_282_n_0
    );
msg_inferred_i_283: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_282_n_0,
      I1 => msg_inferred_i_173_n_0,
      I2 => msg_inferred_i_176_n_0,
      I3 => msg_inferred_i_171_n_0,
      O => msg_inferred_i_283_n_0
    );
msg_inferred_i_284: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_331_n_0,
      I1 => msg_inferred_i_333_n_0,
      I2 => msg_inferred_i_390_n_0,
      I3 => \crc_data_i_reg_n_0_[53]\,
      I4 => p_0_in(53),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_284_n_0
    );
msg_inferred_i_285: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9669FFFF"
    )
        port map (
      I0 => msg_inferred_i_379_n_0,
      I1 => msg_inferred_i_378_n_0,
      I2 => msg_inferred_i_340_n_0,
      I3 => msg_inferred_i_418_n_0,
      I4 => \p_0_in__0\,
      O => msg_inferred_i_285_n_0
    );
msg_inferred_i_286: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_310_n_0,
      I1 => msg_inferred_i_172_n_0,
      I2 => msg_inferred_i_209_n_0,
      I3 => msg_inferred_i_242_n_0,
      O => msg_inferred_i_286_n_0
    );
msg_inferred_i_287: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => msg_inferred_i_171_n_0,
      I1 => msg_inferred_i_194_n_0,
      I2 => msg_inferred_i_199_n_0,
      I3 => msg_inferred_i_210_n_0,
      I4 => msg_inferred_i_197_n_0,
      I5 => msg_inferred_i_137_n_0,
      O => msg_inferred_i_287_n_0
    );
msg_inferred_i_288: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_292_n_0,
      I1 => msg_inferred_i_209_n_0,
      O => msg_inferred_i_288_n_0
    );
msg_inferred_i_289: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_172_n_0,
      I1 => msg_inferred_i_202_n_0,
      I2 => msg_inferred_i_223_n_0,
      O => msg_inferred_i_289_n_0
    );
msg_inferred_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFEECCFCCCEECC"
    )
        port map (
      I0 => msg_inferred_i_153_n_0,
      I1 => msg_inferred_i_154_n_0,
      I2 => msg_inferred_i_155_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_156_n_0,
      O => msg(4)
    );
msg_inferred_i_290: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_176_n_0,
      I1 => msg_inferred_i_194_n_0,
      I2 => msg_inferred_i_255_n_0,
      I3 => msg_inferred_i_175_n_0,
      O => msg_inferred_i_290_n_0
    );
msg_inferred_i_291: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_358_n_0,
      I1 => msg_inferred_i_335_n_0,
      I2 => msg_inferred_i_389_n_0,
      I3 => \crc_data_i_reg_n_0_[38]\,
      I4 => p_0_in(38),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_291_n_0
    );
msg_inferred_i_292: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_368_n_0,
      I1 => msg_inferred_i_419_n_0,
      I2 => msg_inferred_i_385_n_0,
      I3 => \crc_data_i_reg_n_0_[35]\,
      I4 => p_0_in(35),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_292_n_0
    );
msg_inferred_i_293: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_173_n_0,
      I1 => msg_inferred_i_242_n_0,
      I2 => msg_inferred_i_178_n_0,
      I3 => msg_inferred_i_211_n_0,
      I4 => msg_inferred_i_174_n_0,
      I5 => msg_inferred_i_267_n_0,
      O => msg_inferred_i_293_n_0
    );
msg_inferred_i_294: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_255_n_0,
      I1 => msg_inferred_i_194_n_0,
      I2 => msg_inferred_i_170_n_0,
      O => msg_inferred_i_294_n_0
    );
msg_inferred_i_295: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_242_n_0,
      I1 => msg_inferred_i_173_n_0,
      I2 => msg_inferred_i_203_n_0,
      O => msg_inferred_i_295_n_0
    );
msg_inferred_i_296: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_172_n_0,
      I1 => msg_inferred_i_176_n_0,
      O => msg_inferred_i_296_n_0
    );
msg_inferred_i_297: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_175_n_0,
      I1 => msg_inferred_i_255_n_0,
      O => msg_inferred_i_297_n_0
    );
msg_inferred_i_298: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_310_n_0,
      I1 => msg_inferred_i_291_n_0,
      I2 => msg_inferred_i_176_n_0,
      I3 => msg_inferred_i_194_n_0,
      I4 => msg_inferred_i_255_n_0,
      O => msg_inferred_i_298_n_0
    );
msg_inferred_i_299: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_201_n_0,
      I1 => msg_inferred_i_284_n_0,
      I2 => msg_inferred_i_281_n_0,
      O => msg_inferred_i_299_n_0
    );
msg_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEBBE"
    )
        port map (
      I0 => msg_inferred_i_41_n_0,
      I1 => msg_inferred_i_42_n_0,
      I2 => msg_inferred_i_43_n_0,
      I3 => msg_inferred_i_44_n_0,
      I4 => msg_inferred_i_45_n_0,
      I5 => msg_inferred_i_46_n_0,
      O => msg(30)
    );
msg_inferred_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEBBE"
    )
        port map (
      I0 => msg_inferred_i_157_n_0,
      I1 => msg_inferred_i_158_n_0,
      I2 => msg_inferred_i_159_n_0,
      I3 => msg_inferred_i_160_n_0,
      I4 => msg_inferred_i_45_n_0,
      I5 => msg_inferred_i_161_n_0,
      O => msg(3)
    );
msg_inferred_i_300: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_254_n_0,
      I1 => msg_inferred_i_196_n_0,
      I2 => msg_inferred_i_209_n_0,
      O => msg_inferred_i_300_n_0
    );
msg_inferred_i_301: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_209_n_0,
      I1 => msg_inferred_i_292_n_0,
      I2 => msg_inferred_i_194_n_0,
      I3 => msg_inferred_i_172_n_0,
      O => msg_inferred_i_301_n_0
    );
msg_inferred_i_302: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_174_n_0,
      I1 => msg_inferred_i_193_n_0,
      I2 => msg_inferred_i_281_n_0,
      O => msg_inferred_i_302_n_0
    );
msg_inferred_i_303: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_172_n_0,
      I1 => msg_inferred_i_210_n_0,
      I2 => msg_inferred_i_247_n_0,
      I3 => msg_inferred_i_175_n_0,
      I4 => msg_inferred_i_197_n_0,
      O => msg_inferred_i_303_n_0
    );
msg_inferred_i_304: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_178_n_0,
      I1 => msg_inferred_i_203_n_0,
      O => msg_inferred_i_304_n_0
    );
msg_inferred_i_305: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_281_n_0,
      I1 => msg_inferred_i_202_n_0,
      I2 => msg_inferred_i_255_n_0,
      I3 => msg_inferred_i_223_n_0,
      I4 => msg_inferred_i_210_n_0,
      I5 => msg_inferred_i_176_n_0,
      O => msg_inferred_i_305_n_0
    );
msg_inferred_i_306: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_202_n_0,
      I1 => msg_inferred_i_208_n_0,
      I2 => msg_inferred_i_223_n_0,
      I3 => msg_inferred_i_310_n_0,
      I4 => msg_inferred_i_281_n_0,
      O => msg_inferred_i_306_n_0
    );
msg_inferred_i_307: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_242_n_0,
      I1 => msg_inferred_i_173_n_0,
      I2 => msg_inferred_i_282_n_0,
      O => msg_inferred_i_307_n_0
    );
msg_inferred_i_308: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_176_n_0,
      I1 => msg_inferred_i_197_n_0,
      I2 => msg_inferred_i_194_n_0,
      I3 => msg_inferred_i_210_n_0,
      I4 => msg_inferred_i_172_n_0,
      O => msg_inferred_i_308_n_0
    );
msg_inferred_i_309: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_172_n_0,
      I1 => msg_inferred_i_202_n_0,
      I2 => msg_inferred_i_284_n_0,
      O => msg_inferred_i_309_n_0
    );
msg_inferred_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFEECCFCCCEECC"
    )
        port map (
      I0 => msg_inferred_i_162_n_0,
      I1 => msg_inferred_i_163_n_0,
      I2 => msg_inferred_i_164_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_165_n_0,
      O => msg(2)
    );
msg_inferred_i_310: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => msg_inferred_i_347_n_0,
      I1 => msg_inferred_i_340_n_0,
      I2 => msg_inferred_i_412_n_0,
      I3 => \crc_data_i_reg_n_0_[32]\,
      I4 => p_0_in(32),
      I5 => \p_0_in__0\,
      O => msg_inferred_i_310_n_0
    );
msg_inferred_i_311: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_208_n_0,
      I1 => msg_inferred_i_292_n_0,
      O => msg_inferred_i_311_n_0
    );
msg_inferred_i_312: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_211_n_0,
      I1 => msg_inferred_i_170_n_0,
      I2 => msg_inferred_i_282_n_0,
      I3 => msg_inferred_i_291_n_0,
      O => msg_inferred_i_312_n_0
    );
msg_inferred_i_313: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006996"
    )
        port map (
      I0 => msg_inferred_i_172_n_0,
      I1 => msg_inferred_i_197_n_0,
      I2 => msg_inferred_i_194_n_0,
      I3 => msg_inferred_i_174_n_0,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_313_n_0
    );
msg_inferred_i_314: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_174_n_0,
      I1 => msg_inferred_i_242_n_0,
      O => msg_inferred_i_314_n_0
    );
msg_inferred_i_315: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_178_n_0,
      I1 => msg_inferred_i_170_n_0,
      I2 => msg_inferred_i_197_n_0,
      I3 => msg_inferred_i_198_n_0,
      I4 => msg_inferred_i_255_n_0,
      O => msg_inferred_i_315_n_0
    );
msg_inferred_i_316: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_206_n_0,
      I1 => msg_inferred_i_281_n_0,
      O => msg_inferred_i_316_n_0
    );
msg_inferred_i_317: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_208_n_0,
      I1 => msg_inferred_i_254_n_0,
      O => msg_inferred_i_317_n_0
    );
msg_inferred_i_318: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => msg_inferred_i_420_n_0,
      I1 => \p_0_in__0\,
      I2 => \crc_data_i_reg_n_0_[43]\,
      I3 => p_0_in(43),
      O => msg_inferred_i_318_n_0
    );
msg_inferred_i_319: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[50]\,
      I1 => p_0_in(50),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[51]\,
      I4 => p_0_in(51),
      O => msg_inferred_i_319_n_0
    );
msg_inferred_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFEEEEFEEEEEEE"
    )
        port map (
      I0 => msg_inferred_i_166_n_0,
      I1 => msg_inferred_i_167_n_0,
      I2 => msg_inferred_i_168_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_169_n_0,
      O => msg(1)
    );
msg_inferred_i_320: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_382_n_0,
      I1 => msg_inferred_i_364_n_0,
      I2 => msg_inferred_i_421_n_0,
      I3 => msg_inferred_i_422_n_0,
      I4 => msg_inferred_i_423_n_0,
      I5 => msg_inferred_i_424_n_0,
      O => msg_inferred_i_320_n_0
    );
msg_inferred_i_321: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_337_n_0,
      I1 => msg_inferred_i_425_n_0,
      I2 => msg_inferred_i_426_n_0,
      I3 => msg_inferred_i_427_n_0,
      I4 => msg_inferred_i_428_n_0,
      I5 => msg_inferred_i_429_n_0,
      O => msg_inferred_i_321_n_0
    );
msg_inferred_i_322: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => p_0_in(52),
      I1 => \crc_data_i_reg_n_0_[52]\,
      I2 => \p_0_in__0\,
      I3 => p_0_in(38),
      I4 => \crc_data_i_reg_n_0_[38]\,
      I5 => msg_inferred_i_399_n_0,
      O => msg_inferred_i_322_n_0
    );
msg_inferred_i_323: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => p_0_in4_in(30),
      I1 => p_0_in(62),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[40]\,
      I4 => p_0_in(40),
      O => msg_inferred_i_323_n_0
    );
msg_inferred_i_324: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in4_in(28),
      I1 => p_0_in(60),
      O => msg_4byte05_out(60)
    );
msg_inferred_i_325: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[32]\,
      I1 => p_0_in(32),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[35]\,
      I4 => p_0_in(35),
      O => msg_inferred_i_325_n_0
    );
msg_inferred_i_326: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699696699669"
    )
        port map (
      I0 => msg_inferred_i_340_n_0,
      I1 => msg_inferred_i_430_n_0,
      I2 => msg_inferred_i_399_n_0,
      I3 => msg_inferred_i_427_n_0,
      I4 => \crc_data_i_reg_n_0_[26]\,
      I5 => \p_0_in__0\,
      O => msg_inferred_i_326_n_0
    );
msg_inferred_i_327: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96F069F069F096F0"
    )
        port map (
      I0 => p_0_in(58),
      I1 => p_0_in4_in(26),
      I2 => msg_inferred_i_431_n_0,
      I3 => \p_0_in__0\,
      I4 => \crc_data_i_reg_n_0_[36]\,
      I5 => p_0_in(36),
      O => msg_inferred_i_327_n_0
    );
msg_inferred_i_328: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => msg_inferred_i_319_n_0,
      I1 => \p_0_in__0\,
      I2 => p_0_in4_in(31),
      I3 => p_0_in(63),
      O => msg_inferred_i_328_n_0
    );
msg_inferred_i_329: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in4_in(26),
      I1 => p_0_in(58),
      O => msg_4byte05_out(58)
    );
msg_inferred_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_170_n_0,
      I1 => msg_inferred_i_171_n_0,
      I2 => msg_inferred_i_172_n_0,
      I3 => msg_inferred_i_173_n_0,
      I4 => msg_inferred_i_174_n_0,
      O => msg_inferred_i_33_n_0
    );
msg_inferred_i_330: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_432_n_0,
      I1 => msg_inferred_i_420_n_0,
      I2 => msg_inferred_i_433_n_0,
      I3 => msg_inferred_i_434_n_0,
      I4 => msg_inferred_i_435_n_0,
      I5 => msg_inferred_i_429_n_0,
      O => msg_inferred_i_330_n_0
    );
msg_inferred_i_331: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[54]\,
      I1 => p_0_in(54),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[49]\,
      I4 => p_0_in(49),
      O => msg_inferred_i_331_n_0
    );
msg_inferred_i_332: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => p_0_in(36),
      I1 => \crc_data_i_reg_n_0_[36]\,
      I2 => \p_0_in__0\,
      I3 => p_0_in(44),
      I4 => \crc_data_i_reg_n_0_[44]\,
      I5 => msg_inferred_i_323_n_0,
      O => msg_inferred_i_332_n_0
    );
msg_inferred_i_333: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[45]\,
      I1 => p_0_in(45),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[37]\,
      I4 => p_0_in(37),
      O => msg_inferred_i_333_n_0
    );
msg_inferred_i_334: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[48]\,
      I1 => p_0_in(48),
      O => msg_4byte05_out(48)
    );
msg_inferred_i_335: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => p_0_in4_in(29),
      I1 => p_0_in(61),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[43]\,
      I4 => p_0_in(43),
      O => msg_inferred_i_335_n_0
    );
msg_inferred_i_336: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_392_n_0,
      I1 => msg_inferred_i_436_n_0,
      I2 => msg_inferred_i_319_n_0,
      I3 => msg_inferred_i_437_n_0,
      I4 => msg_inferred_i_438_n_0,
      O => msg_inferred_i_336_n_0
    );
msg_inferred_i_337: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[53]\,
      I1 => p_0_in(53),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(28),
      I4 => p_0_in(60),
      O => msg_inferred_i_337_n_0
    );
msg_inferred_i_338: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in4_in(25),
      I1 => p_0_in(57),
      O => msg_4byte05_out(57)
    );
msg_inferred_i_339: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B4BB44BB4B44B"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[30]\,
      I1 => \p_0_in__0\,
      I2 => msg_inferred_i_420_n_0,
      I3 => msg_inferred_i_422_n_0,
      I4 => msg_inferred_i_439_n_0,
      I5 => msg_inferred_i_440_n_0,
      O => msg_inferred_i_339_n_0
    );
msg_inferred_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_175_n_0,
      I1 => msg_inferred_i_176_n_0,
      O => msg_inferred_i_34_n_0
    );
msg_inferred_i_340: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[42]\,
      I1 => p_0_in(42),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(28),
      I4 => p_0_in(60),
      O => msg_inferred_i_340_n_0
    );
msg_inferred_i_341: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in4_in(30),
      I1 => p_0_in(62),
      O => msg_4byte05_out(62)
    );
msg_inferred_i_342: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => p_0_in4_in(30),
      I1 => p_0_in(62),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[50]\,
      I4 => p_0_in(50),
      O => msg_inferred_i_342_n_0
    );
msg_inferred_i_343: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96F069F069F096F0"
    )
        port map (
      I0 => p_0_in(52),
      I1 => \crc_data_i_reg_n_0_[52]\,
      I2 => msg_inferred_i_422_n_0,
      I3 => \p_0_in__0\,
      I4 => \crc_data_i_reg_n_0_[48]\,
      I5 => p_0_in(48),
      O => msg_inferred_i_343_n_0
    );
msg_inferred_i_344: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669966969"
    )
        port map (
      I0 => msg_inferred_i_346_n_0,
      I1 => msg_inferred_i_383_n_0,
      I2 => msg_inferred_i_340_n_0,
      I3 => \crc_data_i_reg_n_0_[24]\,
      I4 => \p_0_in__0\,
      I5 => msg_inferred_i_379_n_0,
      O => msg_inferred_i_344_n_0
    );
msg_inferred_i_345: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_441_n_0,
      I1 => msg_inferred_i_333_n_0,
      I2 => msg_inferred_i_434_n_0,
      I3 => msg_inferred_i_442_n_0,
      I4 => msg_inferred_i_397_n_0,
      I5 => msg_inferred_i_443_n_0,
      O => msg_inferred_i_345_n_0
    );
msg_inferred_i_346: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[46]\,
      I1 => p_0_in(46),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[34]\,
      I4 => p_0_in(34),
      O => msg_inferred_i_346_n_0
    );
msg_inferred_i_347: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669999969966666"
    )
        port map (
      I0 => msg_inferred_i_429_n_0,
      I1 => msg_inferred_i_364_n_0,
      I2 => p_0_in(63),
      I3 => p_0_in4_in(31),
      I4 => \p_0_in__0\,
      I5 => msg_inferred_i_444_n_0,
      O => msg_inferred_i_347_n_0
    );
msg_inferred_i_348: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => msg_inferred_i_369_n_0,
      I1 => msg_inferred_i_379_n_0,
      I2 => msg_inferred_i_352_n_0,
      I3 => msg_inferred_i_367_n_0,
      I4 => msg_inferred_i_354_n_0,
      I5 => \p_0_in__0\,
      O => msg_inferred_i_348_n_0
    );
msg_inferred_i_349: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => msg_inferred_i_333_n_0,
      I1 => \p_0_in__0\,
      I2 => \crc_data_i_reg_n_0_[33]\,
      I3 => p_0_in(33),
      O => msg_inferred_i_349_n_0
    );
msg_inferred_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_177_n_0,
      I1 => msg_inferred_i_178_n_0,
      I2 => msg_inferred_i_179_n_0,
      I3 => msg_inferred_i_180_n_0,
      I4 => msg_inferred_i_181_n_0,
      I5 => msg_inferred_i_182_n_0,
      O => msg_inferred_i_35_n_0
    );
msg_inferred_i_350: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_445_n_0,
      I1 => msg_inferred_i_378_n_0,
      I2 => msg_inferred_i_446_n_0,
      I3 => msg_inferred_i_426_n_0,
      I4 => msg_inferred_i_431_n_0,
      I5 => msg_inferred_i_444_n_0,
      O => msg_inferred_i_350_n_0
    );
msg_inferred_i_351: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B4BB44BB4B44B"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[31]\,
      I1 => \p_0_in__0\,
      I2 => msg_inferred_i_323_n_0,
      I3 => msg_inferred_i_397_n_0,
      I4 => msg_inferred_i_447_n_0,
      I5 => msg_inferred_i_448_n_0,
      O => msg_inferred_i_351_n_0
    );
msg_inferred_i_352: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => p_0_in(63),
      I1 => p_0_in4_in(31),
      I2 => \p_0_in__0\,
      I3 => p_0_in(41),
      I4 => \crc_data_i_reg_n_0_[41]\,
      I5 => msg_inferred_i_422_n_0,
      O => msg_inferred_i_352_n_0
    );
msg_inferred_i_353: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96F069F069F096F0"
    )
        port map (
      I0 => p_0_in(43),
      I1 => \crc_data_i_reg_n_0_[43]\,
      I2 => msg_inferred_i_420_n_0,
      I3 => \p_0_in__0\,
      I4 => p_0_in4_in(25),
      I5 => p_0_in(57),
      O => msg_inferred_i_353_n_0
    );
msg_inferred_i_354: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => p_0_in(52),
      I1 => \crc_data_i_reg_n_0_[52]\,
      I2 => \p_0_in__0\,
      I3 => p_0_in(38),
      I4 => \crc_data_i_reg_n_0_[38]\,
      I5 => msg_inferred_i_434_n_0,
      O => msg_inferred_i_354_n_0
    );
msg_inferred_i_355: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_420_n_0,
      I1 => msg_inferred_i_383_n_0,
      I2 => msg_inferred_i_340_n_0,
      I3 => msg_inferred_i_449_n_0,
      O => msg_inferred_i_355_n_0
    );
msg_inferred_i_356: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[37]\,
      I1 => p_0_in(37),
      O => msg_4byte05_out(37)
    );
msg_inferred_i_357: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96696996C3C3C3C3"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[27]\,
      I1 => msg_inferred_i_450_n_0,
      I2 => msg_inferred_i_434_n_0,
      I3 => p_0_in(33),
      I4 => \crc_data_i_reg_n_0_[33]\,
      I5 => \p_0_in__0\,
      O => msg_inferred_i_357_n_0
    );
msg_inferred_i_358: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => p_0_in(53),
      I1 => \crc_data_i_reg_n_0_[53]\,
      I2 => \p_0_in__0\,
      I3 => p_0_in(39),
      I4 => \crc_data_i_reg_n_0_[39]\,
      I5 => msg_inferred_i_428_n_0,
      O => msg_inferred_i_358_n_0
    );
msg_inferred_i_359: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in4_in(27),
      I1 => p_0_in(59),
      O => msg_4byte05_out(59)
    );
msg_inferred_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_183_n_0,
      I1 => msg_inferred_i_184_n_0,
      I2 => msg_inferred_i_185_n_0,
      I3 => msg_inferred_i_186_n_0,
      I4 => msg_inferred_i_187_n_0,
      I5 => msg_inferred_i_188_n_0,
      O => msg_inferred_i_36_n_0
    );
msg_inferred_i_360: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_392_n_0,
      I1 => msg_inferred_i_378_n_0,
      I2 => msg_inferred_i_323_n_0,
      I3 => msg_inferred_i_427_n_0,
      I4 => msg_inferred_i_446_n_0,
      I5 => msg_inferred_i_451_n_0,
      O => msg_inferred_i_360_n_0
    );
msg_inferred_i_361: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_420_n_0,
      I1 => msg_inferred_i_399_n_0,
      I2 => msg_inferred_i_428_n_0,
      I3 => msg_inferred_i_426_n_0,
      I4 => msg_inferred_i_452_n_0,
      O => msg_inferred_i_361_n_0
    );
msg_inferred_i_362: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => p_0_in(53),
      I1 => \crc_data_i_reg_n_0_[53]\,
      I2 => \p_0_in__0\,
      I3 => p_0_in(39),
      I4 => \crc_data_i_reg_n_0_[39]\,
      I5 => msg_inferred_i_340_n_0,
      O => msg_inferred_i_362_n_0
    );
msg_inferred_i_363: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96AA69AA69AA96AA"
    )
        port map (
      I0 => msg_inferred_i_442_n_0,
      I1 => p_0_in(47),
      I2 => \crc_data_i_reg_n_0_[47]\,
      I3 => \p_0_in__0\,
      I4 => \crc_data_i_reg_n_0_[40]\,
      I5 => p_0_in(40),
      O => msg_inferred_i_363_n_0
    );
msg_inferred_i_364: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[48]\,
      I1 => p_0_in(48),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[32]\,
      I4 => p_0_in(32),
      O => msg_inferred_i_364_n_0
    );
msg_inferred_i_365: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_453_n_0,
      I1 => msg_inferred_i_437_n_0,
      I2 => msg_inferred_i_444_n_0,
      I3 => msg_inferred_i_422_n_0,
      I4 => msg_inferred_i_439_n_0,
      I5 => msg_inferred_i_431_n_0,
      O => msg_inferred_i_365_n_0
    );
msg_inferred_i_366: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[49]\,
      I1 => p_0_in(49),
      O => msg_4byte05_out(49)
    );
msg_inferred_i_367: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96AA69AA69AA96AA"
    )
        port map (
      I0 => msg_inferred_i_454_n_0,
      I1 => p_0_in(47),
      I2 => \crc_data_i_reg_n_0_[47]\,
      I3 => \p_0_in__0\,
      I4 => p_0_in(61),
      I5 => p_0_in4_in(29),
      O => msg_inferred_i_367_n_0
    );
msg_inferred_i_368: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669969696"
    )
        port map (
      I0 => msg_inferred_i_379_n_0,
      I1 => msg_inferred_i_422_n_0,
      I2 => msg_inferred_i_444_n_0,
      I3 => \p_0_in__0\,
      I4 => p_0_in4_in(31),
      I5 => p_0_in(63),
      O => msg_inferred_i_368_n_0
    );
msg_inferred_i_369: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => p_0_in(32),
      I1 => \crc_data_i_reg_n_0_[32]\,
      I2 => \p_0_in__0\,
      I3 => p_0_in(48),
      I4 => \crc_data_i_reg_n_0_[48]\,
      I5 => msg_inferred_i_429_n_0,
      O => msg_inferred_i_369_n_0
    );
msg_inferred_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAEAA"
    )
        port map (
      I0 => msg_inferred_i_189_n_0,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => msg_inferred_i_190_n_0,
      I4 => msg_inferred_i_73_n_0,
      O => msg_inferred_i_37_n_0
    );
msg_inferred_i_370: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[55]\,
      I1 => p_0_in(55),
      O => msg_4byte05_out(55)
    );
msg_inferred_i_371: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_340_n_0,
      I1 => msg_inferred_i_399_n_0,
      I2 => msg_inferred_i_455_n_0,
      I3 => msg_inferred_i_442_n_0,
      I4 => msg_inferred_i_456_n_0,
      O => msg_inferred_i_371_n_0
    );
msg_inferred_i_372: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => msg_inferred_i_346_n_0,
      I1 => \p_0_in__0\,
      I2 => \crc_data_i_reg_n_0_[39]\,
      I3 => p_0_in(39),
      O => msg_inferred_i_372_n_0
    );
msg_inferred_i_373: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[45]\,
      I1 => p_0_in(45),
      O => msg_4byte05_out(45)
    );
msg_inferred_i_374: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69FF"
    )
        port map (
      I0 => msg_inferred_i_320_n_0,
      I1 => msg_inferred_i_319_n_0,
      I2 => msg_inferred_i_318_n_0,
      I3 => \p_0_in__0\,
      O => msg_inferred_i_374_n_0
    );
msg_inferred_i_375: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => msg_inferred_i_327_n_0,
      I1 => msg_inferred_i_335_n_0,
      I2 => msg_inferred_i_386_n_0,
      I3 => msg_inferred_i_385_n_0,
      I4 => msg_inferred_i_354_n_0,
      I5 => \p_0_in__0\,
      O => msg_inferred_i_375_n_0
    );
msg_inferred_i_376: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[39]\,
      I1 => p_0_in(39),
      O => msg_4byte05_out(39)
    );
msg_inferred_i_377: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_340_n_0,
      I1 => msg_inferred_i_457_n_0,
      I2 => msg_inferred_i_458_n_0,
      I3 => msg_inferred_i_431_n_0,
      I4 => msg_inferred_i_437_n_0,
      I5 => msg_inferred_i_325_n_0,
      O => msg_inferred_i_377_n_0
    );
msg_inferred_i_378: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[44]\,
      I1 => p_0_in(44),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[36]\,
      I4 => p_0_in(36),
      O => msg_inferred_i_378_n_0
    );
msg_inferred_i_379: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[49]\,
      I1 => p_0_in(49),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[33]\,
      I4 => p_0_in(33),
      O => msg_inferred_i_379_n_0
    );
msg_inferred_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_191_n_0,
      I1 => msg_inferred_i_192_n_0,
      I2 => msg_inferred_i_193_n_0,
      I3 => msg_inferred_i_194_n_0,
      I4 => msg_inferred_i_195_n_0,
      I5 => msg_inferred_i_196_n_0,
      O => msg_inferred_i_38_n_0
    );
msg_inferred_i_380: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_430_n_0,
      I1 => msg_inferred_i_378_n_0,
      I2 => msg_inferred_i_323_n_0,
      I3 => msg_inferred_i_459_n_0,
      I4 => msg_inferred_i_392_n_0,
      I5 => msg_inferred_i_433_n_0,
      O => msg_inferred_i_380_n_0
    );
msg_inferred_i_381: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_399_n_0,
      I1 => msg_inferred_i_455_n_0,
      I2 => msg_inferred_i_397_n_0,
      I3 => msg_inferred_i_442_n_0,
      I4 => msg_inferred_i_443_n_0,
      I5 => msg_inferred_i_460_n_0,
      O => msg_inferred_i_381_n_0
    );
msg_inferred_i_382: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[55]\,
      I1 => p_0_in(55),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(26),
      I4 => p_0_in(58),
      O => msg_inferred_i_382_n_0
    );
msg_inferred_i_383: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[39]\,
      I1 => p_0_in(39),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[53]\,
      I4 => p_0_in(53),
      O => msg_inferred_i_383_n_0
    );
msg_inferred_i_384: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in4_in(29),
      I1 => p_0_in(61),
      O => msg_4byte05_out(61)
    );
msg_inferred_i_385: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669999969966666"
    )
        port map (
      I0 => msg_inferred_i_461_n_0,
      I1 => msg_inferred_i_346_n_0,
      I2 => p_0_in(40),
      I3 => \crc_data_i_reg_n_0_[40]\,
      I4 => \p_0_in__0\,
      I5 => msg_inferred_i_392_n_0,
      O => msg_inferred_i_385_n_0
    );
msg_inferred_i_386: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F7F7F8F"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \crc_data_i_reg_n_0_[14]\,
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[49]\,
      I4 => p_0_in(49),
      O => msg_inferred_i_386_n_0
    );
msg_inferred_i_387: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695596AA"
    )
        port map (
      I0 => msg_inferred_i_335_n_0,
      I1 => p_0_in(36),
      I2 => \crc_data_i_reg_n_0_[36]\,
      I3 => \p_0_in__0\,
      I4 => msg_inferred_i_382_n_0,
      O => msg_inferred_i_387_n_0
    );
msg_inferred_i_388: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[46]\,
      I1 => p_0_in(46),
      O => msg_4byte05_out(46)
    );
msg_inferred_i_389: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_346_n_0,
      I1 => msg_inferred_i_430_n_0,
      I2 => msg_inferred_i_399_n_0,
      I3 => msg_inferred_i_462_n_0,
      I4 => msg_inferred_i_323_n_0,
      I5 => msg_inferred_i_463_n_0,
      O => msg_inferred_i_389_n_0
    );
msg_inferred_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_197_n_0,
      I1 => msg_inferred_i_198_n_0,
      O => msg_inferred_i_39_n_0
    );
msg_inferred_i_390: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_420_n_0,
      I1 => msg_inferred_i_423_n_0,
      I2 => msg_inferred_i_422_n_0,
      I3 => msg_inferred_i_429_n_0,
      I4 => msg_inferred_i_446_n_0,
      I5 => msg_inferred_i_464_n_0,
      O => msg_inferred_i_390_n_0
    );
msg_inferred_i_391: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_439_n_0,
      I1 => msg_inferred_i_397_n_0,
      I2 => msg_inferred_i_427_n_0,
      I3 => msg_inferred_i_465_n_0,
      I4 => msg_inferred_i_466_n_0,
      O => msg_inferred_i_391_n_0
    );
msg_inferred_i_392: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[47]\,
      I1 => p_0_in(47),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[35]\,
      I4 => p_0_in(35),
      O => msg_inferred_i_392_n_0
    );
msg_inferred_i_393: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695596AA"
    )
        port map (
      I0 => msg_inferred_i_378_n_0,
      I1 => p_0_in(58),
      I2 => p_0_in4_in(26),
      I3 => \p_0_in__0\,
      I4 => msg_inferred_i_364_n_0,
      O => msg_inferred_i_393_n_0
    );
msg_inferred_i_394: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[43]\,
      I1 => p_0_in(43),
      O => msg_4byte05_out(43)
    );
msg_inferred_i_395: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => msg_inferred_i_467_n_0,
      I1 => msg_inferred_i_449_n_0,
      I2 => msg_inferred_i_362_n_0,
      I3 => msg_inferred_i_420_n_0,
      I4 => msg_inferred_i_354_n_0,
      I5 => \p_0_in__0\,
      O => msg_inferred_i_395_n_0
    );
msg_inferred_i_396: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_468_n_0,
      I1 => msg_inferred_i_382_n_0,
      I2 => msg_inferred_i_469_n_0,
      I3 => msg_inferred_i_470_n_0,
      I4 => msg_inferred_i_471_n_0,
      I5 => msg_inferred_i_444_n_0,
      O => msg_inferred_i_396_n_0
    );
msg_inferred_i_397: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(60),
      I1 => p_0_in4_in(28),
      I2 => \p_0_in__0\,
      O => msg_inferred_i_397_n_0
    );
msg_inferred_i_398: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => msg_inferred_i_380_n_0,
      I1 => msg_inferred_i_328_n_0,
      I2 => p_0_in(57),
      I3 => p_0_in4_in(25),
      I4 => msg_inferred_i_318_n_0,
      I5 => \p_0_in__0\,
      O => msg_inferred_i_398_n_0
    );
msg_inferred_i_399: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[54]\,
      I1 => p_0_in(54),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(25),
      I4 => p_0_in(57),
      O => msg_inferred_i_399_n_0
    );
msg_inferred_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAAEEFAAAAAEE"
    )
        port map (
      I0 => msg_inferred_i_47_n_0,
      I1 => msg_inferred_i_48_n_0,
      I2 => msg_inferred_i_49_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_50_n_0,
      O => msg(29)
    );
msg_inferred_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_199_n_0,
      I1 => msg_inferred_i_200_n_0,
      I2 => msg_inferred_i_201_n_0,
      I3 => msg_inferred_i_194_n_0,
      I4 => msg_inferred_i_202_n_0,
      I5 => msg_inferred_i_203_n_0,
      O => msg_inferred_i_40_n_0
    );
msg_inferred_i_400: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF1FFF1FFFE0FF"
    )
        port map (
      I0 => \data_width_reg_n_0_[0]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \crc_data_i_reg_n_0_[19]\,
      I3 => \p_0_in__0\,
      I4 => \crc_data_i_reg_n_0_[39]\,
      I5 => p_0_in(39),
      O => msg_inferred_i_400_n_0
    );
msg_inferred_i_401: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969699966969666"
    )
        port map (
      I0 => msg_inferred_i_399_n_0,
      I1 => msg_inferred_i_420_n_0,
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[43]\,
      I4 => p_0_in(43),
      I5 => msg_inferred_i_400_n_0,
      O => msg_inferred_i_401_n_0
    );
msg_inferred_i_402: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => msg_inferred_i_385_n_0,
      I1 => msg_inferred_i_472_n_0,
      I2 => msg_inferred_i_470_n_0,
      I3 => msg_inferred_i_473_n_0,
      I4 => msg_inferred_i_368_n_0,
      I5 => \p_0_in__0\,
      O => msg_inferred_i_402_n_0
    );
msg_inferred_i_403: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9696FF00"
    )
        port map (
      I0 => msg_inferred_i_362_n_0,
      I1 => msg_inferred_i_410_n_0,
      I2 => msg_inferred_i_411_n_0,
      I3 => p_0_in(50),
      I4 => \p_0_in__0\,
      O => \msg__0\(18)
    );
msg_inferred_i_404: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_379_n_0,
      I1 => msg_inferred_i_410_n_0,
      I2 => msg_inferred_i_474_n_0,
      I3 => msg_inferred_i_446_n_0,
      I4 => msg_inferred_i_323_n_0,
      I5 => msg_inferred_i_475_n_0,
      O => msg_inferred_i_404_n_0
    );
msg_inferred_i_405: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => msg_inferred_i_322_n_0,
      I1 => msg_inferred_i_349_n_0,
      I2 => msg_inferred_i_476_n_0,
      I3 => msg_inferred_i_477_n_0,
      I4 => msg_inferred_i_342_n_0,
      I5 => \p_0_in__0\,
      O => msg_inferred_i_405_n_0
    );
msg_inferred_i_406: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => msg_inferred_i_350_n_0,
      I1 => msg_inferred_i_318_n_0,
      I2 => p_0_in(33),
      I3 => \crc_data_i_reg_n_0_[33]\,
      I4 => msg_inferred_i_333_n_0,
      I5 => \p_0_in__0\,
      O => msg_inferred_i_406_n_0
    );
msg_inferred_i_407: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => msg_inferred_i_364_n_0,
      I1 => msg_inferred_i_379_n_0,
      I2 => msg_inferred_i_478_n_0,
      I3 => msg_inferred_i_410_n_0,
      I4 => msg_inferred_i_415_n_0,
      I5 => \p_0_in__0\,
      O => msg_inferred_i_407_n_0
    );
msg_inferred_i_408: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96AA6955695596AA"
    )
        port map (
      I0 => msg_inferred_i_429_n_0,
      I1 => p_0_in(53),
      I2 => \crc_data_i_reg_n_0_[53]\,
      I3 => \p_0_in__0\,
      I4 => msg_inferred_i_434_n_0,
      I5 => msg_inferred_i_433_n_0,
      O => msg_inferred_i_408_n_0
    );
msg_inferred_i_409: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55599999"
    )
        port map (
      I0 => msg_inferred_i_420_n_0,
      I1 => \p_0_in__0\,
      I2 => \data_width_reg_n_0_[0]\,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => \crc_data_i_reg_n_0_[16]\,
      O => msg_inferred_i_409_n_0
    );
msg_inferred_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02020E020E0E02"
    )
        port map (
      I0 => msg_inferred_i_204_n_0,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => msg_inferred_i_185_n_0,
      I4 => msg_inferred_i_205_n_0,
      I5 => msg_inferred_i_183_n_0,
      O => msg_inferred_i_41_n_0
    );
msg_inferred_i_410: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[38]\,
      I1 => p_0_in(38),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(24),
      I4 => p_0_in(56),
      O => msg_inferred_i_410_n_0
    );
msg_inferred_i_411: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_382_n_0,
      I1 => msg_inferred_i_346_n_0,
      I2 => msg_inferred_i_447_n_0,
      I3 => msg_inferred_i_434_n_0,
      I4 => msg_inferred_i_479_n_0,
      O => msg_inferred_i_411_n_0
    );
msg_inferred_i_412: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_480_n_0,
      I1 => msg_inferred_i_420_n_0,
      I2 => msg_inferred_i_455_n_0,
      I3 => msg_inferred_i_470_n_0,
      I4 => msg_inferred_i_481_n_0,
      I5 => msg_inferred_i_482_n_0,
      O => msg_inferred_i_412_n_0
    );
msg_inferred_i_413: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_342_n_0,
      I1 => msg_inferred_i_483_n_0,
      I2 => msg_inferred_i_447_n_0,
      I3 => msg_inferred_i_426_n_0,
      I4 => msg_inferred_i_333_n_0,
      I5 => msg_inferred_i_435_n_0,
      O => msg_inferred_i_413_n_0
    );
msg_inferred_i_414: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[44]\,
      I1 => p_0_in(44),
      O => msg_4byte05_out(44)
    );
msg_inferred_i_415: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F6F6F6F6F6F"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[39]\,
      I1 => p_0_in(39),
      I2 => \p_0_in__0\,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \crc_data_i_reg_n_0_[1]\,
      O => msg_inferred_i_415_n_0
    );
msg_inferred_i_416: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_410_n_0,
      I1 => msg_inferred_i_422_n_0,
      I2 => msg_inferred_i_397_n_0,
      I3 => msg_inferred_i_484_n_0,
      I4 => msg_inferred_i_474_n_0,
      I5 => msg_inferred_i_444_n_0,
      O => msg_inferred_i_416_n_0
    );
msg_inferred_i_417: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[33]\,
      I1 => p_0_in(33),
      O => msg_4byte05_out(33)
    );
msg_inferred_i_418: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_325_n_0,
      I1 => msg_inferred_i_437_n_0,
      I2 => msg_inferred_i_431_n_0,
      I3 => msg_inferred_i_485_n_0,
      I4 => msg_inferred_i_436_n_0,
      I5 => msg_inferred_i_457_n_0,
      O => msg_inferred_i_418_n_0
    );
msg_inferred_i_419: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF7F007F0080FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[3]\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \p_0_in__0\,
      I4 => msg_inferred_i_319_n_0,
      I5 => msg_inferred_i_486_n_0,
      O => msg_inferred_i_419_n_0
    );
msg_inferred_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_206_n_0,
      I1 => msg_inferred_i_207_n_0,
      I2 => msg_inferred_i_208_n_0,
      I3 => msg_inferred_i_209_n_0,
      I4 => msg_inferred_i_175_n_0,
      I5 => msg_inferred_i_210_n_0,
      O => msg_inferred_i_42_n_0
    );
msg_inferred_i_420: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => p_0_in4_in(29),
      I1 => p_0_in(61),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(24),
      I4 => p_0_in(56),
      O => msg_inferred_i_420_n_0
    );
msg_inferred_i_421: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[46]\,
      I1 => p_0_in(46),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[44]\,
      I4 => p_0_in(44),
      O => msg_inferred_i_421_n_0
    );
msg_inferred_i_422: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(59),
      I1 => p_0_in4_in(27),
      I2 => \p_0_in__0\,
      O => msg_inferred_i_422_n_0
    );
msg_inferred_i_423: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[41]\,
      I1 => p_0_in(41),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(31),
      I4 => p_0_in(63),
      O => msg_inferred_i_423_n_0
    );
msg_inferred_i_424: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[22]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \data_width_reg_n_0_[0]\,
      I3 => \p_0_in__0\,
      O => msg_inferred_i_424_n_0
    );
msg_inferred_i_425: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => p_0_in4_in(27),
      I1 => p_0_in(59),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[44]\,
      I4 => p_0_in(44),
      O => msg_inferred_i_425_n_0
    );
msg_inferred_i_426: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(34),
      I1 => \crc_data_i_reg_n_0_[34]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_426_n_0
    );
msg_inferred_i_427: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(56),
      I1 => p_0_in4_in(24),
      I2 => \p_0_in__0\,
      O => msg_inferred_i_427_n_0
    );
msg_inferred_i_428: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(37),
      I1 => \crc_data_i_reg_n_0_[37]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_428_n_0
    );
msg_inferred_i_429: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(58),
      I1 => p_0_in4_in(26),
      I2 => \p_0_in__0\,
      O => msg_inferred_i_429_n_0
    );
msg_inferred_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_170_n_0,
      I1 => msg_inferred_i_197_n_0,
      O => msg_inferred_i_43_n_0
    );
msg_inferred_i_430: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[38]\,
      I1 => p_0_in(38),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[52]\,
      I4 => p_0_in(52),
      O => msg_inferred_i_430_n_0
    );
msg_inferred_i_431: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(55),
      I1 => \crc_data_i_reg_n_0_[55]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_431_n_0
    );
msg_inferred_i_432: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[16]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \data_width_reg_n_0_[0]\,
      I3 => \p_0_in__0\,
      O => msg_inferred_i_432_n_0
    );
msg_inferred_i_433: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(32),
      I1 => \crc_data_i_reg_n_0_[32]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_433_n_0
    );
msg_inferred_i_434: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(51),
      I1 => \crc_data_i_reg_n_0_[51]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_434_n_0
    );
msg_inferred_i_435: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(53),
      I1 => \crc_data_i_reg_n_0_[53]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_435_n_0
    );
msg_inferred_i_436: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(40),
      I1 => \crc_data_i_reg_n_0_[40]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_436_n_0
    );
msg_inferred_i_437: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(63),
      I1 => p_0_in4_in(31),
      I2 => \p_0_in__0\,
      O => msg_inferred_i_437_n_0
    );
msg_inferred_i_438: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B77B"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[25]\,
      I1 => \p_0_in__0\,
      I2 => \crc_data_i_reg_n_0_[34]\,
      I3 => p_0_in(34),
      O => msg_inferred_i_438_n_0
    );
msg_inferred_i_439: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(46),
      I1 => \crc_data_i_reg_n_0_[46]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_439_n_0
    );
msg_inferred_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_211_n_0,
      I1 => msg_inferred_i_178_n_0,
      I2 => msg_inferred_i_172_n_0,
      I3 => msg_inferred_i_202_n_0,
      O => msg_inferred_i_44_n_0
    );
msg_inferred_i_440: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[54]\,
      I1 => p_0_in(54),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[39]\,
      I4 => p_0_in(39),
      O => msg_inferred_i_440_n_0
    );
msg_inferred_i_441: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[10]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_441_n_0
    );
msg_inferred_i_442: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(35),
      I1 => \crc_data_i_reg_n_0_[35]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_442_n_0
    );
msg_inferred_i_443: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(61),
      I1 => p_0_in4_in(29),
      I2 => \p_0_in__0\,
      O => msg_inferred_i_443_n_0
    );
msg_inferred_i_444: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(41),
      I1 => \crc_data_i_reg_n_0_[41]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_444_n_0
    );
msg_inferred_i_445: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[9]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_445_n_0
    );
msg_inferred_i_446: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(50),
      I1 => \crc_data_i_reg_n_0_[50]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_446_n_0
    );
msg_inferred_i_447: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(47),
      I1 => \crc_data_i_reg_n_0_[47]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_447_n_0
    );
msg_inferred_i_448: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[55]\,
      I1 => p_0_in(55),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[37]\,
      I4 => p_0_in(37),
      O => msg_inferred_i_448_n_0
    );
msg_inferred_i_449: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF7FFF7FFF80FF"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \crc_data_i_reg_n_0_[5]\,
      I3 => \p_0_in__0\,
      I4 => \crc_data_i_reg_n_0_[36]\,
      I5 => p_0_in(36),
      O => msg_inferred_i_449_n_0
    );
msg_inferred_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_45_n_0
    );
msg_inferred_i_450: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => p_0_in4_in(27),
      I1 => p_0_in(59),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[52]\,
      I4 => p_0_in(52),
      O => msg_inferred_i_450_n_0
    );
msg_inferred_i_451: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F7F7F8F"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \crc_data_i_reg_n_0_[15]\,
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[41]\,
      I4 => p_0_in(41),
      O => msg_inferred_i_451_n_0
    );
msg_inferred_i_452: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F6F6F6F6F6F"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[55]\,
      I1 => p_0_in(55),
      I2 => \p_0_in__0\,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \crc_data_i_reg_n_0_[7]\,
      O => msg_inferred_i_452_n_0
    );
msg_inferred_i_453: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[17]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \data_width_reg_n_0_[0]\,
      I3 => \p_0_in__0\,
      O => msg_inferred_i_453_n_0
    );
msg_inferred_i_454: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF1FFF1FFFE0FF"
    )
        port map (
      I0 => \data_width_reg_n_0_[0]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \crc_data_i_reg_n_0_[23]\,
      I3 => \p_0_in__0\,
      I4 => \crc_data_i_reg_n_0_[45]\,
      I5 => p_0_in(45),
      O => msg_inferred_i_454_n_0
    );
msg_inferred_i_455: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(38),
      I1 => \crc_data_i_reg_n_0_[38]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_455_n_0
    );
msg_inferred_i_456: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F7F7F8F"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \crc_data_i_reg_n_0_[13]\,
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[48]\,
      I4 => p_0_in(48),
      O => msg_inferred_i_456_n_0
    );
msg_inferred_i_457: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F7F7F8F"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \crc_data_i_reg_n_0_[8]\,
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[54]\,
      I4 => p_0_in(54),
      O => msg_inferred_i_457_n_0
    );
msg_inferred_i_458: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[40]\,
      I1 => p_0_in(40),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[43]\,
      I4 => p_0_in(43),
      O => msg_inferred_i_458_n_0
    );
msg_inferred_i_459: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F6F6F6F6F6F"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[34]\,
      I1 => p_0_in(34),
      I2 => \p_0_in__0\,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \crc_data_i_reg_n_0_[4]\,
      O => msg_inferred_i_459_n_0
    );
msg_inferred_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => msg_inferred_i_170_n_0,
      I1 => msg_inferred_i_212_n_0,
      I2 => msg_inferred_i_213_n_0,
      I3 => msg_inferred_i_182_n_0,
      I4 => msg_inferred_i_214_n_0,
      I5 => msg_inferred_i_71_n_0,
      O => msg_inferred_i_46_n_0
    );
msg_inferred_i_460: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B77B"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[29]\,
      I1 => \p_0_in__0\,
      I2 => \crc_data_i_reg_n_0_[45]\,
      I3 => p_0_in(45),
      O => msg_inferred_i_460_n_0
    );
msg_inferred_i_461: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(39),
      I1 => \crc_data_i_reg_n_0_[39]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_461_n_0
    );
msg_inferred_i_462: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[33]\,
      I1 => p_0_in(33),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[36]\,
      I4 => p_0_in(36),
      O => msg_inferred_i_462_n_0
    );
msg_inferred_i_463: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[6]\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \p_0_in__0\,
      O => msg_inferred_i_463_n_0
    );
msg_inferred_i_464: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF1FFF1FFFE0FF"
    )
        port map (
      I0 => \data_width_reg_n_0_[0]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \crc_data_i_reg_n_0_[21]\,
      I3 => \p_0_in__0\,
      I4 => \crc_data_i_reg_n_0_[42]\,
      I5 => p_0_in(42),
      O => msg_inferred_i_464_n_0
    );
msg_inferred_i_465: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(52),
      I1 => \crc_data_i_reg_n_0_[52]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_465_n_0
    );
msg_inferred_i_466: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F7F7F8F"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \crc_data_i_reg_n_0_[11]\,
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(25),
      I4 => p_0_in(57),
      O => msg_inferred_i_466_n_0
    );
msg_inferred_i_467: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695596AA"
    )
        port map (
      I0 => msg_inferred_i_325_n_0,
      I1 => p_0_in(33),
      I2 => \crc_data_i_reg_n_0_[33]\,
      I3 => \p_0_in__0\,
      I4 => msg_inferred_i_333_n_0,
      O => msg_inferred_i_467_n_0
    );
msg_inferred_i_468: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[20]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \data_width_reg_n_0_[0]\,
      I3 => \p_0_in__0\,
      O => msg_inferred_i_468_n_0
    );
msg_inferred_i_469: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(49),
      I1 => \crc_data_i_reg_n_0_[49]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_469_n_0
    );
msg_inferred_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => msg_inferred_i_215_n_0,
      I1 => msg_inferred_i_81_n_0,
      I2 => msg_inferred_i_183_n_0,
      I3 => msg_inferred_i_216_n_0,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_47_n_0
    );
msg_inferred_i_470: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(57),
      I1 => p_0_in4_in(25),
      I2 => \p_0_in__0\,
      O => msg_inferred_i_470_n_0
    );
msg_inferred_i_471: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(48),
      I1 => \crc_data_i_reg_n_0_[48]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_471_n_0
    );
msg_inferred_i_472: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(42),
      I1 => \crc_data_i_reg_n_0_[42]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_472_n_0
    );
msg_inferred_i_473: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => msg_inferred_i_319_n_0,
      I1 => \p_0_in__0\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \crc_data_i_reg_n_0_[3]\,
      O => msg_inferred_i_473_n_0
    );
msg_inferred_i_474: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(45),
      I1 => \crc_data_i_reg_n_0_[45]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_474_n_0
    );
msg_inferred_i_475: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[2]\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \p_0_in__0\,
      O => msg_inferred_i_475_n_0
    );
msg_inferred_i_476: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[55]\,
      I1 => p_0_in(55),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[46]\,
      I4 => p_0_in(46),
      O => msg_inferred_i_476_n_0
    );
msg_inferred_i_477: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999996969696969"
    )
        port map (
      I0 => msg_inferred_i_422_n_0,
      I1 => msg_inferred_i_423_n_0,
      I2 => \p_0_in__0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \crc_data_i_reg_n_0_[17]\,
      O => msg_inferred_i_477_n_0
    );
msg_inferred_i_478: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_444_n_0,
      I1 => msg_inferred_i_474_n_0,
      I2 => msg_inferred_i_481_n_0,
      I3 => msg_inferred_i_485_n_0,
      I4 => msg_inferred_i_397_n_0,
      I5 => msg_inferred_i_422_n_0,
      O => msg_inferred_i_478_n_0
    );
msg_inferred_i_479: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF1FFF1FFFE0FF"
    )
        port map (
      I0 => \data_width_reg_n_0_[0]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \crc_data_i_reg_n_0_[18]\,
      I3 => \p_0_in__0\,
      I4 => p_0_in4_in(31),
      I5 => p_0_in(63),
      O => msg_inferred_i_479_n_0
    );
msg_inferred_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666669669999"
    )
        port map (
      I0 => msg_inferred_i_197_n_0,
      I1 => msg_inferred_i_194_n_0,
      I2 => \p_0_in__0\,
      I3 => p_0_in(53),
      I4 => msg_inferred_i_217_n_0,
      I5 => msg_inferred_i_175_n_0,
      O => msg_inferred_i_48_n_0
    );
msg_inferred_i_480: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[0]\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \p_0_in__0\,
      O => msg_inferred_i_480_n_0
    );
msg_inferred_i_481: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(44),
      I1 => \crc_data_i_reg_n_0_[44]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_481_n_0
    );
msg_inferred_i_482: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(62),
      I1 => p_0_in4_in(30),
      I2 => \p_0_in__0\,
      O => msg_inferred_i_482_n_0
    );
msg_inferred_i_483: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F7F7F8F"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \crc_data_i_reg_n_0_[12]\,
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[32]\,
      I4 => p_0_in(32),
      O => msg_inferred_i_483_n_0
    );
msg_inferred_i_484: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[44]\,
      I1 => p_0_in(44),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[43]\,
      I4 => p_0_in(43),
      O => msg_inferred_i_484_n_0
    );
msg_inferred_i_485: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => p_0_in(43),
      I1 => \crc_data_i_reg_n_0_[43]\,
      I2 => \p_0_in__0\,
      O => msg_inferred_i_485_n_0
    );
msg_inferred_i_486: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[42]\,
      I1 => p_0_in(42),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(25),
      I4 => p_0_in(57),
      O => msg_inferred_i_486_n_0
    );
msg_inferred_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_218_n_0,
      I1 => msg_inferred_i_179_n_0,
      I2 => msg_inferred_i_219_n_0,
      I3 => msg_inferred_i_220_n_0,
      I4 => msg_inferred_i_221_n_0,
      I5 => msg_inferred_i_106_n_0,
      O => msg_inferred_i_49_n_0
    );
msg_inferred_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAAEEFAAAAAEE"
    )
        port map (
      I0 => msg_inferred_i_51_n_0,
      I1 => msg_inferred_i_52_n_0,
      I2 => msg_inferred_i_53_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_54_n_0,
      O => msg(28)
    );
msg_inferred_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_148_n_0,
      I1 => msg_inferred_i_222_n_0,
      I2 => msg_inferred_i_194_n_0,
      I3 => msg_inferred_i_223_n_0,
      I4 => msg_inferred_i_224_n_0,
      I5 => msg_inferred_i_225_n_0,
      O => msg_inferred_i_50_n_0
    );
msg_inferred_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => msg_inferred_i_190_n_0,
      I1 => msg_inferred_i_85_n_0,
      I2 => msg_inferred_i_215_n_0,
      I3 => msg_inferred_i_186_n_0,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_51_n_0
    );
msg_inferred_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666669669999"
    )
        port map (
      I0 => msg_inferred_i_172_n_0,
      I1 => msg_inferred_i_175_n_0,
      I2 => \p_0_in__0\,
      I3 => p_0_in(52),
      I4 => msg_inferred_i_226_n_0,
      I5 => msg_inferred_i_210_n_0,
      O => msg_inferred_i_52_n_0
    );
msg_inferred_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_227_n_0,
      I1 => msg_inferred_i_43_n_0,
      I2 => msg_inferred_i_228_n_0,
      I3 => msg_inferred_i_229_n_0,
      I4 => msg_inferred_i_230_n_0,
      I5 => msg_inferred_i_70_n_0,
      O => msg_inferred_i_53_n_0
    );
msg_inferred_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_231_n_0,
      I1 => msg_inferred_i_171_n_0,
      I2 => msg_inferred_i_203_n_0,
      I3 => msg_inferred_i_232_n_0,
      I4 => msg_inferred_i_233_n_0,
      I5 => msg_inferred_i_234_n_0,
      O => msg_inferred_i_54_n_0
    );
msg_inferred_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => msg_inferred_i_185_n_0,
      I1 => msg_inferred_i_89_n_0,
      I2 => msg_inferred_i_190_n_0,
      I3 => msg_inferred_i_188_n_0,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_55_n_0
    );
msg_inferred_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666669669999"
    )
        port map (
      I0 => msg_inferred_i_235_n_0,
      I1 => msg_inferred_i_210_n_0,
      I2 => \p_0_in__0\,
      I3 => p_0_in(51),
      I4 => msg_inferred_i_236_n_0,
      I5 => msg_inferred_i_171_n_0,
      O => msg_inferred_i_56_n_0
    );
msg_inferred_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_78_n_0,
      I1 => msg_inferred_i_196_n_0,
      I2 => msg_inferred_i_179_n_0,
      I3 => msg_inferred_i_237_n_0,
      I4 => msg_inferred_i_238_n_0,
      I5 => msg_inferred_i_239_n_0,
      O => msg_inferred_i_57_n_0
    );
msg_inferred_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_240_n_0,
      I1 => msg_inferred_i_241_n_0,
      I2 => msg_inferred_i_194_n_0,
      I3 => msg_inferred_i_242_n_0,
      I4 => msg_inferred_i_148_n_0,
      I5 => msg_inferred_i_243_n_0,
      O => msg_inferred_i_58_n_0
    );
msg_inferred_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEAAEEAAEAEEA"
    )
        port map (
      I0 => msg_inferred_i_244_n_0,
      I1 => msg_inferred_i_245_n_0,
      I2 => msg_inferred_i_33_n_0,
      I3 => msg_inferred_i_185_n_0,
      I4 => msg_inferred_i_93_n_0,
      I5 => msg_inferred_i_216_n_0,
      O => msg_inferred_i_59_n_0
    );
msg_inferred_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAAEEFAAAAAEE"
    )
        port map (
      I0 => msg_inferred_i_55_n_0,
      I1 => msg_inferred_i_56_n_0,
      I2 => msg_inferred_i_57_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_58_n_0,
      O => msg(27)
    );
msg_inferred_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_219_n_0,
      I1 => msg_inferred_i_141_n_0,
      I2 => msg_inferred_i_174_n_0,
      I3 => msg_inferred_i_212_n_0,
      O => msg_inferred_i_60_n_0
    );
msg_inferred_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => msg_inferred_i_177_n_0,
      I1 => msg_inferred_i_111_n_0,
      O => msg_inferred_i_61_n_0
    );
msg_inferred_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_240_n_0,
      I1 => msg_inferred_i_246_n_0,
      I2 => msg_inferred_i_172_n_0,
      I3 => msg_inferred_i_211_n_0,
      I4 => msg_inferred_i_212_n_0,
      I5 => msg_inferred_i_247_n_0,
      O => msg_inferred_i_62_n_0
    );
msg_inferred_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02020E020E0E02"
    )
        port map (
      I0 => msg_inferred_i_248_n_0,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => msg_inferred_i_186_n_0,
      I4 => msg_inferred_i_249_n_0,
      I5 => msg_inferred_i_216_n_0,
      O => msg_inferred_i_63_n_0
    );
msg_inferred_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_250_n_0,
      I1 => msg_inferred_i_212_n_0,
      I2 => msg_inferred_i_129_n_0,
      I3 => msg_inferred_i_112_n_0,
      I4 => msg_inferred_i_159_n_0,
      O => msg_inferred_i_64_n_0
    );
msg_inferred_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_251_n_0,
      I1 => msg_inferred_i_178_n_0,
      I2 => msg_inferred_i_78_n_0,
      I3 => msg_inferred_i_200_n_0,
      I4 => msg_inferred_i_191_n_0,
      O => msg_inferred_i_65_n_0
    );
msg_inferred_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00960000"
    )
        port map (
      I0 => msg_inferred_i_186_n_0,
      I1 => msg_inferred_i_101_n_0,
      I2 => msg_inferred_i_188_n_0,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_66_n_0
    );
msg_inferred_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65AA9A5500000000"
    )
        port map (
      I0 => msg_inferred_i_172_n_0,
      I1 => \p_0_in__0\,
      I2 => p_0_in(48),
      I3 => msg_inferred_i_252_n_0,
      I4 => msg_inferred_i_235_n_0,
      I5 => msg_inferred_i_137_n_0,
      O => msg_inferred_i_67_n_0
    );
msg_inferred_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => msg_inferred_i_160_n_0,
      I1 => msg_inferred_i_240_n_0,
      I2 => msg_inferred_i_253_n_0,
      I3 => msg_inferred_i_254_n_0,
      I4 => msg_inferred_i_231_n_0,
      I5 => msg_inferred_i_45_n_0,
      O => msg_inferred_i_68_n_0
    );
msg_inferred_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_179_n_0,
      I1 => msg_inferred_i_141_n_0,
      I2 => msg_inferred_i_255_n_0,
      I3 => msg_inferred_i_198_n_0,
      I4 => msg_inferred_i_256_n_0,
      I5 => msg_inferred_i_193_n_0,
      O => msg_inferred_i_69_n_0
    );
msg_inferred_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFAAAABEAAAAAA"
    )
        port map (
      I0 => msg_inferred_i_59_n_0,
      I1 => msg_inferred_i_60_n_0,
      I2 => msg_inferred_i_61_n_0,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => msg_inferred_i_62_n_0,
      O => msg(26)
    );
msg_inferred_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => msg_inferred_i_176_n_0,
      I1 => msg_inferred_i_171_n_0,
      I2 => msg_inferred_i_172_n_0,
      O => msg_inferred_i_70_n_0
    );
msg_inferred_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_71_n_0
    );
msg_inferred_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_170_n_0,
      I1 => msg_inferred_i_194_n_0,
      I2 => msg_inferred_i_257_n_0,
      I3 => msg_inferred_i_199_n_0,
      I4 => msg_inferred_i_179_n_0,
      O => msg_inferred_i_72_n_0
    );
msg_inferred_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B0FF04BB4F00F"
    )
        port map (
      I0 => \p_0_in__0\,
      I1 => p_0_in(47),
      I2 => msg_inferred_i_176_n_0,
      I3 => msg_inferred_i_175_n_0,
      I4 => msg_inferred_i_258_n_0,
      I5 => msg_inferred_i_174_n_0,
      O => msg_inferred_i_73_n_0
    );
msg_inferred_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_259_n_0,
      I1 => msg_inferred_i_260_n_0,
      I2 => msg_inferred_i_148_n_0,
      I3 => msg_inferred_i_261_n_0,
      I4 => msg_inferred_i_262_n_0,
      I5 => msg_inferred_i_181_n_0,
      O => msg_inferred_i_74_n_0
    );
msg_inferred_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_211_n_0,
      I1 => msg_inferred_i_208_n_0,
      I2 => msg_inferred_i_263_n_0,
      I3 => msg_inferred_i_224_n_0,
      I4 => msg_inferred_i_197_n_0,
      I5 => msg_inferred_i_192_n_0,
      O => msg_inferred_i_75_n_0
    );
msg_inferred_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02020E020E0E02"
    )
        port map (
      I0 => msg_inferred_i_205_n_0,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => msg_inferred_i_33_n_0,
      I4 => msg_inferred_i_264_n_0,
      I5 => msg_inferred_i_215_n_0,
      O => msg_inferred_i_76_n_0
    );
msg_inferred_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_265_n_0,
      I1 => msg_inferred_i_266_n_0,
      I2 => msg_inferred_i_267_n_0,
      I3 => msg_inferred_i_210_n_0,
      I4 => msg_inferred_i_200_n_0,
      I5 => msg_inferred_i_193_n_0,
      O => msg_inferred_i_77_n_0
    );
msg_inferred_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_223_n_0,
      I1 => msg_inferred_i_202_n_0,
      I2 => msg_inferred_i_172_n_0,
      I3 => msg_inferred_i_197_n_0,
      O => msg_inferred_i_78_n_0
    );
msg_inferred_i_79: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_43_n_0,
      I1 => msg_inferred_i_201_n_0,
      I2 => msg_inferred_i_268_n_0,
      I3 => msg_inferred_i_239_n_0,
      I4 => msg_inferred_i_181_n_0,
      O => msg_inferred_i_79_n_0
    );
msg_inferred_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAAEAAA"
    )
        port map (
      I0 => msg_inferred_i_63_n_0,
      I1 => msg_inferred_i_64_n_0,
      I2 => \data_width_reg_n_0_[0]\,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => msg_inferred_i_65_n_0,
      O => msg(25)
    );
msg_inferred_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_190_n_0,
      I1 => msg_inferred_i_181_n_0,
      I2 => msg_inferred_i_191_n_0,
      I3 => msg_inferred_i_225_n_0,
      I4 => msg_inferred_i_197_n_0,
      O => msg_inferred_i_80_n_0
    );
msg_inferred_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A55"
    )
        port map (
      I0 => msg_inferred_i_210_n_0,
      I1 => \p_0_in__0\,
      I2 => p_0_in(45),
      I3 => msg_inferred_i_269_n_0,
      O => msg_inferred_i_81_n_0
    );
msg_inferred_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_270_n_0,
      I1 => msg_inferred_i_218_n_0,
      I2 => msg_inferred_i_172_n_0,
      I3 => msg_inferred_i_201_n_0,
      I4 => msg_inferred_i_265_n_0,
      I5 => msg_inferred_i_178_n_0,
      O => msg_inferred_i_82_n_0
    );
msg_inferred_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_174_n_0,
      I1 => msg_inferred_i_172_n_0,
      I2 => msg_inferred_i_203_n_0,
      I3 => msg_inferred_i_255_n_0,
      I4 => msg_inferred_i_175_n_0,
      I5 => msg_inferred_i_224_n_0,
      O => msg_inferred_i_83_n_0
    );
msg_inferred_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => msg_inferred_i_234_n_0,
      I1 => msg_inferred_i_191_n_0,
      I2 => msg_inferred_i_70_n_0,
      I3 => msg_inferred_i_185_n_0,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => msg_inferred_i_84_n_0
    );
msg_inferred_i_85: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A55"
    )
        port map (
      I0 => msg_inferred_i_171_n_0,
      I1 => \p_0_in__0\,
      I2 => p_0_in(44),
      I3 => msg_inferred_i_271_n_0,
      O => msg_inferred_i_85_n_0
    );
msg_inferred_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_272_n_0,
      I1 => msg_inferred_i_227_n_0,
      I2 => msg_inferred_i_171_n_0,
      I3 => msg_inferred_i_209_n_0,
      I4 => msg_inferred_i_219_n_0,
      I5 => msg_inferred_i_173_n_0,
      O => msg_inferred_i_86_n_0
    );
msg_inferred_i_87: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_176_n_0,
      I1 => msg_inferred_i_194_n_0,
      I2 => msg_inferred_i_273_n_0,
      I3 => msg_inferred_i_231_n_0,
      I4 => msg_inferred_i_179_n_0,
      O => msg_inferred_i_87_n_0
    );
msg_inferred_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_216_n_0,
      I1 => msg_inferred_i_34_n_0,
      I2 => msg_inferred_i_197_n_0,
      I3 => msg_inferred_i_274_n_0,
      I4 => msg_inferred_i_235_n_0,
      I5 => msg_inferred_i_183_n_0,
      O => msg_inferred_i_88_n_0
    );
msg_inferred_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66A69959"
    )
        port map (
      I0 => msg_inferred_i_197_n_0,
      I1 => msg_inferred_i_275_n_0,
      I2 => p_0_in(43),
      I3 => \p_0_in__0\,
      I4 => msg_inferred_i_194_n_0,
      O => msg_inferred_i_89_n_0
    );
msg_inferred_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => msg_inferred_i_66_n_0,
      I1 => msg_inferred_i_67_n_0,
      I2 => msg_inferred_i_68_n_0,
      I3 => msg_inferred_i_69_n_0,
      I4 => msg_inferred_i_70_n_0,
      I5 => msg_inferred_i_71_n_0,
      O => msg(24)
    );
msg_inferred_i_90: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_179_n_0,
      I1 => msg_inferred_i_231_n_0,
      I2 => msg_inferred_i_276_n_0,
      I3 => msg_inferred_i_195_n_0,
      I4 => msg_inferred_i_43_n_0,
      O => msg_inferred_i_90_n_0
    );
msg_inferred_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => msg_inferred_i_277_n_0,
      I1 => msg_inferred_i_192_n_0,
      I2 => msg_inferred_i_200_n_0,
      I3 => msg_inferred_i_175_n_0,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \data_width_reg_n_0_[1]\,
      O => msg_inferred_i_91_n_0
    );
msg_inferred_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => msg_inferred_i_175_n_0,
      I1 => msg_inferred_i_247_n_0,
      I2 => msg_inferred_i_219_n_0,
      I3 => msg_inferred_i_212_n_0,
      I4 => msg_inferred_i_170_n_0,
      O => msg_inferred_i_92_n_0
    );
msg_inferred_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666669669999"
    )
        port map (
      I0 => msg_inferred_i_172_n_0,
      I1 => msg_inferred_i_194_n_0,
      I2 => \p_0_in__0\,
      I3 => p_0_in(42),
      I4 => msg_inferred_i_278_n_0,
      I5 => msg_inferred_i_175_n_0,
      O => msg_inferred_i_93_n_0
    );
msg_inferred_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_159_n_0,
      I1 => msg_inferred_i_194_n_0,
      I2 => msg_inferred_i_207_n_0,
      I3 => msg_inferred_i_279_n_0,
      I4 => msg_inferred_i_44_n_0,
      I5 => msg_inferred_i_106_n_0,
      O => msg_inferred_i_94_n_0
    );
msg_inferred_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => msg_inferred_i_280_n_0,
      I1 => msg_inferred_i_148_n_0,
      I2 => msg_inferred_i_233_n_0,
      I3 => msg_inferred_i_212_n_0,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \data_width_reg_n_0_[1]\,
      O => msg_inferred_i_95_n_0
    );
msg_inferred_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02020E020E0E02"
    )
        port map (
      I0 => msg_inferred_i_249_n_0,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => msg_inferred_i_251_n_0,
      I4 => msg_inferred_i_191_n_0,
      I5 => msg_inferred_i_250_n_0,
      O => msg_inferred_i_96_n_0
    );
msg_inferred_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => msg_inferred_i_280_n_0,
      I1 => msg_inferred_i_230_n_0,
      I2 => msg_inferred_i_281_n_0,
      I3 => msg_inferred_i_282_n_0,
      I4 => msg_inferred_i_212_n_0,
      I5 => msg_inferred_i_196_n_0,
      O => msg_inferred_i_97_n_0
    );
msg_inferred_i_98: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => msg_inferred_i_175_n_0,
      I1 => msg_inferred_i_211_n_0,
      I2 => msg_inferred_i_193_n_0,
      I3 => msg_inferred_i_203_n_0,
      O => msg_inferred_i_98_n_0
    );
msg_inferred_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => msg_inferred_i_98_n_0,
      I1 => msg_inferred_i_250_n_0,
      I2 => msg_inferred_i_181_n_0,
      I3 => msg_inferred_i_171_n_0,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \data_width_reg_n_0_[1]\,
      O => msg_inferred_i_99_n_0
    );
msg_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msg(0),
      O => msg(32)
    );
\s_axi_tx_tdata_ds[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => Q(53),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds[10]_i_2_n_0\,
      I3 => \s_axi_tx_tdata_ds_reg[10]\,
      O => \s_axi_tx_tdata_us_r2_reg[10]\
    );
\s_axi_tx_tdata_ds[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808A8A8A808A8080"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[32]\,
      I1 => Q(53),
      I2 => \s_axi_tx_tdata_ds_reg[15]\,
      I3 => p_0_in(58),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[8]\(21),
      O => \s_axi_tx_tdata_ds[10]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => Q(52),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds[11]_i_2_n_0\,
      I3 => \s_axi_tx_tdata_ds_reg[11]\,
      O => \s_axi_tx_tdata_us_r2_reg[11]\
    );
\s_axi_tx_tdata_ds[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808A8A8A808A8080"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[32]\,
      I1 => Q(52),
      I2 => \s_axi_tx_tdata_ds_reg[15]\,
      I3 => p_0_in(59),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[8]\(20),
      O => \s_axi_tx_tdata_ds[11]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => Q(51),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds[12]_i_2_n_0\,
      I3 => \s_axi_tx_tdata_ds_reg[12]\,
      O => \s_axi_tx_tdata_us_r2_reg[12]\
    );
\s_axi_tx_tdata_ds[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808A8A8A808A8080"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[32]\,
      I1 => Q(51),
      I2 => \s_axi_tx_tdata_ds_reg[15]\,
      I3 => p_0_in(60),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[8]\(19),
      O => \s_axi_tx_tdata_ds[12]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => Q(50),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds[13]_i_2_n_0\,
      I3 => \s_axi_tx_tdata_ds_reg[13]\,
      O => \s_axi_tx_tdata_us_r2_reg[13]\
    );
\s_axi_tx_tdata_ds[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808A8A8A808A8080"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[32]\,
      I1 => Q(50),
      I2 => \s_axi_tx_tdata_ds_reg[15]\,
      I3 => p_0_in(61),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[8]\(18),
      O => \s_axi_tx_tdata_ds[13]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => Q(49),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds[14]_i_2_n_0\,
      I3 => \s_axi_tx_tdata_ds_reg[14]\,
      O => \s_axi_tx_tdata_us_r2_reg[14]\
    );
\s_axi_tx_tdata_ds[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808A8A8A808A8080"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[32]\,
      I1 => Q(49),
      I2 => \s_axi_tx_tdata_ds_reg[15]\,
      I3 => p_0_in(62),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[8]\(17),
      O => \s_axi_tx_tdata_ds[14]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => Q(48),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds[15]_i_2_n_0\,
      I3 => \s_axi_tx_tdata_ds_reg[15]_1\,
      O => \s_axi_tx_tdata_us_r2_reg[15]\
    );
\s_axi_tx_tdata_ds[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808A8A8A808A8080"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[32]\,
      I1 => Q(48),
      I2 => \s_axi_tx_tdata_ds_reg[15]\,
      I3 => p_0_in(63),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[8]\(16),
      O => \s_axi_tx_tdata_ds[15]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[16]_i_3_n_0\,
      I1 => Q(47),
      I2 => s_axi_tx_tlast_ds0,
      I3 => reset_crc_block,
      O => p_1_in(23)
    );
\s_axi_tx_tdata_ds[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF303030AAAAAAAA"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[16]_i_4_n_0\,
      I1 => \s_axi_tx_tdata_ds_reg[23]\,
      I2 => Q(47),
      I3 => \s_axi_tx_tdata_ds_reg[8]\(7),
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[23]_0\,
      O => \s_axi_tx_tdata_ds[16]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0055F0CCFF55F0"
    )
        port map (
      I0 => p_0_in(48),
      I1 => Q(47),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(15),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(56),
      O => \s_axi_tx_tdata_ds[16]_i_4_n_0\
    );
\s_axi_tx_tdata_ds[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[17]_i_2_n_0\,
      I1 => Q(46),
      I2 => s_axi_tx_tlast_ds0,
      I3 => reset_crc_block,
      O => p_1_in(22)
    );
\s_axi_tx_tdata_ds[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF303030AAAAAAAA"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[17]_i_3_n_0\,
      I1 => \s_axi_tx_tdata_ds_reg[23]\,
      I2 => Q(46),
      I3 => \s_axi_tx_tdata_ds_reg[8]\(6),
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[23]_0\,
      O => \s_axi_tx_tdata_ds[17]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0055F0CCFF55F0"
    )
        port map (
      I0 => p_0_in(49),
      I1 => Q(46),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(14),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(57),
      O => \s_axi_tx_tdata_ds[17]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[18]_i_2_n_0\,
      I1 => Q(45),
      I2 => s_axi_tx_tlast_ds0,
      I3 => reset_crc_block,
      O => p_1_in(21)
    );
\s_axi_tx_tdata_ds[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF303030AAAAAAAA"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[18]_i_3_n_0\,
      I1 => \s_axi_tx_tdata_ds_reg[23]\,
      I2 => Q(45),
      I3 => \s_axi_tx_tdata_ds_reg[8]\(5),
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[23]_0\,
      O => \s_axi_tx_tdata_ds[18]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0055F0CCFF55F0"
    )
        port map (
      I0 => p_0_in(50),
      I1 => Q(45),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(13),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(58),
      O => \s_axi_tx_tdata_ds[18]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[19]_i_2_n_0\,
      I1 => Q(44),
      I2 => s_axi_tx_tlast_ds0,
      I3 => reset_crc_block,
      O => p_1_in(20)
    );
\s_axi_tx_tdata_ds[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF303030AAAAAAAA"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[19]_i_3_n_0\,
      I1 => \s_axi_tx_tdata_ds_reg[23]\,
      I2 => Q(44),
      I3 => \s_axi_tx_tdata_ds_reg[8]\(4),
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[23]_0\,
      O => \s_axi_tx_tdata_ds[19]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0055F0CCFF55F0"
    )
        port map (
      I0 => p_0_in(51),
      I1 => Q(44),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(12),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(59),
      O => \s_axi_tx_tdata_ds[19]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[20]_i_2_n_0\,
      I1 => Q(43),
      I2 => s_axi_tx_tlast_ds0,
      I3 => reset_crc_block,
      O => p_1_in(19)
    );
\s_axi_tx_tdata_ds[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF303030AAAAAAAA"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[20]_i_3_n_0\,
      I1 => \s_axi_tx_tdata_ds_reg[23]\,
      I2 => Q(43),
      I3 => \s_axi_tx_tdata_ds_reg[8]\(3),
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[23]_0\,
      O => \s_axi_tx_tdata_ds[20]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0055F0CCFF55F0"
    )
        port map (
      I0 => p_0_in(52),
      I1 => Q(43),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(11),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(60),
      O => \s_axi_tx_tdata_ds[20]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[21]_i_2_n_0\,
      I1 => Q(42),
      I2 => s_axi_tx_tlast_ds0,
      I3 => reset_crc_block,
      O => p_1_in(18)
    );
\s_axi_tx_tdata_ds[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF303030AAAAAAAA"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[21]_i_3_n_0\,
      I1 => \s_axi_tx_tdata_ds_reg[23]\,
      I2 => Q(42),
      I3 => \s_axi_tx_tdata_ds_reg[8]\(2),
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[23]_0\,
      O => \s_axi_tx_tdata_ds[21]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0055F0CCFF55F0"
    )
        port map (
      I0 => p_0_in(53),
      I1 => Q(42),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(10),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(61),
      O => \s_axi_tx_tdata_ds[21]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[22]_i_2_n_0\,
      I1 => Q(41),
      I2 => s_axi_tx_tlast_ds0,
      I3 => reset_crc_block,
      O => p_1_in(17)
    );
\s_axi_tx_tdata_ds[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF303030AAAAAAAA"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[22]_i_3_n_0\,
      I1 => \s_axi_tx_tdata_ds_reg[23]\,
      I2 => Q(41),
      I3 => \s_axi_tx_tdata_ds_reg[8]\(1),
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[23]_0\,
      O => \s_axi_tx_tdata_ds[22]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0055F0CCFF55F0"
    )
        port map (
      I0 => p_0_in(54),
      I1 => Q(41),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(9),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(62),
      O => \s_axi_tx_tdata_ds[22]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[23]_i_2_n_0\,
      I1 => Q(40),
      I2 => s_axi_tx_tlast_ds0,
      I3 => reset_crc_block,
      O => p_1_in(16)
    );
\s_axi_tx_tdata_ds[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF303030AAAAAAAA"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[23]_i_3_n_0\,
      I1 => \s_axi_tx_tdata_ds_reg[23]\,
      I2 => Q(40),
      I3 => \s_axi_tx_tdata_ds_reg[8]\(0),
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[23]_0\,
      O => \s_axi_tx_tdata_ds[23]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0055F0CCFF55F0"
    )
        port map (
      I0 => p_0_in(55),
      I1 => Q(40),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(8),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(63),
      O => \s_axi_tx_tdata_ds[23]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAF222"
    )
        port map (
      I0 => Q(39),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[24]_i_3_n_0\,
      I4 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[24]\
    );
\s_axi_tx_tdata_ds[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330055F033FF55F0"
    )
        port map (
      I0 => p_0_in(40),
      I1 => p_0_in(56),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(7),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(48),
      O => \s_axi_tx_tdata_ds[24]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAF222"
    )
        port map (
      I0 => Q(38),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[25]_i_2_n_0\,
      I4 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[25]\
    );
\s_axi_tx_tdata_ds[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330055F033FF55F0"
    )
        port map (
      I0 => p_0_in(41),
      I1 => p_0_in(57),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(6),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(49),
      O => \s_axi_tx_tdata_ds[25]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAF222"
    )
        port map (
      I0 => Q(37),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[26]_i_2_n_0\,
      I4 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[26]\
    );
\s_axi_tx_tdata_ds[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330055F033FF55F0"
    )
        port map (
      I0 => p_0_in(42),
      I1 => p_0_in(58),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(5),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(50),
      O => \s_axi_tx_tdata_ds[26]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAF222"
    )
        port map (
      I0 => Q(36),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[27]_i_2_n_0\,
      I4 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[27]\
    );
\s_axi_tx_tdata_ds[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330055F033FF55F0"
    )
        port map (
      I0 => p_0_in(43),
      I1 => p_0_in(59),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(4),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(51),
      O => \s_axi_tx_tdata_ds[27]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAF222"
    )
        port map (
      I0 => Q(35),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[28]_i_2_n_0\,
      I4 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[28]\
    );
\s_axi_tx_tdata_ds[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330055F033FF55F0"
    )
        port map (
      I0 => p_0_in(44),
      I1 => p_0_in(60),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(3),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(52),
      O => \s_axi_tx_tdata_ds[28]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAF222"
    )
        port map (
      I0 => Q(34),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[29]_i_2_n_0\,
      I4 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[29]\
    );
\s_axi_tx_tdata_ds[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330055F033FF55F0"
    )
        port map (
      I0 => p_0_in(45),
      I1 => p_0_in(61),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(2),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(53),
      O => \s_axi_tx_tdata_ds[29]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAF222"
    )
        port map (
      I0 => Q(33),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[30]_i_2_n_0\,
      I4 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[30]\
    );
\s_axi_tx_tdata_ds[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330055F033FF55F0"
    )
        port map (
      I0 => p_0_in(46),
      I1 => p_0_in(62),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(1),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(54),
      O => \s_axi_tx_tdata_ds[30]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAF222"
    )
        port map (
      I0 => Q(32),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[31]_i_2_n_0\,
      I4 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[31]\
    );
\s_axi_tx_tdata_ds[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330055F033FF55F0"
    )
        port map (
      I0 => p_0_in(47),
      I1 => p_0_in(63),
      I2 => \s_axi_tx_tdata_ds_reg[8]\(0),
      I3 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[15]\,
      I5 => p_0_in(55),
      O => \s_axi_tx_tdata_ds[31]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222FFFFF222F222"
    )
        port map (
      I0 => Q(31),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[32]_i_2_n_0\,
      I4 => p_0_in(56),
      I5 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[32]\
    );
\s_axi_tx_tdata_ds[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[39]\,
      I1 => p_0_in(40),
      I2 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I3 => p_0_in(32),
      I4 => p_0_in(48),
      I5 => \s_axi_tx_tdata_ds_reg[39]_1\,
      O => \s_axi_tx_tdata_ds[32]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222FFFFF222F222"
    )
        port map (
      I0 => Q(30),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[33]_i_2_n_0\,
      I4 => p_0_in(57),
      I5 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[33]\
    );
\s_axi_tx_tdata_ds[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[39]\,
      I1 => p_0_in(41),
      I2 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I3 => p_0_in(33),
      I4 => p_0_in(49),
      I5 => \s_axi_tx_tdata_ds_reg[39]_1\,
      O => \s_axi_tx_tdata_ds[33]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222FFFFF222F222"
    )
        port map (
      I0 => Q(29),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[34]_i_2_n_0\,
      I4 => p_0_in(58),
      I5 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[34]\
    );
\s_axi_tx_tdata_ds[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[39]\,
      I1 => p_0_in(42),
      I2 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I3 => p_0_in(34),
      I4 => p_0_in(50),
      I5 => \s_axi_tx_tdata_ds_reg[39]_1\,
      O => \s_axi_tx_tdata_ds[34]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222FFFFF222F222"
    )
        port map (
      I0 => Q(28),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[35]_i_2_n_0\,
      I4 => p_0_in(59),
      I5 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[35]\
    );
\s_axi_tx_tdata_ds[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[39]\,
      I1 => p_0_in(43),
      I2 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I3 => p_0_in(35),
      I4 => p_0_in(51),
      I5 => \s_axi_tx_tdata_ds_reg[39]_1\,
      O => \s_axi_tx_tdata_ds[35]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222FFFFF222F222"
    )
        port map (
      I0 => Q(27),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[36]_i_2_n_0\,
      I4 => p_0_in(60),
      I5 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[36]\
    );
\s_axi_tx_tdata_ds[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[39]\,
      I1 => p_0_in(44),
      I2 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I3 => p_0_in(36),
      I4 => p_0_in(52),
      I5 => \s_axi_tx_tdata_ds_reg[39]_1\,
      O => \s_axi_tx_tdata_ds[36]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222FFFFF222F222"
    )
        port map (
      I0 => Q(26),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[37]_i_2_n_0\,
      I4 => p_0_in(61),
      I5 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[37]\
    );
\s_axi_tx_tdata_ds[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[39]\,
      I1 => p_0_in(45),
      I2 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I3 => p_0_in(37),
      I4 => p_0_in(53),
      I5 => \s_axi_tx_tdata_ds_reg[39]_1\,
      O => \s_axi_tx_tdata_ds[37]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222FFFFF222F222"
    )
        port map (
      I0 => Q(25),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[38]_i_2_n_0\,
      I4 => p_0_in(62),
      I5 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[38]\
    );
\s_axi_tx_tdata_ds[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[39]\,
      I1 => p_0_in(46),
      I2 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I3 => p_0_in(38),
      I4 => p_0_in(54),
      I5 => \s_axi_tx_tdata_ds_reg[39]_1\,
      O => \s_axi_tx_tdata_ds[38]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222FFFFF222F222"
    )
        port map (
      I0 => Q(24),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[32]\,
      I3 => \s_axi_tx_tdata_ds[39]_i_2_n_0\,
      I4 => p_0_in(63),
      I5 => \s_axi_tx_tdata_ds_reg[55]\,
      O => \s_axi_tx_tdata_us_r2_reg[39]\
    );
\s_axi_tx_tdata_ds[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[39]\,
      I1 => p_0_in(47),
      I2 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I3 => p_0_in(39),
      I4 => p_0_in(55),
      I5 => \s_axi_tx_tdata_ds_reg[39]_1\,
      O => \s_axi_tx_tdata_ds[39]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFF00"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[40]_i_2_n_0\,
      I1 => p_0_in(40),
      I2 => \s_axi_tx_tdata_ds_reg[47]\,
      I3 => \s_axi_tx_tdata_ds[40]_i_4_n_0\,
      I4 => s_axi_tx_tlast_ds0,
      I5 => reset_crc_block,
      O => p_1_in(15)
    );
\s_axi_tx_tdata_ds[40]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440F44"
    )
        port map (
      I0 => p_0_in(32),
      I1 => \s_axi_tx_tdata_ds_reg[39]\,
      I2 => p_0_in(48),
      I3 => \s_axi_tx_tdata_ds_reg[23]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[23]\,
      O => \s_axi_tx_tdata_ds[40]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F1F0F1F0B1F0"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => p_0_in(56),
      I2 => Q(23),
      I3 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[39]\,
      O => \s_axi_tx_tdata_ds[40]_i_4_n_0\
    );
\s_axi_tx_tdata_ds[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFF00"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[41]_i_2_n_0\,
      I1 => p_0_in(41),
      I2 => \s_axi_tx_tdata_ds_reg[47]\,
      I3 => \s_axi_tx_tdata_ds[41]_i_3_n_0\,
      I4 => s_axi_tx_tlast_ds0,
      I5 => reset_crc_block,
      O => p_1_in(14)
    );
\s_axi_tx_tdata_ds[41]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440F44"
    )
        port map (
      I0 => p_0_in(33),
      I1 => \s_axi_tx_tdata_ds_reg[39]\,
      I2 => p_0_in(49),
      I3 => \s_axi_tx_tdata_ds_reg[23]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[23]\,
      O => \s_axi_tx_tdata_ds[41]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F1F0F1F0B1F0"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => p_0_in(57),
      I2 => Q(22),
      I3 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[39]\,
      O => \s_axi_tx_tdata_ds[41]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFF00"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[42]_i_2_n_0\,
      I1 => p_0_in(42),
      I2 => \s_axi_tx_tdata_ds_reg[47]\,
      I3 => \s_axi_tx_tdata_ds[42]_i_3_n_0\,
      I4 => s_axi_tx_tlast_ds0,
      I5 => reset_crc_block,
      O => p_1_in(13)
    );
\s_axi_tx_tdata_ds[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440F44"
    )
        port map (
      I0 => p_0_in(34),
      I1 => \s_axi_tx_tdata_ds_reg[39]\,
      I2 => p_0_in(50),
      I3 => \s_axi_tx_tdata_ds_reg[23]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[23]\,
      O => \s_axi_tx_tdata_ds[42]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F1F0F1F0B1F0"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => p_0_in(58),
      I2 => Q(21),
      I3 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[39]\,
      O => \s_axi_tx_tdata_ds[42]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFF00"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[43]_i_2_n_0\,
      I1 => p_0_in(43),
      I2 => \s_axi_tx_tdata_ds_reg[47]\,
      I3 => \s_axi_tx_tdata_ds[43]_i_3_n_0\,
      I4 => s_axi_tx_tlast_ds0,
      I5 => reset_crc_block,
      O => p_1_in(12)
    );
\s_axi_tx_tdata_ds[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440F44"
    )
        port map (
      I0 => p_0_in(35),
      I1 => \s_axi_tx_tdata_ds_reg[39]\,
      I2 => p_0_in(51),
      I3 => \s_axi_tx_tdata_ds_reg[23]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[23]\,
      O => \s_axi_tx_tdata_ds[43]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F1F0F1F0B1F0"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => p_0_in(59),
      I2 => Q(20),
      I3 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[39]\,
      O => \s_axi_tx_tdata_ds[43]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFF00"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[44]_i_2_n_0\,
      I1 => p_0_in(44),
      I2 => \s_axi_tx_tdata_ds_reg[47]\,
      I3 => \s_axi_tx_tdata_ds[44]_i_3_n_0\,
      I4 => s_axi_tx_tlast_ds0,
      I5 => reset_crc_block,
      O => p_1_in(11)
    );
\s_axi_tx_tdata_ds[44]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440F44"
    )
        port map (
      I0 => p_0_in(36),
      I1 => \s_axi_tx_tdata_ds_reg[39]\,
      I2 => p_0_in(52),
      I3 => \s_axi_tx_tdata_ds_reg[23]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[23]\,
      O => \s_axi_tx_tdata_ds[44]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F1F0F1F0B1F0"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => p_0_in(60),
      I2 => Q(19),
      I3 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[39]\,
      O => \s_axi_tx_tdata_ds[44]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFF00"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[45]_i_2_n_0\,
      I1 => p_0_in(45),
      I2 => \s_axi_tx_tdata_ds_reg[47]\,
      I3 => \s_axi_tx_tdata_ds[45]_i_3_n_0\,
      I4 => s_axi_tx_tlast_ds0,
      I5 => reset_crc_block,
      O => p_1_in(10)
    );
\s_axi_tx_tdata_ds[45]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440F44"
    )
        port map (
      I0 => p_0_in(37),
      I1 => \s_axi_tx_tdata_ds_reg[39]\,
      I2 => p_0_in(53),
      I3 => \s_axi_tx_tdata_ds_reg[23]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[23]\,
      O => \s_axi_tx_tdata_ds[45]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F1F0F1F0B1F0"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => p_0_in(61),
      I2 => Q(18),
      I3 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[39]\,
      O => \s_axi_tx_tdata_ds[45]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFF00"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[46]_i_2_n_0\,
      I1 => p_0_in(46),
      I2 => \s_axi_tx_tdata_ds_reg[47]\,
      I3 => \s_axi_tx_tdata_ds[46]_i_3_n_0\,
      I4 => s_axi_tx_tlast_ds0,
      I5 => reset_crc_block,
      O => p_1_in(9)
    );
\s_axi_tx_tdata_ds[46]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440F44"
    )
        port map (
      I0 => p_0_in(38),
      I1 => \s_axi_tx_tdata_ds_reg[39]\,
      I2 => p_0_in(54),
      I3 => \s_axi_tx_tdata_ds_reg[23]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[23]\,
      O => \s_axi_tx_tdata_ds[46]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F1F0F1F0B1F0"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => p_0_in(62),
      I2 => Q(17),
      I3 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[39]\,
      O => \s_axi_tx_tdata_ds[46]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFF00"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[47]_i_2_n_0\,
      I1 => p_0_in(47),
      I2 => \s_axi_tx_tdata_ds_reg[47]\,
      I3 => \s_axi_tx_tdata_ds[47]_i_3_n_0\,
      I4 => s_axi_tx_tlast_ds0,
      I5 => reset_crc_block,
      O => p_1_in(8)
    );
\s_axi_tx_tdata_ds[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440F44"
    )
        port map (
      I0 => p_0_in(39),
      I1 => \s_axi_tx_tdata_ds_reg[39]\,
      I2 => p_0_in(55),
      I3 => \s_axi_tx_tdata_ds_reg[23]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[23]\,
      O => \s_axi_tx_tdata_ds[47]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F1F0F1F0B1F0"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => p_0_in(63),
      I2 => Q(16),
      I3 => \s_axi_tx_tdata_ds_reg[39]_0\,
      I4 => \s_axi_tx_tdata_ds_reg[39]_1\,
      I5 => \s_axi_tx_tdata_ds_reg[39]\,
      O => \s_axi_tx_tdata_ds[47]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[48]_i_2_n_0\,
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[55]\,
      I3 => p_0_in(40),
      I4 => p_0_in(32),
      I5 => \s_axi_tx_tdata_ds_reg[55]_0\,
      O => \crcreg_reg[8]_0\
    );
\s_axi_tx_tdata_ds[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC8D8D88DDCCCC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => Q(15),
      I2 => p_0_in(56),
      I3 => p_0_in(48),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[15]\,
      O => \s_axi_tx_tdata_ds[48]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[49]_i_2_n_0\,
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[55]\,
      I3 => p_0_in(41),
      I4 => p_0_in(33),
      I5 => \s_axi_tx_tdata_ds_reg[55]_0\,
      O => \crcreg_reg[9]_0\
    );
\s_axi_tx_tdata_ds[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC8D8D88DDCCCC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => Q(14),
      I2 => p_0_in(57),
      I3 => p_0_in(49),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[15]\,
      O => \s_axi_tx_tdata_ds[49]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[50]_i_2_n_0\,
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[55]\,
      I3 => p_0_in(42),
      I4 => p_0_in(34),
      I5 => \s_axi_tx_tdata_ds_reg[55]_0\,
      O => \crcreg_reg[10]_0\
    );
\s_axi_tx_tdata_ds[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC8D8D88DDCCCC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => Q(13),
      I2 => p_0_in(58),
      I3 => p_0_in(50),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[15]\,
      O => \s_axi_tx_tdata_ds[50]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[51]_i_2_n_0\,
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[55]\,
      I3 => p_0_in(43),
      I4 => p_0_in(35),
      I5 => \s_axi_tx_tdata_ds_reg[55]_0\,
      O => \crcreg_reg[11]_0\
    );
\s_axi_tx_tdata_ds[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC8D8D88DDCCCC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => Q(12),
      I2 => p_0_in(59),
      I3 => p_0_in(51),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[15]\,
      O => \s_axi_tx_tdata_ds[51]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[52]_i_2_n_0\,
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[55]\,
      I3 => p_0_in(44),
      I4 => p_0_in(36),
      I5 => \s_axi_tx_tdata_ds_reg[55]_0\,
      O => \crcreg_reg[12]_0\
    );
\s_axi_tx_tdata_ds[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC8D8D88DDCCCC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => Q(11),
      I2 => p_0_in(60),
      I3 => p_0_in(52),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[15]\,
      O => \s_axi_tx_tdata_ds[52]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[53]_i_2_n_0\,
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[55]\,
      I3 => p_0_in(45),
      I4 => p_0_in(37),
      I5 => \s_axi_tx_tdata_ds_reg[55]_0\,
      O => \crcreg_reg[13]_0\
    );
\s_axi_tx_tdata_ds[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC8D8D88DDCCCC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => Q(10),
      I2 => p_0_in(61),
      I3 => p_0_in(53),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[15]\,
      O => \s_axi_tx_tdata_ds[53]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[54]_i_2_n_0\,
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[55]\,
      I3 => p_0_in(46),
      I4 => p_0_in(38),
      I5 => \s_axi_tx_tdata_ds_reg[55]_0\,
      O => \crcreg_reg[14]_0\
    );
\s_axi_tx_tdata_ds[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC8D8D88DDCCCC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => Q(9),
      I2 => p_0_in(62),
      I3 => p_0_in(54),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[15]\,
      O => \s_axi_tx_tdata_ds[54]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[55]_i_2_n_0\,
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds_reg[55]\,
      I3 => p_0_in(47),
      I4 => p_0_in(39),
      I5 => \s_axi_tx_tdata_ds_reg[55]_0\,
      O => \crcreg_reg[15]_0\
    );
\s_axi_tx_tdata_ds[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC8D8D88DDCCCC"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I1 => Q(8),
      I2 => p_0_in(63),
      I3 => p_0_in(55),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[15]\,
      O => \s_axi_tx_tdata_ds[55]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => p_0_in(32),
      I1 => \s_axi_tx_tdata_ds_reg[63]\,
      I2 => Q(7),
      I3 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I4 => \s_axi_tx_tdata_ds[56]_i_4_n_0\,
      I5 => \s_axi_tx_tdata_ds_reg[63]_1\,
      O => p_1_in(7)
    );
\s_axi_tx_tdata_ds[56]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005CF05C0F5CFF5C"
    )
        port map (
      I0 => p_0_in(40),
      I1 => Q(7),
      I2 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I3 => \s_axi_tx_tdata_ds_reg[15]\,
      I4 => p_0_in(56),
      I5 => p_0_in(48),
      O => \s_axi_tx_tdata_ds[56]_i_4_n_0\
    );
\s_axi_tx_tdata_ds[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => p_0_in(33),
      I1 => \s_axi_tx_tdata_ds_reg[63]\,
      I2 => Q(6),
      I3 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I4 => \s_axi_tx_tdata_ds[57]_i_2_n_0\,
      I5 => \s_axi_tx_tdata_ds_reg[63]_1\,
      O => p_1_in(6)
    );
\s_axi_tx_tdata_ds[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005CF05C0F5CFF5C"
    )
        port map (
      I0 => p_0_in(41),
      I1 => Q(6),
      I2 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I3 => \s_axi_tx_tdata_ds_reg[15]\,
      I4 => p_0_in(57),
      I5 => p_0_in(49),
      O => \s_axi_tx_tdata_ds[57]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => p_0_in(34),
      I1 => \s_axi_tx_tdata_ds_reg[63]\,
      I2 => Q(5),
      I3 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I4 => \s_axi_tx_tdata_ds[58]_i_2_n_0\,
      I5 => \s_axi_tx_tdata_ds_reg[63]_1\,
      O => p_1_in(5)
    );
\s_axi_tx_tdata_ds[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005CF05C0F5CFF5C"
    )
        port map (
      I0 => p_0_in(42),
      I1 => Q(5),
      I2 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I3 => \s_axi_tx_tdata_ds_reg[15]\,
      I4 => p_0_in(58),
      I5 => p_0_in(50),
      O => \s_axi_tx_tdata_ds[58]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => p_0_in(35),
      I1 => \s_axi_tx_tdata_ds_reg[63]\,
      I2 => Q(4),
      I3 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I4 => \s_axi_tx_tdata_ds[59]_i_2_n_0\,
      I5 => \s_axi_tx_tdata_ds_reg[63]_1\,
      O => p_1_in(4)
    );
\s_axi_tx_tdata_ds[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005CF05C0F5CFF5C"
    )
        port map (
      I0 => p_0_in(43),
      I1 => Q(4),
      I2 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I3 => \s_axi_tx_tdata_ds_reg[15]\,
      I4 => p_0_in(59),
      I5 => p_0_in(51),
      O => \s_axi_tx_tdata_ds[59]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => p_0_in(36),
      I1 => \s_axi_tx_tdata_ds_reg[63]\,
      I2 => Q(3),
      I3 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I4 => \s_axi_tx_tdata_ds[60]_i_2_n_0\,
      I5 => \s_axi_tx_tdata_ds_reg[63]_1\,
      O => p_1_in(3)
    );
\s_axi_tx_tdata_ds[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005CF05C0F5CFF5C"
    )
        port map (
      I0 => p_0_in(44),
      I1 => Q(3),
      I2 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I3 => \s_axi_tx_tdata_ds_reg[15]\,
      I4 => p_0_in(60),
      I5 => p_0_in(52),
      O => \s_axi_tx_tdata_ds[60]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => p_0_in(37),
      I1 => \s_axi_tx_tdata_ds_reg[63]\,
      I2 => Q(2),
      I3 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I4 => \s_axi_tx_tdata_ds[61]_i_2_n_0\,
      I5 => \s_axi_tx_tdata_ds_reg[63]_1\,
      O => p_1_in(2)
    );
\s_axi_tx_tdata_ds[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005CF05C0F5CFF5C"
    )
        port map (
      I0 => p_0_in(45),
      I1 => Q(2),
      I2 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I3 => \s_axi_tx_tdata_ds_reg[15]\,
      I4 => p_0_in(61),
      I5 => p_0_in(53),
      O => \s_axi_tx_tdata_ds[61]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => p_0_in(38),
      I1 => \s_axi_tx_tdata_ds_reg[63]\,
      I2 => Q(1),
      I3 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I4 => \s_axi_tx_tdata_ds[62]_i_2_n_0\,
      I5 => \s_axi_tx_tdata_ds_reg[63]_1\,
      O => p_1_in(1)
    );
\s_axi_tx_tdata_ds[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005CF05C0F5CFF5C"
    )
        port map (
      I0 => p_0_in(46),
      I1 => Q(1),
      I2 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I3 => \s_axi_tx_tdata_ds_reg[15]\,
      I4 => p_0_in(62),
      I5 => p_0_in(54),
      O => \s_axi_tx_tdata_ds[62]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => p_0_in(39),
      I1 => \s_axi_tx_tdata_ds_reg[63]\,
      I2 => Q(0),
      I3 => \s_axi_tx_tdata_ds_reg[63]_0\,
      I4 => \s_axi_tx_tdata_ds[63]_i_2_n_0\,
      I5 => \s_axi_tx_tdata_ds_reg[63]_1\,
      O => p_1_in(0)
    );
\s_axi_tx_tdata_ds[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005CF05C0F5CFF5C"
    )
        port map (
      I0 => p_0_in(47),
      I1 => Q(0),
      I2 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I3 => \s_axi_tx_tdata_ds_reg[15]\,
      I4 => p_0_in(63),
      I5 => p_0_in(55),
      O => \s_axi_tx_tdata_ds[63]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => Q(55),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds[8]_i_2_n_0\,
      I3 => \s_axi_tx_tdata_ds_reg[8]_0\,
      O => \s_axi_tx_tdata_us_r2_reg[8]\
    );
\s_axi_tx_tdata_ds[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808A8A8A808A8080"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[32]\,
      I1 => Q(55),
      I2 => \s_axi_tx_tdata_ds_reg[15]\,
      I3 => p_0_in(56),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[8]\(23),
      O => \s_axi_tx_tdata_ds[8]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => Q(54),
      I1 => s_axi_tx_tlast_ds0,
      I2 => \s_axi_tx_tdata_ds[9]_i_2_n_0\,
      I3 => \s_axi_tx_tdata_ds_reg[9]\,
      O => \s_axi_tx_tdata_us_r2_reg[9]\
    );
\s_axi_tx_tdata_ds[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808A8A8A808A8080"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds_reg[32]\,
      I1 => Q(54),
      I2 => \s_axi_tx_tdata_ds_reg[15]\,
      I3 => p_0_in(57),
      I4 => \s_axi_tx_tdata_ds_reg[15]_0\,
      I5 => \s_axi_tx_tdata_ds_reg[8]\(22),
      O => \s_axi_tx_tdata_ds[9]_i_2_n_0\
    );
\tkeep_in[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s_axi_tx_tvalid,
      I1 => s_axi_tx_tlast,
      I2 => count(0),
      I3 => count(1),
      I4 => s_axi_tx_tready_ds_crc_i,
      I5 => channel_up_tx_if,
      O => \^axi4s_last_rdy_valid\
    );
\tkeep_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^axi4s_last_rdy_valid\,
      I1 => s_axi_tx_tkeep(4),
      I2 => \^s_axi_tx_tkeep_us_i1__6\,
      O => s_axi_tx_tkeep_4_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CRC_TOP_1 is
  port (
    CRC_DATAVALID : out STD_LOGIC;
    m_axi_rx_tsof_us : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tkeep_in_reg[4]\ : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    \crcreg_reg[0]_0\ : in STD_LOGIC;
    data_valid_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi4s_rdy_valid_r : in STD_LOGIC;
    m_axi_rx_tvalid_ds_crc_i : in STD_LOGIC;
    \crcreg_reg[0]_1\ : in STD_LOGIC;
    m_axi_rx_tsof_us_r : in STD_LOGIC;
    new_pkt_r : in STD_LOGIC;
    m_axi_rx_tsof_us_r_reg : in STD_LOGIC;
    \data_width_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_width_reg[1]_1\ : in STD_LOGIC;
    \crc_data_i_reg[56]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CRC_TOP_1 : entity is "aurora_64b66b_0_CRC_TOP";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CRC_TOP_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CRC_TOP_1 is
  signal \^crc_datavalid\ : STD_LOGIC;
  signal CRC_RESET : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \crc_data_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \crc_data_i_reg_n_0_[9]\ : STD_LOGIC;
  signal data_valid : STD_LOGIC;
  signal \data_width_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_width_reg_n_0_[1]\ : STD_LOGIC;
  signal \^m_axi_rx_tsof_us\ : STD_LOGIC;
  signal msg : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of msg : signal is "true";
  signal msg_4byte05_out : STD_LOGIC_VECTOR ( 62 downto 33 );
  signal \msg__0\ : STD_LOGIC_VECTOR ( 18 to 18 );
  signal \msg_inferred_i_100__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_101__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_102__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_103__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_104__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_105__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_106__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_107__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_108__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_109__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_110__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_111__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_112__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_113__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_114__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_115__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_116__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_117__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_118__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_119__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_120__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_121__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_122__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_123__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_124__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_125__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_126__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_127__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_128__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_129__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_130__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_131__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_132__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_133__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_134__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_135__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_136__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_137__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_138__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_139__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_140__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_141__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_142__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_143__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_144__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_145__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_146__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_147__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_148__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_149__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_150__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_151__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_152__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_153__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_154__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_155__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_156__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_157__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_158__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_159__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_160__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_161__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_162__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_163__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_164__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_165__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_166__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_167__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_168__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_169__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_170__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_171__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_172__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_173__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_174__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_175__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_176__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_177__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_178__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_179__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_180__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_181__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_182__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_183__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_184__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_185__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_186__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_187__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_188__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_189__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_190__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_191__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_192__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_193__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_194__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_195__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_196__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_197__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_198__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_199__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_200__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_201__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_202__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_203__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_204__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_205__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_206__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_207__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_208__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_209__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_210__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_211__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_212__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_213__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_214__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_215__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_216__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_217__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_218__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_219__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_220__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_221__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_222__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_223__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_224__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_225__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_226__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_227__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_228__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_229__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_230__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_231__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_232__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_233__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_234__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_235__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_236__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_237__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_238__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_239__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_240__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_241__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_242__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_243__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_244__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_245__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_246__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_247__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_248__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_249__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_250__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_251__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_252__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_253__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_254__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_255__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_256__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_257__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_258__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_259__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_260__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_261__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_262__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_263__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_264__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_265__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_266__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_267__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_268__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_269__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_270__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_271__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_272__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_273__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_274__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_275__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_276__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_277__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_278__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_279__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_280__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_281__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_282__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_283__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_284__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_285__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_286__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_287__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_288__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_289__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_290__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_291__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_292__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_293__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_294__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_295__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_296__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_297__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_298__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_299__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_300__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_301__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_302__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_303__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_304__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_305__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_306__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_307__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_308__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_309__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_310__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_311__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_312__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_313__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_314__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_315__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_316__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_317__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_318__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_319__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_320__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_321__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_322__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_323__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_325__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_326__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_327__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_328__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_330__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_331__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_332__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_333__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_335__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_336__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_337__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_339__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_33__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_340__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_342__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_343__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_344__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_345__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_346__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_347__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_348__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_349__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_34__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_350__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_351__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_352__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_353__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_354__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_355__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_357__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_358__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_35__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_360__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_361__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_362__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_363__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_364__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_365__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_367__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_368__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_369__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_36__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_371__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_372__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_374__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_375__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_377__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_378__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_379__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_37__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_380__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_381__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_382__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_383__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_385__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_386__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_387__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_389__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_38__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_390__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_391__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_392__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_393__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_395__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_396__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_397__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_398__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_399__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_39__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_400__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_401__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_402__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_404__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_405__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_406__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_407__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_408__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_409__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_40__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_410__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_411__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_412__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_413__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_415__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_416__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_418__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_419__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_41__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_420__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_421__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_422__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_423__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_424__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_425__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_426__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_427__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_428__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_429__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_42__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_430__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_431__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_432__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_433__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_434__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_435__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_436__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_437__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_438__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_439__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_43__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_440__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_441__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_442__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_443__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_444__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_445__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_446__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_447__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_448__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_449__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_44__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_450__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_451__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_452__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_453__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_454__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_455__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_456__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_457__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_458__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_459__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_45__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_460__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_461__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_462__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_463__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_464__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_465__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_466__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_467__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_468__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_469__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_46__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_470__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_471__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_472__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_473__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_474__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_475__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_476__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_477__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_478__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_479__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_47__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_480__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_481__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_482__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_483__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_484__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_485__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_486__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_48__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_49__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_50__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_51__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_52__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_53__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_54__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_55__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_56__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_57__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_58__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_59__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_60__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_61__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_62__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_63__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_64__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_65__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_66__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_67__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_68__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_69__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_70__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_71__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_72__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_73__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_74__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_75__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_76__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_77__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_78__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_79__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_80__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_81__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_82__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_83__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_84__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_85__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_86__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_87__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_88__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_89__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_90__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_91__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_92__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_93__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_94__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_95__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_96__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_97__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_98__0_n_0\ : STD_LOGIC;
  signal \msg_inferred_i_99__0_n_0\ : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \msg_inferred_i_106__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \msg_inferred_i_111__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \msg_inferred_i_112__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \msg_inferred_i_115__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \msg_inferred_i_123__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \msg_inferred_i_129__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \msg_inferred_i_133__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \msg_inferred_i_135__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \msg_inferred_i_137__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \msg_inferred_i_141__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \msg_inferred_i_148__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \msg_inferred_i_151__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \msg_inferred_i_159__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \msg_inferred_i_160__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \msg_inferred_i_163__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \msg_inferred_i_167__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \msg_inferred_i_177__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \msg_inferred_i_179__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \msg_inferred_i_180__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \msg_inferred_i_181__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \msg_inferred_i_182__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \msg_inferred_i_183__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \msg_inferred_i_184__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \msg_inferred_i_185__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \msg_inferred_i_186__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \msg_inferred_i_187__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \msg_inferred_i_188__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \msg_inferred_i_190__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \msg_inferred_i_191__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \msg_inferred_i_192__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \msg_inferred_i_195__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \msg_inferred_i_200__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \msg_inferred_i_204__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \msg_inferred_i_205__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \msg_inferred_i_207__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \msg_inferred_i_212__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \msg_inferred_i_213__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \msg_inferred_i_215__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \msg_inferred_i_216__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \msg_inferred_i_218__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \msg_inferred_i_221__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \msg_inferred_i_222__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \msg_inferred_i_224__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \msg_inferred_i_225__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \msg_inferred_i_227__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \msg_inferred_i_228__0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \msg_inferred_i_229__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \msg_inferred_i_230__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \msg_inferred_i_231__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \msg_inferred_i_232__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \msg_inferred_i_233__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \msg_inferred_i_234__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \msg_inferred_i_235__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \msg_inferred_i_237__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \msg_inferred_i_238__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \msg_inferred_i_239__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \msg_inferred_i_240__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \msg_inferred_i_241__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \msg_inferred_i_243__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \msg_inferred_i_245__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \msg_inferred_i_246__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \msg_inferred_i_250__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \msg_inferred_i_251__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \msg_inferred_i_253__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \msg_inferred_i_257__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \msg_inferred_i_259__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \msg_inferred_i_260__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \msg_inferred_i_261__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \msg_inferred_i_262__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \msg_inferred_i_263__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \msg_inferred_i_265__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \msg_inferred_i_266__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \msg_inferred_i_268__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \msg_inferred_i_272__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \msg_inferred_i_273__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \msg_inferred_i_276__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \msg_inferred_i_277__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \msg_inferred_i_279__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \msg_inferred_i_280__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \msg_inferred_i_283__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \msg_inferred_i_286__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \msg_inferred_i_288__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \msg_inferred_i_289__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \msg_inferred_i_290__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \msg_inferred_i_294__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \msg_inferred_i_295__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \msg_inferred_i_296__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \msg_inferred_i_297__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \msg_inferred_i_298__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \msg_inferred_i_299__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \msg_inferred_i_300__0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \msg_inferred_i_301__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \msg_inferred_i_302__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \msg_inferred_i_303__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \msg_inferred_i_306__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \msg_inferred_i_307__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \msg_inferred_i_308__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \msg_inferred_i_309__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \msg_inferred_i_311__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \msg_inferred_i_312__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \msg_inferred_i_314__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \msg_inferred_i_315__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \msg_inferred_i_316__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \msg_inferred_i_317__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \msg_inferred_i_318__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \msg_inferred_i_319__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \msg_inferred_i_323__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \msg_inferred_i_324__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \msg_inferred_i_325__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \msg_inferred_i_328__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \msg_inferred_i_331__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \msg_inferred_i_333__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \msg_inferred_i_334__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \msg_inferred_i_335__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \msg_inferred_i_337__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \msg_inferred_i_338__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \msg_inferred_i_340__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \msg_inferred_i_341__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \msg_inferred_i_342__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \msg_inferred_i_346__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \msg_inferred_i_349__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \msg_inferred_i_34__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \msg_inferred_i_356__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \msg_inferred_i_364__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \msg_inferred_i_366__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \msg_inferred_i_370__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \msg_inferred_i_373__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \msg_inferred_i_376__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \msg_inferred_i_378__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \msg_inferred_i_379__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \msg_inferred_i_37__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \msg_inferred_i_382__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \msg_inferred_i_383__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \msg_inferred_i_384__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \msg_inferred_i_388__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \msg_inferred_i_392__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \msg_inferred_i_393__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \msg_inferred_i_394__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \msg_inferred_i_397__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \msg_inferred_i_399__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \msg_inferred_i_39__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \msg_inferred_i_409__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \msg_inferred_i_410__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \msg_inferred_i_417__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \msg_inferred_i_420__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \msg_inferred_i_421__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \msg_inferred_i_422__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \msg_inferred_i_423__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \msg_inferred_i_424__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \msg_inferred_i_425__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \msg_inferred_i_426__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \msg_inferred_i_427__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \msg_inferred_i_428__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \msg_inferred_i_429__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \msg_inferred_i_430__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \msg_inferred_i_431__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \msg_inferred_i_432__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \msg_inferred_i_433__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \msg_inferred_i_434__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \msg_inferred_i_435__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \msg_inferred_i_436__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \msg_inferred_i_437__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \msg_inferred_i_438__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \msg_inferred_i_439__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \msg_inferred_i_43__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \msg_inferred_i_440__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \msg_inferred_i_441__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \msg_inferred_i_442__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \msg_inferred_i_443__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \msg_inferred_i_444__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \msg_inferred_i_445__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \msg_inferred_i_446__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \msg_inferred_i_447__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \msg_inferred_i_448__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \msg_inferred_i_44__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \msg_inferred_i_450__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \msg_inferred_i_453__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \msg_inferred_i_455__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \msg_inferred_i_456__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \msg_inferred_i_458__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \msg_inferred_i_45__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \msg_inferred_i_460__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \msg_inferred_i_461__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \msg_inferred_i_462__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \msg_inferred_i_463__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \msg_inferred_i_465__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \msg_inferred_i_466__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \msg_inferred_i_467__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \msg_inferred_i_468__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \msg_inferred_i_469__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \msg_inferred_i_470__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \msg_inferred_i_471__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \msg_inferred_i_472__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \msg_inferred_i_474__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \msg_inferred_i_475__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \msg_inferred_i_476__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \msg_inferred_i_480__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \msg_inferred_i_481__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \msg_inferred_i_482__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \msg_inferred_i_483__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \msg_inferred_i_484__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \msg_inferred_i_485__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \msg_inferred_i_60__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \msg_inferred_i_61__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \msg_inferred_i_66__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \msg_inferred_i_70__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \msg_inferred_i_71__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \msg_inferred_i_78__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \msg_inferred_i_80__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \msg_inferred_i_81__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \msg_inferred_i_85__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \msg_inferred_i_98__0\ : label is "soft_lutpair262";
begin
  CRC_DATAVALID <= \^crc_datavalid\;
  Q(31 downto 0) <= \^q\(31 downto 0);
  m_axi_rx_tsof_us <= \^m_axi_rx_tsof_us\;
\crc_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(7),
      Q => \crc_data_i_reg_n_0_[0]\,
      R => '0'
    );
\crc_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(13),
      Q => \crc_data_i_reg_n_0_[10]\,
      R => '0'
    );
\crc_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(12),
      Q => \crc_data_i_reg_n_0_[11]\,
      R => '0'
    );
\crc_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(11),
      Q => \crc_data_i_reg_n_0_[12]\,
      R => '0'
    );
\crc_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(10),
      Q => \crc_data_i_reg_n_0_[13]\,
      R => '0'
    );
\crc_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(9),
      Q => \crc_data_i_reg_n_0_[14]\,
      R => '0'
    );
\crc_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(8),
      Q => \crc_data_i_reg_n_0_[15]\,
      R => '0'
    );
\crc_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(23),
      Q => \crc_data_i_reg_n_0_[16]\,
      R => '0'
    );
\crc_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(22),
      Q => \crc_data_i_reg_n_0_[17]\,
      R => '0'
    );
\crc_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(21),
      Q => \crc_data_i_reg_n_0_[18]\,
      R => '0'
    );
\crc_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(20),
      Q => \crc_data_i_reg_n_0_[19]\,
      R => '0'
    );
\crc_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(6),
      Q => \crc_data_i_reg_n_0_[1]\,
      R => '0'
    );
\crc_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(19),
      Q => \crc_data_i_reg_n_0_[20]\,
      R => '0'
    );
\crc_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(18),
      Q => \crc_data_i_reg_n_0_[21]\,
      R => '0'
    );
\crc_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(17),
      Q => \crc_data_i_reg_n_0_[22]\,
      R => '0'
    );
\crc_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(16),
      Q => \crc_data_i_reg_n_0_[23]\,
      R => '0'
    );
\crc_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(31),
      Q => \crc_data_i_reg_n_0_[24]\,
      R => '0'
    );
\crc_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(30),
      Q => \crc_data_i_reg_n_0_[25]\,
      R => '0'
    );
\crc_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(29),
      Q => \crc_data_i_reg_n_0_[26]\,
      R => '0'
    );
\crc_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(28),
      Q => \crc_data_i_reg_n_0_[27]\,
      R => '0'
    );
\crc_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(27),
      Q => \crc_data_i_reg_n_0_[28]\,
      R => '0'
    );
\crc_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(26),
      Q => \crc_data_i_reg_n_0_[29]\,
      R => '0'
    );
\crc_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(5),
      Q => \crc_data_i_reg_n_0_[2]\,
      R => '0'
    );
\crc_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(25),
      Q => \crc_data_i_reg_n_0_[30]\,
      R => '0'
    );
\crc_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(24),
      Q => \crc_data_i_reg_n_0_[31]\,
      R => '0'
    );
\crc_data_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(39),
      Q => \crc_data_i_reg_n_0_[32]\,
      R => '0'
    );
\crc_data_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(38),
      Q => \crc_data_i_reg_n_0_[33]\,
      R => '0'
    );
\crc_data_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(37),
      Q => \crc_data_i_reg_n_0_[34]\,
      R => '0'
    );
\crc_data_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(36),
      Q => \crc_data_i_reg_n_0_[35]\,
      R => '0'
    );
\crc_data_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(35),
      Q => \crc_data_i_reg_n_0_[36]\,
      R => '0'
    );
\crc_data_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(34),
      Q => \crc_data_i_reg_n_0_[37]\,
      R => '0'
    );
\crc_data_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(33),
      Q => \crc_data_i_reg_n_0_[38]\,
      R => '0'
    );
\crc_data_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(32),
      Q => \crc_data_i_reg_n_0_[39]\,
      R => '0'
    );
\crc_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(4),
      Q => \crc_data_i_reg_n_0_[3]\,
      R => '0'
    );
\crc_data_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(47),
      Q => \crc_data_i_reg_n_0_[40]\,
      R => '0'
    );
\crc_data_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(46),
      Q => \crc_data_i_reg_n_0_[41]\,
      R => '0'
    );
\crc_data_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(45),
      Q => \crc_data_i_reg_n_0_[42]\,
      R => '0'
    );
\crc_data_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(44),
      Q => \crc_data_i_reg_n_0_[43]\,
      R => '0'
    );
\crc_data_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(43),
      Q => \crc_data_i_reg_n_0_[44]\,
      R => '0'
    );
\crc_data_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(42),
      Q => \crc_data_i_reg_n_0_[45]\,
      R => '0'
    );
\crc_data_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(41),
      Q => \crc_data_i_reg_n_0_[46]\,
      R => '0'
    );
\crc_data_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(40),
      Q => \crc_data_i_reg_n_0_[47]\,
      R => '0'
    );
\crc_data_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(55),
      Q => \crc_data_i_reg_n_0_[48]\,
      R => '0'
    );
\crc_data_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(54),
      Q => \crc_data_i_reg_n_0_[49]\,
      R => '0'
    );
\crc_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(3),
      Q => \crc_data_i_reg_n_0_[4]\,
      R => '0'
    );
\crc_data_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(53),
      Q => \crc_data_i_reg_n_0_[50]\,
      R => '0'
    );
\crc_data_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(52),
      Q => \crc_data_i_reg_n_0_[51]\,
      R => '0'
    );
\crc_data_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(51),
      Q => \crc_data_i_reg_n_0_[52]\,
      R => '0'
    );
\crc_data_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(50),
      Q => \crc_data_i_reg_n_0_[53]\,
      R => '0'
    );
\crc_data_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(49),
      Q => \crc_data_i_reg_n_0_[54]\,
      R => '0'
    );
\crc_data_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(48),
      Q => \crc_data_i_reg_n_0_[55]\,
      R => '0'
    );
\crc_data_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(63),
      Q => p_0_in4_in(24),
      R => '0'
    );
\crc_data_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(62),
      Q => p_0_in4_in(25),
      R => '0'
    );
\crc_data_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(61),
      Q => p_0_in4_in(26),
      R => '0'
    );
\crc_data_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(60),
      Q => p_0_in4_in(27),
      R => '0'
    );
\crc_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(2),
      Q => \crc_data_i_reg_n_0_[5]\,
      R => '0'
    );
\crc_data_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(59),
      Q => p_0_in4_in(28),
      R => '0'
    );
\crc_data_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(58),
      Q => p_0_in4_in(29),
      R => '0'
    );
\crc_data_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(57),
      Q => p_0_in4_in(30),
      R => '0'
    );
\crc_data_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(56),
      Q => p_0_in4_in(31),
      R => '0'
    );
\crc_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(1),
      Q => \crc_data_i_reg_n_0_[6]\,
      R => '0'
    );
\crc_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(0),
      Q => \crc_data_i_reg_n_0_[7]\,
      R => '0'
    );
\crc_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(15),
      Q => \crc_data_i_reg_n_0_[8]\,
      R => '0'
    );
\crc_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \crc_data_i_reg[56]_0\(14),
      Q => \crc_data_i_reg_n_0_[9]\,
      R => '0'
    );
\crcreg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCA0A0A0"
    )
        port map (
      I0 => \crcreg_reg[0]_1\,
      I1 => \crcreg_reg[0]_0\,
      I2 => m_axi_rx_tvalid_ds_crc_i,
      I3 => axi4s_rdy_valid_r,
      I4 => m_axi_rx_tsof_us_r,
      O => CRC_RESET
    );
\crcreg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(0),
      Q => \^q\(0),
      S => CRC_RESET
    );
\crcreg_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(10),
      Q => \^q\(10),
      S => CRC_RESET
    );
\crcreg_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(11),
      Q => \^q\(11),
      S => CRC_RESET
    );
\crcreg_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(12),
      Q => \^q\(12),
      S => CRC_RESET
    );
\crcreg_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(13),
      Q => \^q\(13),
      S => CRC_RESET
    );
\crcreg_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(14),
      Q => \^q\(14),
      S => CRC_RESET
    );
\crcreg_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(15),
      Q => \^q\(15),
      S => CRC_RESET
    );
\crcreg_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(16),
      Q => \^q\(16),
      S => CRC_RESET
    );
\crcreg_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(17),
      Q => \^q\(17),
      S => CRC_RESET
    );
\crcreg_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(18),
      Q => \^q\(18),
      S => CRC_RESET
    );
\crcreg_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(19),
      Q => \^q\(19),
      S => CRC_RESET
    );
\crcreg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(1),
      Q => \^q\(1),
      S => CRC_RESET
    );
\crcreg_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(20),
      Q => \^q\(20),
      S => CRC_RESET
    );
\crcreg_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(21),
      Q => \^q\(21),
      S => CRC_RESET
    );
\crcreg_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(22),
      Q => \^q\(22),
      S => CRC_RESET
    );
\crcreg_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(23),
      Q => \^q\(23),
      S => CRC_RESET
    );
\crcreg_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(24),
      Q => \^q\(24),
      S => CRC_RESET
    );
\crcreg_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(25),
      Q => \^q\(25),
      S => CRC_RESET
    );
\crcreg_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(26),
      Q => \^q\(26),
      S => CRC_RESET
    );
\crcreg_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(27),
      Q => \^q\(27),
      S => CRC_RESET
    );
\crcreg_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(28),
      Q => \^q\(28),
      S => CRC_RESET
    );
\crcreg_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(29),
      Q => \^q\(29),
      S => CRC_RESET
    );
\crcreg_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(2),
      Q => \^q\(2),
      S => CRC_RESET
    );
\crcreg_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(30),
      Q => \^q\(30),
      S => CRC_RESET
    );
\crcreg_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(31),
      Q => \^q\(31),
      S => CRC_RESET
    );
\crcreg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(3),
      Q => \^q\(3),
      S => CRC_RESET
    );
\crcreg_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(4),
      Q => \^q\(4),
      S => CRC_RESET
    );
\crcreg_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(5),
      Q => \^q\(5),
      S => CRC_RESET
    );
\crcreg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(6),
      Q => \^q\(6),
      S => CRC_RESET
    );
\crcreg_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(7),
      Q => \^q\(7),
      S => CRC_RESET
    );
\crcreg_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(8),
      Q => \^q\(8),
      S => CRC_RESET
    );
\crcreg_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid,
      D => msg(9),
      Q => \^q\(9),
      S => CRC_RESET
    );
\data_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF5555C000"
    )
        port map (
      I0 => \^m_axi_rx_tsof_us\,
      I1 => \crcreg_reg[0]_0\,
      I2 => data_valid_reg_0(0),
      I3 => axi4s_rdy_valid_r,
      I4 => m_axi_rx_tvalid_ds_crc_i,
      I5 => CRC_RESET,
      O => \^crc_datavalid\
    );
data_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^crc_datavalid\,
      Q => data_valid,
      R => '0'
    );
\data_width[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"880F"
    )
        port map (
      I0 => data_valid_reg_0(0),
      I1 => \crcreg_reg[0]_0\,
      I2 => \data_width_reg[1]_0\(0),
      I3 => \data_width_reg[1]_1\,
      O => \tkeep_in_reg[4]\
    );
\data_width_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => \data_width_reg_n_0_[0]\,
      R => '0'
    );
\data_width_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(1),
      Q => \data_width_reg_n_0_[1]\,
      R => '0'
    );
\data_width_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(2),
      Q => \p_0_in__0\,
      R => '0'
    );
m_axi_rx_tsof_us_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => new_pkt_r,
      I1 => m_axi_rx_tvalid_ds_crc_i,
      I2 => m_axi_rx_tsof_us_r_reg,
      O => \^m_axi_rx_tsof_us\
    );
\msg_inferred_i_100__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => \msg_inferred_i_283__0_n_0\,
      I1 => \msg_inferred_i_256__0_n_0\,
      I2 => \msg_inferred_i_284__0_n_0\,
      I3 => \msg_inferred_i_210__0_n_0\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_100__0_n_0\
    );
\msg_inferred_i_101__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B0FF04BB4F00F"
    )
        port map (
      I0 => \p_0_in__0\,
      I1 => \^q\(8),
      I2 => \msg_inferred_i_176__0_n_0\,
      I3 => \msg_inferred_i_210__0_n_0\,
      I4 => \msg_inferred_i_285__0_n_0\,
      I5 => \msg_inferred_i_171__0_n_0\,
      O => \msg_inferred_i_101__0_n_0\
    );
\msg_inferred_i_102__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_203__0_n_0\,
      I1 => \msg_inferred_i_182__0_n_0\,
      I2 => \msg_inferred_i_286__0_n_0\,
      I3 => \msg_inferred_i_270__0_n_0\,
      I4 => \msg_inferred_i_268__0_n_0\,
      I5 => \msg_inferred_i_250__0_n_0\,
      O => \msg_inferred_i_102__0_n_0\
    );
\msg_inferred_i_103__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_284__0_n_0\,
      I1 => \msg_inferred_i_197__0_n_0\,
      I2 => \msg_inferred_i_227__0_n_0\,
      I3 => \msg_inferred_i_203__0_n_0\,
      I4 => \msg_inferred_i_231__0_n_0\,
      I5 => \msg_inferred_i_179__0_n_0\,
      O => \msg_inferred_i_103__0_n_0\
    );
\msg_inferred_i_104__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEAAEEAAEAEEA"
    )
        port map (
      I0 => \msg_inferred_i_287__0_n_0\,
      I1 => \msg_inferred_i_245__0_n_0\,
      I2 => \msg_inferred_i_235__0_n_0\,
      I3 => \msg_inferred_i_192__0_n_0\,
      I4 => \msg_inferred_i_284__0_n_0\,
      I5 => \msg_inferred_i_239__0_n_0\,
      O => \msg_inferred_i_104__0_n_0\
    );
\msg_inferred_i_105__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_268__0_n_0\,
      I1 => \msg_inferred_i_39__0_n_0\,
      O => \msg_inferred_i_105__0_n_0\
    );
\msg_inferred_i_106__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_206__0_n_0\,
      I1 => \msg_inferred_i_284__0_n_0\,
      O => \msg_inferred_i_106__0_n_0\
    );
\msg_inferred_i_107__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_231__0_n_0\,
      I1 => \msg_inferred_i_288__0_n_0\,
      I2 => \msg_inferred_i_193__0_n_0\,
      I3 => \msg_inferred_i_255__0_n_0\,
      I4 => \msg_inferred_i_182__0_n_0\,
      I5 => \msg_inferred_i_196__0_n_0\,
      O => \msg_inferred_i_107__0_n_0\
    );
\msg_inferred_i_108__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \msg_inferred_i_289__0_n_0\,
      I1 => \msg_inferred_i_273__0_n_0\,
      I2 => \msg_inferred_i_283__0_n_0\,
      I3 => \msg_inferred_i_203__0_n_0\,
      I4 => \msg_inferred_i_148__0_n_0\,
      I5 => \msg_inferred_i_71__0_n_0\,
      O => \msg_inferred_i_108__0_n_0\
    );
\msg_inferred_i_109__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02020E020E0E02"
    )
        port map (
      I0 => \msg_inferred_i_264__0_n_0\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \msg_inferred_i_239__0_n_0\,
      I4 => \msg_inferred_i_280__0_n_0\,
      I5 => \msg_inferred_i_290__0_n_0\,
      O => \msg_inferred_i_109__0_n_0\
    );
\msg_inferred_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \msg_inferred_i_72__0_n_0\,
      I1 => \msg_inferred_i_73__0_n_0\,
      I2 => \msg_inferred_i_74__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_75__0_n_0\,
      O => msg(23)
    );
\msg_inferred_i_110__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_206__0_n_0\,
      I1 => \msg_inferred_i_219__0_n_0\,
      I2 => \msg_inferred_i_291__0_n_0\,
      I3 => \msg_inferred_i_254__0_n_0\,
      I4 => \msg_inferred_i_201__0_n_0\,
      I5 => \msg_inferred_i_211__0_n_0\,
      O => \msg_inferred_i_110__0_n_0\
    );
\msg_inferred_i_111__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_209__0_n_0\,
      I1 => \msg_inferred_i_292__0_n_0\,
      I2 => \msg_inferred_i_282__0_n_0\,
      I3 => \msg_inferred_i_242__0_n_0\,
      O => \msg_inferred_i_111__0_n_0\
    );
\msg_inferred_i_112__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_198__0_n_0\,
      I1 => \msg_inferred_i_210__0_n_0\,
      I2 => \msg_inferred_i_223__0_n_0\,
      I3 => \msg_inferred_i_208__0_n_0\,
      O => \msg_inferred_i_112__0_n_0\
    );
\msg_inferred_i_113__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => \msg_inferred_i_280__0_n_0\,
      I1 => \msg_inferred_i_221__0_n_0\,
      I2 => \msg_inferred_i_293__0_n_0\,
      I3 => \msg_inferred_i_277__0_n_0\,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \data_width_reg_n_0_[1]\,
      O => \msg_inferred_i_113__0_n_0\
    );
\msg_inferred_i_114__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_210__0_n_0\,
      I1 => \msg_inferred_i_242__0_n_0\,
      I2 => \msg_inferred_i_175__0_n_0\,
      I3 => \msg_inferred_i_255__0_n_0\,
      I4 => \msg_inferred_i_219__0_n_0\,
      I5 => \msg_inferred_i_250__0_n_0\,
      O => \msg_inferred_i_114__0_n_0\
    );
\msg_inferred_i_115__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_197__0_n_0\,
      I1 => \msg_inferred_i_225__0_n_0\,
      I2 => \msg_inferred_i_191__0_n_0\,
      I3 => \msg_inferred_i_181__0_n_0\,
      O => \msg_inferred_i_115__0_n_0\
    );
\msg_inferred_i_116__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_294__0_n_0\,
      I1 => \msg_inferred_i_228__0_n_0\,
      I2 => \msg_inferred_i_230__0_n_0\,
      I3 => \msg_inferred_i_295__0_n_0\,
      I4 => \msg_inferred_i_160__0_n_0\,
      I5 => \msg_inferred_i_129__0_n_0\,
      O => \msg_inferred_i_116__0_n_0\
    );
\msg_inferred_i_117__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_218__0_n_0\,
      I1 => \msg_inferred_i_284__0_n_0\,
      I2 => \msg_inferred_i_233__0_n_0\,
      I3 => \msg_inferred_i_296__0_n_0\,
      I4 => \msg_inferred_i_277__0_n_0\,
      I5 => \msg_inferred_i_297__0_n_0\,
      O => \msg_inferred_i_117__0_n_0\
    );
\msg_inferred_i_118__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_171__0_n_0\,
      I1 => \msg_inferred_i_212__0_n_0\,
      I2 => \msg_inferred_i_250__0_n_0\,
      I3 => \msg_inferred_i_231__0_n_0\,
      I4 => \msg_inferred_i_179__0_n_0\,
      O => \msg_inferred_i_118__0_n_0\
    );
\msg_inferred_i_119__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_234__0_n_0\,
      I1 => \msg_inferred_i_191__0_n_0\,
      I2 => \msg_inferred_i_70__0_n_0\,
      O => \msg_inferred_i_119__0_n_0\
    );
\msg_inferred_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFAAAABEAAAAAA"
    )
        port map (
      I0 => \msg_inferred_i_76__0_n_0\,
      I1 => \msg_inferred_i_77__0_n_0\,
      I2 => \msg_inferred_i_78__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_79__0_n_0\,
      O => msg(22)
    );
\msg_inferred_i_120__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_298__0_n_0\,
      I1 => \msg_inferred_i_260__0_n_0\,
      I2 => \msg_inferred_i_182__0_n_0\,
      I3 => \msg_inferred_i_299__0_n_0\,
      I4 => \msg_inferred_i_300__0_n_0\,
      I5 => \msg_inferred_i_39__0_n_0\,
      O => \msg_inferred_i_120__0_n_0\
    );
\msg_inferred_i_121__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_241__0_n_0\,
      I1 => \msg_inferred_i_44__0_n_0\,
      I2 => \msg_inferred_i_208__0_n_0\,
      I3 => \msg_inferred_i_282__0_n_0\,
      I4 => \msg_inferred_i_224__0_n_0\,
      I5 => \msg_inferred_i_179__0_n_0\,
      O => \msg_inferred_i_121__0_n_0\
    );
\msg_inferred_i_122__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => \msg_inferred_i_259__0_n_0\,
      I1 => \msg_inferred_i_221__0_n_0\,
      I2 => \msg_inferred_i_175__0_n_0\,
      I3 => \msg_inferred_i_174__0_n_0\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_122__0_n_0\
    );
\msg_inferred_i_123__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_34__0_n_0\,
      I1 => \msg_inferred_i_197__0_n_0\,
      I2 => \msg_inferred_i_274__0_n_0\,
      I3 => \msg_inferred_i_235__0_n_0\,
      O => \msg_inferred_i_123__0_n_0\
    );
\msg_inferred_i_124__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_283__0_n_0\,
      I1 => \msg_inferred_i_266__0_n_0\,
      I2 => \msg_inferred_i_301__0_n_0\,
      I3 => \msg_inferred_i_302__0_n_0\,
      I4 => \msg_inferred_i_39__0_n_0\,
      I5 => \msg_inferred_i_273__0_n_0\,
      O => \msg_inferred_i_124__0_n_0\
    );
\msg_inferred_i_125__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_192__0_n_0\,
      I1 => \msg_inferred_i_273__0_n_0\,
      I2 => \msg_inferred_i_170__0_n_0\,
      I3 => \msg_inferred_i_282__0_n_0\,
      I4 => \msg_inferred_i_263__0_n_0\,
      I5 => \msg_inferred_i_195__0_n_0\,
      O => \msg_inferred_i_125__0_n_0\
    );
\msg_inferred_i_126__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => \msg_inferred_i_191__0_n_0\,
      I1 => \msg_inferred_i_200__0_n_0\,
      I2 => \msg_inferred_i_284__0_n_0\,
      I3 => \msg_inferred_i_255__0_n_0\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_126__0_n_0\
    );
\msg_inferred_i_127__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \msg_inferred_i_303__0_n_0\,
      I1 => \msg_inferred_i_34__0_n_0\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_127__0_n_0\
    );
\msg_inferred_i_128__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_228__0_n_0\,
      I1 => \msg_inferred_i_266__0_n_0\,
      I2 => \msg_inferred_i_200__0_n_0\,
      I3 => \msg_inferred_i_210__0_n_0\,
      I4 => \msg_inferred_i_181__0_n_0\,
      I5 => \msg_inferred_i_260__0_n_0\,
      O => \msg_inferred_i_128__0_n_0\
    );
\msg_inferred_i_129__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_171__0_n_0\,
      I1 => \msg_inferred_i_292__0_n_0\,
      O => \msg_inferred_i_129__0_n_0\
    );
\msg_inferred_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \msg_inferred_i_80__0_n_0\,
      I1 => \msg_inferred_i_81__0_n_0\,
      I2 => \msg_inferred_i_82__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_83__0_n_0\,
      O => msg(21)
    );
\msg_inferred_i_130__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \msg_inferred_i_195__0_n_0\,
      I1 => \msg_inferred_i_43__0_n_0\,
      I2 => \msg_inferred_i_304__0_n_0\,
      I3 => \msg_inferred_i_176__0_n_0\,
      I4 => \msg_inferred_i_224__0_n_0\,
      I5 => \msg_inferred_i_71__0_n_0\,
      O => \msg_inferred_i_130__0_n_0\
    );
\msg_inferred_i_131__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_255__0_n_0\,
      I1 => \msg_inferred_i_282__0_n_0\,
      I2 => \msg_inferred_i_240__0_n_0\,
      I3 => \msg_inferred_i_179__0_n_0\,
      I4 => \msg_inferred_i_224__0_n_0\,
      O => \msg_inferred_i_131__0_n_0\
    );
\msg_inferred_i_132__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_235__0_n_0\,
      I1 => \msg_inferred_i_171__0_n_0\,
      I2 => \msg_inferred_i_194__0_n_0\,
      I3 => \msg_inferred_i_251__0_n_0\,
      I4 => \msg_inferred_i_210__0_n_0\,
      I5 => \msg_inferred_i_172__0_n_0\,
      O => \msg_inferred_i_132__0_n_0\
    );
\msg_inferred_i_133__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
        port map (
      I0 => \msg_inferred_i_305__0_n_0\,
      I1 => \msg_inferred_i_241__0_n_0\,
      I2 => \msg_inferred_i_300__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      O => \msg_inferred_i_133__0_n_0\
    );
\msg_inferred_i_134__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_224__0_n_0\,
      I1 => \msg_inferred_i_178__0_n_0\,
      I2 => \msg_inferred_i_241__0_n_0\,
      I3 => \msg_inferred_i_239__0_n_0\,
      I4 => \msg_inferred_i_181__0_n_0\,
      O => \msg_inferred_i_134__0_n_0\
    );
\msg_inferred_i_135__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00960000"
    )
        port map (
      I0 => \msg_inferred_i_259__0_n_0\,
      I1 => \msg_inferred_i_70__0_n_0\,
      I2 => \msg_inferred_i_197__0_n_0\,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_135__0_n_0\
    );
\msg_inferred_i_136__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_235__0_n_0\,
      I1 => \msg_inferred_i_171__0_n_0\,
      I2 => \msg_inferred_i_194__0_n_0\,
      I3 => \msg_inferred_i_256__0_n_0\,
      I4 => \msg_inferred_i_175__0_n_0\,
      I5 => \msg_inferred_i_197__0_n_0\,
      O => \msg_inferred_i_136__0_n_0\
    );
\msg_inferred_i_137__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_width_reg_n_0_[0]\,
      I1 => \data_width_reg_n_0_[1]\,
      O => \msg_inferred_i_137__0_n_0\
    );
\msg_inferred_i_138__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => \msg_inferred_i_288__0_n_0\,
      I1 => \msg_inferred_i_273__0_n_0\,
      I2 => \msg_inferred_i_306__0_n_0\,
      I3 => \msg_inferred_i_141__0_n_0\,
      I4 => \msg_inferred_i_221__0_n_0\,
      I5 => \msg_inferred_i_45__0_n_0\,
      O => \msg_inferred_i_138__0_n_0\
    );
\msg_inferred_i_139__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \msg_inferred_i_195__0_n_0\,
      I1 => \msg_inferred_i_182__0_n_0\,
      I2 => \msg_inferred_i_307__0_n_0\,
      I3 => \msg_inferred_i_263__0_n_0\,
      I4 => \msg_inferred_i_212__0_n_0\,
      I5 => \msg_inferred_i_71__0_n_0\,
      O => \msg_inferred_i_139__0_n_0\
    );
\msg_inferred_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAAEEFAAAAAEE"
    )
        port map (
      I0 => \msg_inferred_i_84__0_n_0\,
      I1 => \msg_inferred_i_85__0_n_0\,
      I2 => \msg_inferred_i_86__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_87__0_n_0\,
      O => msg(20)
    );
\msg_inferred_i_140__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02020E020E0E02"
    )
        port map (
      I0 => \msg_inferred_i_308__0_n_0\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \msg_inferred_i_309__0_n_0\,
      I4 => \msg_inferred_i_200__0_n_0\,
      I5 => \msg_inferred_i_265__0_n_0\,
      O => \msg_inferred_i_140__0_n_0\
    );
\msg_inferred_i_141__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_178__0_n_0\,
      I1 => \msg_inferred_i_170__0_n_0\,
      O => \msg_inferred_i_141__0_n_0\
    );
\msg_inferred_i_142__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_213__0_n_0\,
      I1 => \msg_inferred_i_310__0_n_0\,
      I2 => \msg_inferred_i_179__0_n_0\,
      I3 => \msg_inferred_i_311__0_n_0\,
      I4 => \msg_inferred_i_192__0_n_0\,
      I5 => \msg_inferred_i_228__0_n_0\,
      O => \msg_inferred_i_142__0_n_0\
    );
\msg_inferred_i_143__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \msg_inferred_i_304__0_n_0\,
      I1 => \msg_inferred_i_112__0_n_0\,
      I2 => \msg_inferred_i_290__0_n_0\,
      I3 => \msg_inferred_i_173__0_n_0\,
      I4 => \msg_inferred_i_202__0_n_0\,
      I5 => \msg_inferred_i_71__0_n_0\,
      O => \msg_inferred_i_143__0_n_0\
    );
\msg_inferred_i_144__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => \msg_inferred_i_253__0_n_0\,
      I1 => \msg_inferred_i_280__0_n_0\,
      I2 => \msg_inferred_i_176__0_n_0\,
      I3 => \msg_inferred_i_282__0_n_0\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_144__0_n_0\
    );
\msg_inferred_i_145__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \msg_inferred_i_172__0_n_0\,
      I1 => \msg_inferred_i_210__0_n_0\,
      I2 => \msg_inferred_i_175__0_n_0\,
      I3 => \msg_inferred_i_171__0_n_0\,
      I4 => \msg_inferred_i_235__0_n_0\,
      I5 => \msg_inferred_i_137__0_n_0\,
      O => \msg_inferred_i_145__0_n_0\
    );
\msg_inferred_i_146__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => \msg_inferred_i_195__0_n_0\,
      I1 => \msg_inferred_i_191__0_n_0\,
      I2 => \msg_inferred_i_312__0_n_0\,
      I3 => \msg_inferred_i_238__0_n_0\,
      I4 => \msg_inferred_i_300__0_n_0\,
      I5 => \msg_inferred_i_45__0_n_0\,
      O => \msg_inferred_i_146__0_n_0\
    );
\msg_inferred_i_147__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_233__0_n_0\,
      I1 => \msg_inferred_i_182__0_n_0\,
      I2 => \msg_inferred_i_170__0_n_0\,
      I3 => \msg_inferred_i_171__0_n_0\,
      I4 => \msg_inferred_i_260__0_n_0\,
      I5 => \msg_inferred_i_200__0_n_0\,
      O => \msg_inferred_i_147__0_n_0\
    );
\msg_inferred_i_148__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_210__0_n_0\,
      I1 => \msg_inferred_i_198__0_n_0\,
      O => \msg_inferred_i_148__0_n_0\
    );
\msg_inferred_i_149__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_210__0_n_0\,
      I1 => \msg_inferred_i_219__0_n_0\,
      I2 => \msg_inferred_i_250__0_n_0\,
      I3 => \msg_inferred_i_200__0_n_0\,
      I4 => \msg_inferred_i_282__0_n_0\,
      O => \msg_inferred_i_149__0_n_0\
    );
\msg_inferred_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF000AACC"
    )
        port map (
      I0 => \msg_inferred_i_88__0_n_0\,
      I1 => \msg_inferred_i_89__0_n_0\,
      I2 => \msg_inferred_i_90__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_91__0_n_0\,
      O => msg(19)
    );
\msg_inferred_i_150__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006996"
    )
        port map (
      I0 => \msg_inferred_i_191__0_n_0\,
      I1 => \msg_inferred_i_207__0_n_0\,
      I2 => \msg_inferred_i_197__0_n_0\,
      I3 => \msg_inferred_i_194__0_n_0\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_150__0_n_0\
    );
\msg_inferred_i_151__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_177__0_n_0\,
      I1 => \msg_inferred_i_111__0_n_0\,
      I2 => \msg_inferred_i_238__0_n_0\,
      I3 => \msg_inferred_i_304__0_n_0\,
      I4 => \msg_inferred_i_270__0_n_0\,
      O => \msg_inferred_i_151__0_n_0\
    );
\msg_inferred_i_152__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_241__0_n_0\,
      I1 => \msg_inferred_i_112__0_n_0\,
      I2 => \msg_inferred_i_211__0_n_0\,
      I3 => \msg_inferred_i_255__0_n_0\,
      I4 => \msg_inferred_i_240__0_n_0\,
      I5 => \msg_inferred_i_284__0_n_0\,
      O => \msg_inferred_i_152__0_n_0\
    );
\msg_inferred_i_153__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_207__0_n_0\,
      I1 => \msg_inferred_i_212__0_n_0\,
      I2 => \msg_inferred_i_43__0_n_0\,
      I3 => \msg_inferred_i_200__0_n_0\,
      I4 => \msg_inferred_i_282__0_n_0\,
      O => \msg_inferred_i_153__0_n_0\
    );
\msg_inferred_i_154__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006996"
    )
        port map (
      I0 => \msg_inferred_i_172__0_n_0\,
      I1 => \msg_inferred_i_171__0_n_0\,
      I2 => \msg_inferred_i_197__0_n_0\,
      I3 => \msg_inferred_i_34__0_n_0\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_154__0_n_0\
    );
\msg_inferred_i_155__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_246__0_n_0\,
      I1 => \msg_inferred_i_298__0_n_0\,
      I2 => \msg_inferred_i_254__0_n_0\,
      I3 => \msg_inferred_i_198__0_n_0\,
      I4 => \msg_inferred_i_111__0_n_0\,
      I5 => \msg_inferred_i_179__0_n_0\,
      O => \msg_inferred_i_155__0_n_0\
    );
\msg_inferred_i_156__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_195__0_n_0\,
      I1 => \msg_inferred_i_267__0_n_0\,
      I2 => \msg_inferred_i_44__0_n_0\,
      I3 => \msg_inferred_i_200__0_n_0\,
      I4 => \msg_inferred_i_282__0_n_0\,
      I5 => \msg_inferred_i_240__0_n_0\,
      O => \msg_inferred_i_156__0_n_0\
    );
\msg_inferred_i_157__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEAAEEAAEAEEA"
    )
        port map (
      I0 => \msg_inferred_i_313__0_n_0\,
      I1 => \msg_inferred_i_245__0_n_0\,
      I2 => \msg_inferred_i_314__0_n_0\,
      I3 => \msg_inferred_i_290__0_n_0\,
      I4 => \msg_inferred_i_201__0_n_0\,
      I5 => \msg_inferred_i_219__0_n_0\,
      O => \msg_inferred_i_157__0_n_0\
    );
\msg_inferred_i_158__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_263__0_n_0\,
      I1 => \msg_inferred_i_39__0_n_0\,
      I2 => \msg_inferred_i_311__0_n_0\,
      I3 => \msg_inferred_i_212__0_n_0\,
      I4 => \msg_inferred_i_201__0_n_0\,
      O => \msg_inferred_i_158__0_n_0\
    );
\msg_inferred_i_159__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_254__0_n_0\,
      I1 => \msg_inferred_i_242__0_n_0\,
      O => \msg_inferred_i_159__0_n_0\
    );
\msg_inferred_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF000AACC"
    )
        port map (
      I0 => \msg_inferred_i_92__0_n_0\,
      I1 => \msg_inferred_i_93__0_n_0\,
      I2 => \msg_inferred_i_94__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_95__0_n_0\,
      O => msg(18)
    );
\msg_inferred_i_160__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_281__0_n_0\,
      I1 => \msg_inferred_i_206__0_n_0\,
      I2 => \msg_inferred_i_211__0_n_0\,
      I3 => \msg_inferred_i_178__0_n_0\,
      O => \msg_inferred_i_160__0_n_0\
    );
\msg_inferred_i_161__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => \msg_inferred_i_263__0_n_0\,
      I1 => \msg_inferred_i_257__0_n_0\,
      I2 => \msg_inferred_i_315__0_n_0\,
      I3 => \msg_inferred_i_289__0_n_0\,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \data_width_reg_n_0_[1]\,
      O => \msg_inferred_i_161__0_n_0\
    );
\msg_inferred_i_162__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_191__0_n_0\,
      I1 => \msg_inferred_i_257__0_n_0\,
      I2 => \msg_inferred_i_176__0_n_0\,
      I3 => \msg_inferred_i_255__0_n_0\,
      I4 => \msg_inferred_i_170__0_n_0\,
      I5 => \msg_inferred_i_202__0_n_0\,
      O => \msg_inferred_i_162__0_n_0\
    );
\msg_inferred_i_163__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000096"
    )
        port map (
      I0 => \msg_inferred_i_235__0_n_0\,
      I1 => \msg_inferred_i_172__0_n_0\,
      I2 => \msg_inferred_i_34__0_n_0\,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_163__0_n_0\
    );
\msg_inferred_i_164__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_298__0_n_0\,
      I1 => \msg_inferred_i_172__0_n_0\,
      I2 => \msg_inferred_i_316__0_n_0\,
      I3 => \msg_inferred_i_317__0_n_0\,
      I4 => \msg_inferred_i_98__0_n_0\,
      I5 => \msg_inferred_i_257__0_n_0\,
      O => \msg_inferred_i_164__0_n_0\
    );
\msg_inferred_i_165__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_268__0_n_0\,
      I1 => \msg_inferred_i_213__0_n_0\,
      I2 => \msg_inferred_i_233__0_n_0\,
      I3 => \msg_inferred_i_172__0_n_0\,
      I4 => \msg_inferred_i_250__0_n_0\,
      I5 => \msg_inferred_i_263__0_n_0\,
      O => \msg_inferred_i_165__0_n_0\
    );
\msg_inferred_i_166__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => \msg_inferred_i_280__0_n_0\,
      I1 => \msg_inferred_i_257__0_n_0\,
      I2 => \msg_inferred_i_179__0_n_0\,
      I3 => \msg_inferred_i_171__0_n_0\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_166__0_n_0\
    );
\msg_inferred_i_167__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \msg_inferred_i_235__0_n_0\,
      I1 => \msg_inferred_i_34__0_n_0\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_167__0_n_0\
    );
\msg_inferred_i_168__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_241__0_n_0\,
      I1 => \msg_inferred_i_177__0_n_0\,
      I2 => \msg_inferred_i_197__0_n_0\,
      I3 => \msg_inferred_i_223__0_n_0\,
      I4 => \msg_inferred_i_257__0_n_0\,
      I5 => \msg_inferred_i_316__0_n_0\,
      O => \msg_inferred_i_168__0_n_0\
    );
\msg_inferred_i_169__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_211__0_n_0\,
      I1 => \msg_inferred_i_198__0_n_0\,
      I2 => \msg_inferred_i_263__0_n_0\,
      I3 => \msg_inferred_i_224__0_n_0\,
      I4 => \msg_inferred_i_239__0_n_0\,
      I5 => \msg_inferred_i_268__0_n_0\,
      O => \msg_inferred_i_169__0_n_0\
    );
\msg_inferred_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEAAAAAA"
    )
        port map (
      I0 => \msg_inferred_i_96__0_n_0\,
      I1 => \msg_inferred_i_97__0_n_0\,
      I2 => \msg_inferred_i_98__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_99__0_n_0\,
      O => msg(17)
    );
\msg_inferred_i_170__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_318__0_n_0\,
      I1 => \msg_inferred_i_319__0_n_0\,
      I2 => \msg_inferred_i_320__0_n_0\,
      I3 => \crc_data_i_reg_n_0_[54]\,
      I4 => \^q\(22),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_170__0_n_0\
    );
\msg_inferred_i_171__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_321__0_n_0\,
      I1 => \crc_data_i_reg_n_0_[28]\,
      I2 => \msg_inferred_i_322__0_n_0\,
      I3 => \msg_inferred_i_323__0_n_0\,
      I4 => msg_4byte05_out(60),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_171__0_n_0\
    );
\msg_inferred_i_172__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_325__0_n_0\,
      I1 => \msg_inferred_i_326__0_n_0\,
      I2 => \msg_inferred_i_327__0_n_0\,
      I3 => \msg_inferred_i_328__0_n_0\,
      I4 => msg_4byte05_out(58),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_172__0_n_0\
    );
\msg_inferred_i_173__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_330__0_n_0\,
      I1 => \msg_inferred_i_331__0_n_0\,
      I2 => \msg_inferred_i_332__0_n_0\,
      I3 => \msg_inferred_i_333__0_n_0\,
      I4 => msg_4byte05_out(48),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_173__0_n_0\
    );
\msg_inferred_i_174__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_335__0_n_0\,
      I1 => \msg_inferred_i_336__0_n_0\,
      I2 => \msg_inferred_i_331__0_n_0\,
      I3 => \msg_inferred_i_337__0_n_0\,
      I4 => msg_4byte05_out(57),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_174__0_n_0\
    );
\msg_inferred_i_175__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_339__0_n_0\,
      I1 => \msg_inferred_i_327__0_n_0\,
      I2 => \msg_inferred_i_323__0_n_0\,
      I3 => \msg_inferred_i_340__0_n_0\,
      I4 => msg_4byte05_out(62),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_175__0_n_0\
    );
\msg_inferred_i_176__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_342__0_n_0\,
      I1 => \msg_inferred_i_343__0_n_0\,
      I2 => \msg_inferred_i_344__0_n_0\,
      I3 => p_0_in4_in(24),
      I4 => \^q\(24),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_176__0_n_0\
    );
\msg_inferred_i_177__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_310__0_n_0\,
      I1 => \msg_inferred_i_291__0_n_0\,
      I2 => \msg_inferred_i_176__0_n_0\,
      I3 => \msg_inferred_i_171__0_n_0\,
      O => \msg_inferred_i_177__0_n_0\
    );
\msg_inferred_i_178__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_345__0_n_0\,
      I1 => \msg_inferred_i_346__0_n_0\,
      I2 => \msg_inferred_i_347__0_n_0\,
      I3 => \crc_data_i_reg_n_0_[42]\,
      I4 => \^q\(10),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_178__0_n_0\
    );
\msg_inferred_i_179__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_174__0_n_0\,
      I1 => \msg_inferred_i_210__0_n_0\,
      O => \msg_inferred_i_179__0_n_0\
    );
\msg_inferred_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAAEEFAAAAAEE"
    )
        port map (
      I0 => \msg_inferred_i_100__0_n_0\,
      I1 => \msg_inferred_i_101__0_n_0\,
      I2 => \msg_inferred_i_102__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_103__0_n_0\,
      O => msg(16)
    );
\msg_inferred_i_180__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_173__0_n_0\,
      I1 => \msg_inferred_i_193__0_n_0\,
      O => \msg_inferred_i_180__0_n_0\
    );
\msg_inferred_i_181__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_172__0_n_0\,
      I1 => \msg_inferred_i_194__0_n_0\,
      O => \msg_inferred_i_181__0_n_0\
    );
\msg_inferred_i_182__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_267__0_n_0\,
      I1 => \msg_inferred_i_175__0_n_0\,
      O => \msg_inferred_i_182__0_n_0\
    );
\msg_inferred_i_183__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_210__0_n_0\,
      I1 => \msg_inferred_i_202__0_n_0\,
      O => \msg_inferred_i_183__0_n_0\
    );
\msg_inferred_i_184__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_176__0_n_0\,
      I1 => \msg_inferred_i_211__0_n_0\,
      O => \msg_inferred_i_184__0_n_0\
    );
\msg_inferred_i_185__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_172__0_n_0\,
      I1 => \msg_inferred_i_175__0_n_0\,
      I2 => \msg_inferred_i_282__0_n_0\,
      I3 => \msg_inferred_i_210__0_n_0\,
      O => \msg_inferred_i_185__0_n_0\
    );
\msg_inferred_i_186__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_176__0_n_0\,
      I1 => \msg_inferred_i_175__0_n_0\,
      I2 => \msg_inferred_i_171__0_n_0\,
      I3 => \msg_inferred_i_255__0_n_0\,
      I4 => \msg_inferred_i_197__0_n_0\,
      O => \msg_inferred_i_186__0_n_0\
    );
\msg_inferred_i_187__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_176__0_n_0\,
      I1 => \msg_inferred_i_210__0_n_0\,
      I2 => \msg_inferred_i_208__0_n_0\,
      I3 => \msg_inferred_i_171__0_n_0\,
      O => \msg_inferred_i_187__0_n_0\
    );
\msg_inferred_i_188__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_202__0_n_0\,
      I1 => \msg_inferred_i_210__0_n_0\,
      I2 => \msg_inferred_i_197__0_n_0\,
      I3 => \msg_inferred_i_201__0_n_0\,
      I4 => \msg_inferred_i_172__0_n_0\,
      O => \msg_inferred_i_188__0_n_0\
    );
\msg_inferred_i_189__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A25D"
    )
        port map (
      I0 => \msg_inferred_i_348__0_n_0\,
      I1 => \^q\(23),
      I2 => \p_0_in__0\,
      I3 => \msg_inferred_i_210__0_n_0\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_189__0_n_0\
    );
\msg_inferred_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEBBE"
    )
        port map (
      I0 => \msg_inferred_i_104__0_n_0\,
      I1 => \msg_inferred_i_105__0_n_0\,
      I2 => \msg_inferred_i_106__0_n_0\,
      I3 => \msg_inferred_i_107__0_n_0\,
      I4 => \msg_inferred_i_45__0_n_0\,
      I5 => \msg_inferred_i_108__0_n_0\,
      O => msg(15)
    );
\msg_inferred_i_190__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_197__0_n_0\,
      I1 => \msg_inferred_i_194__0_n_0\,
      I2 => \msg_inferred_i_284__0_n_0\,
      I3 => \msg_inferred_i_175__0_n_0\,
      O => \msg_inferred_i_190__0_n_0\
    );
\msg_inferred_i_191__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_210__0_n_0\,
      I1 => \msg_inferred_i_174__0_n_0\,
      I2 => \msg_inferred_i_175__0_n_0\,
      O => \msg_inferred_i_191__0_n_0\
    );
\msg_inferred_i_192__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_176__0_n_0\,
      I1 => \msg_inferred_i_171__0_n_0\,
      I2 => \msg_inferred_i_202__0_n_0\,
      O => \msg_inferred_i_192__0_n_0\
    );
\msg_inferred_i_193__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_349__0_n_0\,
      I1 => \msg_inferred_i_318__0_n_0\,
      I2 => \msg_inferred_i_350__0_n_0\,
      I3 => \crc_data_i_reg_n_0_[41]\,
      I4 => \^q\(9),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_193__0_n_0\
    );
\msg_inferred_i_194__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_351__0_n_0\,
      I1 => \msg_inferred_i_352__0_n_0\,
      I2 => \msg_inferred_i_353__0_n_0\,
      I3 => p_0_in4_in(31),
      I4 => \^q\(31),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_194__0_n_0\
    );
\msg_inferred_i_195__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_208__0_n_0\,
      I1 => \msg_inferred_i_223__0_n_0\,
      O => \msg_inferred_i_195__0_n_0\
    );
\msg_inferred_i_196__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_354__0_n_0\,
      I1 => \msg_inferred_i_355__0_n_0\,
      I2 => \msg_inferred_i_325__0_n_0\,
      I3 => \msg_inferred_i_349__0_n_0\,
      I4 => msg_4byte05_out(37),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_196__0_n_0\
    );
\msg_inferred_i_197__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_353__0_n_0\,
      I1 => \msg_inferred_i_357__0_n_0\,
      I2 => \msg_inferred_i_358__0_n_0\,
      I3 => \msg_inferred_i_327__0_n_0\,
      I4 => msg_4byte05_out(59),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_197__0_n_0\
    );
\msg_inferred_i_198__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_343__0_n_0\,
      I1 => \msg_inferred_i_358__0_n_0\,
      I2 => \msg_inferred_i_360__0_n_0\,
      I3 => \crc_data_i_reg_n_0_[47]\,
      I4 => \^q\(15),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_198__0_n_0\
    );
\msg_inferred_i_199__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_361__0_n_0\,
      I1 => \msg_inferred_i_362__0_n_0\,
      I2 => \msg_inferred_i_363__0_n_0\,
      I3 => \msg_inferred_i_364__0_n_0\,
      I4 => \^q\(7),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_199__0_n_0\
    );
\msg_inferred_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEBBE"
    )
        port map (
      I0 => \msg_inferred_i_109__0_n_0\,
      I1 => \msg_inferred_i_110__0_n_0\,
      I2 => \msg_inferred_i_111__0_n_0\,
      I3 => \msg_inferred_i_112__0_n_0\,
      I4 => \msg_inferred_i_45__0_n_0\,
      I5 => \msg_inferred_i_113__0_n_0\,
      O => msg(14)
    );
\msg_inferred_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \msg_inferred_i_33__0_n_0\,
      I1 => \msg_inferred_i_34__0_n_0\,
      I2 => \msg_inferred_i_35__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_36__0_n_0\,
      O => msg(0)
    );
\msg_inferred_i_200__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_173__0_n_0\,
      I1 => \msg_inferred_i_242__0_n_0\,
      O => \msg_inferred_i_200__0_n_0\
    );
\msg_inferred_i_201__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_342__0_n_0\,
      I1 => \msg_inferred_i_365__0_n_0\,
      I2 => \msg_inferred_i_349__0_n_0\,
      I3 => \msg_inferred_i_322__0_n_0\,
      I4 => msg_4byte05_out(49),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_201__0_n_0\
    );
\msg_inferred_i_202__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_354__0_n_0\,
      I1 => \msg_inferred_i_367__0_n_0\,
      I2 => \msg_inferred_i_368__0_n_0\,
      I3 => \msg_inferred_i_369__0_n_0\,
      I4 => msg_4byte05_out(55),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_202__0_n_0\
    );
\msg_inferred_i_203__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_371__0_n_0\,
      I1 => \msg_inferred_i_328__0_n_0\,
      I2 => \msg_inferred_i_349__0_n_0\,
      I3 => \msg_inferred_i_372__0_n_0\,
      I4 => msg_4byte05_out(45),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_203__0_n_0\
    );
\msg_inferred_i_204__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66A69959"
    )
        port map (
      I0 => \msg_inferred_i_171__0_n_0\,
      I1 => \msg_inferred_i_374__0_n_0\,
      I2 => \^q\(22),
      I3 => \p_0_in__0\,
      I4 => \msg_inferred_i_194__0_n_0\,
      O => \msg_inferred_i_204__0_n_0\
    );
\msg_inferred_i_205__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9959"
    )
        port map (
      I0 => \msg_inferred_i_176__0_n_0\,
      I1 => \msg_inferred_i_375__0_n_0\,
      I2 => \^q\(14),
      I3 => \p_0_in__0\,
      O => \msg_inferred_i_205__0_n_0\
    );
\msg_inferred_i_206__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_361__0_n_0\,
      I1 => \msg_inferred_i_362__0_n_0\,
      I2 => \msg_inferred_i_363__0_n_0\,
      I3 => \msg_inferred_i_364__0_n_0\,
      I4 => msg_4byte05_out(39),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_206__0_n_0\
    );
\msg_inferred_i_207__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_171__0_n_0\,
      I1 => \msg_inferred_i_176__0_n_0\,
      O => \msg_inferred_i_207__0_n_0\
    );
\msg_inferred_i_208__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_377__0_n_0\,
      I1 => \msg_inferred_i_378__0_n_0\,
      I2 => \msg_inferred_i_379__0_n_0\,
      I3 => \crc_data_i_reg_n_0_[40]\,
      I4 => \^q\(8),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_208__0_n_0\
    );
\msg_inferred_i_209__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_353__0_n_0\,
      I1 => \msg_inferred_i_328__0_n_0\,
      I2 => \msg_inferred_i_380__0_n_0\,
      I3 => \crc_data_i_reg_n_0_[36]\,
      I4 => \^q\(4),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_209__0_n_0\
    );
\msg_inferred_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \msg_inferred_i_114__0_n_0\,
      I1 => \msg_inferred_i_115__0_n_0\,
      I2 => \msg_inferred_i_116__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_117__0_n_0\,
      O => msg(13)
    );
\msg_inferred_i_210__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_381__0_n_0\,
      I1 => \msg_inferred_i_352__0_n_0\,
      I2 => \msg_inferred_i_382__0_n_0\,
      I3 => \msg_inferred_i_383__0_n_0\,
      I4 => msg_4byte05_out(61),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_210__0_n_0\
    );
\msg_inferred_i_211__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_354__0_n_0\,
      I1 => \msg_inferred_i_385__0_n_0\,
      I2 => \msg_inferred_i_386__0_n_0\,
      I3 => \msg_inferred_i_387__0_n_0\,
      I4 => msg_4byte05_out(46),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_211__0_n_0\
    );
\msg_inferred_i_212__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_194__0_n_0\,
      I1 => \msg_inferred_i_255__0_n_0\,
      O => \msg_inferred_i_212__0_n_0\
    );
\msg_inferred_i_213__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_173__0_n_0\,
      I1 => \msg_inferred_i_198__0_n_0\,
      O => \msg_inferred_i_213__0_n_0\
    );
\msg_inferred_i_214__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9696FF00"
    )
        port map (
      I0 => \msg_inferred_i_358__0_n_0\,
      I1 => \msg_inferred_i_335__0_n_0\,
      I2 => \msg_inferred_i_389__0_n_0\,
      I3 => \^q\(6),
      I4 => \p_0_in__0\,
      O => \msg_inferred_i_214__0_n_0\
    );
\msg_inferred_i_215__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_171__0_n_0\,
      I1 => \msg_inferred_i_170__0_n_0\,
      I2 => \msg_inferred_i_194__0_n_0\,
      O => \msg_inferred_i_215__0_n_0\
    );
\msg_inferred_i_216__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_174__0_n_0\,
      I1 => \msg_inferred_i_194__0_n_0\,
      I2 => \msg_inferred_i_210__0_n_0\,
      I3 => \msg_inferred_i_242__0_n_0\,
      I4 => \msg_inferred_i_171__0_n_0\,
      O => \msg_inferred_i_216__0_n_0\
    );
\msg_inferred_i_217__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69FF"
    )
        port map (
      I0 => \msg_inferred_i_390__0_n_0\,
      I1 => \msg_inferred_i_333__0_n_0\,
      I2 => \msg_inferred_i_331__0_n_0\,
      I3 => \p_0_in__0\,
      O => \msg_inferred_i_217__0_n_0\
    );
\msg_inferred_i_218__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_197__0_n_0\,
      I1 => \msg_inferred_i_170__0_n_0\,
      I2 => \msg_inferred_i_193__0_n_0\,
      I3 => \msg_inferred_i_203__0_n_0\,
      O => \msg_inferred_i_218__0_n_0\
    );
\msg_inferred_i_219__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_202__0_n_0\,
      I1 => \msg_inferred_i_172__0_n_0\,
      O => \msg_inferred_i_219__0_n_0\
    );
\msg_inferred_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \msg_inferred_i_118__0_n_0\,
      I1 => \msg_inferred_i_119__0_n_0\,
      I2 => \msg_inferred_i_120__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_121__0_n_0\,
      O => msg(12)
    );
\msg_inferred_i_220__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_291__0_n_0\,
      I1 => \msg_inferred_i_292__0_n_0\,
      O => \msg_inferred_i_220__0_n_0\
    );
\msg_inferred_i_221__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_171__0_n_0\,
      I1 => \msg_inferred_i_194__0_n_0\,
      O => \msg_inferred_i_221__0_n_0\
    );
\msg_inferred_i_222__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_211__0_n_0\,
      I1 => \msg_inferred_i_175__0_n_0\,
      O => \msg_inferred_i_222__0_n_0\
    );
\msg_inferred_i_223__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_368__0_n_0\,
      I1 => \msg_inferred_i_391__0_n_0\,
      I2 => \msg_inferred_i_392__0_n_0\,
      I3 => \msg_inferred_i_393__0_n_0\,
      I4 => msg_4byte05_out(43),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_223__0_n_0\
    );
\msg_inferred_i_224__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_284__0_n_0\,
      I1 => \msg_inferred_i_201__0_n_0\,
      O => \msg_inferred_i_224__0_n_0\
    );
\msg_inferred_i_225__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \msg_inferred_i_395__0_n_0\,
      I1 => \^q\(5),
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_225__0_n_0\
    );
\msg_inferred_i_226__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \msg_inferred_i_396__0_n_0\,
      I1 => \msg_inferred_i_332__0_n_0\,
      I2 => \msg_inferred_i_397__0_n_0\,
      I3 => \^q\(21),
      I4 => \crc_data_i_reg_n_0_[53]\,
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_226__0_n_0\
    );
\msg_inferred_i_227__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_175__0_n_0\,
      I1 => \msg_inferred_i_267__0_n_0\,
      I2 => \msg_inferred_i_208__0_n_0\,
      O => \msg_inferred_i_227__0_n_0\
    );
\msg_inferred_i_228__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_196__0_n_0\,
      I1 => \msg_inferred_i_254__0_n_0\,
      O => \msg_inferred_i_228__0_n_0\
    );
\msg_inferred_i_229__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_284__0_n_0\,
      I1 => \msg_inferred_i_282__0_n_0\,
      O => \msg_inferred_i_229__0_n_0\
    );
\msg_inferred_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAAEEFAAAAAEE"
    )
        port map (
      I0 => \msg_inferred_i_122__0_n_0\,
      I1 => \msg_inferred_i_123__0_n_0\,
      I2 => \msg_inferred_i_124__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_125__0_n_0\,
      O => msg(11)
    );
\msg_inferred_i_230__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_291__0_n_0\,
      I1 => \msg_inferred_i_174__0_n_0\,
      O => \msg_inferred_i_230__0_n_0\
    );
\msg_inferred_i_231__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_173__0_n_0\,
      I1 => \msg_inferred_i_282__0_n_0\,
      O => \msg_inferred_i_231__0_n_0\
    );
\msg_inferred_i_232__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_175__0_n_0\,
      I1 => \msg_inferred_i_210__0_n_0\,
      O => \msg_inferred_i_232__0_n_0\
    );
\msg_inferred_i_233__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_178__0_n_0\,
      I1 => \msg_inferred_i_211__0_n_0\,
      O => \msg_inferred_i_233__0_n_0\
    );
\msg_inferred_i_234__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \msg_inferred_i_398__0_n_0\,
      I1 => \^q\(4),
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_234__0_n_0\
    );
\msg_inferred_i_235__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_194__0_n_0\,
      I1 => \msg_inferred_i_174__0_n_0\,
      O => \msg_inferred_i_235__0_n_0\
    );
\msg_inferred_i_236__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \msg_inferred_i_399__0_n_0\,
      I1 => \msg_inferred_i_318__0_n_0\,
      I2 => \msg_inferred_i_400__0_n_0\,
      I3 => \msg_inferred_i_343__0_n_0\,
      I4 => \msg_inferred_i_363__0_n_0\,
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_236__0_n_0\
    );
\msg_inferred_i_237__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_176__0_n_0\,
      I1 => \msg_inferred_i_209__0_n_0\,
      O => \msg_inferred_i_237__0_n_0\
    );
\msg_inferred_i_238__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_281__0_n_0\,
      I1 => \msg_inferred_i_206__0_n_0\,
      I2 => \msg_inferred_i_284__0_n_0\,
      O => \msg_inferred_i_238__0_n_0\
    );
\msg_inferred_i_239__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_242__0_n_0\,
      I1 => \msg_inferred_i_282__0_n_0\,
      O => \msg_inferred_i_239__0_n_0\
    );
\msg_inferred_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEFFE"
    )
        port map (
      I0 => \msg_inferred_i_126__0_n_0\,
      I1 => \msg_inferred_i_127__0_n_0\,
      I2 => \msg_inferred_i_128__0_n_0\,
      I3 => \msg_inferred_i_129__0_n_0\,
      I4 => \msg_inferred_i_45__0_n_0\,
      I5 => \msg_inferred_i_130__0_n_0\,
      O => msg(10)
    );
\msg_inferred_i_240__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_171__0_n_0\,
      I1 => \msg_inferred_i_197__0_n_0\,
      O => \msg_inferred_i_240__0_n_0\
    );
\msg_inferred_i_241__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_193__0_n_0\,
      I1 => \msg_inferred_i_203__0_n_0\,
      I2 => \msg_inferred_i_267__0_n_0\,
      O => \msg_inferred_i_241__0_n_0\
    );
\msg_inferred_i_242__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_363__0_n_0\,
      I1 => \msg_inferred_i_343__0_n_0\,
      I2 => \msg_inferred_i_401__0_n_0\,
      I3 => \crc_data_i_reg_n_0_[51]\,
      I4 => \^q\(19),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_242__0_n_0\
    );
\msg_inferred_i_243__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \msg_inferred_i_402__0_n_0\,
      I1 => \^q\(3),
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_243__0_n_0\
    );
\msg_inferred_i_244__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \msg_inferred_i_197__0_n_0\,
      I1 => \msg__0\(18),
      I2 => \msg_inferred_i_171__0_n_0\,
      I3 => \msg_inferred_i_175__0_n_0\,
      I4 => \msg_inferred_i_176__0_n_0\,
      I5 => \msg_inferred_i_137__0_n_0\,
      O => \msg_inferred_i_244__0_n_0\
    );
\msg_inferred_i_245__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_width_reg_n_0_[0]\,
      I1 => \data_width_reg_n_0_[1]\,
      O => \msg_inferred_i_245__0_n_0\
    );
\msg_inferred_i_246__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_175__0_n_0\,
      I1 => \msg_inferred_i_267__0_n_0\,
      I2 => \msg_inferred_i_223__0_n_0\,
      I3 => \msg_inferred_i_208__0_n_0\,
      O => \msg_inferred_i_246__0_n_0\
    );
\msg_inferred_i_247__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9696FF00"
    )
        port map (
      I0 => \msg_inferred_i_347__0_n_0\,
      I1 => \msg_inferred_i_372__0_n_0\,
      I2 => \msg_inferred_i_404__0_n_0\,
      I3 => \^q\(2),
      I4 => \p_0_in__0\,
      O => \msg_inferred_i_247__0_n_0\
    );
\msg_inferred_i_248__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66A69959"
    )
        port map (
      I0 => \msg_inferred_i_172__0_n_0\,
      I1 => \msg_inferred_i_405__0_n_0\,
      I2 => \^q\(17),
      I3 => \p_0_in__0\,
      I4 => \msg_inferred_i_197__0_n_0\,
      O => \msg_inferred_i_248__0_n_0\
    );
\msg_inferred_i_249__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B0FF04BB4F00F"
    )
        port map (
      I0 => \p_0_in__0\,
      I1 => \^q\(9),
      I2 => \msg_inferred_i_174__0_n_0\,
      I3 => \msg_inferred_i_175__0_n_0\,
      I4 => \msg_inferred_i_406__0_n_0\,
      I5 => \msg_inferred_i_210__0_n_0\,
      O => \msg_inferred_i_249__0_n_0\
    );
\msg_inferred_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFF0FAFAFCFC"
    )
        port map (
      I0 => \msg_inferred_i_131__0_n_0\,
      I1 => \msg_inferred_i_132__0_n_0\,
      I2 => \msg_inferred_i_133__0_n_0\,
      I3 => \msg_inferred_i_134__0_n_0\,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \data_width_reg_n_0_[1]\,
      O => msg(9)
    );
\msg_inferred_i_250__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_201__0_n_0\,
      I1 => \msg_inferred_i_284__0_n_0\,
      I2 => \msg_inferred_i_170__0_n_0\,
      O => \msg_inferred_i_250__0_n_0\
    );
\msg_inferred_i_251__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \msg_inferred_i_407__0_n_0\,
      I1 => \^q\(1),
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_251__0_n_0\
    );
\msg_inferred_i_252__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \msg_inferred_i_333__0_n_0\,
      I1 => \msg_inferred_i_332__0_n_0\,
      I2 => \msg_inferred_i_331__0_n_0\,
      I3 => \msg_inferred_i_408__0_n_0\,
      I4 => \msg_inferred_i_409__0_n_0\,
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_252__0_n_0\
    );
\msg_inferred_i_253__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_255__0_n_0\,
      I1 => \msg_inferred_i_175__0_n_0\,
      I2 => \msg_inferred_i_201__0_n_0\,
      I3 => \msg_inferred_i_284__0_n_0\,
      O => \msg_inferred_i_253__0_n_0\
    );
\msg_inferred_i_254__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_347__0_n_0\,
      I1 => \msg_inferred_i_372__0_n_0\,
      I2 => \msg_inferred_i_404__0_n_0\,
      I3 => \crc_data_i_reg_n_0_[34]\,
      I4 => \^q\(2),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_254__0_n_0\
    );
\msg_inferred_i_255__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_362__0_n_0\,
      I1 => \msg_inferred_i_410__0_n_0\,
      I2 => \msg_inferred_i_411__0_n_0\,
      I3 => \crc_data_i_reg_n_0_[50]\,
      I4 => \^q\(18),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_255__0_n_0\
    );
\msg_inferred_i_256__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => \msg_inferred_i_412__0_n_0\,
      I1 => \msg_inferred_i_340__0_n_0\,
      I2 => \msg_inferred_i_347__0_n_0\,
      I3 => \p_0_in__0\,
      I4 => \^q\(0),
      O => \msg_inferred_i_256__0_n_0\
    );
\msg_inferred_i_257__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_173__0_n_0\,
      I1 => \msg_inferred_i_201__0_n_0\,
      O => \msg_inferred_i_257__0_n_0\
    );
\msg_inferred_i_258__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69FF"
    )
        port map (
      I0 => \msg_inferred_i_360__0_n_0\,
      I1 => \msg_inferred_i_358__0_n_0\,
      I2 => \msg_inferred_i_343__0_n_0\,
      I3 => \p_0_in__0\,
      O => \msg_inferred_i_258__0_n_0\
    );
\msg_inferred_i_259__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_282__0_n_0\,
      I1 => \msg_inferred_i_173__0_n_0\,
      I2 => \msg_inferred_i_242__0_n_0\,
      I3 => \msg_inferred_i_201__0_n_0\,
      O => \msg_inferred_i_259__0_n_0\
    );
\msg_inferred_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBEAA"
    )
        port map (
      I0 => \msg_inferred_i_135__0_n_0\,
      I1 => \msg_inferred_i_136__0_n_0\,
      I2 => \msg_inferred_i_34__0_n_0\,
      I3 => \msg_inferred_i_137__0_n_0\,
      I4 => \msg_inferred_i_138__0_n_0\,
      I5 => \msg_inferred_i_139__0_n_0\,
      O => msg(8)
    );
\msg_inferred_i_260__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_203__0_n_0\,
      I1 => \msg_inferred_i_193__0_n_0\,
      O => \msg_inferred_i_260__0_n_0\
    );
\msg_inferred_i_261__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_197__0_n_0\,
      I1 => \msg_inferred_i_281__0_n_0\,
      O => \msg_inferred_i_261__0_n_0\
    );
\msg_inferred_i_262__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_291__0_n_0\,
      I1 => \msg_inferred_i_310__0_n_0\,
      O => \msg_inferred_i_262__0_n_0\
    );
\msg_inferred_i_263__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_193__0_n_0\,
      I1 => \msg_inferred_i_174__0_n_0\,
      O => \msg_inferred_i_263__0_n_0\
    );
\msg_inferred_i_264__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_172__0_n_0\,
      I1 => \msg_inferred_i_171__0_n_0\,
      I2 => \msg_inferred_i_194__0_n_0\,
      I3 => \msg_inferred_i_214__0_n_0\,
      I4 => \msg_inferred_i_175__0_n_0\,
      I5 => \msg_inferred_i_197__0_n_0\,
      O => \msg_inferred_i_264__0_n_0\
    );
\msg_inferred_i_265__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_255__0_n_0\,
      I1 => \msg_inferred_i_194__0_n_0\,
      I2 => \msg_inferred_i_176__0_n_0\,
      O => \msg_inferred_i_265__0_n_0\
    );
\msg_inferred_i_266__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_211__0_n_0\,
      I1 => \msg_inferred_i_310__0_n_0\,
      O => \msg_inferred_i_266__0_n_0\
    );
\msg_inferred_i_267__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_413__0_n_0\,
      I1 => \msg_inferred_i_378__0_n_0\,
      I2 => \msg_inferred_i_368__0_n_0\,
      I3 => \msg_inferred_i_410__0_n_0\,
      I4 => msg_4byte05_out(44),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_267__0_n_0\
    );
\msg_inferred_i_268__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_176__0_n_0\,
      I1 => \msg_inferred_i_208__0_n_0\,
      O => \msg_inferred_i_268__0_n_0\
    );
\msg_inferred_i_269__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9669FFFF"
    )
        port map (
      I0 => \msg_inferred_i_372__0_n_0\,
      I1 => \msg_inferred_i_349__0_n_0\,
      I2 => \msg_inferred_i_328__0_n_0\,
      I3 => \msg_inferred_i_371__0_n_0\,
      I4 => \p_0_in__0\,
      O => \msg_inferred_i_269__0_n_0\
    );
\msg_inferred_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEBBE"
    )
        port map (
      I0 => \msg_inferred_i_140__0_n_0\,
      I1 => \msg_inferred_i_141__0_n_0\,
      I2 => \msg_inferred_i_106__0_n_0\,
      I3 => \msg_inferred_i_142__0_n_0\,
      I4 => \msg_inferred_i_45__0_n_0\,
      I5 => \msg_inferred_i_143__0_n_0\,
      O => msg(7)
    );
\msg_inferred_i_270__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_196__0_n_0\,
      I1 => \msg_inferred_i_210__0_n_0\,
      O => \msg_inferred_i_270__0_n_0\
    );
\msg_inferred_i_271__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \msg_inferred_i_410__0_n_0\,
      I1 => \msg_inferred_i_352__0_n_0\,
      I2 => \msg_inferred_i_379__0_n_0\,
      I3 => \msg_inferred_i_378__0_n_0\,
      I4 => \msg_inferred_i_413__0_n_0\,
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_271__0_n_0\
    );
\msg_inferred_i_272__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_174__0_n_0\,
      I1 => \msg_inferred_i_193__0_n_0\,
      I2 => \msg_inferred_i_201__0_n_0\,
      I3 => \msg_inferred_i_284__0_n_0\,
      O => \msg_inferred_i_272__0_n_0\
    );
\msg_inferred_i_273__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_201__0_n_0\,
      I1 => \msg_inferred_i_267__0_n_0\,
      O => \msg_inferred_i_273__0_n_0\
    );
\msg_inferred_i_274__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666669669999"
    )
        port map (
      I0 => \msg_inferred_i_171__0_n_0\,
      I1 => \msg_inferred_i_194__0_n_0\,
      I2 => \p_0_in__0\,
      I3 => \^q\(3),
      I4 => \msg_inferred_i_402__0_n_0\,
      I5 => \msg_inferred_i_175__0_n_0\,
      O => \msg_inferred_i_274__0_n_0\
    );
\msg_inferred_i_275__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \msg_inferred_i_378__0_n_0\,
      I1 => \msg_inferred_i_369__0_n_0\,
      I2 => \msg_inferred_i_392__0_n_0\,
      I3 => \msg_inferred_i_391__0_n_0\,
      I4 => \msg_inferred_i_368__0_n_0\,
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_275__0_n_0\
    );
\msg_inferred_i_276__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_176__0_n_0\,
      I1 => \msg_inferred_i_206__0_n_0\,
      I2 => \msg_inferred_i_292__0_n_0\,
      I3 => \msg_inferred_i_198__0_n_0\,
      O => \msg_inferred_i_276__0_n_0\
    );
\msg_inferred_i_277__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_223__0_n_0\,
      I1 => \msg_inferred_i_198__0_n_0\,
      O => \msg_inferred_i_277__0_n_0\
    );
\msg_inferred_i_278__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69FF"
    )
        port map (
      I0 => \msg_inferred_i_347__0_n_0\,
      I1 => \msg_inferred_i_346__0_n_0\,
      I2 => \msg_inferred_i_345__0_n_0\,
      I3 => \p_0_in__0\,
      O => \msg_inferred_i_278__0_n_0\
    );
\msg_inferred_i_279__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_291__0_n_0\,
      I1 => \msg_inferred_i_198__0_n_0\,
      O => \msg_inferred_i_279__0_n_0\
    );
\msg_inferred_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \msg_inferred_i_144__0_n_0\,
      I1 => \msg_inferred_i_145__0_n_0\,
      I2 => \msg_inferred_i_146__0_n_0\,
      I3 => \msg_inferred_i_147__0_n_0\,
      I4 => \msg_inferred_i_148__0_n_0\,
      I5 => \msg_inferred_i_71__0_n_0\,
      O => msg(6)
    );
\msg_inferred_i_280__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_197__0_n_0\,
      I1 => \msg_inferred_i_170__0_n_0\,
      I2 => \msg_inferred_i_202__0_n_0\,
      O => \msg_inferred_i_280__0_n_0\
    );
\msg_inferred_i_281__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
        port map (
      I0 => \msg_inferred_i_415__0_n_0\,
      I1 => \msg_inferred_i_416__0_n_0\,
      I2 => \msg_inferred_i_379__0_n_0\,
      I3 => \msg_inferred_i_364__0_n_0\,
      I4 => msg_4byte05_out(33),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_281__0_n_0\
    );
\msg_inferred_i_282__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_337__0_n_0\,
      I1 => \msg_inferred_i_332__0_n_0\,
      I2 => \msg_inferred_i_396__0_n_0\,
      I3 => \crc_data_i_reg_n_0_[52]\,
      I4 => \^q\(20),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_282__0_n_0\
    );
\msg_inferred_i_283__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_282__0_n_0\,
      I1 => \msg_inferred_i_173__0_n_0\,
      I2 => \msg_inferred_i_176__0_n_0\,
      I3 => \msg_inferred_i_171__0_n_0\,
      O => \msg_inferred_i_283__0_n_0\
    );
\msg_inferred_i_284__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_331__0_n_0\,
      I1 => \msg_inferred_i_333__0_n_0\,
      I2 => \msg_inferred_i_390__0_n_0\,
      I3 => \crc_data_i_reg_n_0_[53]\,
      I4 => \^q\(21),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_284__0_n_0\
    );
\msg_inferred_i_285__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9669FFFF"
    )
        port map (
      I0 => \msg_inferred_i_379__0_n_0\,
      I1 => \msg_inferred_i_378__0_n_0\,
      I2 => \msg_inferred_i_340__0_n_0\,
      I3 => \msg_inferred_i_418__0_n_0\,
      I4 => \p_0_in__0\,
      O => \msg_inferred_i_285__0_n_0\
    );
\msg_inferred_i_286__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_310__0_n_0\,
      I1 => \msg_inferred_i_172__0_n_0\,
      I2 => \msg_inferred_i_209__0_n_0\,
      I3 => \msg_inferred_i_242__0_n_0\,
      O => \msg_inferred_i_286__0_n_0\
    );
\msg_inferred_i_287__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \msg_inferred_i_171__0_n_0\,
      I1 => \msg_inferred_i_194__0_n_0\,
      I2 => \msg_inferred_i_199__0_n_0\,
      I3 => \msg_inferred_i_210__0_n_0\,
      I4 => \msg_inferred_i_197__0_n_0\,
      I5 => \msg_inferred_i_137__0_n_0\,
      O => \msg_inferred_i_287__0_n_0\
    );
\msg_inferred_i_288__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_292__0_n_0\,
      I1 => \msg_inferred_i_209__0_n_0\,
      O => \msg_inferred_i_288__0_n_0\
    );
\msg_inferred_i_289__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_172__0_n_0\,
      I1 => \msg_inferred_i_202__0_n_0\,
      I2 => \msg_inferred_i_223__0_n_0\,
      O => \msg_inferred_i_289__0_n_0\
    );
\msg_inferred_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFEECCFCCCEECC"
    )
        port map (
      I0 => \msg_inferred_i_149__0_n_0\,
      I1 => \msg_inferred_i_150__0_n_0\,
      I2 => \msg_inferred_i_151__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_152__0_n_0\,
      O => msg(5)
    );
\msg_inferred_i_290__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_176__0_n_0\,
      I1 => \msg_inferred_i_194__0_n_0\,
      I2 => \msg_inferred_i_255__0_n_0\,
      I3 => \msg_inferred_i_175__0_n_0\,
      O => \msg_inferred_i_290__0_n_0\
    );
\msg_inferred_i_291__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_358__0_n_0\,
      I1 => \msg_inferred_i_335__0_n_0\,
      I2 => \msg_inferred_i_389__0_n_0\,
      I3 => \crc_data_i_reg_n_0_[38]\,
      I4 => \^q\(6),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_291__0_n_0\
    );
\msg_inferred_i_292__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_368__0_n_0\,
      I1 => \msg_inferred_i_419__0_n_0\,
      I2 => \msg_inferred_i_385__0_n_0\,
      I3 => \crc_data_i_reg_n_0_[35]\,
      I4 => \^q\(3),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_292__0_n_0\
    );
\msg_inferred_i_293__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_173__0_n_0\,
      I1 => \msg_inferred_i_242__0_n_0\,
      I2 => \msg_inferred_i_178__0_n_0\,
      I3 => \msg_inferred_i_211__0_n_0\,
      I4 => \msg_inferred_i_174__0_n_0\,
      I5 => \msg_inferred_i_267__0_n_0\,
      O => \msg_inferred_i_293__0_n_0\
    );
\msg_inferred_i_294__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_255__0_n_0\,
      I1 => \msg_inferred_i_194__0_n_0\,
      I2 => \msg_inferred_i_170__0_n_0\,
      O => \msg_inferred_i_294__0_n_0\
    );
\msg_inferred_i_295__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_242__0_n_0\,
      I1 => \msg_inferred_i_173__0_n_0\,
      I2 => \msg_inferred_i_203__0_n_0\,
      O => \msg_inferred_i_295__0_n_0\
    );
\msg_inferred_i_296__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_172__0_n_0\,
      I1 => \msg_inferred_i_176__0_n_0\,
      O => \msg_inferred_i_296__0_n_0\
    );
\msg_inferred_i_297__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_175__0_n_0\,
      I1 => \msg_inferred_i_255__0_n_0\,
      O => \msg_inferred_i_297__0_n_0\
    );
\msg_inferred_i_298__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_310__0_n_0\,
      I1 => \msg_inferred_i_291__0_n_0\,
      I2 => \msg_inferred_i_176__0_n_0\,
      I3 => \msg_inferred_i_194__0_n_0\,
      I4 => \msg_inferred_i_255__0_n_0\,
      O => \msg_inferred_i_298__0_n_0\
    );
\msg_inferred_i_299__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_201__0_n_0\,
      I1 => \msg_inferred_i_284__0_n_0\,
      I2 => \msg_inferred_i_281__0_n_0\,
      O => \msg_inferred_i_299__0_n_0\
    );
\msg_inferred_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFEECCFCCCEECC"
    )
        port map (
      I0 => \msg_inferred_i_153__0_n_0\,
      I1 => \msg_inferred_i_154__0_n_0\,
      I2 => \msg_inferred_i_155__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_156__0_n_0\,
      O => msg(4)
    );
\msg_inferred_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFAAAABEAAAAAA"
    )
        port map (
      I0 => \msg_inferred_i_37__0_n_0\,
      I1 => \msg_inferred_i_38__0_n_0\,
      I2 => \msg_inferred_i_39__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_40__0_n_0\,
      O => msg(31)
    );
\msg_inferred_i_300__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_254__0_n_0\,
      I1 => \msg_inferred_i_196__0_n_0\,
      I2 => \msg_inferred_i_209__0_n_0\,
      O => \msg_inferred_i_300__0_n_0\
    );
\msg_inferred_i_301__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_209__0_n_0\,
      I1 => \msg_inferred_i_292__0_n_0\,
      I2 => \msg_inferred_i_194__0_n_0\,
      I3 => \msg_inferred_i_172__0_n_0\,
      O => \msg_inferred_i_301__0_n_0\
    );
\msg_inferred_i_302__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_174__0_n_0\,
      I1 => \msg_inferred_i_193__0_n_0\,
      I2 => \msg_inferred_i_281__0_n_0\,
      O => \msg_inferred_i_302__0_n_0\
    );
\msg_inferred_i_303__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_172__0_n_0\,
      I1 => \msg_inferred_i_210__0_n_0\,
      I2 => \msg_inferred_i_247__0_n_0\,
      I3 => \msg_inferred_i_175__0_n_0\,
      I4 => \msg_inferred_i_197__0_n_0\,
      O => \msg_inferred_i_303__0_n_0\
    );
\msg_inferred_i_304__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_178__0_n_0\,
      I1 => \msg_inferred_i_203__0_n_0\,
      O => \msg_inferred_i_304__0_n_0\
    );
\msg_inferred_i_305__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_281__0_n_0\,
      I1 => \msg_inferred_i_202__0_n_0\,
      I2 => \msg_inferred_i_255__0_n_0\,
      I3 => \msg_inferred_i_223__0_n_0\,
      I4 => \msg_inferred_i_210__0_n_0\,
      I5 => \msg_inferred_i_176__0_n_0\,
      O => \msg_inferred_i_305__0_n_0\
    );
\msg_inferred_i_306__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_202__0_n_0\,
      I1 => \msg_inferred_i_208__0_n_0\,
      I2 => \msg_inferred_i_223__0_n_0\,
      I3 => \msg_inferred_i_310__0_n_0\,
      I4 => \msg_inferred_i_281__0_n_0\,
      O => \msg_inferred_i_306__0_n_0\
    );
\msg_inferred_i_307__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_242__0_n_0\,
      I1 => \msg_inferred_i_173__0_n_0\,
      I2 => \msg_inferred_i_282__0_n_0\,
      O => \msg_inferred_i_307__0_n_0\
    );
\msg_inferred_i_308__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_176__0_n_0\,
      I1 => \msg_inferred_i_197__0_n_0\,
      I2 => \msg_inferred_i_194__0_n_0\,
      I3 => \msg_inferred_i_210__0_n_0\,
      I4 => \msg_inferred_i_172__0_n_0\,
      O => \msg_inferred_i_308__0_n_0\
    );
\msg_inferred_i_309__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_172__0_n_0\,
      I1 => \msg_inferred_i_202__0_n_0\,
      I2 => \msg_inferred_i_284__0_n_0\,
      O => \msg_inferred_i_309__0_n_0\
    );
\msg_inferred_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEBBE"
    )
        port map (
      I0 => \msg_inferred_i_157__0_n_0\,
      I1 => \msg_inferred_i_158__0_n_0\,
      I2 => \msg_inferred_i_159__0_n_0\,
      I3 => \msg_inferred_i_160__0_n_0\,
      I4 => \msg_inferred_i_45__0_n_0\,
      I5 => \msg_inferred_i_161__0_n_0\,
      O => msg(3)
    );
\msg_inferred_i_310__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969600FFFF00"
    )
        port map (
      I0 => \msg_inferred_i_347__0_n_0\,
      I1 => \msg_inferred_i_340__0_n_0\,
      I2 => \msg_inferred_i_412__0_n_0\,
      I3 => \crc_data_i_reg_n_0_[32]\,
      I4 => \^q\(0),
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_310__0_n_0\
    );
\msg_inferred_i_311__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_208__0_n_0\,
      I1 => \msg_inferred_i_292__0_n_0\,
      O => \msg_inferred_i_311__0_n_0\
    );
\msg_inferred_i_312__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_211__0_n_0\,
      I1 => \msg_inferred_i_170__0_n_0\,
      I2 => \msg_inferred_i_282__0_n_0\,
      I3 => \msg_inferred_i_291__0_n_0\,
      O => \msg_inferred_i_312__0_n_0\
    );
\msg_inferred_i_313__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006996"
    )
        port map (
      I0 => \msg_inferred_i_172__0_n_0\,
      I1 => \msg_inferred_i_197__0_n_0\,
      I2 => \msg_inferred_i_194__0_n_0\,
      I3 => \msg_inferred_i_174__0_n_0\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_313__0_n_0\
    );
\msg_inferred_i_314__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_174__0_n_0\,
      I1 => \msg_inferred_i_242__0_n_0\,
      O => \msg_inferred_i_314__0_n_0\
    );
\msg_inferred_i_315__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_178__0_n_0\,
      I1 => \msg_inferred_i_170__0_n_0\,
      I2 => \msg_inferred_i_197__0_n_0\,
      I3 => \msg_inferred_i_198__0_n_0\,
      I4 => \msg_inferred_i_255__0_n_0\,
      O => \msg_inferred_i_315__0_n_0\
    );
\msg_inferred_i_316__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_206__0_n_0\,
      I1 => \msg_inferred_i_281__0_n_0\,
      O => \msg_inferred_i_316__0_n_0\
    );
\msg_inferred_i_317__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_208__0_n_0\,
      I1 => \msg_inferred_i_254__0_n_0\,
      O => \msg_inferred_i_317__0_n_0\
    );
\msg_inferred_i_318__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \msg_inferred_i_420__0_n_0\,
      I1 => \p_0_in__0\,
      I2 => \crc_data_i_reg_n_0_[43]\,
      I3 => \^q\(11),
      O => \msg_inferred_i_318__0_n_0\
    );
\msg_inferred_i_319__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[50]\,
      I1 => \^q\(18),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[51]\,
      I4 => \^q\(19),
      O => \msg_inferred_i_319__0_n_0\
    );
\msg_inferred_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFEECCFCCCEECC"
    )
        port map (
      I0 => \msg_inferred_i_162__0_n_0\,
      I1 => \msg_inferred_i_163__0_n_0\,
      I2 => \msg_inferred_i_164__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_165__0_n_0\,
      O => msg(2)
    );
\msg_inferred_i_320__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_382__0_n_0\,
      I1 => \msg_inferred_i_364__0_n_0\,
      I2 => \msg_inferred_i_421__0_n_0\,
      I3 => \msg_inferred_i_422__0_n_0\,
      I4 => \msg_inferred_i_423__0_n_0\,
      I5 => \msg_inferred_i_424__0_n_0\,
      O => \msg_inferred_i_320__0_n_0\
    );
\msg_inferred_i_321__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_337__0_n_0\,
      I1 => \msg_inferred_i_425__0_n_0\,
      I2 => \msg_inferred_i_426__0_n_0\,
      I3 => \msg_inferred_i_427__0_n_0\,
      I4 => \msg_inferred_i_428__0_n_0\,
      I5 => \msg_inferred_i_429__0_n_0\,
      O => \msg_inferred_i_321__0_n_0\
    );
\msg_inferred_i_322__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => \^q\(20),
      I1 => \crc_data_i_reg_n_0_[52]\,
      I2 => \p_0_in__0\,
      I3 => \^q\(6),
      I4 => \crc_data_i_reg_n_0_[38]\,
      I5 => \msg_inferred_i_399__0_n_0\,
      O => \msg_inferred_i_322__0_n_0\
    );
\msg_inferred_i_323__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => p_0_in4_in(30),
      I1 => \^q\(30),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[40]\,
      I4 => \^q\(8),
      O => \msg_inferred_i_323__0_n_0\
    );
\msg_inferred_i_324__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in4_in(28),
      I1 => \^q\(28),
      O => msg_4byte05_out(60)
    );
\msg_inferred_i_325__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[32]\,
      I1 => \^q\(0),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[35]\,
      I4 => \^q\(3),
      O => \msg_inferred_i_325__0_n_0\
    );
\msg_inferred_i_326__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699696699669"
    )
        port map (
      I0 => \msg_inferred_i_340__0_n_0\,
      I1 => \msg_inferred_i_430__0_n_0\,
      I2 => \msg_inferred_i_399__0_n_0\,
      I3 => \msg_inferred_i_427__0_n_0\,
      I4 => \crc_data_i_reg_n_0_[26]\,
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_326__0_n_0\
    );
\msg_inferred_i_327__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96F069F069F096F0"
    )
        port map (
      I0 => \^q\(26),
      I1 => p_0_in4_in(26),
      I2 => \msg_inferred_i_431__0_n_0\,
      I3 => \p_0_in__0\,
      I4 => \crc_data_i_reg_n_0_[36]\,
      I5 => \^q\(4),
      O => \msg_inferred_i_327__0_n_0\
    );
\msg_inferred_i_328__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \msg_inferred_i_319__0_n_0\,
      I1 => \p_0_in__0\,
      I2 => p_0_in4_in(31),
      I3 => \^q\(31),
      O => \msg_inferred_i_328__0_n_0\
    );
\msg_inferred_i_329__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in4_in(26),
      I1 => \^q\(26),
      O => msg_4byte05_out(58)
    );
\msg_inferred_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFEEEEFEEEEEEE"
    )
        port map (
      I0 => \msg_inferred_i_166__0_n_0\,
      I1 => \msg_inferred_i_167__0_n_0\,
      I2 => \msg_inferred_i_168__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_169__0_n_0\,
      O => msg(1)
    );
\msg_inferred_i_330__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_432__0_n_0\,
      I1 => \msg_inferred_i_420__0_n_0\,
      I2 => \msg_inferred_i_433__0_n_0\,
      I3 => \msg_inferred_i_434__0_n_0\,
      I4 => \msg_inferred_i_435__0_n_0\,
      I5 => \msg_inferred_i_429__0_n_0\,
      O => \msg_inferred_i_330__0_n_0\
    );
\msg_inferred_i_331__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[54]\,
      I1 => \^q\(22),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[49]\,
      I4 => \^q\(17),
      O => \msg_inferred_i_331__0_n_0\
    );
\msg_inferred_i_332__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => \^q\(4),
      I1 => \crc_data_i_reg_n_0_[36]\,
      I2 => \p_0_in__0\,
      I3 => \^q\(12),
      I4 => \crc_data_i_reg_n_0_[44]\,
      I5 => \msg_inferred_i_323__0_n_0\,
      O => \msg_inferred_i_332__0_n_0\
    );
\msg_inferred_i_333__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[45]\,
      I1 => \^q\(13),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[37]\,
      I4 => \^q\(5),
      O => \msg_inferred_i_333__0_n_0\
    );
\msg_inferred_i_334__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[48]\,
      I1 => \^q\(16),
      O => msg_4byte05_out(48)
    );
\msg_inferred_i_335__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => p_0_in4_in(29),
      I1 => \^q\(29),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[43]\,
      I4 => \^q\(11),
      O => \msg_inferred_i_335__0_n_0\
    );
\msg_inferred_i_336__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_392__0_n_0\,
      I1 => \msg_inferred_i_436__0_n_0\,
      I2 => \msg_inferred_i_319__0_n_0\,
      I3 => \msg_inferred_i_437__0_n_0\,
      I4 => \msg_inferred_i_438__0_n_0\,
      O => \msg_inferred_i_336__0_n_0\
    );
\msg_inferred_i_337__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[53]\,
      I1 => \^q\(21),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(28),
      I4 => \^q\(28),
      O => \msg_inferred_i_337__0_n_0\
    );
\msg_inferred_i_338__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in4_in(25),
      I1 => \^q\(25),
      O => msg_4byte05_out(57)
    );
\msg_inferred_i_339__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B4BB44BB4B44B"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[30]\,
      I1 => \p_0_in__0\,
      I2 => \msg_inferred_i_420__0_n_0\,
      I3 => \msg_inferred_i_422__0_n_0\,
      I4 => \msg_inferred_i_439__0_n_0\,
      I5 => \msg_inferred_i_440__0_n_0\,
      O => \msg_inferred_i_339__0_n_0\
    );
\msg_inferred_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_170__0_n_0\,
      I1 => \msg_inferred_i_171__0_n_0\,
      I2 => \msg_inferred_i_172__0_n_0\,
      I3 => \msg_inferred_i_173__0_n_0\,
      I4 => \msg_inferred_i_174__0_n_0\,
      O => \msg_inferred_i_33__0_n_0\
    );
\msg_inferred_i_340__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[42]\,
      I1 => \^q\(10),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(28),
      I4 => \^q\(28),
      O => \msg_inferred_i_340__0_n_0\
    );
\msg_inferred_i_341__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in4_in(30),
      I1 => \^q\(30),
      O => msg_4byte05_out(62)
    );
\msg_inferred_i_342__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => p_0_in4_in(30),
      I1 => \^q\(30),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[50]\,
      I4 => \^q\(18),
      O => \msg_inferred_i_342__0_n_0\
    );
\msg_inferred_i_343__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96F069F069F096F0"
    )
        port map (
      I0 => \^q\(20),
      I1 => \crc_data_i_reg_n_0_[52]\,
      I2 => \msg_inferred_i_422__0_n_0\,
      I3 => \p_0_in__0\,
      I4 => \crc_data_i_reg_n_0_[48]\,
      I5 => \^q\(16),
      O => \msg_inferred_i_343__0_n_0\
    );
\msg_inferred_i_344__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669966969"
    )
        port map (
      I0 => \msg_inferred_i_346__0_n_0\,
      I1 => \msg_inferred_i_383__0_n_0\,
      I2 => \msg_inferred_i_340__0_n_0\,
      I3 => \crc_data_i_reg_n_0_[24]\,
      I4 => \p_0_in__0\,
      I5 => \msg_inferred_i_379__0_n_0\,
      O => \msg_inferred_i_344__0_n_0\
    );
\msg_inferred_i_345__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_441__0_n_0\,
      I1 => \msg_inferred_i_333__0_n_0\,
      I2 => \msg_inferred_i_434__0_n_0\,
      I3 => \msg_inferred_i_442__0_n_0\,
      I4 => \msg_inferred_i_397__0_n_0\,
      I5 => \msg_inferred_i_443__0_n_0\,
      O => \msg_inferred_i_345__0_n_0\
    );
\msg_inferred_i_346__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[46]\,
      I1 => \^q\(14),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[34]\,
      I4 => \^q\(2),
      O => \msg_inferred_i_346__0_n_0\
    );
\msg_inferred_i_347__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669999969966666"
    )
        port map (
      I0 => \msg_inferred_i_429__0_n_0\,
      I1 => \msg_inferred_i_364__0_n_0\,
      I2 => \^q\(31),
      I3 => p_0_in4_in(31),
      I4 => \p_0_in__0\,
      I5 => \msg_inferred_i_444__0_n_0\,
      O => \msg_inferred_i_347__0_n_0\
    );
\msg_inferred_i_348__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \msg_inferred_i_369__0_n_0\,
      I1 => \msg_inferred_i_379__0_n_0\,
      I2 => \msg_inferred_i_352__0_n_0\,
      I3 => \msg_inferred_i_367__0_n_0\,
      I4 => \msg_inferred_i_354__0_n_0\,
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_348__0_n_0\
    );
\msg_inferred_i_349__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \msg_inferred_i_333__0_n_0\,
      I1 => \p_0_in__0\,
      I2 => \crc_data_i_reg_n_0_[33]\,
      I3 => \^q\(1),
      O => \msg_inferred_i_349__0_n_0\
    );
\msg_inferred_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_175__0_n_0\,
      I1 => \msg_inferred_i_176__0_n_0\,
      O => \msg_inferred_i_34__0_n_0\
    );
\msg_inferred_i_350__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_445__0_n_0\,
      I1 => \msg_inferred_i_378__0_n_0\,
      I2 => \msg_inferred_i_446__0_n_0\,
      I3 => \msg_inferred_i_426__0_n_0\,
      I4 => \msg_inferred_i_431__0_n_0\,
      I5 => \msg_inferred_i_444__0_n_0\,
      O => \msg_inferred_i_350__0_n_0\
    );
\msg_inferred_i_351__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B4BB44BB4B44B"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[31]\,
      I1 => \p_0_in__0\,
      I2 => \msg_inferred_i_323__0_n_0\,
      I3 => \msg_inferred_i_397__0_n_0\,
      I4 => \msg_inferred_i_447__0_n_0\,
      I5 => \msg_inferred_i_448__0_n_0\,
      O => \msg_inferred_i_351__0_n_0\
    );
\msg_inferred_i_352__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => \^q\(31),
      I1 => p_0_in4_in(31),
      I2 => \p_0_in__0\,
      I3 => \^q\(9),
      I4 => \crc_data_i_reg_n_0_[41]\,
      I5 => \msg_inferred_i_422__0_n_0\,
      O => \msg_inferred_i_352__0_n_0\
    );
\msg_inferred_i_353__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96F069F069F096F0"
    )
        port map (
      I0 => \^q\(11),
      I1 => \crc_data_i_reg_n_0_[43]\,
      I2 => \msg_inferred_i_420__0_n_0\,
      I3 => \p_0_in__0\,
      I4 => p_0_in4_in(25),
      I5 => \^q\(25),
      O => \msg_inferred_i_353__0_n_0\
    );
\msg_inferred_i_354__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => \^q\(20),
      I1 => \crc_data_i_reg_n_0_[52]\,
      I2 => \p_0_in__0\,
      I3 => \^q\(6),
      I4 => \crc_data_i_reg_n_0_[38]\,
      I5 => \msg_inferred_i_434__0_n_0\,
      O => \msg_inferred_i_354__0_n_0\
    );
\msg_inferred_i_355__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_420__0_n_0\,
      I1 => \msg_inferred_i_383__0_n_0\,
      I2 => \msg_inferred_i_340__0_n_0\,
      I3 => \msg_inferred_i_449__0_n_0\,
      O => \msg_inferred_i_355__0_n_0\
    );
\msg_inferred_i_356__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[37]\,
      I1 => \^q\(5),
      O => msg_4byte05_out(37)
    );
\msg_inferred_i_357__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96696996C3C3C3C3"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[27]\,
      I1 => \msg_inferred_i_450__0_n_0\,
      I2 => \msg_inferred_i_434__0_n_0\,
      I3 => \^q\(1),
      I4 => \crc_data_i_reg_n_0_[33]\,
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_357__0_n_0\
    );
\msg_inferred_i_358__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => \^q\(21),
      I1 => \crc_data_i_reg_n_0_[53]\,
      I2 => \p_0_in__0\,
      I3 => \^q\(7),
      I4 => \crc_data_i_reg_n_0_[39]\,
      I5 => \msg_inferred_i_428__0_n_0\,
      O => \msg_inferred_i_358__0_n_0\
    );
\msg_inferred_i_359__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in4_in(27),
      I1 => \^q\(27),
      O => msg_4byte05_out(59)
    );
\msg_inferred_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_177__0_n_0\,
      I1 => \msg_inferred_i_178__0_n_0\,
      I2 => \msg_inferred_i_179__0_n_0\,
      I3 => \msg_inferred_i_180__0_n_0\,
      I4 => \msg_inferred_i_181__0_n_0\,
      I5 => \msg_inferred_i_182__0_n_0\,
      O => \msg_inferred_i_35__0_n_0\
    );
\msg_inferred_i_360__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_392__0_n_0\,
      I1 => \msg_inferred_i_378__0_n_0\,
      I2 => \msg_inferred_i_323__0_n_0\,
      I3 => \msg_inferred_i_427__0_n_0\,
      I4 => \msg_inferred_i_446__0_n_0\,
      I5 => \msg_inferred_i_451__0_n_0\,
      O => \msg_inferred_i_360__0_n_0\
    );
\msg_inferred_i_361__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_420__0_n_0\,
      I1 => \msg_inferred_i_399__0_n_0\,
      I2 => \msg_inferred_i_428__0_n_0\,
      I3 => \msg_inferred_i_426__0_n_0\,
      I4 => \msg_inferred_i_452__0_n_0\,
      O => \msg_inferred_i_361__0_n_0\
    );
\msg_inferred_i_362__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => \^q\(21),
      I1 => \crc_data_i_reg_n_0_[53]\,
      I2 => \p_0_in__0\,
      I3 => \^q\(7),
      I4 => \crc_data_i_reg_n_0_[39]\,
      I5 => \msg_inferred_i_340__0_n_0\,
      O => \msg_inferred_i_362__0_n_0\
    );
\msg_inferred_i_363__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96AA69AA69AA96AA"
    )
        port map (
      I0 => \msg_inferred_i_442__0_n_0\,
      I1 => \^q\(15),
      I2 => \crc_data_i_reg_n_0_[47]\,
      I3 => \p_0_in__0\,
      I4 => \crc_data_i_reg_n_0_[40]\,
      I5 => \^q\(8),
      O => \msg_inferred_i_363__0_n_0\
    );
\msg_inferred_i_364__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[48]\,
      I1 => \^q\(16),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[32]\,
      I4 => \^q\(0),
      O => \msg_inferred_i_364__0_n_0\
    );
\msg_inferred_i_365__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_453__0_n_0\,
      I1 => \msg_inferred_i_437__0_n_0\,
      I2 => \msg_inferred_i_444__0_n_0\,
      I3 => \msg_inferred_i_422__0_n_0\,
      I4 => \msg_inferred_i_439__0_n_0\,
      I5 => \msg_inferred_i_431__0_n_0\,
      O => \msg_inferred_i_365__0_n_0\
    );
\msg_inferred_i_366__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[49]\,
      I1 => \^q\(17),
      O => msg_4byte05_out(49)
    );
\msg_inferred_i_367__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96AA69AA69AA96AA"
    )
        port map (
      I0 => \msg_inferred_i_454__0_n_0\,
      I1 => \^q\(15),
      I2 => \crc_data_i_reg_n_0_[47]\,
      I3 => \p_0_in__0\,
      I4 => \^q\(29),
      I5 => p_0_in4_in(29),
      O => \msg_inferred_i_367__0_n_0\
    );
\msg_inferred_i_368__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669969696"
    )
        port map (
      I0 => \msg_inferred_i_379__0_n_0\,
      I1 => \msg_inferred_i_422__0_n_0\,
      I2 => \msg_inferred_i_444__0_n_0\,
      I3 => \p_0_in__0\,
      I4 => p_0_in4_in(31),
      I5 => \^q\(31),
      O => \msg_inferred_i_368__0_n_0\
    );
\msg_inferred_i_369__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \crc_data_i_reg_n_0_[32]\,
      I2 => \p_0_in__0\,
      I3 => \^q\(16),
      I4 => \crc_data_i_reg_n_0_[48]\,
      I5 => \msg_inferred_i_429__0_n_0\,
      O => \msg_inferred_i_369__0_n_0\
    );
\msg_inferred_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_183__0_n_0\,
      I1 => \msg_inferred_i_184__0_n_0\,
      I2 => \msg_inferred_i_185__0_n_0\,
      I3 => \msg_inferred_i_186__0_n_0\,
      I4 => \msg_inferred_i_187__0_n_0\,
      I5 => \msg_inferred_i_188__0_n_0\,
      O => \msg_inferred_i_36__0_n_0\
    );
\msg_inferred_i_370__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[55]\,
      I1 => \^q\(23),
      O => msg_4byte05_out(55)
    );
\msg_inferred_i_371__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_340__0_n_0\,
      I1 => \msg_inferred_i_399__0_n_0\,
      I2 => \msg_inferred_i_455__0_n_0\,
      I3 => \msg_inferred_i_442__0_n_0\,
      I4 => \msg_inferred_i_456__0_n_0\,
      O => \msg_inferred_i_371__0_n_0\
    );
\msg_inferred_i_372__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \msg_inferred_i_346__0_n_0\,
      I1 => \p_0_in__0\,
      I2 => \crc_data_i_reg_n_0_[39]\,
      I3 => \^q\(7),
      O => \msg_inferred_i_372__0_n_0\
    );
\msg_inferred_i_373__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[45]\,
      I1 => \^q\(13),
      O => msg_4byte05_out(45)
    );
\msg_inferred_i_374__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69FF"
    )
        port map (
      I0 => \msg_inferred_i_320__0_n_0\,
      I1 => \msg_inferred_i_319__0_n_0\,
      I2 => \msg_inferred_i_318__0_n_0\,
      I3 => \p_0_in__0\,
      O => \msg_inferred_i_374__0_n_0\
    );
\msg_inferred_i_375__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \msg_inferred_i_327__0_n_0\,
      I1 => \msg_inferred_i_335__0_n_0\,
      I2 => \msg_inferred_i_386__0_n_0\,
      I3 => \msg_inferred_i_385__0_n_0\,
      I4 => \msg_inferred_i_354__0_n_0\,
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_375__0_n_0\
    );
\msg_inferred_i_376__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[39]\,
      I1 => \^q\(7),
      O => msg_4byte05_out(39)
    );
\msg_inferred_i_377__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_340__0_n_0\,
      I1 => \msg_inferred_i_457__0_n_0\,
      I2 => \msg_inferred_i_458__0_n_0\,
      I3 => \msg_inferred_i_431__0_n_0\,
      I4 => \msg_inferred_i_437__0_n_0\,
      I5 => \msg_inferred_i_325__0_n_0\,
      O => \msg_inferred_i_377__0_n_0\
    );
\msg_inferred_i_378__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[44]\,
      I1 => \^q\(12),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[36]\,
      I4 => \^q\(4),
      O => \msg_inferred_i_378__0_n_0\
    );
\msg_inferred_i_379__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[49]\,
      I1 => \^q\(17),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[33]\,
      I4 => \^q\(1),
      O => \msg_inferred_i_379__0_n_0\
    );
\msg_inferred_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAEAA"
    )
        port map (
      I0 => \msg_inferred_i_189__0_n_0\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \msg_inferred_i_190__0_n_0\,
      I4 => \msg_inferred_i_73__0_n_0\,
      O => \msg_inferred_i_37__0_n_0\
    );
\msg_inferred_i_380__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_430__0_n_0\,
      I1 => \msg_inferred_i_378__0_n_0\,
      I2 => \msg_inferred_i_323__0_n_0\,
      I3 => \msg_inferred_i_459__0_n_0\,
      I4 => \msg_inferred_i_392__0_n_0\,
      I5 => \msg_inferred_i_433__0_n_0\,
      O => \msg_inferred_i_380__0_n_0\
    );
\msg_inferred_i_381__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_399__0_n_0\,
      I1 => \msg_inferred_i_455__0_n_0\,
      I2 => \msg_inferred_i_397__0_n_0\,
      I3 => \msg_inferred_i_442__0_n_0\,
      I4 => \msg_inferred_i_443__0_n_0\,
      I5 => \msg_inferred_i_460__0_n_0\,
      O => \msg_inferred_i_381__0_n_0\
    );
\msg_inferred_i_382__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[55]\,
      I1 => \^q\(23),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(26),
      I4 => \^q\(26),
      O => \msg_inferred_i_382__0_n_0\
    );
\msg_inferred_i_383__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[39]\,
      I1 => \^q\(7),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[53]\,
      I4 => \^q\(21),
      O => \msg_inferred_i_383__0_n_0\
    );
\msg_inferred_i_384__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in4_in(29),
      I1 => \^q\(29),
      O => msg_4byte05_out(61)
    );
\msg_inferred_i_385__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669999969966666"
    )
        port map (
      I0 => \msg_inferred_i_461__0_n_0\,
      I1 => \msg_inferred_i_346__0_n_0\,
      I2 => \^q\(8),
      I3 => \crc_data_i_reg_n_0_[40]\,
      I4 => \p_0_in__0\,
      I5 => \msg_inferred_i_392__0_n_0\,
      O => \msg_inferred_i_385__0_n_0\
    );
\msg_inferred_i_386__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F7F7F8F"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \crc_data_i_reg_n_0_[14]\,
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[49]\,
      I4 => \^q\(17),
      O => \msg_inferred_i_386__0_n_0\
    );
\msg_inferred_i_387__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695596AA"
    )
        port map (
      I0 => \msg_inferred_i_335__0_n_0\,
      I1 => \^q\(4),
      I2 => \crc_data_i_reg_n_0_[36]\,
      I3 => \p_0_in__0\,
      I4 => \msg_inferred_i_382__0_n_0\,
      O => \msg_inferred_i_387__0_n_0\
    );
\msg_inferred_i_388__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[46]\,
      I1 => \^q\(14),
      O => msg_4byte05_out(46)
    );
\msg_inferred_i_389__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_346__0_n_0\,
      I1 => \msg_inferred_i_430__0_n_0\,
      I2 => \msg_inferred_i_399__0_n_0\,
      I3 => \msg_inferred_i_462__0_n_0\,
      I4 => \msg_inferred_i_323__0_n_0\,
      I5 => \msg_inferred_i_463__0_n_0\,
      O => \msg_inferred_i_389__0_n_0\
    );
\msg_inferred_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_191__0_n_0\,
      I1 => \msg_inferred_i_192__0_n_0\,
      I2 => \msg_inferred_i_193__0_n_0\,
      I3 => \msg_inferred_i_194__0_n_0\,
      I4 => \msg_inferred_i_195__0_n_0\,
      I5 => \msg_inferred_i_196__0_n_0\,
      O => \msg_inferred_i_38__0_n_0\
    );
\msg_inferred_i_390__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_420__0_n_0\,
      I1 => \msg_inferred_i_423__0_n_0\,
      I2 => \msg_inferred_i_422__0_n_0\,
      I3 => \msg_inferred_i_429__0_n_0\,
      I4 => \msg_inferred_i_446__0_n_0\,
      I5 => \msg_inferred_i_464__0_n_0\,
      O => \msg_inferred_i_390__0_n_0\
    );
\msg_inferred_i_391__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_439__0_n_0\,
      I1 => \msg_inferred_i_397__0_n_0\,
      I2 => \msg_inferred_i_427__0_n_0\,
      I3 => \msg_inferred_i_465__0_n_0\,
      I4 => \msg_inferred_i_466__0_n_0\,
      O => \msg_inferred_i_391__0_n_0\
    );
\msg_inferred_i_392__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[47]\,
      I1 => \^q\(15),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[35]\,
      I4 => \^q\(3),
      O => \msg_inferred_i_392__0_n_0\
    );
\msg_inferred_i_393__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695596AA"
    )
        port map (
      I0 => \msg_inferred_i_378__0_n_0\,
      I1 => \^q\(26),
      I2 => p_0_in4_in(26),
      I3 => \p_0_in__0\,
      I4 => \msg_inferred_i_364__0_n_0\,
      O => \msg_inferred_i_393__0_n_0\
    );
\msg_inferred_i_394__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[43]\,
      I1 => \^q\(11),
      O => msg_4byte05_out(43)
    );
\msg_inferred_i_395__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \msg_inferred_i_467__0_n_0\,
      I1 => \msg_inferred_i_449__0_n_0\,
      I2 => \msg_inferred_i_362__0_n_0\,
      I3 => \msg_inferred_i_420__0_n_0\,
      I4 => \msg_inferred_i_354__0_n_0\,
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_395__0_n_0\
    );
\msg_inferred_i_396__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_468__0_n_0\,
      I1 => \msg_inferred_i_382__0_n_0\,
      I2 => \msg_inferred_i_469__0_n_0\,
      I3 => \msg_inferred_i_470__0_n_0\,
      I4 => \msg_inferred_i_471__0_n_0\,
      I5 => \msg_inferred_i_444__0_n_0\,
      O => \msg_inferred_i_396__0_n_0\
    );
\msg_inferred_i_397__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(28),
      I1 => p_0_in4_in(28),
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_397__0_n_0\
    );
\msg_inferred_i_398__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \msg_inferred_i_380__0_n_0\,
      I1 => \msg_inferred_i_328__0_n_0\,
      I2 => \^q\(25),
      I3 => p_0_in4_in(25),
      I4 => \msg_inferred_i_318__0_n_0\,
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_398__0_n_0\
    );
\msg_inferred_i_399__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[54]\,
      I1 => \^q\(22),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(25),
      I4 => \^q\(25),
      O => \msg_inferred_i_399__0_n_0\
    );
\msg_inferred_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_197__0_n_0\,
      I1 => \msg_inferred_i_198__0_n_0\,
      O => \msg_inferred_i_39__0_n_0\
    );
\msg_inferred_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEBBE"
    )
        port map (
      I0 => \msg_inferred_i_41__0_n_0\,
      I1 => \msg_inferred_i_42__0_n_0\,
      I2 => \msg_inferred_i_43__0_n_0\,
      I3 => \msg_inferred_i_44__0_n_0\,
      I4 => \msg_inferred_i_45__0_n_0\,
      I5 => \msg_inferred_i_46__0_n_0\,
      O => msg(30)
    );
\msg_inferred_i_400__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF1FFF1FFFE0FF"
    )
        port map (
      I0 => \data_width_reg_n_0_[0]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \crc_data_i_reg_n_0_[19]\,
      I3 => \p_0_in__0\,
      I4 => \crc_data_i_reg_n_0_[39]\,
      I5 => \^q\(7),
      O => \msg_inferred_i_400__0_n_0\
    );
\msg_inferred_i_401__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969699966969666"
    )
        port map (
      I0 => \msg_inferred_i_399__0_n_0\,
      I1 => \msg_inferred_i_420__0_n_0\,
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[43]\,
      I4 => \^q\(11),
      I5 => \msg_inferred_i_400__0_n_0\,
      O => \msg_inferred_i_401__0_n_0\
    );
\msg_inferred_i_402__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \msg_inferred_i_385__0_n_0\,
      I1 => \msg_inferred_i_472__0_n_0\,
      I2 => \msg_inferred_i_470__0_n_0\,
      I3 => \msg_inferred_i_473__0_n_0\,
      I4 => \msg_inferred_i_368__0_n_0\,
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_402__0_n_0\
    );
\msg_inferred_i_403__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9696FF00"
    )
        port map (
      I0 => \msg_inferred_i_362__0_n_0\,
      I1 => \msg_inferred_i_410__0_n_0\,
      I2 => \msg_inferred_i_411__0_n_0\,
      I3 => \^q\(18),
      I4 => \p_0_in__0\,
      O => \msg__0\(18)
    );
\msg_inferred_i_404__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_379__0_n_0\,
      I1 => \msg_inferred_i_410__0_n_0\,
      I2 => \msg_inferred_i_474__0_n_0\,
      I3 => \msg_inferred_i_446__0_n_0\,
      I4 => \msg_inferred_i_323__0_n_0\,
      I5 => \msg_inferred_i_475__0_n_0\,
      O => \msg_inferred_i_404__0_n_0\
    );
\msg_inferred_i_405__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \msg_inferred_i_322__0_n_0\,
      I1 => \msg_inferred_i_349__0_n_0\,
      I2 => \msg_inferred_i_476__0_n_0\,
      I3 => \msg_inferred_i_477__0_n_0\,
      I4 => \msg_inferred_i_342__0_n_0\,
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_405__0_n_0\
    );
\msg_inferred_i_406__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \msg_inferred_i_350__0_n_0\,
      I1 => \msg_inferred_i_318__0_n_0\,
      I2 => \^q\(1),
      I3 => \crc_data_i_reg_n_0_[33]\,
      I4 => \msg_inferred_i_333__0_n_0\,
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_406__0_n_0\
    );
\msg_inferred_i_407__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \msg_inferred_i_364__0_n_0\,
      I1 => \msg_inferred_i_379__0_n_0\,
      I2 => \msg_inferred_i_478__0_n_0\,
      I3 => \msg_inferred_i_410__0_n_0\,
      I4 => \msg_inferred_i_415__0_n_0\,
      I5 => \p_0_in__0\,
      O => \msg_inferred_i_407__0_n_0\
    );
\msg_inferred_i_408__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96AA6955695596AA"
    )
        port map (
      I0 => \msg_inferred_i_429__0_n_0\,
      I1 => \^q\(21),
      I2 => \crc_data_i_reg_n_0_[53]\,
      I3 => \p_0_in__0\,
      I4 => \msg_inferred_i_434__0_n_0\,
      I5 => \msg_inferred_i_433__0_n_0\,
      O => \msg_inferred_i_408__0_n_0\
    );
\msg_inferred_i_409__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55599999"
    )
        port map (
      I0 => \msg_inferred_i_420__0_n_0\,
      I1 => \p_0_in__0\,
      I2 => \data_width_reg_n_0_[0]\,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => \crc_data_i_reg_n_0_[16]\,
      O => \msg_inferred_i_409__0_n_0\
    );
\msg_inferred_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_199__0_n_0\,
      I1 => \msg_inferred_i_200__0_n_0\,
      I2 => \msg_inferred_i_201__0_n_0\,
      I3 => \msg_inferred_i_194__0_n_0\,
      I4 => \msg_inferred_i_202__0_n_0\,
      I5 => \msg_inferred_i_203__0_n_0\,
      O => \msg_inferred_i_40__0_n_0\
    );
\msg_inferred_i_410__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[38]\,
      I1 => \^q\(6),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(24),
      I4 => \^q\(24),
      O => \msg_inferred_i_410__0_n_0\
    );
\msg_inferred_i_411__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_382__0_n_0\,
      I1 => \msg_inferred_i_346__0_n_0\,
      I2 => \msg_inferred_i_447__0_n_0\,
      I3 => \msg_inferred_i_434__0_n_0\,
      I4 => \msg_inferred_i_479__0_n_0\,
      O => \msg_inferred_i_411__0_n_0\
    );
\msg_inferred_i_412__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_480__0_n_0\,
      I1 => \msg_inferred_i_420__0_n_0\,
      I2 => \msg_inferred_i_455__0_n_0\,
      I3 => \msg_inferred_i_470__0_n_0\,
      I4 => \msg_inferred_i_481__0_n_0\,
      I5 => \msg_inferred_i_482__0_n_0\,
      O => \msg_inferred_i_412__0_n_0\
    );
\msg_inferred_i_413__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_342__0_n_0\,
      I1 => \msg_inferred_i_483__0_n_0\,
      I2 => \msg_inferred_i_447__0_n_0\,
      I3 => \msg_inferred_i_426__0_n_0\,
      I4 => \msg_inferred_i_333__0_n_0\,
      I5 => \msg_inferred_i_435__0_n_0\,
      O => \msg_inferred_i_413__0_n_0\
    );
\msg_inferred_i_414__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[44]\,
      I1 => \^q\(12),
      O => msg_4byte05_out(44)
    );
\msg_inferred_i_415__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F6F6F6F6F6F"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[39]\,
      I1 => \^q\(7),
      I2 => \p_0_in__0\,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \crc_data_i_reg_n_0_[1]\,
      O => \msg_inferred_i_415__0_n_0\
    );
\msg_inferred_i_416__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_410__0_n_0\,
      I1 => \msg_inferred_i_422__0_n_0\,
      I2 => \msg_inferred_i_397__0_n_0\,
      I3 => \msg_inferred_i_484__0_n_0\,
      I4 => \msg_inferred_i_474__0_n_0\,
      I5 => \msg_inferred_i_444__0_n_0\,
      O => \msg_inferred_i_416__0_n_0\
    );
\msg_inferred_i_417__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[33]\,
      I1 => \^q\(1),
      O => msg_4byte05_out(33)
    );
\msg_inferred_i_418__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_325__0_n_0\,
      I1 => \msg_inferred_i_437__0_n_0\,
      I2 => \msg_inferred_i_431__0_n_0\,
      I3 => \msg_inferred_i_485__0_n_0\,
      I4 => \msg_inferred_i_436__0_n_0\,
      I5 => \msg_inferred_i_457__0_n_0\,
      O => \msg_inferred_i_418__0_n_0\
    );
\msg_inferred_i_419__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF7F007F0080FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[3]\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \p_0_in__0\,
      I4 => \msg_inferred_i_319__0_n_0\,
      I5 => \msg_inferred_i_486__0_n_0\,
      O => \msg_inferred_i_419__0_n_0\
    );
\msg_inferred_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02020E020E0E02"
    )
        port map (
      I0 => \msg_inferred_i_204__0_n_0\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \msg_inferred_i_185__0_n_0\,
      I4 => \msg_inferred_i_205__0_n_0\,
      I5 => \msg_inferred_i_183__0_n_0\,
      O => \msg_inferred_i_41__0_n_0\
    );
\msg_inferred_i_420__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => p_0_in4_in(29),
      I1 => \^q\(29),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(24),
      I4 => \^q\(24),
      O => \msg_inferred_i_420__0_n_0\
    );
\msg_inferred_i_421__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[46]\,
      I1 => \^q\(14),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[44]\,
      I4 => \^q\(12),
      O => \msg_inferred_i_421__0_n_0\
    );
\msg_inferred_i_422__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(27),
      I1 => p_0_in4_in(27),
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_422__0_n_0\
    );
\msg_inferred_i_423__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[41]\,
      I1 => \^q\(9),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(31),
      I4 => \^q\(31),
      O => \msg_inferred_i_423__0_n_0\
    );
\msg_inferred_i_424__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[22]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \data_width_reg_n_0_[0]\,
      I3 => \p_0_in__0\,
      O => \msg_inferred_i_424__0_n_0\
    );
\msg_inferred_i_425__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => p_0_in4_in(27),
      I1 => \^q\(27),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[44]\,
      I4 => \^q\(12),
      O => \msg_inferred_i_425__0_n_0\
    );
\msg_inferred_i_426__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(2),
      I1 => \crc_data_i_reg_n_0_[34]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_426__0_n_0\
    );
\msg_inferred_i_427__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(24),
      I1 => p_0_in4_in(24),
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_427__0_n_0\
    );
\msg_inferred_i_428__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(5),
      I1 => \crc_data_i_reg_n_0_[37]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_428__0_n_0\
    );
\msg_inferred_i_429__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(26),
      I1 => p_0_in4_in(26),
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_429__0_n_0\
    );
\msg_inferred_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_206__0_n_0\,
      I1 => \msg_inferred_i_207__0_n_0\,
      I2 => \msg_inferred_i_208__0_n_0\,
      I3 => \msg_inferred_i_209__0_n_0\,
      I4 => \msg_inferred_i_175__0_n_0\,
      I5 => \msg_inferred_i_210__0_n_0\,
      O => \msg_inferred_i_42__0_n_0\
    );
\msg_inferred_i_430__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[38]\,
      I1 => \^q\(6),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[52]\,
      I4 => \^q\(20),
      O => \msg_inferred_i_430__0_n_0\
    );
\msg_inferred_i_431__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(23),
      I1 => \crc_data_i_reg_n_0_[55]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_431__0_n_0\
    );
\msg_inferred_i_432__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[16]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \data_width_reg_n_0_[0]\,
      I3 => \p_0_in__0\,
      O => \msg_inferred_i_432__0_n_0\
    );
\msg_inferred_i_433__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(0),
      I1 => \crc_data_i_reg_n_0_[32]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_433__0_n_0\
    );
\msg_inferred_i_434__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(19),
      I1 => \crc_data_i_reg_n_0_[51]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_434__0_n_0\
    );
\msg_inferred_i_435__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(21),
      I1 => \crc_data_i_reg_n_0_[53]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_435__0_n_0\
    );
\msg_inferred_i_436__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(8),
      I1 => \crc_data_i_reg_n_0_[40]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_436__0_n_0\
    );
\msg_inferred_i_437__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(31),
      I1 => p_0_in4_in(31),
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_437__0_n_0\
    );
\msg_inferred_i_438__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B77B"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[25]\,
      I1 => \p_0_in__0\,
      I2 => \crc_data_i_reg_n_0_[34]\,
      I3 => \^q\(2),
      O => \msg_inferred_i_438__0_n_0\
    );
\msg_inferred_i_439__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(14),
      I1 => \crc_data_i_reg_n_0_[46]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_439__0_n_0\
    );
\msg_inferred_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_170__0_n_0\,
      I1 => \msg_inferred_i_197__0_n_0\,
      O => \msg_inferred_i_43__0_n_0\
    );
\msg_inferred_i_440__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[54]\,
      I1 => \^q\(22),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[39]\,
      I4 => \^q\(7),
      O => \msg_inferred_i_440__0_n_0\
    );
\msg_inferred_i_441__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[10]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_441__0_n_0\
    );
\msg_inferred_i_442__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(3),
      I1 => \crc_data_i_reg_n_0_[35]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_442__0_n_0\
    );
\msg_inferred_i_443__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(29),
      I1 => p_0_in4_in(29),
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_443__0_n_0\
    );
\msg_inferred_i_444__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(9),
      I1 => \crc_data_i_reg_n_0_[41]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_444__0_n_0\
    );
\msg_inferred_i_445__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[9]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_445__0_n_0\
    );
\msg_inferred_i_446__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(18),
      I1 => \crc_data_i_reg_n_0_[50]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_446__0_n_0\
    );
\msg_inferred_i_447__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(15),
      I1 => \crc_data_i_reg_n_0_[47]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_447__0_n_0\
    );
\msg_inferred_i_448__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[55]\,
      I1 => \^q\(23),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[37]\,
      I4 => \^q\(5),
      O => \msg_inferred_i_448__0_n_0\
    );
\msg_inferred_i_449__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF7FFF7FFF80FF"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \crc_data_i_reg_n_0_[5]\,
      I3 => \p_0_in__0\,
      I4 => \crc_data_i_reg_n_0_[36]\,
      I5 => \^q\(4),
      O => \msg_inferred_i_449__0_n_0\
    );
\msg_inferred_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_211__0_n_0\,
      I1 => \msg_inferred_i_178__0_n_0\,
      I2 => \msg_inferred_i_172__0_n_0\,
      I3 => \msg_inferred_i_202__0_n_0\,
      O => \msg_inferred_i_44__0_n_0\
    );
\msg_inferred_i_450__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => p_0_in4_in(27),
      I1 => \^q\(27),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[52]\,
      I4 => \^q\(20),
      O => \msg_inferred_i_450__0_n_0\
    );
\msg_inferred_i_451__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F7F7F8F"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \crc_data_i_reg_n_0_[15]\,
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[41]\,
      I4 => \^q\(9),
      O => \msg_inferred_i_451__0_n_0\
    );
\msg_inferred_i_452__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F6F6F6F6F6F"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[55]\,
      I1 => \^q\(23),
      I2 => \p_0_in__0\,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \crc_data_i_reg_n_0_[7]\,
      O => \msg_inferred_i_452__0_n_0\
    );
\msg_inferred_i_453__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[17]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \data_width_reg_n_0_[0]\,
      I3 => \p_0_in__0\,
      O => \msg_inferred_i_453__0_n_0\
    );
\msg_inferred_i_454__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF1FFF1FFFE0FF"
    )
        port map (
      I0 => \data_width_reg_n_0_[0]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \crc_data_i_reg_n_0_[23]\,
      I3 => \p_0_in__0\,
      I4 => \crc_data_i_reg_n_0_[45]\,
      I5 => \^q\(13),
      O => \msg_inferred_i_454__0_n_0\
    );
\msg_inferred_i_455__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(6),
      I1 => \crc_data_i_reg_n_0_[38]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_455__0_n_0\
    );
\msg_inferred_i_456__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F7F7F8F"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \crc_data_i_reg_n_0_[13]\,
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[48]\,
      I4 => \^q\(16),
      O => \msg_inferred_i_456__0_n_0\
    );
\msg_inferred_i_457__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F7F7F8F"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \crc_data_i_reg_n_0_[8]\,
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[54]\,
      I4 => \^q\(22),
      O => \msg_inferred_i_457__0_n_0\
    );
\msg_inferred_i_458__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[40]\,
      I1 => \^q\(8),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[43]\,
      I4 => \^q\(11),
      O => \msg_inferred_i_458__0_n_0\
    );
\msg_inferred_i_459__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F6F6F6F6F6F"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[34]\,
      I1 => \^q\(2),
      I2 => \p_0_in__0\,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \crc_data_i_reg_n_0_[4]\,
      O => \msg_inferred_i_459__0_n_0\
    );
\msg_inferred_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_45__0_n_0\
    );
\msg_inferred_i_460__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B77B"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[29]\,
      I1 => \p_0_in__0\,
      I2 => \crc_data_i_reg_n_0_[45]\,
      I3 => \^q\(13),
      O => \msg_inferred_i_460__0_n_0\
    );
\msg_inferred_i_461__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(7),
      I1 => \crc_data_i_reg_n_0_[39]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_461__0_n_0\
    );
\msg_inferred_i_462__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[33]\,
      I1 => \^q\(1),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[36]\,
      I4 => \^q\(4),
      O => \msg_inferred_i_462__0_n_0\
    );
\msg_inferred_i_463__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[6]\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \p_0_in__0\,
      O => \msg_inferred_i_463__0_n_0\
    );
\msg_inferred_i_464__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF1FFF1FFFE0FF"
    )
        port map (
      I0 => \data_width_reg_n_0_[0]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \crc_data_i_reg_n_0_[21]\,
      I3 => \p_0_in__0\,
      I4 => \crc_data_i_reg_n_0_[42]\,
      I5 => \^q\(10),
      O => \msg_inferred_i_464__0_n_0\
    );
\msg_inferred_i_465__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(20),
      I1 => \crc_data_i_reg_n_0_[52]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_465__0_n_0\
    );
\msg_inferred_i_466__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F7F7F8F"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \crc_data_i_reg_n_0_[11]\,
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(25),
      I4 => \^q\(25),
      O => \msg_inferred_i_466__0_n_0\
    );
\msg_inferred_i_467__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"695596AA"
    )
        port map (
      I0 => \msg_inferred_i_325__0_n_0\,
      I1 => \^q\(1),
      I2 => \crc_data_i_reg_n_0_[33]\,
      I3 => \p_0_in__0\,
      I4 => \msg_inferred_i_333__0_n_0\,
      O => \msg_inferred_i_467__0_n_0\
    );
\msg_inferred_i_468__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[20]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \data_width_reg_n_0_[0]\,
      I3 => \p_0_in__0\,
      O => \msg_inferred_i_468__0_n_0\
    );
\msg_inferred_i_469__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(17),
      I1 => \crc_data_i_reg_n_0_[49]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_469__0_n_0\
    );
\msg_inferred_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \msg_inferred_i_170__0_n_0\,
      I1 => \msg_inferred_i_212__0_n_0\,
      I2 => \msg_inferred_i_213__0_n_0\,
      I3 => \msg_inferred_i_182__0_n_0\,
      I4 => \msg_inferred_i_214__0_n_0\,
      I5 => \msg_inferred_i_71__0_n_0\,
      O => \msg_inferred_i_46__0_n_0\
    );
\msg_inferred_i_470__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(25),
      I1 => p_0_in4_in(25),
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_470__0_n_0\
    );
\msg_inferred_i_471__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(16),
      I1 => \crc_data_i_reg_n_0_[48]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_471__0_n_0\
    );
\msg_inferred_i_472__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(10),
      I1 => \crc_data_i_reg_n_0_[42]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_472__0_n_0\
    );
\msg_inferred_i_473__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59999999"
    )
        port map (
      I0 => \msg_inferred_i_319__0_n_0\,
      I1 => \p_0_in__0\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \crc_data_i_reg_n_0_[3]\,
      O => \msg_inferred_i_473__0_n_0\
    );
\msg_inferred_i_474__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(13),
      I1 => \crc_data_i_reg_n_0_[45]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_474__0_n_0\
    );
\msg_inferred_i_475__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[2]\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \p_0_in__0\,
      O => \msg_inferred_i_475__0_n_0\
    );
\msg_inferred_i_476__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[55]\,
      I1 => \^q\(23),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[46]\,
      I4 => \^q\(14),
      O => \msg_inferred_i_476__0_n_0\
    );
\msg_inferred_i_477__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999996969696969"
    )
        port map (
      I0 => \msg_inferred_i_422__0_n_0\,
      I1 => \msg_inferred_i_423__0_n_0\,
      I2 => \p_0_in__0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \crc_data_i_reg_n_0_[17]\,
      O => \msg_inferred_i_477__0_n_0\
    );
\msg_inferred_i_478__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_444__0_n_0\,
      I1 => \msg_inferred_i_474__0_n_0\,
      I2 => \msg_inferred_i_481__0_n_0\,
      I3 => \msg_inferred_i_485__0_n_0\,
      I4 => \msg_inferred_i_397__0_n_0\,
      I5 => \msg_inferred_i_422__0_n_0\,
      O => \msg_inferred_i_478__0_n_0\
    );
\msg_inferred_i_479__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF1FFF1FFFE0FF"
    )
        port map (
      I0 => \data_width_reg_n_0_[0]\,
      I1 => \data_width_reg_n_0_[1]\,
      I2 => \crc_data_i_reg_n_0_[18]\,
      I3 => \p_0_in__0\,
      I4 => p_0_in4_in(31),
      I5 => \^q\(31),
      O => \msg_inferred_i_479__0_n_0\
    );
\msg_inferred_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => \msg_inferred_i_215__0_n_0\,
      I1 => \msg_inferred_i_81__0_n_0\,
      I2 => \msg_inferred_i_183__0_n_0\,
      I3 => \msg_inferred_i_216__0_n_0\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_47__0_n_0\
    );
\msg_inferred_i_480__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[0]\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \p_0_in__0\,
      O => \msg_inferred_i_480__0_n_0\
    );
\msg_inferred_i_481__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(12),
      I1 => \crc_data_i_reg_n_0_[44]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_481__0_n_0\
    );
\msg_inferred_i_482__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(30),
      I1 => p_0_in4_in(30),
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_482__0_n_0\
    );
\msg_inferred_i_483__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F7F7F8F"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \crc_data_i_reg_n_0_[12]\,
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[32]\,
      I4 => \^q\(0),
      O => \msg_inferred_i_483__0_n_0\
    );
\msg_inferred_i_484__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[44]\,
      I1 => \^q\(12),
      I2 => \p_0_in__0\,
      I3 => \crc_data_i_reg_n_0_[43]\,
      I4 => \^q\(11),
      O => \msg_inferred_i_484__0_n_0\
    );
\msg_inferred_i_485__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q\(11),
      I1 => \crc_data_i_reg_n_0_[43]\,
      I2 => \p_0_in__0\,
      O => \msg_inferred_i_485__0_n_0\
    );
\msg_inferred_i_486__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \crc_data_i_reg_n_0_[42]\,
      I1 => \^q\(10),
      I2 => \p_0_in__0\,
      I3 => p_0_in4_in(25),
      I4 => \^q\(25),
      O => \msg_inferred_i_486__0_n_0\
    );
\msg_inferred_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666669669999"
    )
        port map (
      I0 => \msg_inferred_i_197__0_n_0\,
      I1 => \msg_inferred_i_194__0_n_0\,
      I2 => \p_0_in__0\,
      I3 => \^q\(21),
      I4 => \msg_inferred_i_217__0_n_0\,
      I5 => \msg_inferred_i_175__0_n_0\,
      O => \msg_inferred_i_48__0_n_0\
    );
\msg_inferred_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_218__0_n_0\,
      I1 => \msg_inferred_i_179__0_n_0\,
      I2 => \msg_inferred_i_219__0_n_0\,
      I3 => \msg_inferred_i_220__0_n_0\,
      I4 => \msg_inferred_i_221__0_n_0\,
      I5 => \msg_inferred_i_106__0_n_0\,
      O => \msg_inferred_i_49__0_n_0\
    );
\msg_inferred_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAAEEFAAAAAEE"
    )
        port map (
      I0 => \msg_inferred_i_47__0_n_0\,
      I1 => \msg_inferred_i_48__0_n_0\,
      I2 => \msg_inferred_i_49__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_50__0_n_0\,
      O => msg(29)
    );
\msg_inferred_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_148__0_n_0\,
      I1 => \msg_inferred_i_222__0_n_0\,
      I2 => \msg_inferred_i_194__0_n_0\,
      I3 => \msg_inferred_i_223__0_n_0\,
      I4 => \msg_inferred_i_224__0_n_0\,
      I5 => \msg_inferred_i_225__0_n_0\,
      O => \msg_inferred_i_50__0_n_0\
    );
\msg_inferred_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => \msg_inferred_i_190__0_n_0\,
      I1 => \msg_inferred_i_85__0_n_0\,
      I2 => \msg_inferred_i_215__0_n_0\,
      I3 => \msg_inferred_i_186__0_n_0\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_51__0_n_0\
    );
\msg_inferred_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666669669999"
    )
        port map (
      I0 => \msg_inferred_i_172__0_n_0\,
      I1 => \msg_inferred_i_175__0_n_0\,
      I2 => \p_0_in__0\,
      I3 => \^q\(20),
      I4 => \msg_inferred_i_226__0_n_0\,
      I5 => \msg_inferred_i_210__0_n_0\,
      O => \msg_inferred_i_52__0_n_0\
    );
\msg_inferred_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_227__0_n_0\,
      I1 => \msg_inferred_i_43__0_n_0\,
      I2 => \msg_inferred_i_228__0_n_0\,
      I3 => \msg_inferred_i_229__0_n_0\,
      I4 => \msg_inferred_i_230__0_n_0\,
      I5 => \msg_inferred_i_70__0_n_0\,
      O => \msg_inferred_i_53__0_n_0\
    );
\msg_inferred_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_231__0_n_0\,
      I1 => \msg_inferred_i_171__0_n_0\,
      I2 => \msg_inferred_i_203__0_n_0\,
      I3 => \msg_inferred_i_232__0_n_0\,
      I4 => \msg_inferred_i_233__0_n_0\,
      I5 => \msg_inferred_i_234__0_n_0\,
      O => \msg_inferred_i_54__0_n_0\
    );
\msg_inferred_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => \msg_inferred_i_185__0_n_0\,
      I1 => \msg_inferred_i_89__0_n_0\,
      I2 => \msg_inferred_i_190__0_n_0\,
      I3 => \msg_inferred_i_188__0_n_0\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_55__0_n_0\
    );
\msg_inferred_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666669669999"
    )
        port map (
      I0 => \msg_inferred_i_235__0_n_0\,
      I1 => \msg_inferred_i_210__0_n_0\,
      I2 => \p_0_in__0\,
      I3 => \^q\(19),
      I4 => \msg_inferred_i_236__0_n_0\,
      I5 => \msg_inferred_i_171__0_n_0\,
      O => \msg_inferred_i_56__0_n_0\
    );
\msg_inferred_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_78__0_n_0\,
      I1 => \msg_inferred_i_196__0_n_0\,
      I2 => \msg_inferred_i_179__0_n_0\,
      I3 => \msg_inferred_i_237__0_n_0\,
      I4 => \msg_inferred_i_238__0_n_0\,
      I5 => \msg_inferred_i_239__0_n_0\,
      O => \msg_inferred_i_57__0_n_0\
    );
\msg_inferred_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_240__0_n_0\,
      I1 => \msg_inferred_i_241__0_n_0\,
      I2 => \msg_inferred_i_194__0_n_0\,
      I3 => \msg_inferred_i_242__0_n_0\,
      I4 => \msg_inferred_i_148__0_n_0\,
      I5 => \msg_inferred_i_243__0_n_0\,
      O => \msg_inferred_i_58__0_n_0\
    );
\msg_inferred_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEAAEEAAEAEEA"
    )
        port map (
      I0 => \msg_inferred_i_244__0_n_0\,
      I1 => \msg_inferred_i_245__0_n_0\,
      I2 => \msg_inferred_i_33__0_n_0\,
      I3 => \msg_inferred_i_185__0_n_0\,
      I4 => \msg_inferred_i_93__0_n_0\,
      I5 => \msg_inferred_i_216__0_n_0\,
      O => \msg_inferred_i_59__0_n_0\
    );
\msg_inferred_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAAEEFAAAAAEE"
    )
        port map (
      I0 => \msg_inferred_i_51__0_n_0\,
      I1 => \msg_inferred_i_52__0_n_0\,
      I2 => \msg_inferred_i_53__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_54__0_n_0\,
      O => msg(28)
    );
\msg_inferred_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_219__0_n_0\,
      I1 => \msg_inferred_i_141__0_n_0\,
      I2 => \msg_inferred_i_174__0_n_0\,
      I3 => \msg_inferred_i_212__0_n_0\,
      O => \msg_inferred_i_60__0_n_0\
    );
\msg_inferred_i_61__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msg_inferred_i_177__0_n_0\,
      I1 => \msg_inferred_i_111__0_n_0\,
      O => \msg_inferred_i_61__0_n_0\
    );
\msg_inferred_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_240__0_n_0\,
      I1 => \msg_inferred_i_246__0_n_0\,
      I2 => \msg_inferred_i_172__0_n_0\,
      I3 => \msg_inferred_i_211__0_n_0\,
      I4 => \msg_inferred_i_212__0_n_0\,
      I5 => \msg_inferred_i_247__0_n_0\,
      O => \msg_inferred_i_62__0_n_0\
    );
\msg_inferred_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02020E020E0E02"
    )
        port map (
      I0 => \msg_inferred_i_248__0_n_0\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \msg_inferred_i_186__0_n_0\,
      I4 => \msg_inferred_i_249__0_n_0\,
      I5 => \msg_inferred_i_216__0_n_0\,
      O => \msg_inferred_i_63__0_n_0\
    );
\msg_inferred_i_64__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_250__0_n_0\,
      I1 => \msg_inferred_i_212__0_n_0\,
      I2 => \msg_inferred_i_129__0_n_0\,
      I3 => \msg_inferred_i_112__0_n_0\,
      I4 => \msg_inferred_i_159__0_n_0\,
      O => \msg_inferred_i_64__0_n_0\
    );
\msg_inferred_i_65__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_251__0_n_0\,
      I1 => \msg_inferred_i_178__0_n_0\,
      I2 => \msg_inferred_i_78__0_n_0\,
      I3 => \msg_inferred_i_200__0_n_0\,
      I4 => \msg_inferred_i_191__0_n_0\,
      O => \msg_inferred_i_65__0_n_0\
    );
\msg_inferred_i_66__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00960000"
    )
        port map (
      I0 => \msg_inferred_i_186__0_n_0\,
      I1 => \msg_inferred_i_101__0_n_0\,
      I2 => \msg_inferred_i_188__0_n_0\,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_66__0_n_0\
    );
\msg_inferred_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65AA9A5500000000"
    )
        port map (
      I0 => \msg_inferred_i_172__0_n_0\,
      I1 => \p_0_in__0\,
      I2 => \^q\(16),
      I3 => \msg_inferred_i_252__0_n_0\,
      I4 => \msg_inferred_i_235__0_n_0\,
      I5 => \msg_inferred_i_137__0_n_0\,
      O => \msg_inferred_i_67__0_n_0\
    );
\msg_inferred_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => \msg_inferred_i_160__0_n_0\,
      I1 => \msg_inferred_i_240__0_n_0\,
      I2 => \msg_inferred_i_253__0_n_0\,
      I3 => \msg_inferred_i_254__0_n_0\,
      I4 => \msg_inferred_i_231__0_n_0\,
      I5 => \msg_inferred_i_45__0_n_0\,
      O => \msg_inferred_i_68__0_n_0\
    );
\msg_inferred_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_179__0_n_0\,
      I1 => \msg_inferred_i_141__0_n_0\,
      I2 => \msg_inferred_i_255__0_n_0\,
      I3 => \msg_inferred_i_198__0_n_0\,
      I4 => \msg_inferred_i_256__0_n_0\,
      I5 => \msg_inferred_i_193__0_n_0\,
      O => \msg_inferred_i_69__0_n_0\
    );
\msg_inferred_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAAEEFAAAAAEE"
    )
        port map (
      I0 => \msg_inferred_i_55__0_n_0\,
      I1 => \msg_inferred_i_56__0_n_0\,
      I2 => \msg_inferred_i_57__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_58__0_n_0\,
      O => msg(27)
    );
\msg_inferred_i_70__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \msg_inferred_i_176__0_n_0\,
      I1 => \msg_inferred_i_171__0_n_0\,
      I2 => \msg_inferred_i_172__0_n_0\,
      O => \msg_inferred_i_70__0_n_0\
    );
\msg_inferred_i_71__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_width_reg_n_0_[1]\,
      I1 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_71__0_n_0\
    );
\msg_inferred_i_72__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_170__0_n_0\,
      I1 => \msg_inferred_i_194__0_n_0\,
      I2 => \msg_inferred_i_257__0_n_0\,
      I3 => \msg_inferred_i_199__0_n_0\,
      I4 => \msg_inferred_i_179__0_n_0\,
      O => \msg_inferred_i_72__0_n_0\
    );
\msg_inferred_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B0FF04BB4F00F"
    )
        port map (
      I0 => \p_0_in__0\,
      I1 => \^q\(15),
      I2 => \msg_inferred_i_176__0_n_0\,
      I3 => \msg_inferred_i_175__0_n_0\,
      I4 => \msg_inferred_i_258__0_n_0\,
      I5 => \msg_inferred_i_174__0_n_0\,
      O => \msg_inferred_i_73__0_n_0\
    );
\msg_inferred_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_259__0_n_0\,
      I1 => \msg_inferred_i_260__0_n_0\,
      I2 => \msg_inferred_i_148__0_n_0\,
      I3 => \msg_inferred_i_261__0_n_0\,
      I4 => \msg_inferred_i_262__0_n_0\,
      I5 => \msg_inferred_i_181__0_n_0\,
      O => \msg_inferred_i_74__0_n_0\
    );
\msg_inferred_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_211__0_n_0\,
      I1 => \msg_inferred_i_208__0_n_0\,
      I2 => \msg_inferred_i_263__0_n_0\,
      I3 => \msg_inferred_i_224__0_n_0\,
      I4 => \msg_inferred_i_197__0_n_0\,
      I5 => \msg_inferred_i_192__0_n_0\,
      O => \msg_inferred_i_75__0_n_0\
    );
\msg_inferred_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02020E020E0E02"
    )
        port map (
      I0 => \msg_inferred_i_205__0_n_0\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \msg_inferred_i_33__0_n_0\,
      I4 => \msg_inferred_i_264__0_n_0\,
      I5 => \msg_inferred_i_215__0_n_0\,
      O => \msg_inferred_i_76__0_n_0\
    );
\msg_inferred_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_265__0_n_0\,
      I1 => \msg_inferred_i_266__0_n_0\,
      I2 => \msg_inferred_i_267__0_n_0\,
      I3 => \msg_inferred_i_210__0_n_0\,
      I4 => \msg_inferred_i_200__0_n_0\,
      I5 => \msg_inferred_i_193__0_n_0\,
      O => \msg_inferred_i_77__0_n_0\
    );
\msg_inferred_i_78__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_223__0_n_0\,
      I1 => \msg_inferred_i_202__0_n_0\,
      I2 => \msg_inferred_i_172__0_n_0\,
      I3 => \msg_inferred_i_197__0_n_0\,
      O => \msg_inferred_i_78__0_n_0\
    );
\msg_inferred_i_79__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_43__0_n_0\,
      I1 => \msg_inferred_i_201__0_n_0\,
      I2 => \msg_inferred_i_268__0_n_0\,
      I3 => \msg_inferred_i_239__0_n_0\,
      I4 => \msg_inferred_i_181__0_n_0\,
      O => \msg_inferred_i_79__0_n_0\
    );
\msg_inferred_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFAAAABEAAAAAA"
    )
        port map (
      I0 => \msg_inferred_i_59__0_n_0\,
      I1 => \msg_inferred_i_60__0_n_0\,
      I2 => \msg_inferred_i_61__0_n_0\,
      I3 => \data_width_reg_n_0_[0]\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \msg_inferred_i_62__0_n_0\,
      O => msg(26)
    );
\msg_inferred_i_80__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_190__0_n_0\,
      I1 => \msg_inferred_i_181__0_n_0\,
      I2 => \msg_inferred_i_191__0_n_0\,
      I3 => \msg_inferred_i_225__0_n_0\,
      I4 => \msg_inferred_i_197__0_n_0\,
      O => \msg_inferred_i_80__0_n_0\
    );
\msg_inferred_i_81__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A55"
    )
        port map (
      I0 => \msg_inferred_i_210__0_n_0\,
      I1 => \p_0_in__0\,
      I2 => \^q\(13),
      I3 => \msg_inferred_i_269__0_n_0\,
      O => \msg_inferred_i_81__0_n_0\
    );
\msg_inferred_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_270__0_n_0\,
      I1 => \msg_inferred_i_218__0_n_0\,
      I2 => \msg_inferred_i_172__0_n_0\,
      I3 => \msg_inferred_i_201__0_n_0\,
      I4 => \msg_inferred_i_265__0_n_0\,
      I5 => \msg_inferred_i_178__0_n_0\,
      O => \msg_inferred_i_82__0_n_0\
    );
\msg_inferred_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_174__0_n_0\,
      I1 => \msg_inferred_i_172__0_n_0\,
      I2 => \msg_inferred_i_203__0_n_0\,
      I3 => \msg_inferred_i_255__0_n_0\,
      I4 => \msg_inferred_i_175__0_n_0\,
      I5 => \msg_inferred_i_224__0_n_0\,
      O => \msg_inferred_i_83__0_n_0\
    );
\msg_inferred_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => \msg_inferred_i_234__0_n_0\,
      I1 => \msg_inferred_i_191__0_n_0\,
      I2 => \msg_inferred_i_70__0_n_0\,
      I3 => \msg_inferred_i_185__0_n_0\,
      I4 => \data_width_reg_n_0_[1]\,
      I5 => \data_width_reg_n_0_[0]\,
      O => \msg_inferred_i_84__0_n_0\
    );
\msg_inferred_i_85__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A55"
    )
        port map (
      I0 => \msg_inferred_i_171__0_n_0\,
      I1 => \p_0_in__0\,
      I2 => \^q\(12),
      I3 => \msg_inferred_i_271__0_n_0\,
      O => \msg_inferred_i_85__0_n_0\
    );
\msg_inferred_i_86__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_272__0_n_0\,
      I1 => \msg_inferred_i_227__0_n_0\,
      I2 => \msg_inferred_i_171__0_n_0\,
      I3 => \msg_inferred_i_209__0_n_0\,
      I4 => \msg_inferred_i_219__0_n_0\,
      I5 => \msg_inferred_i_173__0_n_0\,
      O => \msg_inferred_i_86__0_n_0\
    );
\msg_inferred_i_87__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_176__0_n_0\,
      I1 => \msg_inferred_i_194__0_n_0\,
      I2 => \msg_inferred_i_273__0_n_0\,
      I3 => \msg_inferred_i_231__0_n_0\,
      I4 => \msg_inferred_i_179__0_n_0\,
      O => \msg_inferred_i_87__0_n_0\
    );
\msg_inferred_i_88__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_216__0_n_0\,
      I1 => \msg_inferred_i_34__0_n_0\,
      I2 => \msg_inferred_i_197__0_n_0\,
      I3 => \msg_inferred_i_274__0_n_0\,
      I4 => \msg_inferred_i_235__0_n_0\,
      I5 => \msg_inferred_i_183__0_n_0\,
      O => \msg_inferred_i_88__0_n_0\
    );
\msg_inferred_i_89__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66A69959"
    )
        port map (
      I0 => \msg_inferred_i_197__0_n_0\,
      I1 => \msg_inferred_i_275__0_n_0\,
      I2 => \^q\(11),
      I3 => \p_0_in__0\,
      I4 => \msg_inferred_i_194__0_n_0\,
      O => \msg_inferred_i_89__0_n_0\
    );
\msg_inferred_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAAEAAA"
    )
        port map (
      I0 => \msg_inferred_i_63__0_n_0\,
      I1 => \msg_inferred_i_64__0_n_0\,
      I2 => \data_width_reg_n_0_[0]\,
      I3 => \data_width_reg_n_0_[1]\,
      I4 => \msg_inferred_i_65__0_n_0\,
      O => msg(25)
    );
\msg_inferred_i_90__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_179__0_n_0\,
      I1 => \msg_inferred_i_231__0_n_0\,
      I2 => \msg_inferred_i_276__0_n_0\,
      I3 => \msg_inferred_i_195__0_n_0\,
      I4 => \msg_inferred_i_43__0_n_0\,
      O => \msg_inferred_i_90__0_n_0\
    );
\msg_inferred_i_91__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => \msg_inferred_i_277__0_n_0\,
      I1 => \msg_inferred_i_192__0_n_0\,
      I2 => \msg_inferred_i_200__0_n_0\,
      I3 => \msg_inferred_i_175__0_n_0\,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \data_width_reg_n_0_[1]\,
      O => \msg_inferred_i_91__0_n_0\
    );
\msg_inferred_i_92__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \msg_inferred_i_175__0_n_0\,
      I1 => \msg_inferred_i_247__0_n_0\,
      I2 => \msg_inferred_i_219__0_n_0\,
      I3 => \msg_inferred_i_212__0_n_0\,
      I4 => \msg_inferred_i_170__0_n_0\,
      O => \msg_inferred_i_92__0_n_0\
    );
\msg_inferred_i_93__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666669669999"
    )
        port map (
      I0 => \msg_inferred_i_172__0_n_0\,
      I1 => \msg_inferred_i_194__0_n_0\,
      I2 => \p_0_in__0\,
      I3 => \^q\(10),
      I4 => \msg_inferred_i_278__0_n_0\,
      I5 => \msg_inferred_i_175__0_n_0\,
      O => \msg_inferred_i_93__0_n_0\
    );
\msg_inferred_i_94__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_159__0_n_0\,
      I1 => \msg_inferred_i_194__0_n_0\,
      I2 => \msg_inferred_i_207__0_n_0\,
      I3 => \msg_inferred_i_279__0_n_0\,
      I4 => \msg_inferred_i_44__0_n_0\,
      I5 => \msg_inferred_i_106__0_n_0\,
      O => \msg_inferred_i_94__0_n_0\
    );
\msg_inferred_i_95__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => \msg_inferred_i_280__0_n_0\,
      I1 => \msg_inferred_i_148__0_n_0\,
      I2 => \msg_inferred_i_233__0_n_0\,
      I3 => \msg_inferred_i_212__0_n_0\,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \data_width_reg_n_0_[1]\,
      O => \msg_inferred_i_95__0_n_0\
    );
\msg_inferred_i_96__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02020E020E0E02"
    )
        port map (
      I0 => \msg_inferred_i_249__0_n_0\,
      I1 => \data_width_reg_n_0_[0]\,
      I2 => \data_width_reg_n_0_[1]\,
      I3 => \msg_inferred_i_251__0_n_0\,
      I4 => \msg_inferred_i_191__0_n_0\,
      I5 => \msg_inferred_i_250__0_n_0\,
      O => \msg_inferred_i_96__0_n_0\
    );
\msg_inferred_i_97__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \msg_inferred_i_280__0_n_0\,
      I1 => \msg_inferred_i_230__0_n_0\,
      I2 => \msg_inferred_i_281__0_n_0\,
      I3 => \msg_inferred_i_282__0_n_0\,
      I4 => \msg_inferred_i_212__0_n_0\,
      I5 => \msg_inferred_i_196__0_n_0\,
      O => \msg_inferred_i_97__0_n_0\
    );
\msg_inferred_i_98__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \msg_inferred_i_175__0_n_0\,
      I1 => \msg_inferred_i_211__0_n_0\,
      I2 => \msg_inferred_i_193__0_n_0\,
      I3 => \msg_inferred_i_203__0_n_0\,
      O => \msg_inferred_i_98__0_n_0\
    );
\msg_inferred_i_99__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600000000"
    )
        port map (
      I0 => \msg_inferred_i_98__0_n_0\,
      I1 => \msg_inferred_i_250__0_n_0\,
      I2 => \msg_inferred_i_181__0_n_0\,
      I3 => \msg_inferred_i_171__0_n_0\,
      I4 => \data_width_reg_n_0_[0]\,
      I5 => \data_width_reg_n_0_[1]\,
      O => \msg_inferred_i_99__0_n_0\
    );
\msg_inferred_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \msg_inferred_i_66__0_n_0\,
      I1 => \msg_inferred_i_67__0_n_0\,
      I2 => \msg_inferred_i_68__0_n_0\,
      I3 => \msg_inferred_i_69__0_n_0\,
      I4 => \msg_inferred_i_70__0_n_0\,
      I5 => \msg_inferred_i_71__0_n_0\,
      O => msg(24)
    );
msg_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msg(0),
      O => msg(32)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_DESCRAMBLER_64B66B is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    valid_btf_detect_c : out STD_LOGIC;
    UNSCRAMBLED_DATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CB_detect0 : out STD_LOGIC;
    descrambler : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    CC_detect_dlyd1 : in STD_LOGIC;
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    \descrambler_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tempData : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_DESCRAMBLER_64B66B;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_DESCRAMBLER_64B66B is
  signal CC_detect_dlyd1_i_2_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_3_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_4_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_5_n_0 : STD_LOGIC;
  signal \^unscrambled_data_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^descrambler\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \descrambler[57]_i_1_n_0\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[52]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[53]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[54]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[55]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[56]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[57]\ : STD_LOGIC;
  signal p_100_in : STD_LOGIC;
  signal p_67_in : STD_LOGIC;
  signal p_69_in : STD_LOGIC;
  signal p_73_in : STD_LOGIC;
  signal p_75_in : STD_LOGIC;
  signal p_78_in : STD_LOGIC;
  signal p_80_in : STD_LOGIC;
  signal p_84_in : STD_LOGIC;
  signal p_86_in : STD_LOGIC;
  signal p_89_in : STD_LOGIC;
  signal p_91_in : STD_LOGIC;
  signal p_95_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 57 downto 32 );
  signal tempData_0 : STD_LOGIC_VECTOR ( 0 to 17 );
  signal unscrambled_data_i0 : STD_LOGIC;
  signal unscrambled_data_i012_out : STD_LOGIC;
  signal unscrambled_data_i016_out : STD_LOGIC;
  signal unscrambled_data_i020_out : STD_LOGIC;
  signal unscrambled_data_i024_out : STD_LOGIC;
  signal unscrambled_data_i028_out : STD_LOGIC;
  signal unscrambled_data_i032_out : STD_LOGIC;
  signal unscrambled_data_i036_out : STD_LOGIC;
  signal unscrambled_data_i040_out : STD_LOGIC;
  signal unscrambled_data_i044_out : STD_LOGIC;
  signal unscrambled_data_i048_out : STD_LOGIC;
  signal unscrambled_data_i04_out : STD_LOGIC;
  signal unscrambled_data_i08_out : STD_LOGIC;
  signal \^valid_btf_detect_c\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \unscrambled_data_i[0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \unscrambled_data_i[10]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \unscrambled_data_i[11]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \unscrambled_data_i[12]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \unscrambled_data_i[19]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \unscrambled_data_i[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \unscrambled_data_i[20]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \unscrambled_data_i[21]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \unscrambled_data_i[22]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \unscrambled_data_i[23]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \unscrambled_data_i[24]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \unscrambled_data_i[25]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \unscrambled_data_i[26]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \unscrambled_data_i[27]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \unscrambled_data_i[28]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \unscrambled_data_i[29]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \unscrambled_data_i[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \unscrambled_data_i[30]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \unscrambled_data_i[31]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \unscrambled_data_i[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \unscrambled_data_i[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \unscrambled_data_i[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \unscrambled_data_i[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \unscrambled_data_i[7]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \unscrambled_data_i[8]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \unscrambled_data_i[9]_i_1\ : label is "soft_lutpair114";
begin
  UNSCRAMBLED_DATA_OUT(31 downto 0) <= \^unscrambled_data_out\(31 downto 0);
  descrambler(1 downto 0) <= \^descrambler\(1 downto 0);
  valid_btf_detect_c <= \^valid_btf_detect_c\;
CB_detect_dlyd0p5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => CC_detect_dlyd1_i_4_n_0,
      I2 => \^unscrambled_data_out\(22),
      I3 => \^unscrambled_data_out\(23),
      I4 => rxdatavalid_to_fifo_i,
      I5 => CC_detect_dlyd1_i_3_n_0,
      O => CB_detect0
    );
CC_detect_dlyd1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => CC_detect_dlyd1_i_3_n_0,
      I2 => rxdatavalid_to_fifo_i,
      I3 => \^unscrambled_data_out\(22),
      I4 => \^unscrambled_data_out\(23),
      I5 => CC_detect_dlyd1_i_4_n_0,
      O => \^valid_btf_detect_c\
    );
CC_detect_dlyd1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^unscrambled_data_out\(24),
      I1 => \^unscrambled_data_out\(26),
      I2 => \^unscrambled_data_out\(16),
      I3 => \^unscrambled_data_out\(20),
      I4 => CC_detect_dlyd1_i_5_n_0,
      O => CC_detect_dlyd1_i_2_n_0
    );
CC_detect_dlyd1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^unscrambled_data_out\(28),
      I1 => Q(1),
      I2 => \^unscrambled_data_out\(29),
      I3 => Q(0),
      O => CC_detect_dlyd1_i_3_n_0
    );
CC_detect_dlyd1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^unscrambled_data_out\(27),
      I1 => \^unscrambled_data_out\(30),
      I2 => \^unscrambled_data_out\(19),
      I3 => \^unscrambled_data_out\(21),
      O => CC_detect_dlyd1_i_4_n_0
    );
CC_detect_dlyd1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^unscrambled_data_out\(18),
      I1 => \^unscrambled_data_out\(25),
      I2 => \^unscrambled_data_out\(31),
      I3 => \^unscrambled_data_out\(17),
      O => CC_detect_dlyd1_i_5_n_0
    );
CC_detect_pulse_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valid_btf_detect_c\,
      I1 => CC_detect_dlyd1,
      O => D(0)
    );
\descrambler[57]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in0,
      O => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(0),
      Q => poly(32),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(10),
      Q => poly(42),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(11),
      Q => poly(43),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(12),
      Q => poly(44),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(13),
      Q => poly(45),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(14),
      Q => poly(46),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(15),
      Q => poly(47),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(16),
      Q => poly(48),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(17),
      Q => poly(49),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(18),
      Q => poly(50),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(19),
      Q => poly(51),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(1),
      Q => poly(33),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(20),
      Q => \^descrambler\(0),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(21),
      Q => poly(53),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(22),
      Q => poly(54),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(23),
      Q => poly(55),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(24),
      Q => poly(56),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(25),
      Q => poly(57),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(26),
      Q => p_67_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(27),
      Q => p_69_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(28),
      Q => p_73_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(29),
      Q => p_75_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(2),
      Q => poly(34),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(30),
      Q => p_78_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(31),
      Q => p_80_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(32),
      Q => p_84_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(33),
      Q => p_86_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(34),
      Q => p_89_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(35),
      Q => p_91_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(36),
      Q => p_95_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(37),
      Q => p_97_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(38),
      Q => p_100_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(39),
      Q => \^descrambler\(1),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(3),
      Q => poly(35),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(40),
      Q => \descrambler_reg_n_0_[40]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(41),
      Q => \descrambler_reg_n_0_[41]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(42),
      Q => \descrambler_reg_n_0_[42]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(43),
      Q => \descrambler_reg_n_0_[43]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(44),
      Q => \descrambler_reg_n_0_[44]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(45),
      Q => \descrambler_reg_n_0_[45]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(46),
      Q => \descrambler_reg_n_0_[46]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(47),
      Q => \descrambler_reg_n_0_[47]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(48),
      Q => \descrambler_reg_n_0_[48]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(49),
      Q => \descrambler_reg_n_0_[49]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(4),
      Q => poly(36),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(50),
      Q => \descrambler_reg_n_0_[50]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(51),
      Q => \descrambler_reg_n_0_[51]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \^descrambler\(0),
      Q => \descrambler_reg_n_0_[52]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(53),
      Q => \descrambler_reg_n_0_[53]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(54),
      Q => \descrambler_reg_n_0_[54]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(55),
      Q => \descrambler_reg_n_0_[55]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(56),
      Q => \descrambler_reg_n_0_[56]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(57),
      Q => \descrambler_reg_n_0_[57]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(5),
      Q => poly(37),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(6),
      Q => poly(38),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(7),
      Q => poly(39),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(8),
      Q => poly(40),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(9),
      Q => poly(41),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(39),
      I1 => \descrambler_reg[31]_0\(0),
      I2 => p_67_in,
      O => unscrambled_data_i0
    );
\unscrambled_data_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(49),
      I1 => \descrambler_reg[31]_0\(10),
      I2 => p_95_in,
      O => unscrambled_data_i040_out
    );
\unscrambled_data_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(50),
      I1 => \descrambler_reg[31]_0\(11),
      I2 => p_97_in,
      O => unscrambled_data_i044_out
    );
\unscrambled_data_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(51),
      I1 => \descrambler_reg[31]_0\(12),
      I2 => p_100_in,
      O => unscrambled_data_i048_out
    );
\unscrambled_data_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(53),
      I1 => \descrambler_reg[31]_0\(14),
      I2 => \descrambler_reg_n_0_[40]\,
      O => tempData_0(17)
    );
\unscrambled_data_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(54),
      I1 => \descrambler_reg[31]_0\(15),
      I2 => \descrambler_reg_n_0_[41]\,
      O => tempData_0(16)
    );
\unscrambled_data_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(55),
      I1 => \descrambler_reg[31]_0\(16),
      I2 => \descrambler_reg_n_0_[42]\,
      O => tempData_0(15)
    );
\unscrambled_data_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(56),
      I1 => \descrambler_reg[31]_0\(17),
      I2 => \descrambler_reg_n_0_[43]\,
      O => tempData_0(14)
    );
\unscrambled_data_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(57),
      I1 => \descrambler_reg[31]_0\(18),
      I2 => \descrambler_reg_n_0_[44]\,
      O => tempData_0(13)
    );
\unscrambled_data_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_67_in,
      I1 => \descrambler_reg[31]_0\(19),
      I2 => \descrambler_reg_n_0_[45]\,
      O => tempData_0(12)
    );
\unscrambled_data_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(40),
      I1 => \descrambler_reg[31]_0\(1),
      I2 => p_69_in,
      O => unscrambled_data_i04_out
    );
\unscrambled_data_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_69_in,
      I1 => \descrambler_reg[31]_0\(20),
      I2 => \descrambler_reg_n_0_[46]\,
      O => tempData_0(11)
    );
\unscrambled_data_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_73_in,
      I1 => \descrambler_reg[31]_0\(21),
      I2 => \descrambler_reg_n_0_[47]\,
      O => tempData_0(10)
    );
\unscrambled_data_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_75_in,
      I1 => \descrambler_reg[31]_0\(22),
      I2 => \descrambler_reg_n_0_[48]\,
      O => tempData_0(9)
    );
\unscrambled_data_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_78_in,
      I1 => \descrambler_reg[31]_0\(23),
      I2 => \descrambler_reg_n_0_[49]\,
      O => tempData_0(8)
    );
\unscrambled_data_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_80_in,
      I1 => \descrambler_reg[31]_0\(24),
      I2 => \descrambler_reg_n_0_[50]\,
      O => tempData_0(7)
    );
\unscrambled_data_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_84_in,
      I1 => \descrambler_reg[31]_0\(25),
      I2 => \descrambler_reg_n_0_[51]\,
      O => tempData_0(6)
    );
\unscrambled_data_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_86_in,
      I1 => \descrambler_reg[31]_0\(26),
      I2 => \descrambler_reg_n_0_[52]\,
      O => tempData_0(5)
    );
\unscrambled_data_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_89_in,
      I1 => \descrambler_reg[31]_0\(27),
      I2 => \descrambler_reg_n_0_[53]\,
      O => tempData_0(4)
    );
\unscrambled_data_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_91_in,
      I1 => \descrambler_reg[31]_0\(28),
      I2 => \descrambler_reg_n_0_[54]\,
      O => tempData_0(3)
    );
\unscrambled_data_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_95_in,
      I1 => \descrambler_reg[31]_0\(29),
      I2 => \descrambler_reg_n_0_[55]\,
      O => tempData_0(2)
    );
\unscrambled_data_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(41),
      I1 => \descrambler_reg[31]_0\(2),
      I2 => p_73_in,
      O => unscrambled_data_i08_out
    );
\unscrambled_data_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \descrambler_reg[31]_0\(30),
      I2 => \descrambler_reg_n_0_[56]\,
      O => tempData_0(1)
    );
\unscrambled_data_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_100_in,
      I1 => \descrambler_reg[31]_0\(31),
      I2 => \descrambler_reg_n_0_[57]\,
      O => tempData_0(0)
    );
\unscrambled_data_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(42),
      I1 => \descrambler_reg[31]_0\(3),
      I2 => p_75_in,
      O => unscrambled_data_i012_out
    );
\unscrambled_data_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(43),
      I1 => \descrambler_reg[31]_0\(4),
      I2 => p_78_in,
      O => unscrambled_data_i016_out
    );
\unscrambled_data_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(44),
      I1 => \descrambler_reg[31]_0\(5),
      I2 => p_80_in,
      O => unscrambled_data_i020_out
    );
\unscrambled_data_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(45),
      I1 => \descrambler_reg[31]_0\(6),
      I2 => p_84_in,
      O => unscrambled_data_i024_out
    );
\unscrambled_data_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(46),
      I1 => \descrambler_reg[31]_0\(7),
      I2 => p_86_in,
      O => unscrambled_data_i028_out
    );
\unscrambled_data_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(47),
      I1 => \descrambler_reg[31]_0\(8),
      I2 => p_89_in,
      O => unscrambled_data_i032_out
    );
\unscrambled_data_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(48),
      I1 => \descrambler_reg[31]_0\(9),
      I2 => p_91_in,
      O => unscrambled_data_i036_out
    );
\unscrambled_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0,
      Q => \^unscrambled_data_out\(0),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i040_out,
      Q => \^unscrambled_data_out\(10),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i044_out,
      Q => \^unscrambled_data_out\(11),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i048_out,
      Q => \^unscrambled_data_out\(12),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(0),
      Q => \^unscrambled_data_out\(13),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(17),
      Q => \^unscrambled_data_out\(14),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(16),
      Q => \^unscrambled_data_out\(15),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(15),
      Q => \^unscrambled_data_out\(16),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(14),
      Q => \^unscrambled_data_out\(17),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(13),
      Q => \^unscrambled_data_out\(18),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(12),
      Q => \^unscrambled_data_out\(19),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i04_out,
      Q => \^unscrambled_data_out\(1),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(11),
      Q => \^unscrambled_data_out\(20),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(10),
      Q => \^unscrambled_data_out\(21),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(9),
      Q => \^unscrambled_data_out\(22),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(8),
      Q => \^unscrambled_data_out\(23),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(7),
      Q => \^unscrambled_data_out\(24),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(6),
      Q => \^unscrambled_data_out\(25),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(5),
      Q => \^unscrambled_data_out\(26),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(4),
      Q => \^unscrambled_data_out\(27),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(3),
      Q => \^unscrambled_data_out\(28),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(2),
      Q => \^unscrambled_data_out\(29),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i08_out,
      Q => \^unscrambled_data_out\(2),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(1),
      Q => \^unscrambled_data_out\(30),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData_0(0),
      Q => \^unscrambled_data_out\(31),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i012_out,
      Q => \^unscrambled_data_out\(3),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i016_out,
      Q => \^unscrambled_data_out\(4),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i020_out,
      Q => \^unscrambled_data_out\(5),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i024_out,
      Q => \^unscrambled_data_out\(6),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i028_out,
      Q => \^unscrambled_data_out\(7),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i032_out,
      Q => \^unscrambled_data_out\(8),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i036_out,
      Q => \^unscrambled_data_out\(9),
      R => \descrambler[57]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ERR_DETECT is
  port (
    hard_err_i : out STD_LOGIC;
    SOFT_ERR_reg_0 : out STD_LOGIC;
    SOFT_ERR_reg_1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    HARD_ERR_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ERR_DETECT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ERR_DETECT is
  signal soft_err_i : STD_LOGIC;
begin
HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => HARD_ERR_reg_0,
      Q => hard_err_i,
      R => '0'
    );
SOFT_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => SOFT_ERR_reg_1,
      Q => soft_err_i,
      R => '0'
    );
soft_err_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => soft_err_i,
      I1 => channel_up_tx_if,
      O => SOFT_ERR_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RX_LL_DATAPATH is
  port (
    m_axi_rx_tvalid_reg_0 : out STD_LOGIC;
    m_axi_rx_tlast_reg_0 : out STD_LOGIC;
    m_axi_rx_tlast_reg_1 : out STD_LOGIC;
    crc_c : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sof_eof_c : out STD_LOGIC;
    p_44_in : out STD_LOGIC;
    tkeep_out0 : out STD_LOGIC;
    sof_ds_c : out STD_LOGIC;
    \m_axi_rx_tkeep_reg[4]_0\ : out STD_LOGIC;
    \m_axi_rx_tkeep_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axi_rx_tdata_reg[0]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_axi_rx_tdata_reg[0]_1\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \m_axi_rx_tkeep_reg[2]_0\ : out STD_LOGIC;
    \m_axi_rx_tkeep_reg[0]_0\ : out STD_LOGIC;
    \m_axi_rx_tkeep_reg[4]_1\ : out STD_LOGIC;
    \tkeep_in_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    got_cc_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    rx_pe_data_v_c : in STD_LOGIC;
    rxdatavalid_to_ll_i : in STD_LOGIC;
    rx_sep_c : in STD_LOGIC;
    SR : in STD_LOGIC;
    sof_ds_r : in STD_LOGIC;
    data_r : in STD_LOGIC;
    new_pkt_r : in STD_LOGIC;
    new_pkt_r_reg : in STD_LOGIC;
    sof_r : in STD_LOGIC;
    sc_frame_r : in STD_LOGIC;
    m_axi_rx_tvalid_reg_1 : in STD_LOGIC;
    \data_width_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rx_tlast_us_r : in STD_LOGIC;
    \received_CRC_reg[7]\ : in STD_LOGIC;
    \received_CRC_reg[6]\ : in STD_LOGIC;
    \received_CRC_reg[5]\ : in STD_LOGIC;
    \received_CRC_reg[4]\ : in STD_LOGIC;
    \received_CRC_reg[3]\ : in STD_LOGIC;
    \received_CRC_reg[2]\ : in STD_LOGIC;
    \received_CRC_reg[1]\ : in STD_LOGIC;
    \received_CRC_reg[0]\ : in STD_LOGIC;
    \received_CRC_reg[8]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \raw_data_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 73 downto 0 );
    \data_width_reg[1]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RX_LL_DATAPATH;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RX_LL_DATAPATH is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_width[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_width[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_width[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \data_width[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_width[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_width[2]_i_4_n_0\ : STD_LOGIC;
  signal hold_valid : STD_LOGIC;
  signal hold_valid_r : STD_LOGIC;
  signal hold_valid_r_i_3_n_0 : STD_LOGIC;
  signal \m_axi_rx_tdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \^m_axi_rx_tdata_reg[0]_1\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \m_axi_rx_tkeep[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_rx_tkeep[7]_i_1_n_0\ : STD_LOGIC;
  signal \^m_axi_rx_tkeep_reg[0]_0\ : STD_LOGIC;
  signal \^m_axi_rx_tkeep_reg[2]_0\ : STD_LOGIC;
  signal \^m_axi_rx_tkeep_reg[4]_0\ : STD_LOGIC;
  signal m_axi_rx_tlast_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_rx_tlast_reg_0\ : STD_LOGIC;
  signal m_axi_rx_tvalid_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_rx_tvalid_reg_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal pipe2_rx_pe_data_r : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal pipe2_rx_sep_r : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r2_reg_n_0_[9]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[34]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[35]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[36]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[37]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[38]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[39]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[40]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[41]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[42]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[43]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[44]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[45]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[46]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[47]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[48]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[49]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[50]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[51]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[52]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[53]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[54]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[55]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[56]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[57]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[58]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[59]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[60]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[61]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[62]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[63]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[64]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[65]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[66]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[67]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[68]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[69]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[70]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[71]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[72]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[73]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \received_CRC[0]_i_10_n_0\ : STD_LOGIC;
  signal \received_CRC[0]_i_11_n_0\ : STD_LOGIC;
  signal \received_CRC[0]_i_12_n_0\ : STD_LOGIC;
  signal \received_CRC[0]_i_13_n_0\ : STD_LOGIC;
  signal \received_CRC[0]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[0]_i_8_n_0\ : STD_LOGIC;
  signal \received_CRC[0]_i_9_n_0\ : STD_LOGIC;
  signal \received_CRC[10]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[10]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[11]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[11]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[12]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[12]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[13]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[13]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[14]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[14]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[15]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[15]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[16]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[16]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[17]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[17]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[18]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[18]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[19]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[19]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[1]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[20]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[20]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[21]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[21]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[22]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[22]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[23]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[23]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[24]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[24]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[25]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[25]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[26]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[26]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[27]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[27]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[28]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[28]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[29]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[29]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[2]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[30]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[30]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[31]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[31]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[3]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[4]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[5]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[6]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[7]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[8]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[8]_i_3_n_0\ : STD_LOGIC;
  signal \received_CRC[9]_i_2_n_0\ : STD_LOGIC;
  signal \received_CRC[9]_i_3_n_0\ : STD_LOGIC;
  signal rx_cc_r1 : STD_LOGIC;
  signal rx_cc_r2 : STD_LOGIC;
  signal \rx_crc_axi_i/CRC_DATAWIDTH1\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \rx_crc_axi_i/p_1_in\ : STD_LOGIC;
  signal rx_ll_dv_r1 : STD_LOGIC;
  signal rx_ll_dv_r2 : STD_LOGIC;
  signal rx_pe_data_v_r : STD_LOGIC;
  signal rx_pe_data_v_r2 : STD_LOGIC;
  signal rx_sep_r : STD_LOGIC;
  signal rx_tvalid_c : STD_LOGIC;
  signal \sep0_detect__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \crc_r_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \data_width[0]_i_3__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \data_width[0]_i_4__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \data_width[0]_i_5__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \data_width[0]_i_6\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \data_width[2]_i_3__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \m_axi_rx_tdata[0]_i_2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \m_axi_rx_tdata[0]_i_3\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[6]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[7]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of m_axi_rx_tlast_i_1 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of m_axi_rx_tlast_i_2 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \new_pkt_r_i_1__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \received_CRC[0]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \received_CRC[0]_i_10\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \received_CRC[0]_i_11\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \received_CRC[0]_i_12\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \received_CRC[0]_i_13\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \received_CRC[0]_i_8\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of sof_ds_r_i_1 : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sof_eof_r_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \tkeep_in[4]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \tkeep_out[1]_i_1__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \tkeep_out[2]_i_1__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \tkeep_out[4]_i_1__0\ : label is "soft_lutpair299";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \m_axi_rx_tdata_reg[0]_1\(63 downto 0) <= \^m_axi_rx_tdata_reg[0]_1\(63 downto 0);
  \m_axi_rx_tkeep_reg[0]_0\ <= \^m_axi_rx_tkeep_reg[0]_0\;
  \m_axi_rx_tkeep_reg[2]_0\ <= \^m_axi_rx_tkeep_reg[2]_0\;
  \m_axi_rx_tkeep_reg[4]_0\ <= \^m_axi_rx_tkeep_reg[4]_0\;
  m_axi_rx_tlast_reg_0 <= \^m_axi_rx_tlast_reg_0\;
  m_axi_rx_tvalid_reg_0 <= \^m_axi_rx_tvalid_reg_0\;
\count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_rx_tlast_reg_0\,
      I1 => \^m_axi_rx_tvalid_reg_0\,
      O => m_axi_rx_tlast_reg_1
    );
\crc_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0800000"
    )
        port map (
      I0 => sof_ds_r,
      I1 => \^m_axi_rx_tlast_reg_0\,
      I2 => \^m_axi_rx_tvalid_reg_0\,
      I3 => data_r,
      I4 => \^q\(3),
      O => crc_c
    );
\data_width[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAABAE"
    )
        port map (
      I0 => \data_width[0]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \data_width[0]_i_3__0_n_0\,
      I3 => \^q\(5),
      I4 => \^m_axi_rx_tkeep_reg[4]_0\,
      I5 => \data_width[0]_i_5__0_n_0\,
      O => \tkeep_in_reg[7]\(0)
    );
\data_width[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557F55FF557F553C"
    )
        port map (
      I0 => \rx_crc_axi_i/CRC_DATAWIDTH1\(4),
      I1 => \data_width_reg[0]\(2),
      I2 => \data_width_reg[0]\(1),
      I3 => \data_width[2]_i_3__0_n_0\,
      I4 => \data_width_reg[0]\(0),
      I5 => \data_width[2]_i_4_n_0\,
      O => \data_width[0]_i_2_n_0\
    );
\data_width[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \^m_axi_rx_tlast_reg_0\,
      I1 => \^q\(3),
      I2 => m_axi_rx_tlast_us_r,
      I3 => \data_width_reg[0]\(3),
      O => \data_width[0]_i_3__0_n_0\
    );
\data_width[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^m_axi_rx_tlast_reg_0\,
      O => \^m_axi_rx_tkeep_reg[4]_0\
    );
\data_width[0]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33A3FFAF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \data_width_reg[0]\(3),
      I2 => \^m_axi_rx_tlast_reg_0\,
      I3 => \^q\(3),
      I4 => m_axi_rx_tlast_us_r,
      O => \data_width[0]_i_5__0_n_0\
    );
\data_width[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FAA3F3F"
    )
        port map (
      I0 => \^q\(7),
      I1 => \data_width_reg[0]\(3),
      I2 => m_axi_rx_tlast_us_r,
      I3 => \^q\(3),
      I4 => \^m_axi_rx_tlast_reg_0\,
      O => \rx_crc_axi_i/CRC_DATAWIDTH1\(4)
    );
\data_width[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \data_width[2]_i_2_n_0\,
      I1 => \data_width[2]_i_4_n_0\,
      I2 => \data_width[2]_i_3__0_n_0\,
      I3 => \data_width_reg[0]\(0),
      I4 => \data_width_reg[0]\(1),
      I5 => \data_width_reg[1]\,
      O => \tkeep_in_reg[7]\(1)
    );
\data_width[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEAFAE"
    )
        port map (
      I0 => \data_width[2]_i_2_n_0\,
      I1 => \data_width_reg[0]\(0),
      I2 => \data_width[2]_i_3__0_n_0\,
      I3 => \data_width_reg[0]\(1),
      I4 => \data_width_reg[0]\(2),
      I5 => \data_width[2]_i_4_n_0\,
      O => \tkeep_in_reg[7]\(2)
    );
\data_width[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F33FFFF3A33FAFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => m_axi_rx_tlast_us_r,
      I2 => \^q\(3),
      I3 => \^m_axi_rx_tlast_reg_0\,
      I4 => \data_width_reg[0]\(3),
      I5 => \^q\(4),
      O => \data_width[2]_i_2_n_0\
    );
\data_width[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FFF"
    )
        port map (
      I0 => \^m_axi_rx_tlast_reg_0\,
      I1 => \^q\(3),
      I2 => m_axi_rx_tlast_us_r,
      I3 => \data_width_reg[0]\(3),
      O => \data_width[2]_i_3__0_n_0\
    );
\data_width[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFFFFFF08FBFBFB"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^m_axi_rx_tlast_reg_0\,
      I2 => \^q\(3),
      I3 => m_axi_rx_tlast_us_r,
      I4 => \data_width_reg[0]\(3),
      I5 => \^q\(7),
      O => \data_width[2]_i_4_n_0\
    );
hold_valid_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA2A"
    )
        port map (
      I0 => hold_valid_r,
      I1 => rx_ll_dv_r2,
      I2 => rx_pe_data_v_r2,
      I3 => rx_cc_r2,
      I4 => hold_valid_r_i_3_n_0,
      O => hold_valid
    );
hold_valid_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF07FFFF00000000"
    )
        port map (
      I0 => rx_sep_r,
      I1 => \raw_data_r_reg_n_0_[2]\,
      I2 => rx_pe_data_v_r,
      I3 => rx_cc_r1,
      I4 => rx_ll_dv_r1,
      I5 => rx_pe_data_v_r2,
      O => hold_valid_r_i_3_n_0
    );
hold_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => hold_valid,
      Q => hold_valid_r,
      R => SR
    );
\m_axi_rx_tdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEEEEEEEEEEE"
    )
        port map (
      I0 => \sep0_detect__0\,
      I1 => rx_pe_data_v_r2,
      I2 => \m_axi_rx_tdata[0]_i_3_n_0\,
      I3 => rx_cc_r1,
      I4 => rx_pe_data_v_r,
      I5 => rx_ll_dv_r1,
      O => rx_tvalid_c
    );
\m_axi_rx_tdata[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[2]\,
      I1 => rx_sep_r,
      O => \sep0_detect__0\
    );
\m_axi_rx_tdata[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => pipe2_rx_sep_r,
      I1 => \raw_data_r2_reg_n_0_[0]\,
      I2 => hold_valid,
      O => \m_axi_rx_tdata[0]_i_3_n_0\
    );
\m_axi_rx_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(63),
      Q => \^m_axi_rx_tdata_reg[0]_1\(63),
      R => '0'
    );
\m_axi_rx_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(53),
      Q => \^m_axi_rx_tdata_reg[0]_1\(53),
      R => '0'
    );
\m_axi_rx_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(52),
      Q => \^m_axi_rx_tdata_reg[0]_1\(52),
      R => '0'
    );
\m_axi_rx_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(51),
      Q => \^m_axi_rx_tdata_reg[0]_1\(51),
      R => '0'
    );
\m_axi_rx_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(50),
      Q => \^m_axi_rx_tdata_reg[0]_1\(50),
      R => '0'
    );
\m_axi_rx_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(49),
      Q => \^m_axi_rx_tdata_reg[0]_1\(49),
      R => '0'
    );
\m_axi_rx_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(48),
      Q => \^m_axi_rx_tdata_reg[0]_1\(48),
      R => '0'
    );
\m_axi_rx_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(47),
      Q => \^m_axi_rx_tdata_reg[0]_1\(47),
      R => '0'
    );
\m_axi_rx_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(46),
      Q => \^m_axi_rx_tdata_reg[0]_1\(46),
      R => '0'
    );
\m_axi_rx_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(45),
      Q => \^m_axi_rx_tdata_reg[0]_1\(45),
      R => '0'
    );
\m_axi_rx_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(44),
      Q => \^m_axi_rx_tdata_reg[0]_1\(44),
      R => '0'
    );
\m_axi_rx_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(62),
      Q => \^m_axi_rx_tdata_reg[0]_1\(62),
      R => '0'
    );
\m_axi_rx_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(43),
      Q => \^m_axi_rx_tdata_reg[0]_1\(43),
      R => '0'
    );
\m_axi_rx_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(42),
      Q => \^m_axi_rx_tdata_reg[0]_1\(42),
      R => '0'
    );
\m_axi_rx_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(41),
      Q => \^m_axi_rx_tdata_reg[0]_1\(41),
      R => '0'
    );
\m_axi_rx_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(40),
      Q => \^m_axi_rx_tdata_reg[0]_1\(40),
      R => '0'
    );
\m_axi_rx_tdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(39),
      Q => \^m_axi_rx_tdata_reg[0]_1\(39),
      R => '0'
    );
\m_axi_rx_tdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(38),
      Q => \^m_axi_rx_tdata_reg[0]_1\(38),
      R => '0'
    );
\m_axi_rx_tdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(37),
      Q => \^m_axi_rx_tdata_reg[0]_1\(37),
      R => '0'
    );
\m_axi_rx_tdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(36),
      Q => \^m_axi_rx_tdata_reg[0]_1\(36),
      R => '0'
    );
\m_axi_rx_tdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(35),
      Q => \^m_axi_rx_tdata_reg[0]_1\(35),
      R => '0'
    );
\m_axi_rx_tdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(34),
      Q => \^m_axi_rx_tdata_reg[0]_1\(34),
      R => '0'
    );
\m_axi_rx_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(61),
      Q => \^m_axi_rx_tdata_reg[0]_1\(61),
      R => '0'
    );
\m_axi_rx_tdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(33),
      Q => \^m_axi_rx_tdata_reg[0]_1\(33),
      R => '0'
    );
\m_axi_rx_tdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(32),
      Q => \^m_axi_rx_tdata_reg[0]_1\(32),
      R => '0'
    );
\m_axi_rx_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(31),
      Q => \^m_axi_rx_tdata_reg[0]_1\(31),
      R => '0'
    );
\m_axi_rx_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(30),
      Q => \^m_axi_rx_tdata_reg[0]_1\(30),
      R => '0'
    );
\m_axi_rx_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(29),
      Q => \^m_axi_rx_tdata_reg[0]_1\(29),
      R => '0'
    );
\m_axi_rx_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(28),
      Q => \^m_axi_rx_tdata_reg[0]_1\(28),
      R => '0'
    );
\m_axi_rx_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(27),
      Q => \^m_axi_rx_tdata_reg[0]_1\(27),
      R => '0'
    );
\m_axi_rx_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(26),
      Q => \^m_axi_rx_tdata_reg[0]_1\(26),
      R => '0'
    );
\m_axi_rx_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(25),
      Q => \^m_axi_rx_tdata_reg[0]_1\(25),
      R => '0'
    );
\m_axi_rx_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(24),
      Q => \^m_axi_rx_tdata_reg[0]_1\(24),
      R => '0'
    );
\m_axi_rx_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(60),
      Q => \^m_axi_rx_tdata_reg[0]_1\(60),
      R => '0'
    );
\m_axi_rx_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(23),
      Q => \^m_axi_rx_tdata_reg[0]_1\(23),
      R => '0'
    );
\m_axi_rx_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(22),
      Q => \^m_axi_rx_tdata_reg[0]_1\(22),
      R => '0'
    );
\m_axi_rx_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(21),
      Q => \^m_axi_rx_tdata_reg[0]_1\(21),
      R => '0'
    );
\m_axi_rx_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(20),
      Q => \^m_axi_rx_tdata_reg[0]_1\(20),
      R => '0'
    );
\m_axi_rx_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(19),
      Q => \^m_axi_rx_tdata_reg[0]_1\(19),
      R => '0'
    );
\m_axi_rx_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(18),
      Q => \^m_axi_rx_tdata_reg[0]_1\(18),
      R => '0'
    );
\m_axi_rx_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(17),
      Q => \^m_axi_rx_tdata_reg[0]_1\(17),
      R => '0'
    );
\m_axi_rx_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(16),
      Q => \^m_axi_rx_tdata_reg[0]_1\(16),
      R => '0'
    );
\m_axi_rx_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(15),
      Q => \^m_axi_rx_tdata_reg[0]_1\(15),
      R => '0'
    );
\m_axi_rx_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(14),
      Q => \^m_axi_rx_tdata_reg[0]_1\(14),
      R => '0'
    );
\m_axi_rx_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(59),
      Q => \^m_axi_rx_tdata_reg[0]_1\(59),
      R => '0'
    );
\m_axi_rx_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(13),
      Q => \^m_axi_rx_tdata_reg[0]_1\(13),
      R => '0'
    );
\m_axi_rx_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(12),
      Q => \^m_axi_rx_tdata_reg[0]_1\(12),
      R => '0'
    );
\m_axi_rx_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(11),
      Q => \^m_axi_rx_tdata_reg[0]_1\(11),
      R => '0'
    );
\m_axi_rx_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(10),
      Q => \^m_axi_rx_tdata_reg[0]_1\(10),
      R => '0'
    );
\m_axi_rx_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(9),
      Q => \^m_axi_rx_tdata_reg[0]_1\(9),
      R => '0'
    );
\m_axi_rx_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(8),
      Q => \^m_axi_rx_tdata_reg[0]_1\(8),
      R => '0'
    );
\m_axi_rx_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(7),
      Q => \^m_axi_rx_tdata_reg[0]_1\(7),
      R => '0'
    );
\m_axi_rx_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(6),
      Q => \^m_axi_rx_tdata_reg[0]_1\(6),
      R => '0'
    );
\m_axi_rx_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(5),
      Q => \^m_axi_rx_tdata_reg[0]_1\(5),
      R => '0'
    );
\m_axi_rx_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(4),
      Q => \^m_axi_rx_tdata_reg[0]_1\(4),
      R => '0'
    );
\m_axi_rx_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(58),
      Q => \^m_axi_rx_tdata_reg[0]_1\(58),
      R => '0'
    );
\m_axi_rx_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(3),
      Q => \^m_axi_rx_tdata_reg[0]_1\(3),
      R => '0'
    );
\m_axi_rx_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(2),
      Q => \^m_axi_rx_tdata_reg[0]_1\(2),
      R => '0'
    );
\m_axi_rx_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(1),
      Q => \^m_axi_rx_tdata_reg[0]_1\(1),
      R => '0'
    );
\m_axi_rx_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(0),
      Q => \^m_axi_rx_tdata_reg[0]_1\(0),
      R => '0'
    );
\m_axi_rx_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(57),
      Q => \^m_axi_rx_tdata_reg[0]_1\(57),
      R => '0'
    );
\m_axi_rx_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(56),
      Q => \^m_axi_rx_tdata_reg[0]_1\(56),
      R => '0'
    );
\m_axi_rx_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(55),
      Q => \^m_axi_rx_tdata_reg[0]_1\(55),
      R => '0'
    );
\m_axi_rx_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rx_tvalid_c,
      D => pipe2_rx_pe_data_r(54),
      Q => \^m_axi_rx_tdata_reg[0]_1\(54),
      R => '0'
    );
\m_axi_rx_tkeep[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007077"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[2]\,
      I1 => rx_sep_r,
      I2 => \raw_data_r2_reg_n_0_[2]\,
      I3 => pipe2_rx_sep_r,
      I4 => \raw_data_r2_reg_n_0_[0]\,
      O => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[9]\,
      I1 => \raw_data_r2_reg_n_0_[2]\,
      I2 => pipe2_rx_sep_r,
      I3 => \raw_data_r2_reg_n_0_[0]\,
      I4 => \raw_data_r_reg_n_0_[9]\,
      O => \m_axi_rx_tkeep[0]_i_2_n_0\
    );
\m_axi_rx_tkeep[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[8]\,
      I1 => \raw_data_r2_reg_n_0_[2]\,
      I2 => pipe2_rx_sep_r,
      I3 => \raw_data_r2_reg_n_0_[0]\,
      I4 => \raw_data_r_reg_n_0_[8]\,
      O => \m_axi_rx_tkeep[1]_i_1_n_0\
    );
\m_axi_rx_tkeep[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[7]\,
      I1 => \raw_data_r2_reg_n_0_[2]\,
      I2 => pipe2_rx_sep_r,
      I3 => \raw_data_r2_reg_n_0_[0]\,
      I4 => \raw_data_r_reg_n_0_[7]\,
      O => \m_axi_rx_tkeep[2]_i_1_n_0\
    );
\m_axi_rx_tkeep[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[6]\,
      I1 => \raw_data_r2_reg_n_0_[2]\,
      I2 => pipe2_rx_sep_r,
      I3 => \raw_data_r2_reg_n_0_[0]\,
      I4 => \raw_data_r_reg_n_0_[6]\,
      O => \m_axi_rx_tkeep[3]_i_1_n_0\
    );
\m_axi_rx_tkeep[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[5]\,
      I1 => \raw_data_r2_reg_n_0_[2]\,
      I2 => pipe2_rx_sep_r,
      I3 => \raw_data_r2_reg_n_0_[0]\,
      I4 => \raw_data_r_reg_n_0_[5]\,
      O => \m_axi_rx_tkeep[4]_i_1_n_0\
    );
\m_axi_rx_tkeep[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[4]\,
      I1 => \raw_data_r2_reg_n_0_[2]\,
      I2 => pipe2_rx_sep_r,
      I3 => \raw_data_r2_reg_n_0_[0]\,
      I4 => \raw_data_r_reg_n_0_[4]\,
      O => \m_axi_rx_tkeep[5]_i_1_n_0\
    );
\m_axi_rx_tkeep[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[3]\,
      I1 => \raw_data_r2_reg_n_0_[2]\,
      I2 => pipe2_rx_sep_r,
      I3 => \raw_data_r2_reg_n_0_[0]\,
      I4 => \raw_data_r_reg_n_0_[3]\,
      O => \m_axi_rx_tkeep[6]_i_1_n_0\
    );
\m_axi_rx_tkeep[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA0"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[2]\,
      I1 => pipe2_rx_sep_r,
      I2 => \raw_data_r2_reg_n_0_[0]\,
      I3 => \raw_data_r_reg_n_0_[2]\,
      O => \m_axi_rx_tkeep[7]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \m_axi_rx_tkeep[0]_i_2_n_0\,
      Q => \^q\(7),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \m_axi_rx_tkeep[1]_i_1_n_0\,
      Q => \^q\(6),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \m_axi_rx_tkeep[2]_i_1_n_0\,
      Q => \^q\(5),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \m_axi_rx_tkeep[3]_i_1_n_0\,
      Q => \^q\(4),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \m_axi_rx_tkeep[4]_i_1_n_0\,
      Q => \^q\(3),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \m_axi_rx_tkeep[5]_i_1_n_0\,
      Q => \^q\(2),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \m_axi_rx_tkeep[6]_i_1_n_0\,
      Q => \^q\(1),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
\m_axi_rx_tkeep_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \m_axi_rx_tkeep[7]_i_1_n_0\,
      Q => \^q\(0),
      S => \m_axi_rx_tkeep[0]_i_1_n_0\
    );
m_axi_rx_tlast_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880000"
    )
        port map (
      I0 => m_axi_rx_tvalid_reg_1,
      I1 => p_0_in,
      I2 => rx_sep_r,
      I3 => \raw_data_r_reg_n_0_[2]\,
      I4 => rx_tvalid_c,
      O => m_axi_rx_tlast_i_1_n_0
    );
m_axi_rx_tlast_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \raw_data_r2_reg_n_0_[2]\,
      I1 => pipe2_rx_sep_r,
      I2 => \raw_data_r2_reg_n_0_[0]\,
      O => p_0_in
    );
m_axi_rx_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tlast_i_1_n_0,
      Q => \^m_axi_rx_tlast_reg_0\,
      R => '0'
    );
m_axi_rx_tvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => rx_tvalid_c,
      I1 => m_axi_rx_tvalid_reg_1,
      I2 => \m_axi_rx_tdata[0]_i_3_n_0\,
      I3 => rx_pe_data_v_r2,
      O => m_axi_rx_tvalid_i_1_n_0
    );
m_axi_rx_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tvalid_i_1_n_0,
      Q => \^m_axi_rx_tvalid_reg_0\,
      R => '0'
    );
\new_pkt_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \^m_axi_rx_tlast_reg_0\,
      I1 => \^m_axi_rx_tvalid_reg_0\,
      I2 => new_pkt_r_reg,
      I3 => new_pkt_r,
      O => p_44_in
    );
\raw_data_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[0]\,
      Q => \raw_data_r2_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[10]\,
      Q => pipe2_rx_pe_data_r(0),
      R => '0'
    );
\raw_data_r2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[11]\,
      Q => pipe2_rx_pe_data_r(1),
      R => '0'
    );
\raw_data_r2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[12]\,
      Q => pipe2_rx_pe_data_r(2),
      R => '0'
    );
\raw_data_r2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[13]\,
      Q => pipe2_rx_pe_data_r(3),
      R => '0'
    );
\raw_data_r2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[14]\,
      Q => pipe2_rx_pe_data_r(4),
      R => '0'
    );
\raw_data_r2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[15]\,
      Q => pipe2_rx_pe_data_r(5),
      R => '0'
    );
\raw_data_r2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[16]\,
      Q => pipe2_rx_pe_data_r(6),
      R => '0'
    );
\raw_data_r2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[17]\,
      Q => pipe2_rx_pe_data_r(7),
      R => '0'
    );
\raw_data_r2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[18]\,
      Q => pipe2_rx_pe_data_r(8),
      R => '0'
    );
\raw_data_r2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[19]\,
      Q => pipe2_rx_pe_data_r(9),
      R => '0'
    );
\raw_data_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[1]\,
      Q => pipe2_rx_sep_r,
      R => '0'
    );
\raw_data_r2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[20]\,
      Q => pipe2_rx_pe_data_r(10),
      R => '0'
    );
\raw_data_r2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[21]\,
      Q => pipe2_rx_pe_data_r(11),
      R => '0'
    );
\raw_data_r2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[22]\,
      Q => pipe2_rx_pe_data_r(12),
      R => '0'
    );
\raw_data_r2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[23]\,
      Q => pipe2_rx_pe_data_r(13),
      R => '0'
    );
\raw_data_r2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[24]\,
      Q => pipe2_rx_pe_data_r(14),
      R => '0'
    );
\raw_data_r2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[25]\,
      Q => pipe2_rx_pe_data_r(15),
      R => '0'
    );
\raw_data_r2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[26]\,
      Q => pipe2_rx_pe_data_r(16),
      R => '0'
    );
\raw_data_r2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[27]\,
      Q => pipe2_rx_pe_data_r(17),
      R => '0'
    );
\raw_data_r2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[28]\,
      Q => pipe2_rx_pe_data_r(18),
      R => '0'
    );
\raw_data_r2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[29]\,
      Q => pipe2_rx_pe_data_r(19),
      R => '0'
    );
\raw_data_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[2]\,
      Q => \raw_data_r2_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[30]\,
      Q => pipe2_rx_pe_data_r(20),
      R => '0'
    );
\raw_data_r2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[31]\,
      Q => pipe2_rx_pe_data_r(21),
      R => '0'
    );
\raw_data_r2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[32]\,
      Q => pipe2_rx_pe_data_r(22),
      R => '0'
    );
\raw_data_r2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[33]\,
      Q => pipe2_rx_pe_data_r(23),
      R => '0'
    );
\raw_data_r2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[34]\,
      Q => pipe2_rx_pe_data_r(24),
      R => '0'
    );
\raw_data_r2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[35]\,
      Q => pipe2_rx_pe_data_r(25),
      R => '0'
    );
\raw_data_r2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[36]\,
      Q => pipe2_rx_pe_data_r(26),
      R => '0'
    );
\raw_data_r2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[37]\,
      Q => pipe2_rx_pe_data_r(27),
      R => '0'
    );
\raw_data_r2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[38]\,
      Q => pipe2_rx_pe_data_r(28),
      R => '0'
    );
\raw_data_r2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[39]\,
      Q => pipe2_rx_pe_data_r(29),
      R => '0'
    );
\raw_data_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[3]\,
      Q => \raw_data_r2_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[40]\,
      Q => pipe2_rx_pe_data_r(30),
      R => '0'
    );
\raw_data_r2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[41]\,
      Q => pipe2_rx_pe_data_r(31),
      R => '0'
    );
\raw_data_r2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[42]\,
      Q => pipe2_rx_pe_data_r(32),
      R => '0'
    );
\raw_data_r2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[43]\,
      Q => pipe2_rx_pe_data_r(33),
      R => '0'
    );
\raw_data_r2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[44]\,
      Q => pipe2_rx_pe_data_r(34),
      R => '0'
    );
\raw_data_r2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[45]\,
      Q => pipe2_rx_pe_data_r(35),
      R => '0'
    );
\raw_data_r2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[46]\,
      Q => pipe2_rx_pe_data_r(36),
      R => '0'
    );
\raw_data_r2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[47]\,
      Q => pipe2_rx_pe_data_r(37),
      R => '0'
    );
\raw_data_r2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[48]\,
      Q => pipe2_rx_pe_data_r(38),
      R => '0'
    );
\raw_data_r2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[49]\,
      Q => pipe2_rx_pe_data_r(39),
      R => '0'
    );
\raw_data_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[4]\,
      Q => \raw_data_r2_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[50]\,
      Q => pipe2_rx_pe_data_r(40),
      R => '0'
    );
\raw_data_r2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[51]\,
      Q => pipe2_rx_pe_data_r(41),
      R => '0'
    );
\raw_data_r2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[52]\,
      Q => pipe2_rx_pe_data_r(42),
      R => '0'
    );
\raw_data_r2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[53]\,
      Q => pipe2_rx_pe_data_r(43),
      R => '0'
    );
\raw_data_r2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[54]\,
      Q => pipe2_rx_pe_data_r(44),
      R => '0'
    );
\raw_data_r2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[55]\,
      Q => pipe2_rx_pe_data_r(45),
      R => '0'
    );
\raw_data_r2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[56]\,
      Q => pipe2_rx_pe_data_r(46),
      R => '0'
    );
\raw_data_r2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[57]\,
      Q => pipe2_rx_pe_data_r(47),
      R => '0'
    );
\raw_data_r2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[58]\,
      Q => pipe2_rx_pe_data_r(48),
      R => '0'
    );
\raw_data_r2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[59]\,
      Q => pipe2_rx_pe_data_r(49),
      R => '0'
    );
\raw_data_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[5]\,
      Q => \raw_data_r2_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[60]\,
      Q => pipe2_rx_pe_data_r(50),
      R => '0'
    );
\raw_data_r2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[61]\,
      Q => pipe2_rx_pe_data_r(51),
      R => '0'
    );
\raw_data_r2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[62]\,
      Q => pipe2_rx_pe_data_r(52),
      R => '0'
    );
\raw_data_r2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[63]\,
      Q => pipe2_rx_pe_data_r(53),
      R => '0'
    );
\raw_data_r2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[64]\,
      Q => pipe2_rx_pe_data_r(54),
      R => '0'
    );
\raw_data_r2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[65]\,
      Q => pipe2_rx_pe_data_r(55),
      R => '0'
    );
\raw_data_r2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[66]\,
      Q => pipe2_rx_pe_data_r(56),
      R => '0'
    );
\raw_data_r2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[67]\,
      Q => pipe2_rx_pe_data_r(57),
      R => '0'
    );
\raw_data_r2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[68]\,
      Q => pipe2_rx_pe_data_r(58),
      R => '0'
    );
\raw_data_r2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[69]\,
      Q => pipe2_rx_pe_data_r(59),
      R => '0'
    );
\raw_data_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[6]\,
      Q => \raw_data_r2_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[70]\,
      Q => pipe2_rx_pe_data_r(60),
      R => '0'
    );
\raw_data_r2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[71]\,
      Q => pipe2_rx_pe_data_r(61),
      R => '0'
    );
\raw_data_r2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[72]\,
      Q => pipe2_rx_pe_data_r(62),
      R => '0'
    );
\raw_data_r2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[73]\,
      Q => pipe2_rx_pe_data_r(63),
      R => '0'
    );
\raw_data_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[7]\,
      Q => \raw_data_r2_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[8]\,
      Q => \raw_data_r2_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \raw_data_r_reg_n_0_[9]\,
      Q => \raw_data_r2_reg_n_0_[9]\,
      R => '0'
    );
\raw_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(0),
      Q => \raw_data_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(10),
      Q => \raw_data_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(11),
      Q => \raw_data_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(12),
      Q => \raw_data_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(13),
      Q => \raw_data_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(14),
      Q => \raw_data_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(15),
      Q => \raw_data_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(16),
      Q => \raw_data_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(17),
      Q => \raw_data_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(18),
      Q => \raw_data_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(19),
      Q => \raw_data_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(1),
      Q => \raw_data_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(20),
      Q => \raw_data_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(21),
      Q => \raw_data_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(22),
      Q => \raw_data_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(23),
      Q => \raw_data_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(24),
      Q => \raw_data_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(25),
      Q => \raw_data_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(26),
      Q => \raw_data_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(27),
      Q => \raw_data_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(28),
      Q => \raw_data_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(29),
      Q => \raw_data_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(2),
      Q => \raw_data_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(30),
      Q => \raw_data_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(31),
      Q => \raw_data_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(32),
      Q => \raw_data_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(33),
      Q => \raw_data_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(34),
      Q => \raw_data_r_reg_n_0_[34]\,
      R => '0'
    );
\raw_data_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(35),
      Q => \raw_data_r_reg_n_0_[35]\,
      R => '0'
    );
\raw_data_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(36),
      Q => \raw_data_r_reg_n_0_[36]\,
      R => '0'
    );
\raw_data_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(37),
      Q => \raw_data_r_reg_n_0_[37]\,
      R => '0'
    );
\raw_data_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(38),
      Q => \raw_data_r_reg_n_0_[38]\,
      R => '0'
    );
\raw_data_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(39),
      Q => \raw_data_r_reg_n_0_[39]\,
      R => '0'
    );
\raw_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(3),
      Q => \raw_data_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(40),
      Q => \raw_data_r_reg_n_0_[40]\,
      R => '0'
    );
\raw_data_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(41),
      Q => \raw_data_r_reg_n_0_[41]\,
      R => '0'
    );
\raw_data_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(42),
      Q => \raw_data_r_reg_n_0_[42]\,
      R => '0'
    );
\raw_data_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(43),
      Q => \raw_data_r_reg_n_0_[43]\,
      R => '0'
    );
\raw_data_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(44),
      Q => \raw_data_r_reg_n_0_[44]\,
      R => '0'
    );
\raw_data_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(45),
      Q => \raw_data_r_reg_n_0_[45]\,
      R => '0'
    );
\raw_data_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(46),
      Q => \raw_data_r_reg_n_0_[46]\,
      R => '0'
    );
\raw_data_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(47),
      Q => \raw_data_r_reg_n_0_[47]\,
      R => '0'
    );
\raw_data_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(48),
      Q => \raw_data_r_reg_n_0_[48]\,
      R => '0'
    );
\raw_data_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(49),
      Q => \raw_data_r_reg_n_0_[49]\,
      R => '0'
    );
\raw_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(4),
      Q => \raw_data_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(50),
      Q => \raw_data_r_reg_n_0_[50]\,
      R => '0'
    );
\raw_data_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(51),
      Q => \raw_data_r_reg_n_0_[51]\,
      R => '0'
    );
\raw_data_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(52),
      Q => \raw_data_r_reg_n_0_[52]\,
      R => '0'
    );
\raw_data_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(53),
      Q => \raw_data_r_reg_n_0_[53]\,
      R => '0'
    );
\raw_data_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(54),
      Q => \raw_data_r_reg_n_0_[54]\,
      R => '0'
    );
\raw_data_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(55),
      Q => \raw_data_r_reg_n_0_[55]\,
      R => '0'
    );
\raw_data_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(56),
      Q => \raw_data_r_reg_n_0_[56]\,
      R => '0'
    );
\raw_data_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(57),
      Q => \raw_data_r_reg_n_0_[57]\,
      R => '0'
    );
\raw_data_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(58),
      Q => \raw_data_r_reg_n_0_[58]\,
      R => '0'
    );
\raw_data_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(59),
      Q => \raw_data_r_reg_n_0_[59]\,
      R => '0'
    );
\raw_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(5),
      Q => \raw_data_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(60),
      Q => \raw_data_r_reg_n_0_[60]\,
      R => '0'
    );
\raw_data_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(61),
      Q => \raw_data_r_reg_n_0_[61]\,
      R => '0'
    );
\raw_data_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(62),
      Q => \raw_data_r_reg_n_0_[62]\,
      R => '0'
    );
\raw_data_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(63),
      Q => \raw_data_r_reg_n_0_[63]\,
      R => '0'
    );
\raw_data_r_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(64),
      Q => \raw_data_r_reg_n_0_[64]\,
      R => '0'
    );
\raw_data_r_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(65),
      Q => \raw_data_r_reg_n_0_[65]\,
      R => '0'
    );
\raw_data_r_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(66),
      Q => \raw_data_r_reg_n_0_[66]\,
      R => '0'
    );
\raw_data_r_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(67),
      Q => \raw_data_r_reg_n_0_[67]\,
      R => '0'
    );
\raw_data_r_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(68),
      Q => \raw_data_r_reg_n_0_[68]\,
      R => '0'
    );
\raw_data_r_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(69),
      Q => \raw_data_r_reg_n_0_[69]\,
      R => '0'
    );
\raw_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(6),
      Q => \raw_data_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(70),
      Q => \raw_data_r_reg_n_0_[70]\,
      R => '0'
    );
\raw_data_r_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(71),
      Q => \raw_data_r_reg_n_0_[71]\,
      R => '0'
    );
\raw_data_r_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(72),
      Q => \raw_data_r_reg_n_0_[72]\,
      R => '0'
    );
\raw_data_r_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(73),
      Q => \raw_data_r_reg_n_0_[73]\,
      R => '0'
    );
\raw_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(7),
      Q => \raw_data_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(8),
      Q => \raw_data_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \raw_data_r_reg[0]_0\(0),
      D => D(9),
      Q => \raw_data_r_reg_n_0_[9]\,
      R => '0'
    );
\received_CRC[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC080"
    )
        port map (
      I0 => new_pkt_r,
      I1 => \^m_axi_rx_tlast_reg_0\,
      I2 => \^m_axi_rx_tvalid_reg_0\,
      I3 => new_pkt_r_reg,
      I4 => \^q\(4),
      O => E(0)
    );
\received_CRC[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \received_CRC[0]_i_13_n_0\,
      O => \received_CRC[0]_i_10_n_0\
    );
\received_CRC[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000F00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \received_CRC[0]_i_8_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      O => \received_CRC[0]_i_11_n_0\
    );
\received_CRC[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \received_CRC[0]_i_8_n_0\,
      I3 => \^q\(2),
      O => \received_CRC[0]_i_12_n_0\
    );
\received_CRC[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^q\(3),
      O => \received_CRC[0]_i_13_n_0\
    );
\received_CRC[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(63),
      I1 => \received_CRC[0]_i_3_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC_reg[0]\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(31),
      O => \m_axi_rx_tdata_reg[0]_0\(31)
    );
\received_CRC[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(55),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(63),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(39),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(47),
      O => \received_CRC[0]_i_3_n_0\
    );
\received_CRC[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07000F000F000F00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \received_CRC[0]_i_8_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => \rx_crc_axi_i/p_1_in\
    );
\received_CRC[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAABAAABAAA"
    )
        port map (
      I0 => \received_CRC[0]_i_9_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \received_CRC[0]_i_10_n_0\,
      I5 => \received_CRC[0]_i_11_n_0\,
      O => \^m_axi_rx_tkeep_reg[2]_0\
    );
\received_CRC[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAE"
    )
        port map (
      I0 => \received_CRC[0]_i_9_n_0\,
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \received_CRC[0]_i_11_n_0\,
      I4 => \received_CRC[0]_i_12_n_0\,
      O => \^m_axi_rx_tkeep_reg[0]_0\
    );
\received_CRC[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(7),
      I2 => \^q\(6),
      O => \received_CRC[0]_i_8_n_0\
    );
\received_CRC[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F080F000F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \received_CRC[0]_i_8_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => \received_CRC[0]_i_9_n_0\
    );
\received_CRC[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(53),
      I1 => \received_CRC[10]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[10]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(21),
      O => \m_axi_rx_tdata_reg[0]_0\(21)
    );
\received_CRC[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(45),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(53),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(29),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(37),
      O => \received_CRC[10]_i_2_n_0\
    );
\received_CRC[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(13),
      I1 => \received_CRC_reg[8]\(5),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(61),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(53),
      O => \received_CRC[10]_i_3_n_0\
    );
\received_CRC[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(52),
      I1 => \received_CRC[11]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[11]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(20),
      O => \m_axi_rx_tdata_reg[0]_0\(20)
    );
\received_CRC[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(44),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(52),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(28),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(36),
      O => \received_CRC[11]_i_2_n_0\
    );
\received_CRC[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(12),
      I1 => \received_CRC_reg[8]\(4),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(60),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(52),
      O => \received_CRC[11]_i_3_n_0\
    );
\received_CRC[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(51),
      I1 => \received_CRC[12]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[12]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(19),
      O => \m_axi_rx_tdata_reg[0]_0\(19)
    );
\received_CRC[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(43),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(51),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(27),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(35),
      O => \received_CRC[12]_i_2_n_0\
    );
\received_CRC[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(11),
      I1 => \received_CRC_reg[8]\(3),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(59),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(51),
      O => \received_CRC[12]_i_3_n_0\
    );
\received_CRC[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(50),
      I1 => \received_CRC[13]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[13]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(18),
      O => \m_axi_rx_tdata_reg[0]_0\(18)
    );
\received_CRC[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(42),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(50),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(26),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(34),
      O => \received_CRC[13]_i_2_n_0\
    );
\received_CRC[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(10),
      I1 => \received_CRC_reg[8]\(2),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(58),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(50),
      O => \received_CRC[13]_i_3_n_0\
    );
\received_CRC[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(49),
      I1 => \received_CRC[14]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[14]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(17),
      O => \m_axi_rx_tdata_reg[0]_0\(17)
    );
\received_CRC[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(41),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(49),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(25),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(33),
      O => \received_CRC[14]_i_2_n_0\
    );
\received_CRC[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(9),
      I1 => \received_CRC_reg[8]\(1),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(57),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(49),
      O => \received_CRC[14]_i_3_n_0\
    );
\received_CRC[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(48),
      I1 => \received_CRC[15]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[15]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(16),
      O => \m_axi_rx_tdata_reg[0]_0\(16)
    );
\received_CRC[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(40),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(48),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(24),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(32),
      O => \received_CRC[15]_i_2_n_0\
    );
\received_CRC[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(8),
      I1 => \received_CRC_reg[8]\(0),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(56),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(48),
      O => \received_CRC[15]_i_3_n_0\
    );
\received_CRC[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(47),
      I1 => \received_CRC[16]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[16]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(15),
      O => \m_axi_rx_tdata_reg[0]_0\(15)
    );
\received_CRC[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(39),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(47),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(23),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(31),
      O => \received_CRC[16]_i_2_n_0\
    );
\received_CRC[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(7),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(63),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(55),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(47),
      O => \received_CRC[16]_i_3_n_0\
    );
\received_CRC[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(46),
      I1 => \received_CRC[17]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[17]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(14),
      O => \m_axi_rx_tdata_reg[0]_0\(14)
    );
\received_CRC[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(38),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(46),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(22),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(30),
      O => \received_CRC[17]_i_2_n_0\
    );
\received_CRC[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(6),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(62),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(54),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(46),
      O => \received_CRC[17]_i_3_n_0\
    );
\received_CRC[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(45),
      I1 => \received_CRC[18]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[18]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(13),
      O => \m_axi_rx_tdata_reg[0]_0\(13)
    );
\received_CRC[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(37),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(45),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(21),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(29),
      O => \received_CRC[18]_i_2_n_0\
    );
\received_CRC[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(5),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(61),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(53),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(45),
      O => \received_CRC[18]_i_3_n_0\
    );
\received_CRC[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(44),
      I1 => \received_CRC[19]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[19]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(12),
      O => \m_axi_rx_tdata_reg[0]_0\(12)
    );
\received_CRC[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(36),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(44),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(20),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(28),
      O => \received_CRC[19]_i_2_n_0\
    );
\received_CRC[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(4),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(60),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(52),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(44),
      O => \received_CRC[19]_i_3_n_0\
    );
\received_CRC[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(62),
      I1 => \received_CRC[1]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC_reg[1]\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(30),
      O => \m_axi_rx_tdata_reg[0]_0\(30)
    );
\received_CRC[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(54),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(62),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(38),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(46),
      O => \received_CRC[1]_i_2_n_0\
    );
\received_CRC[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(43),
      I1 => \received_CRC[20]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[20]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(11),
      O => \m_axi_rx_tdata_reg[0]_0\(11)
    );
\received_CRC[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(35),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(43),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(19),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(27),
      O => \received_CRC[20]_i_2_n_0\
    );
\received_CRC[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(3),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(59),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(51),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(43),
      O => \received_CRC[20]_i_3_n_0\
    );
\received_CRC[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(42),
      I1 => \received_CRC[21]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[21]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(10),
      O => \m_axi_rx_tdata_reg[0]_0\(10)
    );
\received_CRC[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(34),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(42),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(18),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(26),
      O => \received_CRC[21]_i_2_n_0\
    );
\received_CRC[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(2),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(58),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(50),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(42),
      O => \received_CRC[21]_i_3_n_0\
    );
\received_CRC[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(41),
      I1 => \received_CRC[22]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[22]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(9),
      O => \m_axi_rx_tdata_reg[0]_0\(9)
    );
\received_CRC[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(33),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(41),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(17),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(25),
      O => \received_CRC[22]_i_2_n_0\
    );
\received_CRC[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(1),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(57),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(49),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(41),
      O => \received_CRC[22]_i_3_n_0\
    );
\received_CRC[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(40),
      I1 => \received_CRC[23]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[23]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(8),
      O => \m_axi_rx_tdata_reg[0]_0\(8)
    );
\received_CRC[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(32),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(40),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(16),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(24),
      O => \received_CRC[23]_i_2_n_0\
    );
\received_CRC[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(0),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(56),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(48),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(40),
      O => \received_CRC[23]_i_3_n_0\
    );
\received_CRC[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(39),
      I1 => \received_CRC[24]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[24]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(7),
      O => \m_axi_rx_tdata_reg[0]_0\(7)
    );
\received_CRC[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(31),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(39),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(15),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(23),
      O => \received_CRC[24]_i_2_n_0\
    );
\received_CRC[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(63),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(55),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(47),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(39),
      O => \received_CRC[24]_i_3_n_0\
    );
\received_CRC[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(38),
      I1 => \received_CRC[25]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[25]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(6),
      O => \m_axi_rx_tdata_reg[0]_0\(6)
    );
\received_CRC[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(30),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(38),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(14),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(22),
      O => \received_CRC[25]_i_2_n_0\
    );
\received_CRC[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(62),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(54),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(46),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(38),
      O => \received_CRC[25]_i_3_n_0\
    );
\received_CRC[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(37),
      I1 => \received_CRC[26]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[26]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(5),
      O => \m_axi_rx_tdata_reg[0]_0\(5)
    );
\received_CRC[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(29),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(37),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(13),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(21),
      O => \received_CRC[26]_i_2_n_0\
    );
\received_CRC[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(61),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(53),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(45),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(37),
      O => \received_CRC[26]_i_3_n_0\
    );
\received_CRC[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(36),
      I1 => \received_CRC[27]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[27]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(4),
      O => \m_axi_rx_tdata_reg[0]_0\(4)
    );
\received_CRC[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(28),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(36),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(12),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(20),
      O => \received_CRC[27]_i_2_n_0\
    );
\received_CRC[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(60),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(52),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(44),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(36),
      O => \received_CRC[27]_i_3_n_0\
    );
\received_CRC[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(35),
      I1 => \received_CRC[28]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[28]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(3),
      O => \m_axi_rx_tdata_reg[0]_0\(3)
    );
\received_CRC[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(27),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(35),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(11),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(19),
      O => \received_CRC[28]_i_2_n_0\
    );
\received_CRC[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(59),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(51),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(43),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(35),
      O => \received_CRC[28]_i_3_n_0\
    );
\received_CRC[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(34),
      I1 => \received_CRC[29]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[29]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(2),
      O => \m_axi_rx_tdata_reg[0]_0\(2)
    );
\received_CRC[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(26),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(34),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(10),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(18),
      O => \received_CRC[29]_i_2_n_0\
    );
\received_CRC[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(58),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(50),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(42),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(34),
      O => \received_CRC[29]_i_3_n_0\
    );
\received_CRC[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(61),
      I1 => \received_CRC[2]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC_reg[2]\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(29),
      O => \m_axi_rx_tdata_reg[0]_0\(29)
    );
\received_CRC[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(53),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(61),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(37),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(45),
      O => \received_CRC[2]_i_2_n_0\
    );
\received_CRC[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(33),
      I1 => \received_CRC[30]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[30]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(1),
      O => \m_axi_rx_tdata_reg[0]_0\(1)
    );
\received_CRC[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(25),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(33),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(9),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(17),
      O => \received_CRC[30]_i_2_n_0\
    );
\received_CRC[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(57),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(49),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(41),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(33),
      O => \received_CRC[30]_i_3_n_0\
    );
\received_CRC[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(32),
      I1 => \received_CRC[31]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[31]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(0),
      O => \m_axi_rx_tdata_reg[0]_0\(0)
    );
\received_CRC[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(24),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(32),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(8),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(16),
      O => \received_CRC[31]_i_2_n_0\
    );
\received_CRC[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(56),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(48),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(40),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(32),
      O => \received_CRC[31]_i_3_n_0\
    );
\received_CRC[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(60),
      I1 => \received_CRC[3]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC_reg[3]\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(28),
      O => \m_axi_rx_tdata_reg[0]_0\(28)
    );
\received_CRC[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(52),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(60),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(36),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(44),
      O => \received_CRC[3]_i_2_n_0\
    );
\received_CRC[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(59),
      I1 => \received_CRC[4]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC_reg[4]\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(27),
      O => \m_axi_rx_tdata_reg[0]_0\(27)
    );
\received_CRC[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(51),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(59),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(35),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(43),
      O => \received_CRC[4]_i_2_n_0\
    );
\received_CRC[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(58),
      I1 => \received_CRC[5]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC_reg[5]\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(26),
      O => \m_axi_rx_tdata_reg[0]_0\(26)
    );
\received_CRC[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(50),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(58),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(34),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(42),
      O => \received_CRC[5]_i_2_n_0\
    );
\received_CRC[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(57),
      I1 => \received_CRC[6]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC_reg[6]\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(25),
      O => \m_axi_rx_tdata_reg[0]_0\(25)
    );
\received_CRC[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(49),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(57),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(33),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(41),
      O => \received_CRC[6]_i_2_n_0\
    );
\received_CRC[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(56),
      I1 => \received_CRC[7]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC_reg[7]\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(24),
      O => \m_axi_rx_tdata_reg[0]_0\(24)
    );
\received_CRC[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(48),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(56),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(32),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(40),
      O => \received_CRC[7]_i_2_n_0\
    );
\received_CRC[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(55),
      I1 => \received_CRC[8]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[8]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(23),
      O => \m_axi_rx_tdata_reg[0]_0\(23)
    );
\received_CRC[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(47),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(55),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(31),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(39),
      O => \received_CRC[8]_i_2_n_0\
    );
\received_CRC[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(15),
      I1 => \received_CRC_reg[8]\(7),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(63),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(55),
      O => \received_CRC[8]_i_3_n_0\
    );
\received_CRC[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(54),
      I1 => \received_CRC[9]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \rx_crc_axi_i/p_1_in\,
      I4 => \received_CRC[9]_i_3_n_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(22),
      O => \m_axi_rx_tdata_reg[0]_0\(22)
    );
\received_CRC[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_rx_tdata_reg[0]_1\(46),
      I1 => \^m_axi_rx_tdata_reg[0]_1\(54),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(30),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(38),
      O => \received_CRC[9]_i_2_n_0\
    );
\received_CRC[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => \received_CRC_reg[8]\(14),
      I1 => \received_CRC_reg[8]\(6),
      I2 => \^m_axi_rx_tdata_reg[0]_1\(62),
      I3 => \^m_axi_rx_tkeep_reg[2]_0\,
      I4 => \^m_axi_rx_tkeep_reg[0]_0\,
      I5 => \^m_axi_rx_tdata_reg[0]_1\(54),
      O => \received_CRC[9]_i_3_n_0\
    );
rx_cc_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => got_cc_i,
      Q => rx_cc_r1,
      R => '0'
    );
rx_cc_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_r1,
      Q => rx_cc_r2,
      R => '0'
    );
rx_ll_dv_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdatavalid_to_ll_i,
      Q => rx_ll_dv_r1,
      R => '0'
    );
rx_ll_dv_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_ll_dv_r1,
      Q => rx_ll_dv_r2,
      R => '0'
    );
rx_pe_data_v_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_v_r,
      Q => rx_pe_data_v_r2,
      R => '0'
    );
rx_pe_data_v_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_v_c,
      Q => rx_pe_data_v_r,
      R => '0'
    );
rx_sep_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_sep_c,
      Q => rx_sep_r,
      R => '0'
    );
sof_ds_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^m_axi_rx_tvalid_reg_0\,
      I1 => sof_r,
      I2 => \^m_axi_rx_tlast_reg_0\,
      I3 => \^q\(3),
      O => sof_ds_c
    );
\sof_eof_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => \^m_axi_rx_tvalid_reg_0\,
      I1 => \^m_axi_rx_tlast_reg_0\,
      I2 => sof_r,
      I3 => \^q\(3),
      I4 => sc_frame_r,
      O => sof_eof_c
    );
\tkeep_in[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_rx_tlast_reg_0\,
      I1 => \^m_axi_rx_tvalid_reg_0\,
      O => tkeep_out0
    );
\tkeep_out[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \m_axi_rx_tkeep_reg[5]_0\(2)
    );
\tkeep_out[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      O => \m_axi_rx_tkeep_reg[5]_0\(1)
    );
\tkeep_out[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      O => \m_axi_rx_tkeep_reg[5]_0\(0)
    );
\tkeep_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^m_axi_rx_tlast_reg_0\,
      I2 => \^m_axi_rx_tvalid_reg_0\,
      O => \m_axi_rx_tkeep_reg[4]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SCRAMBLER_64B66B is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    SCRAMBLED_DATA_OUT : out STD_LOGIC_VECTOR ( 63 downto 0 );
    tx_data_i : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[0]_0\ : in STD_LOGIC;
    \SCRAMBLED_DATA_OUT_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    user_clk : in STD_LOGIC;
    \SCRAMBLED_DATA_OUT_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SCRAMBLER_64B66B;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SCRAMBLER_64B66B is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data_valid_i : STD_LOGIC;
  signal p_101_in : STD_LOGIC;
  signal p_105_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_113_in : STD_LOGIC;
  signal p_117_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_125_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_177_in : STD_LOGIC;
  signal p_181_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_193_in : STD_LOGIC;
  signal p_197_in : STD_LOGIC;
  signal p_201_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_213_in : STD_LOGIC;
  signal p_217_in : STD_LOGIC;
  signal p_221_in : STD_LOGIC;
  signal p_225_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_233_in : STD_LOGIC;
  signal p_237_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_245_in : STD_LOGIC;
  signal p_249_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \scrambler_reg_n_0_[39]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal tempData0100_out : STD_LOGIC;
  signal tempData0104_out : STD_LOGIC;
  signal tempData0108_out : STD_LOGIC;
  signal tempData0112_out : STD_LOGIC;
  signal tempData0116_out : STD_LOGIC;
  signal tempData0120_out : STD_LOGIC;
  signal tempData0124_out : STD_LOGIC;
  signal tempData0128_out : STD_LOGIC;
  signal tempData0132_out : STD_LOGIC;
  signal tempData0136_out : STD_LOGIC;
  signal tempData0140_out : STD_LOGIC;
  signal tempData0144_out : STD_LOGIC;
  signal tempData0148_out : STD_LOGIC;
  signal tempData0152_out : STD_LOGIC;
  signal tempData0156_out : STD_LOGIC;
  signal tempData0160_out : STD_LOGIC;
  signal tempData0164_out : STD_LOGIC;
  signal tempData0168_out : STD_LOGIC;
  signal tempData0172_out : STD_LOGIC;
  signal tempData0176_out : STD_LOGIC;
  signal tempData0180_out : STD_LOGIC;
  signal tempData0184_out : STD_LOGIC;
  signal tempData0188_out : STD_LOGIC;
  signal tempData0192_out : STD_LOGIC;
  signal tempData0196_out : STD_LOGIC;
  signal tempData0200_out : STD_LOGIC;
  signal tempData0204_out : STD_LOGIC;
  signal tempData0208_out : STD_LOGIC;
  signal tempData0212_out : STD_LOGIC;
  signal tempData0216_out : STD_LOGIC;
  signal tempData0220_out : STD_LOGIC;
  signal tempData0224_out : STD_LOGIC;
  signal tempData0228_out : STD_LOGIC;
  signal tempData0232_out : STD_LOGIC;
  signal tempData0236_out : STD_LOGIC;
  signal tempData0240_out : STD_LOGIC;
  signal tempData0244_out : STD_LOGIC;
  signal tempData0248_out : STD_LOGIC;
  signal tempData024_out : STD_LOGIC;
  signal tempData0252_out : STD_LOGIC;
  signal tempData028_out : STD_LOGIC;
  signal tempData032_out : STD_LOGIC;
  signal tempData036_out : STD_LOGIC;
  signal tempData040_out : STD_LOGIC;
  signal tempData044_out : STD_LOGIC;
  signal tempData048_out : STD_LOGIC;
  signal tempData052_out : STD_LOGIC;
  signal tempData056_out : STD_LOGIC;
  signal tempData060_out : STD_LOGIC;
  signal tempData064_out : STD_LOGIC;
  signal tempData068_out : STD_LOGIC;
  signal tempData072_out : STD_LOGIC;
  signal tempData076_out : STD_LOGIC;
  signal tempData080_out : STD_LOGIC;
  signal tempData084_out : STD_LOGIC;
  signal tempData088_out : STD_LOGIC;
  signal tempData092_out : STD_LOGIC;
  signal tempData096_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[58]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[59]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[60]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[61]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[62]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[63]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \scrambler[10]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \scrambler[11]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \scrambler[12]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \scrambler[13]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \scrambler[14]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \scrambler[15]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \scrambler[16]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \scrambler[17]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \scrambler[18]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \scrambler[19]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \scrambler[20]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \scrambler[21]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \scrambler[22]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \scrambler[23]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \scrambler[24]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \scrambler[25]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \scrambler[44]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \scrambler[45]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \scrambler[46]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \scrambler[47]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \scrambler[48]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \scrambler[49]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \scrambler[50]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \scrambler[51]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \scrambler[52]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \scrambler[53]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \scrambler[54]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \scrambler[55]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \scrambler[56]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \scrambler[57]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \scrambler[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \scrambler[7]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \scrambler[8]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \scrambler[9]_i_1\ : label is "soft_lutpair133";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\SCRAMBLED_DATA_OUT[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_229_in,
      I1 => tx_data_i(52),
      I2 => \^q\(6),
      O => tempData0232_out
    );
\SCRAMBLED_DATA_OUT[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_233_in,
      I1 => tx_data_i(53),
      I2 => \^q\(7),
      O => tempData0236_out
    );
\SCRAMBLED_DATA_OUT[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_237_in,
      I1 => tx_data_i(54),
      I2 => \^q\(8),
      O => tempData0240_out
    );
\SCRAMBLED_DATA_OUT[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_241_in,
      I1 => tx_data_i(55),
      I2 => \^q\(9),
      O => tempData0244_out
    );
\SCRAMBLED_DATA_OUT[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_245_in,
      I1 => tx_data_i(56),
      I2 => \^q\(10),
      O => tempData0248_out
    );
\SCRAMBLED_DATA_OUT[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_249_in,
      I1 => tx_data_i(57),
      I2 => \^q\(11),
      O => tempData0252_out
    );
\SCRAMBLED_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(0),
      Q => SCRAMBLED_DATA_OUT(0),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData040_out,
      Q => SCRAMBLED_DATA_OUT(10),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData044_out,
      Q => SCRAMBLED_DATA_OUT(11),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData048_out,
      Q => SCRAMBLED_DATA_OUT(12),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData052_out,
      Q => SCRAMBLED_DATA_OUT(13),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData056_out,
      Q => SCRAMBLED_DATA_OUT(14),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData060_out,
      Q => SCRAMBLED_DATA_OUT(15),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData064_out,
      Q => SCRAMBLED_DATA_OUT(16),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData068_out,
      Q => SCRAMBLED_DATA_OUT(17),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData072_out,
      Q => SCRAMBLED_DATA_OUT(18),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData076_out,
      Q => SCRAMBLED_DATA_OUT(19),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(1),
      Q => SCRAMBLED_DATA_OUT(1),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData080_out,
      Q => SCRAMBLED_DATA_OUT(20),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData084_out,
      Q => SCRAMBLED_DATA_OUT(21),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData088_out,
      Q => SCRAMBLED_DATA_OUT(22),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData092_out,
      Q => SCRAMBLED_DATA_OUT(23),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData096_out,
      Q => SCRAMBLED_DATA_OUT(24),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0100_out,
      Q => SCRAMBLED_DATA_OUT(25),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0104_out,
      Q => SCRAMBLED_DATA_OUT(26),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0108_out,
      Q => SCRAMBLED_DATA_OUT(27),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0112_out,
      Q => SCRAMBLED_DATA_OUT(28),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0116_out,
      Q => SCRAMBLED_DATA_OUT(29),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(2),
      Q => SCRAMBLED_DATA_OUT(2),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0120_out,
      Q => SCRAMBLED_DATA_OUT(30),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0124_out,
      Q => SCRAMBLED_DATA_OUT(31),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0128_out,
      Q => SCRAMBLED_DATA_OUT(32),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0132_out,
      Q => SCRAMBLED_DATA_OUT(33),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0136_out,
      Q => SCRAMBLED_DATA_OUT(34),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0140_out,
      Q => SCRAMBLED_DATA_OUT(35),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0144_out,
      Q => SCRAMBLED_DATA_OUT(36),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0148_out,
      Q => SCRAMBLED_DATA_OUT(37),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0152_out,
      Q => SCRAMBLED_DATA_OUT(38),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0156_out,
      Q => SCRAMBLED_DATA_OUT(39),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(3),
      Q => SCRAMBLED_DATA_OUT(3),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0160_out,
      Q => SCRAMBLED_DATA_OUT(40),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0164_out,
      Q => SCRAMBLED_DATA_OUT(41),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0168_out,
      Q => SCRAMBLED_DATA_OUT(42),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0172_out,
      Q => SCRAMBLED_DATA_OUT(43),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0176_out,
      Q => SCRAMBLED_DATA_OUT(44),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0180_out,
      Q => SCRAMBLED_DATA_OUT(45),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0184_out,
      Q => SCRAMBLED_DATA_OUT(46),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0188_out,
      Q => SCRAMBLED_DATA_OUT(47),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0192_out,
      Q => SCRAMBLED_DATA_OUT(48),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0196_out,
      Q => SCRAMBLED_DATA_OUT(49),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(4),
      Q => SCRAMBLED_DATA_OUT(4),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0200_out,
      Q => SCRAMBLED_DATA_OUT(50),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0204_out,
      Q => SCRAMBLED_DATA_OUT(51),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0208_out,
      Q => SCRAMBLED_DATA_OUT(52),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0212_out,
      Q => SCRAMBLED_DATA_OUT(53),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0216_out,
      Q => SCRAMBLED_DATA_OUT(54),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0220_out,
      Q => SCRAMBLED_DATA_OUT(55),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0224_out,
      Q => SCRAMBLED_DATA_OUT(56),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0228_out,
      Q => SCRAMBLED_DATA_OUT(57),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0232_out,
      Q => SCRAMBLED_DATA_OUT(58),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0236_out,
      Q => SCRAMBLED_DATA_OUT(59),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(5),
      Q => SCRAMBLED_DATA_OUT(5),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0240_out,
      Q => SCRAMBLED_DATA_OUT(60),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0244_out,
      Q => SCRAMBLED_DATA_OUT(61),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0248_out,
      Q => SCRAMBLED_DATA_OUT(62),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0252_out,
      Q => SCRAMBLED_DATA_OUT(63),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData024_out,
      Q => SCRAMBLED_DATA_OUT(6),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData028_out,
      Q => SCRAMBLED_DATA_OUT(7),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData032_out,
      Q => SCRAMBLED_DATA_OUT(8),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData036_out,
      Q => SCRAMBLED_DATA_OUT(9),
      R => '0'
    );
\scrambler[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[43]\,
      I1 => tx_data_i(43),
      I2 => p_193_in,
      I3 => tx_data_i(4),
      I4 => p_113_in,
      O => tempData040_out
    );
\scrambler[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[44]\,
      I1 => tx_data_i(44),
      I2 => p_197_in,
      I3 => tx_data_i(5),
      I4 => p_117_in,
      O => tempData044_out
    );
\scrambler[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[45]\,
      I1 => tx_data_i(45),
      I2 => p_201_in,
      I3 => tx_data_i(6),
      I4 => p_121_in,
      O => tempData048_out
    );
\scrambler[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[46]\,
      I1 => tx_data_i(46),
      I2 => p_205_in,
      I3 => tx_data_i(7),
      I4 => p_125_in,
      O => tempData052_out
    );
\scrambler[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[47]\,
      I1 => tx_data_i(47),
      I2 => p_209_in,
      I3 => tx_data_i(8),
      I4 => p_129_in,
      O => tempData056_out
    );
\scrambler[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[48]\,
      I1 => tx_data_i(48),
      I2 => p_213_in,
      I3 => tx_data_i(9),
      I4 => p_133_in,
      O => tempData060_out
    );
\scrambler[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[49]\,
      I1 => tx_data_i(49),
      I2 => p_217_in,
      I3 => tx_data_i(10),
      I4 => p_137_in,
      O => tempData064_out
    );
\scrambler[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[50]\,
      I1 => tx_data_i(50),
      I2 => p_221_in,
      I3 => tx_data_i(11),
      I4 => p_141_in,
      O => tempData068_out
    );
\scrambler[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[51]\,
      I1 => tx_data_i(51),
      I2 => p_225_in,
      I3 => tx_data_i(12),
      I4 => p_145_in,
      O => tempData072_out
    );
\scrambler[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(6),
      I1 => tx_data_i(52),
      I2 => p_229_in,
      I3 => tx_data_i(13),
      I4 => p_149_in,
      O => tempData076_out
    );
\scrambler[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(7),
      I1 => tx_data_i(53),
      I2 => p_233_in,
      I3 => tx_data_i(14),
      I4 => \^q\(0),
      O => tempData080_out
    );
\scrambler[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(8),
      I1 => tx_data_i(54),
      I2 => p_237_in,
      I3 => tx_data_i(15),
      I4 => \^q\(1),
      O => tempData084_out
    );
\scrambler[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(9),
      I1 => tx_data_i(55),
      I2 => p_241_in,
      I3 => tx_data_i(16),
      I4 => \^q\(2),
      O => tempData088_out
    );
\scrambler[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(10),
      I1 => tx_data_i(56),
      I2 => p_245_in,
      I3 => tx_data_i(17),
      I4 => \^q\(3),
      O => tempData092_out
    );
\scrambler[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(11),
      I1 => tx_data_i(57),
      I2 => p_249_in,
      I3 => tx_data_i(18),
      I4 => \^q\(4),
      O => tempData096_out
    );
\scrambler[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => tx_data_i(19),
      I2 => \^q\(5),
      O => tempData0100_out
    );
\scrambler[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_101_in,
      I1 => tx_data_i(20),
      I2 => p_177_in,
      O => tempData0104_out
    );
\scrambler[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_105_in,
      I1 => tx_data_i(21),
      I2 => p_181_in,
      O => tempData0108_out
    );
\scrambler[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_109_in,
      I1 => tx_data_i(22),
      I2 => p_185_in,
      O => tempData0112_out
    );
\scrambler[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_113_in,
      I1 => tx_data_i(23),
      I2 => p_189_in,
      O => tempData0116_out
    );
\scrambler[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_117_in,
      I1 => tx_data_i(24),
      I2 => p_193_in,
      O => tempData0120_out
    );
\scrambler[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_121_in,
      I1 => tx_data_i(25),
      I2 => p_197_in,
      O => tempData0124_out
    );
\scrambler[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_125_in,
      I1 => tx_data_i(26),
      I2 => p_201_in,
      O => tempData0128_out
    );
\scrambler[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_129_in,
      I1 => tx_data_i(27),
      I2 => p_205_in,
      O => tempData0132_out
    );
\scrambler[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_133_in,
      I1 => tx_data_i(28),
      I2 => p_209_in,
      O => tempData0136_out
    );
\scrambler[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_137_in,
      I1 => tx_data_i(29),
      I2 => p_213_in,
      O => tempData0140_out
    );
\scrambler[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_141_in,
      I1 => tx_data_i(30),
      I2 => p_217_in,
      O => tempData0144_out
    );
\scrambler[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_145_in,
      I1 => tx_data_i(31),
      I2 => p_221_in,
      O => tempData0148_out
    );
\scrambler[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_149_in,
      I1 => tx_data_i(32),
      I2 => p_225_in,
      O => tempData0152_out
    );
\scrambler[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => tx_data_i(33),
      I2 => p_229_in,
      O => tempData0156_out
    );
\scrambler[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(1),
      I1 => tx_data_i(34),
      I2 => p_233_in,
      O => tempData0160_out
    );
\scrambler[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_data_i(35),
      I2 => p_237_in,
      O => tempData0164_out
    );
\scrambler[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(3),
      I1 => tx_data_i(36),
      I2 => p_241_in,
      O => tempData0168_out
    );
\scrambler[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(4),
      I1 => tx_data_i(37),
      I2 => p_245_in,
      O => tempData0172_out
    );
\scrambler[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(5),
      I1 => tx_data_i(38),
      I2 => p_249_in,
      O => tempData0176_out
    );
\scrambler[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_177_in,
      I1 => tx_data_i(39),
      I2 => \scrambler_reg_n_0_[39]\,
      O => tempData0180_out
    );
\scrambler[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_181_in,
      I1 => tx_data_i(40),
      I2 => \scrambler_reg_n_0_[40]\,
      O => tempData0184_out
    );
\scrambler[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_185_in,
      I1 => tx_data_i(41),
      I2 => \scrambler_reg_n_0_[41]\,
      O => tempData0188_out
    );
\scrambler[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_189_in,
      I1 => tx_data_i(42),
      I2 => \scrambler_reg_n_0_[42]\,
      O => tempData0192_out
    );
\scrambler[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_193_in,
      I1 => tx_data_i(43),
      I2 => \scrambler_reg_n_0_[43]\,
      O => tempData0196_out
    );
\scrambler[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_197_in,
      I1 => tx_data_i(44),
      I2 => \scrambler_reg_n_0_[44]\,
      O => tempData0200_out
    );
\scrambler[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_201_in,
      I1 => tx_data_i(45),
      I2 => \scrambler_reg_n_0_[45]\,
      O => tempData0204_out
    );
\scrambler[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_205_in,
      I1 => tx_data_i(46),
      I2 => \scrambler_reg_n_0_[46]\,
      O => tempData0208_out
    );
\scrambler[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_209_in,
      I1 => tx_data_i(47),
      I2 => \scrambler_reg_n_0_[47]\,
      O => tempData0212_out
    );
\scrambler[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_213_in,
      I1 => tx_data_i(48),
      I2 => \scrambler_reg_n_0_[48]\,
      O => tempData0216_out
    );
\scrambler[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_217_in,
      I1 => tx_data_i(49),
      I2 => \scrambler_reg_n_0_[49]\,
      O => tempData0220_out
    );
\scrambler[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_221_in,
      I1 => tx_data_i(50),
      I2 => \scrambler_reg_n_0_[50]\,
      O => tempData0224_out
    );
\scrambler[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \SCRAMBLED_DATA_OUT_reg[0]_0\,
      I1 => \SCRAMBLED_DATA_OUT_reg[0]_1\(0),
      I2 => \SCRAMBLED_DATA_OUT_reg[0]_1\(1),
      O => data_valid_i
    );
\scrambler[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_225_in,
      I1 => tx_data_i(51),
      I2 => \scrambler_reg_n_0_[51]\,
      O => tempData0228_out
    );
\scrambler[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[39]\,
      I1 => tx_data_i(39),
      I2 => p_177_in,
      I3 => tx_data_i(0),
      I4 => p_97_in,
      O => tempData024_out
    );
\scrambler[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[40]\,
      I1 => tx_data_i(40),
      I2 => p_181_in,
      I3 => tx_data_i(1),
      I4 => p_101_in,
      O => tempData028_out
    );
\scrambler[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[41]\,
      I1 => tx_data_i(41),
      I2 => p_185_in,
      I3 => tx_data_i(2),
      I4 => p_105_in,
      O => tempData032_out
    );
\scrambler[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[42]\,
      I1 => tx_data_i(42),
      I2 => p_189_in,
      I3 => tx_data_i(3),
      I4 => p_109_in,
      O => tempData036_out
    );
\scrambler_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(0),
      Q => p_97_in,
      R => '0'
    );
\scrambler_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData040_out,
      Q => p_137_in,
      R => '0'
    );
\scrambler_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData044_out,
      Q => p_141_in,
      R => '0'
    );
\scrambler_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData048_out,
      Q => p_145_in,
      R => '0'
    );
\scrambler_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData052_out,
      Q => p_149_in,
      R => '0'
    );
\scrambler_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData056_out,
      Q => \^q\(0),
      R => '0'
    );
\scrambler_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData060_out,
      Q => \^q\(1),
      R => '0'
    );
\scrambler_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData064_out,
      Q => \^q\(2),
      R => '0'
    );
\scrambler_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData068_out,
      Q => \^q\(3),
      R => '0'
    );
\scrambler_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData072_out,
      Q => \^q\(4),
      R => '0'
    );
\scrambler_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData076_out,
      Q => \^q\(5),
      R => '0'
    );
\scrambler_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(1),
      Q => p_101_in,
      R => '0'
    );
\scrambler_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData080_out,
      Q => p_177_in,
      R => '0'
    );
\scrambler_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData084_out,
      Q => p_181_in,
      R => '0'
    );
\scrambler_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData088_out,
      Q => p_185_in,
      R => '0'
    );
\scrambler_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData092_out,
      Q => p_189_in,
      R => '0'
    );
\scrambler_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData096_out,
      Q => p_193_in,
      R => '0'
    );
\scrambler_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0100_out,
      Q => p_197_in,
      R => '0'
    );
\scrambler_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0104_out,
      Q => p_201_in,
      R => '0'
    );
\scrambler_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0108_out,
      Q => p_205_in,
      R => '0'
    );
\scrambler_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0112_out,
      Q => p_209_in,
      R => '0'
    );
\scrambler_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0116_out,
      Q => p_213_in,
      R => '0'
    );
\scrambler_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(2),
      Q => p_105_in,
      R => '0'
    );
\scrambler_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0120_out,
      Q => p_217_in,
      R => '0'
    );
\scrambler_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0124_out,
      Q => p_221_in,
      R => '0'
    );
\scrambler_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0128_out,
      Q => p_225_in,
      R => '0'
    );
\scrambler_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0132_out,
      Q => p_229_in,
      R => '0'
    );
\scrambler_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0136_out,
      Q => p_233_in,
      R => '0'
    );
\scrambler_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0140_out,
      Q => p_237_in,
      R => '0'
    );
\scrambler_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0144_out,
      Q => p_241_in,
      R => '0'
    );
\scrambler_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0148_out,
      Q => p_245_in,
      R => '0'
    );
\scrambler_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0152_out,
      Q => p_249_in,
      R => '0'
    );
\scrambler_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0156_out,
      Q => \scrambler_reg_n_0_[39]\,
      R => '0'
    );
\scrambler_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(3),
      Q => p_109_in,
      R => '0'
    );
\scrambler_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0160_out,
      Q => \scrambler_reg_n_0_[40]\,
      R => '0'
    );
\scrambler_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0164_out,
      Q => \scrambler_reg_n_0_[41]\,
      R => '0'
    );
\scrambler_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0168_out,
      Q => \scrambler_reg_n_0_[42]\,
      R => '0'
    );
\scrambler_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0172_out,
      Q => \scrambler_reg_n_0_[43]\,
      R => '0'
    );
\scrambler_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0176_out,
      Q => \scrambler_reg_n_0_[44]\,
      R => '0'
    );
\scrambler_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0180_out,
      Q => \scrambler_reg_n_0_[45]\,
      R => '0'
    );
\scrambler_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0184_out,
      Q => \scrambler_reg_n_0_[46]\,
      R => '0'
    );
\scrambler_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0188_out,
      Q => \scrambler_reg_n_0_[47]\,
      R => '0'
    );
\scrambler_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0192_out,
      Q => \scrambler_reg_n_0_[48]\,
      R => '0'
    );
\scrambler_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0196_out,
      Q => \scrambler_reg_n_0_[49]\,
      R => '0'
    );
\scrambler_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(4),
      Q => p_113_in,
      R => '0'
    );
\scrambler_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0200_out,
      Q => \scrambler_reg_n_0_[50]\,
      R => '0'
    );
\scrambler_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0204_out,
      Q => \scrambler_reg_n_0_[51]\,
      R => '0'
    );
\scrambler_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0208_out,
      Q => \^q\(6),
      R => '0'
    );
\scrambler_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0212_out,
      Q => \^q\(7),
      R => '0'
    );
\scrambler_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0216_out,
      Q => \^q\(8),
      R => '0'
    );
\scrambler_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0220_out,
      Q => \^q\(9),
      R => '0'
    );
\scrambler_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0224_out,
      Q => \^q\(10),
      R => '0'
    );
\scrambler_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData0228_out,
      Q => \^q\(11),
      R => '0'
    );
\scrambler_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(5),
      Q => p_117_in,
      R => '0'
    );
\scrambler_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData024_out,
      Q => p_121_in,
      R => '0'
    );
\scrambler_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData028_out,
      Q => p_125_in,
      R => '0'
    );
\scrambler_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData032_out,
      Q => p_129_in,
      R => '0'
    );
\scrambler_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_valid_i,
      D => tempData036_out,
      Q => p_133_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_STANDARD_CC_MODULE is
  port (
    do_cc_r_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC;
    SR : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    extend_cc_r : in STD_LOGIC;
    \count_16d_srl_r_reg[14]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_STANDARD_CC_MODULE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_STANDARD_CC_MODULE is
  signal DO_CC_i_1_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  signal \cc_count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal count_13d_flop_r : STD_LOGIC;
  signal count_13d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_2_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_3_n_0 : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_16d_flop_r : STD_LOGIC;
  signal count_16d_flop_r0 : STD_LOGIC;
  signal count_16d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_4_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_5_n_0 : STD_LOGIC;
  signal count_16d_srl_r0 : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_24d_flop_r : STD_LOGIC;
  signal count_24d_flop_r0 : STD_LOGIC;
  signal count_24d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_4_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_5_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_6_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_7_n_0 : STD_LOGIC;
  signal count_24d_srl_r0 : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal reset_r : STD_LOGIC;
begin
  Q <= \^q\;
DO_CC0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \cc_count_r_reg_n_0_[5]\,
      I2 => p_1_in(3),
      I3 => p_1_in(4),
      I4 => p_1_in(1),
      I5 => p_1_in(2),
      O => \p_1_in__0\
    );
DO_CC_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => \count_24d_srl_r_reg_n_0_[22]\,
      I4 => reset_r,
      O => DO_CC_i_1_n_0
    );
DO_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO_CC_i_1_n_0,
      Q => \^q\,
      R => SR
    );
\cc_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => \count_16d_srl_r_reg_n_0_[14]\,
      I3 => \count_16d_srl_r_reg[14]_0\,
      O => p_2_out(5)
    );
\cc_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_out(5),
      Q => p_1_in(4),
      R => '0'
    );
\cc_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_1_in(4),
      Q => p_1_in(3),
      R => '0'
    );
\cc_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_1_in(3),
      Q => p_1_in(2),
      R => '0'
    );
\cc_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_1_in(2),
      Q => p_1_in(1),
      R => '0'
    );
\cc_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_1_in(1),
      Q => p_1_in(0),
      R => '0'
    );
\cc_count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_1_in(0),
      Q => \cc_count_r_reg_n_0_[5]\,
      R => '0'
    );
count_13d_flop_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F8F0F0"
    )
        port map (
      I0 => count_13d_flop_r_i_2_n_0,
      I1 => reset_r,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => \count_13d_srl_r_reg_n_0_[10]\,
      I4 => count_13d_flop_r_i_3_n_0,
      O => count_13d_flop_r_i_1_n_0
    );
count_13d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[5]\,
      I1 => \count_13d_srl_r_reg_n_0_[4]\,
      I2 => \count_13d_srl_r_reg_n_0_[3]\,
      I3 => \count_13d_srl_r_reg_n_0_[2]\,
      I4 => \count_13d_srl_r_reg_n_0_[0]\,
      I5 => \count_13d_srl_r_reg_n_0_[1]\,
      O => count_13d_flop_r_i_2_n_0
    );
count_13d_flop_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[6]\,
      I1 => \count_13d_srl_r_reg_n_0_[7]\,
      I2 => \count_13d_srl_r_reg_n_0_[8]\,
      I3 => \count_13d_srl_r_reg_n_0_[9]\,
      O => count_13d_flop_r_i_3_n_0
    );
count_13d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_flop_r_i_1_n_0,
      Q => count_13d_flop_r,
      R => SR
    );
\count_13d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_flop_r,
      Q => \count_13d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_13d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[9]\,
      Q => \count_13d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_13d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[10]\,
      Q => \count_13d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_13d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[0]\,
      Q => \count_13d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_13d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[1]\,
      Q => \count_13d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_13d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[2]\,
      Q => \count_13d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_13d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[3]\,
      Q => \count_13d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_13d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[4]\,
      Q => \count_13d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_13d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[5]\,
      Q => \count_13d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_13d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[6]\,
      Q => \count_13d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_13d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[7]\,
      Q => \count_13d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_13d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[8]\,
      Q => \count_13d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_16d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[14]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => count_16d_flop_r0,
      I3 => count_16d_flop_r,
      O => count_16d_flop_r_i_1_n_0
    );
count_16d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => count_16d_flop_r_i_3_n_0,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => reset_r,
      I3 => \count_16d_srl_r_reg_n_0_[12]\,
      I4 => \count_16d_srl_r_reg_n_0_[13]\,
      I5 => count_16d_flop_r_i_4_n_0,
      O => count_16d_flop_r0
    );
count_16d_flop_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[8]\,
      I1 => \count_16d_srl_r_reg_n_0_[9]\,
      I2 => \count_16d_srl_r_reg_n_0_[10]\,
      I3 => \count_16d_srl_r_reg_n_0_[11]\,
      O => count_16d_flop_r_i_3_n_0
    );
count_16d_flop_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[3]\,
      I1 => \count_16d_srl_r_reg_n_0_[2]\,
      I2 => \count_16d_srl_r_reg_n_0_[1]\,
      I3 => \count_16d_srl_r_reg_n_0_[0]\,
      I4 => count_16d_flop_r_i_5_n_0,
      O => count_16d_flop_r_i_4_n_0
    );
count_16d_flop_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[4]\,
      I1 => \count_16d_srl_r_reg_n_0_[5]\,
      I2 => \count_16d_srl_r_reg_n_0_[6]\,
      I3 => \count_16d_srl_r_reg_n_0_[7]\,
      O => count_16d_flop_r_i_5_n_0
    );
count_16d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_16d_flop_r_i_1_n_0,
      Q => count_16d_flop_r,
      R => SR
    );
\count_16d_srl_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => \count_16d_srl_r_reg[14]_0\,
      O => count_16d_srl_r0
    );
\count_16d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_16d_srl_r0,
      D => count_16d_flop_r,
      Q => \count_16d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_16d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[9]\,
      Q => \count_16d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_16d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[10]\,
      Q => \count_16d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_16d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[11]\,
      Q => \count_16d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_16d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[12]\,
      Q => \count_16d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_16d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[13]\,
      Q => \count_16d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_16d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[0]\,
      Q => \count_16d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_16d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[1]\,
      Q => \count_16d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_16d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[2]\,
      Q => \count_16d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_16d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[3]\,
      Q => \count_16d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_16d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[4]\,
      Q => \count_16d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_16d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[5]\,
      Q => \count_16d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_16d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[6]\,
      Q => \count_16d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_16d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[7]\,
      Q => \count_16d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_16d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[8]\,
      Q => \count_16d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_24d_flop_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => count_24d_flop_r0,
      I4 => count_24d_flop_r,
      O => count_24d_flop_r_i_1_n_0
    );
count_24d_flop_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => count_24d_flop_r_i_3_n_0,
      I1 => \count_24d_srl_r_reg_n_0_[21]\,
      I2 => \count_24d_srl_r_reg_n_0_[22]\,
      I3 => reset_r,
      I4 => count_24d_flop_r_i_4_n_0,
      O => count_24d_flop_r0
    );
count_24d_flop_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => count_24d_flop_r_i_5_n_0,
      I1 => \count_24d_srl_r_reg_n_0_[2]\,
      I2 => \count_24d_srl_r_reg_n_0_[0]\,
      I3 => \count_24d_srl_r_reg_n_0_[5]\,
      I4 => count_24d_flop_r_i_6_n_0,
      O => count_24d_flop_r_i_3_n_0
    );
count_24d_flop_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[20]\,
      I1 => \count_24d_srl_r_reg_n_0_[19]\,
      I2 => \count_24d_srl_r_reg_n_0_[18]\,
      I3 => \count_24d_srl_r_reg_n_0_[17]\,
      I4 => count_24d_flop_r_i_7_n_0,
      O => count_24d_flop_r_i_4_n_0
    );
count_24d_flop_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[12]\,
      I1 => \count_24d_srl_r_reg_n_0_[11]\,
      I2 => \count_24d_srl_r_reg_n_0_[10]\,
      I3 => \count_24d_srl_r_reg_n_0_[9]\,
      I4 => \count_24d_srl_r_reg_n_0_[7]\,
      I5 => \count_24d_srl_r_reg_n_0_[8]\,
      O => count_24d_flop_r_i_5_n_0
    );
count_24d_flop_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[3]\,
      I1 => \count_24d_srl_r_reg_n_0_[6]\,
      I2 => \count_24d_srl_r_reg_n_0_[1]\,
      I3 => \count_24d_srl_r_reg_n_0_[4]\,
      O => count_24d_flop_r_i_6_n_0
    );
count_24d_flop_r_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[13]\,
      I1 => \count_24d_srl_r_reg_n_0_[14]\,
      I2 => \count_24d_srl_r_reg_n_0_[15]\,
      I3 => \count_24d_srl_r_reg_n_0_[16]\,
      O => count_24d_flop_r_i_7_n_0
    );
count_24d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_24d_flop_r_i_1_n_0,
      Q => count_24d_flop_r,
      R => SR
    );
\count_24d_srl_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[14]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => \count_16d_srl_r_reg[14]_0\,
      O => count_24d_srl_r0
    );
\count_24d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => count_24d_flop_r,
      Q => \count_24d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_24d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[9]\,
      Q => \count_24d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_24d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[10]\,
      Q => \count_24d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_24d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[11]\,
      Q => \count_24d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_24d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[12]\,
      Q => \count_24d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_24d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[13]\,
      Q => \count_24d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_24d_srl_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[14]\,
      Q => \count_24d_srl_r_reg_n_0_[15]\,
      R => '0'
    );
\count_24d_srl_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[15]\,
      Q => \count_24d_srl_r_reg_n_0_[16]\,
      R => '0'
    );
\count_24d_srl_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[16]\,
      Q => \count_24d_srl_r_reg_n_0_[17]\,
      R => '0'
    );
\count_24d_srl_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[17]\,
      Q => \count_24d_srl_r_reg_n_0_[18]\,
      R => '0'
    );
\count_24d_srl_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[18]\,
      Q => \count_24d_srl_r_reg_n_0_[19]\,
      R => '0'
    );
\count_24d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[0]\,
      Q => \count_24d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_24d_srl_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[19]\,
      Q => \count_24d_srl_r_reg_n_0_[20]\,
      R => '0'
    );
\count_24d_srl_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[20]\,
      Q => \count_24d_srl_r_reg_n_0_[21]\,
      R => '0'
    );
\count_24d_srl_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[21]\,
      Q => \count_24d_srl_r_reg_n_0_[22]\,
      R => '0'
    );
\count_24d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[1]\,
      Q => \count_24d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_24d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[2]\,
      Q => \count_24d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_24d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[3]\,
      Q => \count_24d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_24d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[4]\,
      Q => \count_24d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_24d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[5]\,
      Q => \count_24d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_24d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[6]\,
      Q => \count_24d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_24d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[7]\,
      Q => \count_24d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_24d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[8]\,
      Q => \count_24d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
do_cc_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\,
      I1 => extend_cc_r,
      O => do_cc_r_reg0
    );
reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => SR,
      Q => reset_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SYM_DEC is
  port (
    RX_SEP7_reg_0 : out STD_LOGIC;
    RX_SEP_reg_0 : out STD_LOGIC;
    rxdatavalid_r_reg_0 : out STD_LOGIC;
    illegal_btf_i : out STD_LOGIC;
    got_cc_i : out STD_LOGIC;
    got_idles_i : out STD_LOGIC;
    remote_ready_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 71 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_pe_data_v_c : out STD_LOGIC;
    RX_HEADER_0_REG_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    rx_header_1_i : in STD_LOGIC;
    rxdatavalid_i : in STD_LOGIC;
    \RX_DATA_REG_reg[0]_0\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 63 downto 0 );
    RX_CC_reg_0 : in STD_LOGIC;
    \remote_rdy_cntr_reg[2]_0\ : in STD_LOGIC;
    rx_pe_data_v_r_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SYM_DEC;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SYM_DEC is
  signal ILLEGAL_BTF0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_2_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_3_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_4_n_0 : STD_LOGIC;
  signal RXDATAVALID_IN_REG : STD_LOGIC;
  signal RX_CC_i_2_n_0 : STD_LOGIC;
  signal RX_CC_i_3_n_0 : STD_LOGIC;
  signal RX_IDLE_i_2_n_0 : STD_LOGIC;
  signal RX_IDLE_i_3_n_0 : STD_LOGIC;
  signal RX_IDLE_i_4_n_0 : STD_LOGIC;
  signal RX_NA_IDLE_i_2_n_0 : STD_LOGIC;
  signal RX_NA_IDLE_i_3_n_0 : STD_LOGIC;
  signal RX_NA_IDLE_i_4_n_0 : STD_LOGIC;
  signal \RX_PE_DATA[0]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[48]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA[56]_i_1_n_0\ : STD_LOGIC;
  signal \RX_PE_DATA_V3__1\ : STD_LOGIC;
  signal RX_SEP7_i_1_n_0 : STD_LOGIC;
  signal RX_SEP7_i_2_n_0 : STD_LOGIC;
  signal \^rx_sep7_reg_0\ : STD_LOGIC;
  signal \RX_SEP_NB[0]_i_1_n_0\ : STD_LOGIC;
  signal \RX_SEP_NB[1]_i_1_n_0\ : STD_LOGIC;
  signal \RX_SEP_NB[2]_i_1_n_0\ : STD_LOGIC;
  signal RX_SEP_i_2_n_0 : STD_LOGIC;
  signal \^rx_sep_reg_0\ : STD_LOGIC;
  signal \^got_cc_i\ : STD_LOGIC;
  signal got_na_idles_i : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \raw_data_r[8]_i_2_n_0\ : STD_LOGIC;
  signal remote_rdy_cntr : STD_LOGIC_VECTOR ( 0 to 2 );
  signal remote_rdy_cntr01_out : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_4_n_0\ : STD_LOGIC;
  signal remote_ready_det : STD_LOGIC;
  signal remote_ready_det0 : STD_LOGIC;
  signal rx_cc_c : STD_LOGIC;
  signal rx_idle_c : STD_LOGIC;
  signal rx_na_idle_c : STD_LOGIC;
  signal \rx_na_idles_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal rx_na_idles_cntr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rx_pe_data_v_i : STD_LOGIC;
  signal rx_pe_data_v_r_i_2_n_0 : STD_LOGIC;
  signal rx_sep_c : STD_LOGIC;
  signal rx_sep_nb_i : STD_LOGIC_VECTOR ( 0 to 2 );
  signal rxdata_s : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \^rxdatavalid_r_reg_0\ : STD_LOGIC;
  signal sync_header_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sync_header_r : STD_LOGIC_VECTOR ( 0 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RX_CC_i_2 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of RX_IDLE_i_1 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of RX_SEP7_i_2 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of RX_SEP7_i_3 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \RX_SEP_NB[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \RX_SEP_NB[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of RX_SEP_i_2 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \raw_data_r[73]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of remote_ready_det_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of remote_ready_r_i_1 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[0]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[4]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of rx_pe_data_v_r_i_2 : label is "soft_lutpair154";
begin
  RX_SEP7_reg_0 <= \^rx_sep7_reg_0\;
  RX_SEP_reg_0 <= \^rx_sep_reg_0\;
  got_cc_i <= \^got_cc_i\;
  rxdatavalid_r_reg_0 <= \^rxdatavalid_r_reg_0\;
ILLEGAL_BTF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000888"
    )
        port map (
      I0 => \remote_rdy_cntr_reg[2]_0\,
      I1 => p_12_in,
      I2 => RXDATAVALID_IN_REG,
      I3 => rx_idle_c,
      I4 => rx_cc_c,
      I5 => ILLEGAL_BTF_i_2_n_0,
      O => ILLEGAL_BTF0
    );
ILLEGAL_BTF_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEFE"
    )
        port map (
      I0 => rx_sep_c,
      I1 => RX_SEP7_i_1_n_0,
      I2 => rx_na_idle_c,
      I3 => ILLEGAL_BTF_i_3_n_0,
      I4 => ILLEGAL_BTF_i_4_n_0,
      O => ILLEGAL_BTF_i_2_n_0
    );
ILLEGAL_BTF_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => p_0_in(4),
      I3 => p_0_in(15),
      I4 => RX_NA_IDLE_i_3_n_0,
      O => ILLEGAL_BTF_i_3_n_0
    );
ILLEGAL_BTF_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => RX_NA_IDLE_i_4_n_0,
      I1 => p_0_in(5),
      I2 => p_0_in(14),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => p_0_in(3),
      O => ILLEGAL_BTF_i_4_n_0
    );
ILLEGAL_BTF_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ILLEGAL_BTF0,
      Q => illegal_btf_i,
      R => RX_CC_reg_0
    );
RXDATAVALID_IN_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdatavalid_i,
      Q => RXDATAVALID_IN_REG,
      R => '0'
    );
RX_CC_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => RX_CC_i_2_n_0,
      I1 => p_0_in(7),
      I2 => p_0_in(6),
      I3 => p_0_in(3),
      I4 => p_12_in,
      I5 => RX_CC_i_3_n_0,
      O => rx_cc_c
    );
RX_CC_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_0_in(12),
      I2 => p_0_in(11),
      O => RX_CC_i_2_n_0
    );
RX_CC_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => p_0_in(5),
      I3 => p_0_in(14),
      I4 => p_0_in(15),
      I5 => RX_NA_IDLE_i_3_n_0,
      O => RX_CC_i_3_n_0
    );
RX_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_c,
      Q => \^got_cc_i\,
      R => RX_CC_reg_0
    );
\RX_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(0),
      Q => rxdata_s(56),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(10),
      Q => rxdata_s(50),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(11),
      Q => rxdata_s(51),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(12),
      Q => rxdata_s(52),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(13),
      Q => rxdata_s(53),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(14),
      Q => rxdata_s(54),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(15),
      Q => rxdata_s(55),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(16),
      Q => rxdata_s(40),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(17),
      Q => rxdata_s(41),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(18),
      Q => rxdata_s(42),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(19),
      Q => rxdata_s(43),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(1),
      Q => rxdata_s(57),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(20),
      Q => rxdata_s(44),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(21),
      Q => rxdata_s(45),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(22),
      Q => rxdata_s(46),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(23),
      Q => rxdata_s(47),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(24),
      Q => rxdata_s(32),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(25),
      Q => rxdata_s(33),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(26),
      Q => rxdata_s(34),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(27),
      Q => rxdata_s(35),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(28),
      Q => rxdata_s(36),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(29),
      Q => rxdata_s(37),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(2),
      Q => rxdata_s(58),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(30),
      Q => rxdata_s(38),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(31),
      Q => rxdata_s(39),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(32),
      Q => rxdata_s(24),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(33),
      Q => rxdata_s(25),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(34),
      Q => rxdata_s(26),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(35),
      Q => rxdata_s(27),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(36),
      Q => rxdata_s(28),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(37),
      Q => rxdata_s(29),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(38),
      Q => rxdata_s(30),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(39),
      Q => rxdata_s(31),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(3),
      Q => rxdata_s(59),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(40),
      Q => rxdata_s(16),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(41),
      Q => rxdata_s(17),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(42),
      Q => rxdata_s(18),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(43),
      Q => rxdata_s(19),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(44),
      Q => rxdata_s(20),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(45),
      Q => rxdata_s(21),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(46),
      Q => rxdata_s(22),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(47),
      Q => rxdata_s(23),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(48),
      Q => p_0_in(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(49),
      Q => p_0_in(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(4),
      Q => rxdata_s(60),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(50),
      Q => p_0_in(2),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(51),
      Q => p_0_in(3),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(52),
      Q => p_0_in(4),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(53),
      Q => p_0_in(5),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(54),
      Q => p_0_in(6),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(55),
      Q => p_0_in(7),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(56),
      Q => p_0_in(8),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(57),
      Q => p_0_in(9),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(58),
      Q => p_0_in(10),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(59),
      Q => p_0_in(11),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(5),
      Q => rxdata_s(61),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(60),
      Q => p_0_in(12),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(61),
      Q => p_0_in(13),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(62),
      Q => p_0_in(14),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(63),
      Q => p_0_in(15),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(6),
      Q => rxdata_s(62),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(7),
      Q => rxdata_s(63),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(8),
      Q => rxdata_s(48),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => dout(9),
      Q => rxdata_s(49),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_HEADER_0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_HEADER_0_REG_reg_0,
      Q => sync_header_c(1),
      R => '0'
    );
RX_HEADER_1_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_header_1_i,
      Q => sync_header_c(0),
      R => '0'
    );
RX_IDLE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_0_in(12),
      I2 => p_0_in(11),
      I3 => RX_IDLE_i_2_n_0,
      I4 => RX_IDLE_i_3_n_0,
      O => rx_idle_c
    );
RX_IDLE_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => RX_IDLE_i_4_n_0,
      I1 => sync_header_c(0),
      I2 => sync_header_c(1),
      I3 => p_0_in(4),
      I4 => p_0_in(6),
      I5 => p_0_in(7),
      O => RX_IDLE_i_2_n_0
    );
RX_IDLE_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(15),
      I4 => RX_NA_IDLE_i_3_n_0,
      O => RX_IDLE_i_3_n_0
    );
RX_IDLE_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(14),
      O => RX_IDLE_i_4_n_0
    );
RX_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_idle_c,
      Q => got_idles_i,
      R => RX_CC_reg_0
    );
RX_NA_IDLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => RX_NA_IDLE_i_2_n_0,
      I1 => RX_NA_IDLE_i_3_n_0,
      I2 => p_0_in(15),
      I3 => p_0_in(3),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => rx_na_idle_c
    );
RX_NA_IDLE_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => RX_NA_IDLE_i_4_n_0,
      I1 => p_0_in(14),
      I2 => p_0_in(7),
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => p_0_in(4),
      O => RX_NA_IDLE_i_2_n_0
    );
RX_NA_IDLE_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_0_in(9),
      I2 => p_0_in(10),
      I3 => p_0_in(2),
      O => RX_NA_IDLE_i_3_n_0
    );
RX_NA_IDLE_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => sync_header_c(1),
      I1 => sync_header_c(0),
      I2 => RXDATAVALID_IN_REG,
      I3 => p_0_in(11),
      I4 => p_0_in(12),
      I5 => p_0_in(13),
      O => RX_NA_IDLE_i_4_n_0
    );
RX_NA_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_na_idle_c,
      Q => got_na_idles_i,
      R => RX_CC_reg_0
    );
\RX_PE_DATA[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111111"
    )
        port map (
      I0 => rx_sep_c,
      I1 => RX_SEP7_i_1_n_0,
      I2 => sync_header_c(0),
      I3 => RXDATAVALID_IN_REG,
      I4 => sync_header_c(1),
      I5 => RX_CC_reg_0,
      O => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFEFFFFFF"
    )
        port map (
      I0 => RX_CC_reg_0,
      I1 => rx_sep_c,
      I2 => sync_header_c(0),
      I3 => RXDATAVALID_IN_REG,
      I4 => sync_header_c(1),
      I5 => RX_SEP7_i_1_n_0,
      O => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => rx_sep_c,
      I1 => RX_SEP7_i_1_n_0,
      I2 => sync_header_c(0),
      I3 => RXDATAVALID_IN_REG,
      I4 => sync_header_c(1),
      I5 => RX_CC_reg_0,
      O => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(63),
      Q => D(71),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(53),
      Q => D(61),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(52),
      Q => D(60),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(51),
      Q => D(59),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(50),
      Q => D(58),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(49),
      Q => D(57),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(48),
      Q => D(56),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(47),
      Q => D(55),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(46),
      Q => D(54),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(45),
      Q => D(53),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(44),
      Q => D(52),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(62),
      Q => D(70),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(43),
      Q => D(51),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(42),
      Q => D(50),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(41),
      Q => D(49),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(40),
      Q => D(48),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(39),
      Q => D(47),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(38),
      Q => D(46),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(37),
      Q => D(45),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(36),
      Q => D(44),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(35),
      Q => D(43),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(34),
      Q => D(42),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(61),
      Q => D(69),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(33),
      Q => D(41),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(32),
      Q => D(40),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(31),
      Q => D(39),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(30),
      Q => D(38),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(29),
      Q => D(37),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(28),
      Q => D(36),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(27),
      Q => D(35),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(26),
      Q => D(34),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(25),
      Q => D(33),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(24),
      Q => D(32),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(60),
      Q => D(68),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(23),
      Q => D(31),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(22),
      Q => D(30),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(21),
      Q => D(29),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(20),
      Q => D(28),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(19),
      Q => D(27),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(18),
      Q => D(26),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(17),
      Q => D(25),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(16),
      Q => D(24),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(7),
      Q => D(23),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(6),
      Q => D(22),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(59),
      Q => D(67),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(5),
      Q => D(21),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(4),
      Q => D(20),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(3),
      Q => D(19),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(2),
      Q => D(18),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(1),
      Q => D(17),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(0),
      Q => D(16),
      R => \RX_PE_DATA[48]_i_1_n_0\
    );
\RX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(15),
      Q => D(15),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(14),
      Q => D(14),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(13),
      Q => D(13),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(12),
      Q => D(12),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(58),
      Q => D(66),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(11),
      Q => D(11),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(10),
      Q => D(10),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(9),
      Q => D(9),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(8),
      Q => D(8),
      R => \RX_PE_DATA[56]_i_1_n_0\
    );
\RX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(57),
      Q => D(65),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(56),
      Q => D(64),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(55),
      Q => D(63),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
\RX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdata_s(54),
      Q => D(62),
      R => \RX_PE_DATA[0]_i_1_n_0\
    );
RX_SEP7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => RX_SEP7_i_2_n_0,
      I1 => p_0_in(15),
      I2 => p_0_in(14),
      I3 => p_0_in(12),
      I4 => p_0_in(13),
      I5 => p_12_in,
      O => RX_SEP7_i_1_n_0
    );
RX_SEP7_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => p_0_in(9),
      I1 => p_0_in(8),
      I2 => p_0_in(11),
      I3 => p_0_in(10),
      O => RX_SEP7_i_2_n_0
    );
RX_SEP7_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => RXDATAVALID_IN_REG,
      I1 => sync_header_c(0),
      I2 => sync_header_c(1),
      O => p_12_in
    );
RX_SEP7_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_SEP7_i_1_n_0,
      Q => \^rx_sep7_reg_0\,
      R => RX_CC_reg_0
    );
\RX_SEP_NB[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => rx_sep_c,
      I2 => RX_SEP7_i_1_n_0,
      O => \RX_SEP_NB[0]_i_1_n_0\
    );
\RX_SEP_NB[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => rx_sep_c,
      I2 => RX_SEP7_i_1_n_0,
      O => \RX_SEP_NB[1]_i_1_n_0\
    );
\RX_SEP_NB[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => rx_sep_c,
      I2 => RX_SEP7_i_1_n_0,
      O => \RX_SEP_NB[2]_i_1_n_0\
    );
\RX_SEP_NB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_SEP_NB[0]_i_1_n_0\,
      Q => rx_sep_nb_i(0),
      R => RX_CC_reg_0
    );
\RX_SEP_NB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_SEP_NB[1]_i_1_n_0\,
      Q => rx_sep_nb_i(1),
      R => RX_CC_reg_0
    );
\RX_SEP_NB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_SEP_NB[2]_i_1_n_0\,
      Q => rx_sep_nb_i(2),
      R => RX_CC_reg_0
    );
RX_SEP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => RX_SEP_i_2_n_0,
      I1 => p_0_in(15),
      I2 => p_0_in(14),
      I3 => p_0_in(13),
      I4 => p_0_in(12),
      I5 => p_12_in,
      O => rx_sep_c
    );
RX_SEP_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_0_in(9),
      I2 => p_0_in(11),
      I3 => p_0_in(10),
      O => RX_SEP_i_2_n_0
    );
RX_SEP_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_sep_c,
      Q => \^rx_sep_reg_0\,
      R => RX_CC_reg_0
    );
\raw_data_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000054"
    )
        port map (
      I0 => rx_sep_nb_i(0),
      I1 => \^rx_sep7_reg_0\,
      I2 => \^rx_sep_reg_0\,
      I3 => rx_sep_nb_i(2),
      I4 => rx_sep_nb_i(1),
      I5 => \raw_data_r[8]_i_2_n_0\,
      O => D(0)
    );
\raw_data_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAABEAABEAABAAAA"
    )
        port map (
      I0 => \raw_data_r[8]_i_2_n_0\,
      I1 => rx_sep_nb_i(2),
      I2 => rx_sep_nb_i(1),
      I3 => rx_sep_nb_i(0),
      I4 => \^rx_sep_reg_0\,
      I5 => \^rx_sep7_reg_0\,
      O => D(1)
    );
\raw_data_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEAAABABABAA"
    )
        port map (
      I0 => \raw_data_r[8]_i_2_n_0\,
      I1 => rx_sep_nb_i(1),
      I2 => rx_sep_nb_i(2),
      I3 => \^rx_sep_reg_0\,
      I4 => \^rx_sep7_reg_0\,
      I5 => rx_sep_nb_i(0),
      O => D(2)
    );
\raw_data_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAAABABABAA"
    )
        port map (
      I0 => \raw_data_r[8]_i_2_n_0\,
      I1 => rx_sep_nb_i(1),
      I2 => rx_sep_nb_i(2),
      I3 => \^rx_sep7_reg_0\,
      I4 => \^rx_sep_reg_0\,
      I5 => rx_sep_nb_i(0),
      O => D(3)
    );
\raw_data_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFABFFABAAAA"
    )
        port map (
      I0 => \raw_data_r[8]_i_2_n_0\,
      I1 => rx_sep_nb_i(2),
      I2 => rx_sep_nb_i(1),
      I3 => rx_sep_nb_i(0),
      I4 => \^rx_sep7_reg_0\,
      I5 => \^rx_sep_reg_0\,
      O => D(4)
    );
\raw_data_r[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E0"
    )
        port map (
      I0 => \^rx_sep7_reg_0\,
      I1 => \^rx_sep_reg_0\,
      I2 => rx_pe_data_v_r_reg,
      I3 => rx_pe_data_v_i,
      I4 => \^got_cc_i\,
      O => E(0)
    );
\raw_data_r[73]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FF08FF080808"
    )
        port map (
      I0 => sync_header_r(1),
      I1 => \^rxdatavalid_r_reg_0\,
      I2 => sync_header_r(0),
      I3 => \RX_PE_DATA_V3__1\,
      I4 => \^rx_sep_reg_0\,
      I5 => \^rx_sep7_reg_0\,
      O => rx_pe_data_v_i
    );
\raw_data_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEAAAAFE"
    )
        port map (
      I0 => \raw_data_r[8]_i_2_n_0\,
      I1 => \^rx_sep_reg_0\,
      I2 => \^rx_sep7_reg_0\,
      I3 => rx_sep_nb_i(2),
      I4 => rx_sep_nb_i(1),
      I5 => rx_sep_nb_i(0),
      O => D(5)
    );
\raw_data_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEE0E"
    )
        port map (
      I0 => \^rx_sep_reg_0\,
      I1 => \^rx_sep7_reg_0\,
      I2 => rx_sep_nb_i(2),
      I3 => rx_sep_nb_i(1),
      I4 => rx_sep_nb_i(0),
      I5 => \raw_data_r[8]_i_2_n_0\,
      O => D(6)
    );
\raw_data_r[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => sync_header_r(0),
      I1 => \^rxdatavalid_r_reg_0\,
      I2 => sync_header_r(1),
      I3 => \^rx_sep7_reg_0\,
      I4 => \^rx_sep_reg_0\,
      O => \raw_data_r[8]_i_2_n_0\
    );
\raw_data_r[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => sync_header_r(1),
      I1 => \^rxdatavalid_r_reg_0\,
      I2 => sync_header_r(0),
      I3 => rx_pe_data_v_r_i_2_n_0,
      O => D(7)
    );
\remote_rdy_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(1),
      I2 => remote_rdy_cntr(2),
      I3 => \remote_rdy_cntr[0]_i_4_n_0\,
      I4 => \remote_rdy_cntr_reg[2]_0\,
      O => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => remote_ready_det,
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      I3 => remote_rdy_cntr(0),
      O => remote_rdy_cntr01_out
    );
\remote_rdy_cntr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => remote_rdy_cntr(2),
      I1 => remote_rdy_cntr(1),
      I2 => remote_rdy_cntr(0),
      O => p_1_in(2)
    );
\remote_rdy_cntr[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      I1 => rx_na_idles_cntr_reg(1),
      I2 => rx_na_idles_cntr_reg(2),
      I3 => rx_na_idles_cntr_reg(4),
      I4 => rx_na_idles_cntr_reg(3),
      O => \remote_rdy_cntr[0]_i_4_n_0\
    );
\remote_rdy_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => remote_rdy_cntr(2),
      I1 => remote_rdy_cntr(1),
      O => p_1_in(1)
    );
\remote_rdy_cntr[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remote_rdy_cntr(2),
      O => p_1_in(0)
    );
\remote_rdy_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => remote_rdy_cntr01_out,
      D => p_1_in(2),
      Q => remote_rdy_cntr(0),
      R => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => remote_rdy_cntr01_out,
      D => p_1_in(1),
      Q => remote_rdy_cntr(1),
      R => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => remote_rdy_cntr01_out,
      D => p_1_in(0),
      Q => remote_rdy_cntr(2),
      R => \remote_rdy_cntr[0]_i_1_n_0\
    );
remote_ready_det_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \remote_rdy_cntr_reg[2]_0\,
      I1 => RXDATAVALID_IN_REG,
      I2 => sync_header_c(0),
      I3 => sync_header_c(1),
      I4 => rx_idle_c,
      O => remote_ready_det0
    );
remote_ready_det_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => remote_ready_det0,
      Q => remote_ready_det,
      R => RX_CC_reg_0
    );
remote_ready_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(1),
      I2 => remote_rdy_cntr(2),
      O => remote_ready_i
    );
\rx_na_idles_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      O => \p_0_in__0\(0)
    );
\rx_na_idles_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      I1 => rx_na_idles_cntr_reg(1),
      O => \p_0_in__0\(1)
    );
\rx_na_idles_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      I1 => rx_na_idles_cntr_reg(1),
      I2 => rx_na_idles_cntr_reg(2),
      O => \p_0_in__0\(2)
    );
\rx_na_idles_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(1),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(2),
      I3 => rx_na_idles_cntr_reg(3),
      O => \p_0_in__0\(3)
    );
\rx_na_idles_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \remote_rdy_cntr_reg[2]_0\,
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      I3 => remote_rdy_cntr(0),
      O => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      I3 => rx_na_idles_cntr_reg(3),
      I4 => rx_na_idles_cntr_reg(4),
      O => \p_0_in__0\(4)
    );
\rx_na_idles_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => got_na_idles_i,
      D => \p_0_in__0\(0),
      Q => rx_na_idles_cntr_reg(0),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => got_na_idles_i,
      D => \p_0_in__0\(1),
      Q => rx_na_idles_cntr_reg(1),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => got_na_idles_i,
      D => \p_0_in__0\(2),
      Q => rx_na_idles_cntr_reg(2),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => got_na_idles_i,
      D => \p_0_in__0\(3),
      Q => rx_na_idles_cntr_reg(3),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => got_na_idles_i,
      D => \p_0_in__0\(4),
      Q => rx_na_idles_cntr_reg(4),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
rx_pe_data_v_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888800000000"
    )
        port map (
      I0 => rx_pe_data_v_r_i_2_n_0,
      I1 => \RX_PE_DATA_V3__1\,
      I2 => sync_header_r(0),
      I3 => \^rxdatavalid_r_reg_0\,
      I4 => sync_header_r(1),
      I5 => rx_pe_data_v_r_reg,
      O => rx_pe_data_v_c
    );
rx_pe_data_v_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rx_sep_reg_0\,
      I1 => \^rx_sep7_reg_0\,
      O => rx_pe_data_v_r_i_2_n_0
    );
rx_pe_data_v_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_sep_nb_i(2),
      I1 => rx_sep_nb_i(1),
      I2 => rx_sep_nb_i(0),
      O => \RX_PE_DATA_V3__1\
    );
rxdatavalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATAVALID_IN_REG,
      Q => \^rxdatavalid_r_reg_0\,
      R => RX_CC_reg_0
    );
\sync_header_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => RXDATAVALID_IN_REG,
      D => sync_header_c(0),
      Q => sync_header_r(0),
      R => RX_CC_reg_0
    );
\sync_header_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => RXDATAVALID_IN_REG,
      D => sync_header_c(1),
      Q => sync_header_r(1),
      R => RX_CC_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL_CONTROL_SM is
  port (
    gen_cc_flop_0 : out STD_LOGIC;
    datavalid_in_r_reg_0 : out STD_LOGIC;
    full_data_r_reg_0 : out STD_LOGIC;
    s_axi_tx_tready_reg_0 : out STD_LOGIC;
    extend_cc_r : out STD_LOGIC;
    sep0_lane0_r_reg_0 : out STD_LOGIC;
    GEN_SEP7_reg_0 : out STD_LOGIC;
    GEN_SEP_reg_0 : out STD_LOGIC;
    \TX_PE_DATA_reg[57]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    GEN_SEP_reg_1 : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    \TX_PE_DATA_reg[40]\ : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg_0 : out STD_LOGIC;
    \TX_PE_DATA_reg[41]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[42]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[43]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[44]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[45]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[46]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[47]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[32]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[33]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[34]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[35]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[36]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[37]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[38]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[39]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[24]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[25]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[26]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[27]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[28]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[29]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[30]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[31]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[16]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[17]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[18]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[19]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[20]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[21]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[22]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[23]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[8]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[9]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[10]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[11]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[12]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[13]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[14]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[15]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[0]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[1]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[2]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[3]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[4]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[5]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[6]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[7]\ : out STD_LOGIC;
    \wait_for_sep0_tx__3\ : out STD_LOGIC;
    partial_data_r_reg_0 : out STD_LOGIC;
    \s_axi_tx_tkeep_ds_reg[0]\ : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg_1 : out STD_LOGIC;
    GEN_SEP_reg_2 : out STD_LOGIC;
    GEN_SEP_reg_3 : out STD_LOGIC;
    GEN_SEP_reg_4 : out STD_LOGIC;
    R0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    tlast_txdv_coincide_r0 : in STD_LOGIC;
    do_cc_r_reg0 : in STD_LOGIC;
    channel_full_c : in STD_LOGIC;
    next_full_data_c : in STD_LOGIC;
    next_partial_data_c : in STD_LOGIC;
    txdatavalid_i : in STD_LOGIC;
    extend_cc_r_reg_0 : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 61 downto 0 );
    gen_na_idles_i : in STD_LOGIC;
    tx_pe_data_v_i : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    p_5_in : in STD_LOGIC;
    GEN_SEP_reg_5 : in STD_LOGIC;
    GEN_SEP_reg_6 : in STD_LOGIC;
    data_r_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_17_in : in STD_LOGIC;
    s_axi_tx_tvalid_ds_crc_i : in STD_LOGIC;
    s_axi_tx_tlast_ds_crc_i : in STD_LOGIC;
    \gen_sep_nb_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL_CONTROL_SM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL_CONTROL_SM is
  signal \^channel_up_tx_if_reg\ : STD_LOGIC;
  signal \^channel_up_tx_if_reg_0\ : STD_LOGIC;
  signal GEN_SEP115_out : STD_LOGIC;
  signal GEN_SEP6_out : STD_LOGIC;
  signal GEN_SEP7_i_1_n_0 : STD_LOGIC;
  signal GEN_SEP7_i_2_n_0 : STD_LOGIC;
  signal GEN_SEP7_i_3_n_0 : STD_LOGIC;
  signal GEN_SEP7_i_4_n_0 : STD_LOGIC;
  signal \^gen_sep7_reg_0\ : STD_LOGIC;
  signal GEN_SEP_i_1_n_0 : STD_LOGIC;
  signal GEN_SEP_i_2_n_0 : STD_LOGIC;
  signal \^gen_sep_reg_0\ : STD_LOGIC;
  signal \^gen_sep_reg_1\ : STD_LOGIC;
  signal \SEP_NB[0]_i_1_n_0\ : STD_LOGIC;
  signal \SEP_NB[1]_i_1_n_0\ : STD_LOGIC;
  signal \SEP_NB[2]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[52]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[53]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[55]_i_3_n_0\ : STD_LOGIC;
  signal \TX_DATA[60]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[62]_i_2_n_0\ : STD_LOGIC;
  signal channel_full_r : STD_LOGIC;
  signal channel_full_r2 : STD_LOGIC;
  signal data_r : STD_LOGIC;
  signal datavalid_in_r2 : STD_LOGIC;
  signal \^datavalid_in_r_reg_0\ : STD_LOGIC;
  signal datavalid_pdu : STD_LOGIC;
  signal datavalid_pdu_i_1_n_0 : STD_LOGIC;
  signal do_cc_r : STD_LOGIC;
  signal \^full_data_r_reg_0\ : STD_LOGIC;
  signal \^gen_cc_flop_0\ : STD_LOGIC;
  signal gen_sep7_r : STD_LOGIC;
  signal gen_sep7_r_i_1_n_0 : STD_LOGIC;
  signal gen_sep_c : STD_LOGIC;
  signal gen_sep_nb_r : STD_LOGIC_VECTOR ( 0 to 2 );
  signal gen_sep_r : STD_LOGIC;
  signal gen_sep_r_i_1_n_0 : STD_LOGIC;
  signal idle_r : STD_LOGIC;
  signal next_data_c : STD_LOGIC;
  signal next_idle_c : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal partial_data_r : STD_LOGIC;
  signal \^partial_data_r_reg_0\ : STD_LOGIC;
  signal pdu_ok_c : STD_LOGIC;
  signal s_axi_tx_tready0 : STD_LOGIC;
  signal \^s_axi_tx_tready_reg_0\ : STD_LOGIC;
  signal sep0_lane0_r_i_1_n_0 : STD_LOGIC;
  signal \^sep0_lane0_r_reg_0\ : STD_LOGIC;
  signal sep_nb_i : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \^stg5_reg\ : STD_LOGIC;
  signal tlast_txdv_coincide_r : STD_LOGIC;
  signal \^wait_for_sep0_tx__3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of GEN_SEP7_i_2 : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of GEN_SEP7_i_3 : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of GEN_SEP7_i_5 : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of GEN_SEP7_i_6 : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \SEP_NB[0]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \SEP_NB[1]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \SEP_NB[2]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \TX_DATA[0]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \TX_DATA[10]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \TX_DATA[11]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \TX_DATA[12]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \TX_DATA[13]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \TX_DATA[14]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \TX_DATA[15]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \TX_DATA[16]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \TX_DATA[17]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \TX_DATA[18]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \TX_DATA[19]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \TX_DATA[1]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \TX_DATA[20]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \TX_DATA[21]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \TX_DATA[22]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \TX_DATA[23]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \TX_DATA[24]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \TX_DATA[25]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \TX_DATA[26]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \TX_DATA[27]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \TX_DATA[28]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \TX_DATA[29]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \TX_DATA[2]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \TX_DATA[30]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \TX_DATA[31]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \TX_DATA[32]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \TX_DATA[33]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \TX_DATA[34]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \TX_DATA[35]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \TX_DATA[36]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \TX_DATA[37]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \TX_DATA[38]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \TX_DATA[39]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \TX_DATA[3]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \TX_DATA[40]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \TX_DATA[41]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \TX_DATA[42]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \TX_DATA[43]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \TX_DATA[44]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \TX_DATA[45]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \TX_DATA[46]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \TX_DATA[47]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \TX_DATA[4]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \TX_DATA[51]_i_2\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \TX_DATA[52]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \TX_DATA[55]_i_3\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \TX_DATA[59]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \TX_DATA[5]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \TX_DATA[60]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \TX_DATA[61]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \TX_DATA[62]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \TX_DATA[6]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \TX_DATA[7]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \TX_DATA[8]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \TX_DATA[9]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of TX_HEADER_1_i_3 : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of datavalid_pdu_i_1 : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of full_data_r_i_4 : label is "soft_lutpair454";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_cc_flop : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_cc_flop : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of gen_cc_flop : label is "VCC:CE";
  attribute SOFT_HLUTNM of gen_sep7_r_i_1 : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \gen_sep_nb_r[0]_i_3\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of gen_sep_r_i_1 : label is "soft_lutpair450";
begin
  CHANNEL_UP_TX_IF_reg <= \^channel_up_tx_if_reg\;
  CHANNEL_UP_TX_IF_reg_0 <= \^channel_up_tx_if_reg_0\;
  GEN_SEP7_reg_0 <= \^gen_sep7_reg_0\;
  GEN_SEP_reg_0 <= \^gen_sep_reg_0\;
  GEN_SEP_reg_1 <= \^gen_sep_reg_1\;
  datavalid_in_r_reg_0 <= \^datavalid_in_r_reg_0\;
  full_data_r_reg_0 <= \^full_data_r_reg_0\;
  gen_cc_flop_0 <= \^gen_cc_flop_0\;
  partial_data_r_reg_0 <= \^partial_data_r_reg_0\;
  s_axi_tx_tready_reg_0 <= \^s_axi_tx_tready_reg_0\;
  sep0_lane0_r_reg_0 <= \^sep0_lane0_r_reg_0\;
  stg5_reg <= \^stg5_reg\;
  \wait_for_sep0_tx__3\ <= \^wait_for_sep0_tx__3\;
GEN_SEP7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFE00002202"
    )
        port map (
      I0 => GEN_SEP7_i_2_n_0,
      I1 => GEN_SEP7_i_3_n_0,
      I2 => gen_sep_c,
      I3 => \^datavalid_in_r_reg_0\,
      I4 => GEN_SEP7_i_4_n_0,
      I5 => \^gen_sep7_reg_0\,
      O => GEN_SEP7_i_1_n_0
    );
GEN_SEP7_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_17_in,
      I1 => datavalid_in_r2,
      I2 => gen_sep7_r,
      O => GEN_SEP7_i_2_n_0
    );
GEN_SEP7_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => datavalid_in_r2,
      I1 => \^gen_cc_flop_0\,
      I2 => gen_sep_r,
      O => GEN_SEP7_i_3_n_0
    );
GEN_SEP7_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000D000D000D"
    )
        port map (
      I0 => p_17_in,
      I1 => \^datavalid_in_r_reg_0\,
      I2 => GEN_SEP6_out,
      I3 => GEN_SEP115_out,
      I4 => \^gen_cc_flop_0\,
      I5 => \^gen_sep_reg_0\,
      O => GEN_SEP7_i_4_n_0
    );
GEN_SEP7_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \^gen_sep7_reg_0\,
      I1 => \^gen_sep_reg_0\,
      I2 => datavalid_in_r2,
      O => GEN_SEP6_out
    );
GEN_SEP7_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gen_sep7_r,
      I1 => datavalid_in_r2,
      O => GEN_SEP115_out
    );
GEN_SEP7_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_SEP7_i_1_n_0,
      Q => \^gen_sep7_reg_0\,
      R => R0
    );
GEN_SEP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8F8BBFBB8F888F8"
    )
        port map (
      I0 => gen_sep_r,
      I1 => GEN_SEP7_i_3_n_0,
      I2 => gen_sep_c,
      I3 => \^datavalid_in_r_reg_0\,
      I4 => GEN_SEP_i_2_n_0,
      I5 => \^gen_sep_reg_0\,
      O => GEN_SEP_i_1_n_0
    );
GEN_SEP_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000440444044404"
    )
        port map (
      I0 => GEN_SEP115_out,
      I1 => GEN_SEP6_out,
      I2 => p_17_in,
      I3 => \^datavalid_in_r_reg_0\,
      I4 => \^gen_sep_reg_0\,
      I5 => \^gen_cc_flop_0\,
      O => GEN_SEP_i_2_n_0
    );
GEN_SEP_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_SEP_i_1_n_0,
      Q => \^gen_sep_reg_0\,
      R => R0
    );
\SEP_NB[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(2),
      I1 => \^datavalid_in_r_reg_0\,
      I2 => gen_sep_nb_r(0),
      O => \SEP_NB[0]_i_1_n_0\
    );
\SEP_NB[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(1),
      I1 => \^datavalid_in_r_reg_0\,
      I2 => gen_sep_nb_r(1),
      O => \SEP_NB[1]_i_1_n_0\
    );
\SEP_NB[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => \^datavalid_in_r_reg_0\,
      I2 => gen_sep_nb_r(2),
      O => \SEP_NB[2]_i_1_n_0\
    );
\SEP_NB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \SEP_NB[0]_i_1_n_0\,
      Q => sep_nb_i(0),
      R => '0'
    );
\SEP_NB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \SEP_NB[1]_i_1_n_0\,
      Q => sep_nb_i(1),
      R => '0'
    );
\SEP_NB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \SEP_NB[2]_i_1_n_0\,
      Q => sep_nb_i(2),
      R => '0'
    );
\TX_DATA[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(54),
      O => \TX_PE_DATA_reg[7]\
    );
\TX_DATA[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(48),
      O => \TX_PE_DATA_reg[13]\
    );
\TX_DATA[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(49),
      O => \TX_PE_DATA_reg[12]\
    );
\TX_DATA[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(50),
      O => \TX_PE_DATA_reg[11]\
    );
\TX_DATA[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(51),
      O => \TX_PE_DATA_reg[10]\
    );
\TX_DATA[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(52),
      O => \TX_PE_DATA_reg[9]\
    );
\TX_DATA[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(53),
      O => \TX_PE_DATA_reg[8]\
    );
\TX_DATA[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(38),
      O => \TX_PE_DATA_reg[23]\
    );
\TX_DATA[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(39),
      O => \TX_PE_DATA_reg[22]\
    );
\TX_DATA[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(40),
      O => \TX_PE_DATA_reg[21]\
    );
\TX_DATA[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(41),
      O => \TX_PE_DATA_reg[20]\
    );
\TX_DATA[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(55),
      O => \TX_PE_DATA_reg[6]\
    );
\TX_DATA[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(42),
      O => \TX_PE_DATA_reg[19]\
    );
\TX_DATA[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(43),
      O => \TX_PE_DATA_reg[18]\
    );
\TX_DATA[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(44),
      O => \TX_PE_DATA_reg[17]\
    );
\TX_DATA[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(45),
      O => \TX_PE_DATA_reg[16]\
    );
\TX_DATA[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(30),
      O => \TX_PE_DATA_reg[31]\
    );
\TX_DATA[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(31),
      O => \TX_PE_DATA_reg[30]\
    );
\TX_DATA[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(32),
      O => \TX_PE_DATA_reg[29]\
    );
\TX_DATA[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(33),
      O => \TX_PE_DATA_reg[28]\
    );
\TX_DATA[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(34),
      O => \TX_PE_DATA_reg[27]\
    );
\TX_DATA[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(35),
      O => \TX_PE_DATA_reg[26]\
    );
\TX_DATA[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(56),
      O => \TX_PE_DATA_reg[5]\
    );
\TX_DATA[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(36),
      O => \TX_PE_DATA_reg[25]\
    );
\TX_DATA[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(37),
      O => \TX_PE_DATA_reg[24]\
    );
\TX_DATA[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(22),
      O => \TX_PE_DATA_reg[39]\
    );
\TX_DATA[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(23),
      O => \TX_PE_DATA_reg[38]\
    );
\TX_DATA[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(24),
      O => \TX_PE_DATA_reg[37]\
    );
\TX_DATA[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(25),
      O => \TX_PE_DATA_reg[36]\
    );
\TX_DATA[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(26),
      O => \TX_PE_DATA_reg[35]\
    );
\TX_DATA[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(27),
      O => \TX_PE_DATA_reg[34]\
    );
\TX_DATA[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(28),
      O => \TX_PE_DATA_reg[33]\
    );
\TX_DATA[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(29),
      O => \TX_PE_DATA_reg[32]\
    );
\TX_DATA[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(57),
      O => \TX_PE_DATA_reg[4]\
    );
\TX_DATA[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(14),
      O => \TX_PE_DATA_reg[47]\
    );
\TX_DATA[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(15),
      O => \TX_PE_DATA_reg[46]\
    );
\TX_DATA[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(16),
      O => \TX_PE_DATA_reg[45]\
    );
\TX_DATA[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(17),
      O => \TX_PE_DATA_reg[44]\
    );
\TX_DATA[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(18),
      O => \TX_PE_DATA_reg[43]\
    );
\TX_DATA[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(19),
      O => \TX_PE_DATA_reg[42]\
    );
\TX_DATA[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(20),
      O => \TX_PE_DATA_reg[41]\
    );
\TX_DATA[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(21),
      O => \TX_PE_DATA_reg[40]\
    );
\TX_DATA[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00AA0054000000"
    )
        port map (
      I0 => \^gen_sep_reg_0\,
      I1 => \^gen_sep7_reg_0\,
      I2 => tx_pe_data_v_i,
      I3 => channel_up_tx_if,
      I4 => Q(6),
      I5 => sep_nb_i(2),
      O => GEN_SEP_reg_2
    );
\TX_DATA[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00AA0054000000"
    )
        port map (
      I0 => \^gen_sep_reg_0\,
      I1 => \^gen_sep7_reg_0\,
      I2 => tx_pe_data_v_i,
      I3 => channel_up_tx_if,
      I4 => Q(7),
      I5 => sep_nb_i(1),
      O => GEN_SEP_reg_3
    );
\TX_DATA[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(58),
      O => \TX_PE_DATA_reg[3]\
    );
\TX_DATA[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00AA0054000000"
    )
        port map (
      I0 => \^gen_sep_reg_0\,
      I1 => \^gen_sep7_reg_0\,
      I2 => tx_pe_data_v_i,
      I3 => channel_up_tx_if,
      I4 => Q(8),
      I5 => sep_nb_i(0),
      O => GEN_SEP_reg_4
    );
\TX_DATA[50]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => channel_up_tx_if,
      I1 => \^gen_sep_reg_0\,
      I2 => tx_pe_data_v_i,
      I3 => \^gen_sep7_reg_0\,
      O => \^channel_up_tx_if_reg_0\
    );
\TX_DATA[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Q(9),
      I1 => \TX_DATA[55]_i_3_n_0\,
      I2 => \^stg5_reg\,
      O => \TX_PE_DATA_reg[57]\(0)
    );
\TX_DATA[51]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_sep_reg_1\,
      I1 => rst_pma_init_usrclk,
      O => \^stg5_reg\
    );
\TX_DATA[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080B0808"
    )
        port map (
      I0 => \TX_DATA[52]_i_2_n_0\,
      I1 => \^gen_sep_reg_1\,
      I2 => rst_pma_init_usrclk,
      I3 => \TX_DATA[55]_i_3_n_0\,
      I4 => Q(10),
      O => \TX_PE_DATA_reg[57]\(1)
    );
\TX_DATA[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAB"
    )
        port map (
      I0 => gen_na_idles_i,
      I1 => \^gen_sep_reg_0\,
      I2 => \^gen_sep7_reg_0\,
      I3 => tx_pe_data_v_i,
      I4 => gen_ch_bond_i,
      I5 => \^gen_cc_flop_0\,
      O => \TX_DATA[52]_i_2_n_0\
    );
\TX_DATA[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002F00200020"
    )
        port map (
      I0 => gen_na_idles_i,
      I1 => \TX_DATA[53]_i_2_n_0\,
      I2 => \^gen_sep_reg_1\,
      I3 => rst_pma_init_usrclk,
      I4 => \TX_DATA[55]_i_3_n_0\,
      I5 => Q(11),
      O => \TX_PE_DATA_reg[57]\(2)
    );
\TX_DATA[53]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_cc_flop_0\,
      I1 => gen_ch_bond_i,
      O => \TX_DATA[53]_i_2_n_0\
    );
\TX_DATA[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002F00200020"
    )
        port map (
      I0 => gen_ch_bond_i,
      I1 => \^gen_cc_flop_0\,
      I2 => \^gen_sep_reg_1\,
      I3 => rst_pma_init_usrclk,
      I4 => \TX_DATA[55]_i_3_n_0\,
      I5 => Q(12),
      O => \TX_PE_DATA_reg[57]\(3)
    );
\TX_DATA[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080B0808"
    )
        port map (
      I0 => \^gen_cc_flop_0\,
      I1 => \^gen_sep_reg_1\,
      I2 => rst_pma_init_usrclk,
      I3 => \TX_DATA[55]_i_3_n_0\,
      I4 => Q(13),
      O => \TX_PE_DATA_reg[57]\(4)
    );
\TX_DATA[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFFCFFFD"
    )
        port map (
      I0 => \^gen_sep_reg_0\,
      I1 => gen_ch_bond_i,
      I2 => \^gen_cc_flop_0\,
      I3 => gen_na_idles_i,
      I4 => \^gen_sep7_reg_0\,
      I5 => tx_pe_data_v_i,
      O => \^gen_sep_reg_1\
    );
\TX_DATA[55]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDDF"
    )
        port map (
      I0 => channel_up_tx_if,
      I1 => \^gen_sep_reg_0\,
      I2 => \^gen_sep7_reg_0\,
      I3 => tx_pe_data_v_i,
      O => \TX_DATA[55]_i_3_n_0\
    );
\TX_DATA[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => channel_up_tx_if,
      I1 => p_5_in,
      I2 => \^gen_sep_reg_0\,
      I3 => rst_pma_init_usrclk,
      I4 => Q(0),
      I5 => \^channel_up_tx_if_reg\,
      O => \TX_PE_DATA_reg[57]\(5)
    );
\TX_DATA[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => channel_up_tx_if,
      I1 => p_5_in,
      I2 => \^gen_sep_reg_0\,
      I3 => rst_pma_init_usrclk,
      I4 => Q(1),
      I5 => \^channel_up_tx_if_reg\,
      O => \TX_PE_DATA_reg[57]\(6)
    );
\TX_DATA[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(2),
      I1 => \^channel_up_tx_if_reg\,
      I2 => \TX_DATA[60]_i_2_n_0\,
      O => \TX_PE_DATA_reg[57]\(7)
    );
\TX_DATA[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(59),
      O => \TX_PE_DATA_reg[2]\
    );
\TX_DATA[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(3),
      I1 => \^channel_up_tx_if_reg\,
      I2 => \TX_DATA[60]_i_2_n_0\,
      O => \TX_PE_DATA_reg[57]\(8)
    );
\TX_DATA[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEECCCF"
    )
        port map (
      I0 => channel_up_tx_if,
      I1 => p_5_in,
      I2 => \^gen_sep7_reg_0\,
      I3 => tx_pe_data_v_i,
      I4 => \^gen_sep_reg_0\,
      I5 => rst_pma_init_usrclk,
      O => \TX_DATA[60]_i_2_n_0\
    );
\TX_DATA[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(4),
      I1 => \^channel_up_tx_if_reg\,
      I2 => \TX_DATA[62]_i_2_n_0\,
      O => \TX_PE_DATA_reg[57]\(9)
    );
\TX_DATA[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(5),
      I1 => \^channel_up_tx_if_reg\,
      I2 => \TX_DATA[62]_i_2_n_0\,
      O => \TX_PE_DATA_reg[57]\(10)
    );
\TX_DATA[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CECCCECF"
    )
        port map (
      I0 => channel_up_tx_if,
      I1 => p_5_in,
      I2 => \^gen_sep_reg_0\,
      I3 => \^gen_sep7_reg_0\,
      I4 => tx_pe_data_v_i,
      I5 => rst_pma_init_usrclk,
      O => \TX_DATA[62]_i_2_n_0\
    );
\TX_DATA[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => \^stg5_reg\,
      I2 => channel_up_tx_if,
      I3 => tx_pe_data_v_i,
      I4 => \^gen_sep7_reg_0\,
      I5 => \^gen_sep_reg_0\,
      O => \^channel_up_tx_if_reg\
    );
\TX_DATA[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(60),
      O => \TX_PE_DATA_reg[1]\
    );
\TX_DATA[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(61),
      O => \TX_PE_DATA_reg[0]\
    );
\TX_DATA[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(46),
      O => \TX_PE_DATA_reg[15]\
    );
\TX_DATA[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      I1 => Q(47),
      O => \TX_PE_DATA_reg[14]\
    );
TX_HEADER_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => channel_up_tx_if,
      I1 => \^gen_sep_reg_0\,
      I2 => \^gen_sep7_reg_0\,
      O => CHANNEL_UP_TX_IF_reg_1
    );
channel_full_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => channel_full_r,
      Q => channel_full_r2,
      R => '0'
    );
channel_full_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => channel_full_c,
      Q => channel_full_r,
      R => '0'
    );
data_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => s_axi_tx_tvalid_ds_crc_i,
      I1 => \^s_axi_tx_tready_reg_0\,
      I2 => s_axi_tx_tlast_ds_crc_i,
      I3 => \^partial_data_r_reg_0\,
      I4 => \^wait_for_sep0_tx__3\,
      O => next_data_c
    );
data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_data_c,
      Q => data_r,
      R => R0
    );
datavalid_in_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^datavalid_in_r_reg_0\,
      Q => datavalid_in_r2,
      R => '0'
    );
datavalid_in_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => txdatavalid_i,
      Q => \^datavalid_in_r_reg_0\,
      R => '0'
    );
datavalid_pdu_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => datavalid_in_r2,
      I1 => channel_full_r2,
      I2 => \^datavalid_in_r_reg_0\,
      O => datavalid_pdu_i_1_n_0
    );
datavalid_pdu_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => datavalid_pdu_i_1_n_0,
      Q => datavalid_pdu,
      R => '0'
    );
do_cc_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => do_cc_r_reg0,
      Q => do_cc_r,
      R => '0'
    );
extend_cc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => extend_cc_r_reg_0,
      Q => extend_cc_r,
      R => '0'
    );
full_data_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => channel_up_tx_if,
      I1 => data_r_reg_0,
      I2 => datavalid_pdu,
      I3 => do_cc_r,
      I4 => txdatavalid_i,
      O => pdu_ok_c
    );
full_data_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => partial_data_r,
      I1 => data_r,
      I2 => \^full_data_r_reg_0\,
      I3 => idle_r,
      O => \^partial_data_r_reg_0\
    );
full_data_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^gen_sep_reg_0\,
      I1 => \^full_data_r_reg_0\,
      I2 => \^sep0_lane0_r_reg_0\,
      O => \^wait_for_sep0_tx__3\
    );
full_data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_full_data_c,
      Q => \^full_data_r_reg_0\,
      R => R0
    );
gen_cc_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => do_cc_r,
      Q => \^gen_cc_flop_0\,
      R => R0
    );
gen_sep7_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_17_in,
      I1 => datavalid_in_r2,
      I2 => gen_sep7_r,
      O => gen_sep7_r_i_1_n_0
    );
gen_sep7_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gen_sep7_r_i_1_n_0,
      Q => gen_sep7_r,
      R => '0'
    );
\gen_sep_nb_r[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_sep_nb_r_reg[0]_0\(0),
      I1 => \^sep0_lane0_r_reg_0\,
      I2 => \^full_data_r_reg_0\,
      O => \s_axi_tx_tkeep_ds_reg[0]\
    );
\gen_sep_nb_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(2),
      Q => gen_sep_nb_r(0),
      R => '0'
    );
\gen_sep_nb_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(1),
      Q => gen_sep_nb_r(1),
      R => '0'
    );
\gen_sep_nb_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => gen_sep_nb_r(2),
      R => '0'
    );
gen_sep_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAA0CAA"
    )
        port map (
      I0 => gen_sep_c,
      I1 => gen_sep_r,
      I2 => datavalid_in_r2,
      I3 => \^datavalid_in_r_reg_0\,
      I4 => \^gen_cc_flop_0\,
      O => gen_sep_r_i_1_n_0
    );
gen_sep_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404FF000000"
    )
        port map (
      I0 => GEN_SEP_reg_5,
      I1 => channel_up_tx_if,
      I2 => GEN_SEP_reg_6,
      I3 => pdu_ok_c,
      I4 => \^sep0_lane0_r_reg_0\,
      I5 => \^s_axi_tx_tready_reg_0\,
      O => gen_sep_c
    );
gen_sep_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gen_sep_r_i_1_n_0,
      Q => gen_sep_r,
      R => '0'
    );
idle_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070007000700070"
    )
        port map (
      I0 => \^s_axi_tx_tready_reg_0\,
      I1 => s_axi_tx_tvalid_ds_crc_i,
      I2 => \^partial_data_r_reg_0\,
      I3 => \^sep0_lane0_r_reg_0\,
      I4 => \^full_data_r_reg_0\,
      I5 => \^gen_sep_reg_0\,
      O => next_idle_c
    );
idle_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_idle_c,
      Q => idle_r,
      S => R0
    );
partial_data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => pdu_ok_c,
      D => next_partial_data_c,
      Q => partial_data_r,
      R => R0
    );
s_axi_tx_tready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800080008"
    )
        port map (
      I0 => pdu_ok_c,
      I1 => txdatavalid_i,
      I2 => \^wait_for_sep0_tx__3\,
      I3 => data_r_reg_0,
      I4 => p_27_in,
      I5 => \^s_axi_tx_tready_reg_0\,
      O => s_axi_tx_tready0
    );
s_axi_tx_tready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => tlast_txdv_coincide_r,
      I1 => \^s_axi_tx_tready_reg_0\,
      I2 => channel_up_tx_if,
      I3 => next_full_data_c,
      O => p_27_in
    );
s_axi_tx_tready_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tready0,
      Q => \^s_axi_tx_tready_reg_0\,
      R => R0
    );
sep0_lane0_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444F4444444"
    )
        port map (
      I0 => pdu_ok_c,
      I1 => \^sep0_lane0_r_reg_0\,
      I2 => next_full_data_c,
      I3 => channel_up_tx_if,
      I4 => \^s_axi_tx_tready_reg_0\,
      I5 => tlast_txdv_coincide_r,
      O => sep0_lane0_r_i_1_n_0
    );
sep0_lane0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => sep0_lane0_r_i_1_n_0,
      Q => \^sep0_lane0_r_reg_0\,
      R => '0'
    );
tlast_txdv_coincide_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tlast_txdv_coincide_r0,
      Q => tlast_txdv_coincide_r,
      R => R0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL_DATAPATH is
  port (
    tx_pe_data_v_i : out STD_LOGIC;
    \TX_PE_DATA_reg[56]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 61 downto 0 );
    in_frame_c : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    \TX_DATA_reg[56]\ : in STD_LOGIC;
    \TX_DATA_reg[63]\ : in STD_LOGIC;
    \TX_PE_DATA_reg[0]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL_DATAPATH;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL_DATAPATH is
  signal tx_pe_data_i : STD_LOGIC_VECTOR ( 56 to 63 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[56]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \TX_DATA[63]_i_2\ : label is "soft_lutpair484";
begin
\TX_DATA[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => tx_pe_data_i(63),
      I1 => \TX_DATA_reg[56]\,
      I2 => \TX_DATA_reg[63]\,
      O => \TX_PE_DATA_reg[56]_0\(0)
    );
\TX_DATA[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => tx_pe_data_i(56),
      I1 => \TX_DATA_reg[56]\,
      I2 => \TX_DATA_reg[63]\,
      O => \TX_PE_DATA_reg[56]_0\(1)
    );
TX_PE_DATA_V_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => in_frame_c,
      Q => tx_pe_data_v_i,
      R => '0'
    );
\TX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(63),
      Q => Q(61),
      R => '0'
    );
\TX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(53),
      Q => Q(51),
      R => '0'
    );
\TX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(52),
      Q => Q(50),
      R => '0'
    );
\TX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(51),
      Q => Q(49),
      R => '0'
    );
\TX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(50),
      Q => Q(48),
      R => '0'
    );
\TX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(49),
      Q => Q(47),
      R => '0'
    );
\TX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(48),
      Q => Q(46),
      R => '0'
    );
\TX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(47),
      Q => Q(45),
      R => '0'
    );
\TX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(46),
      Q => Q(44),
      R => '0'
    );
\TX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(45),
      Q => Q(43),
      R => '0'
    );
\TX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(44),
      Q => Q(42),
      R => '0'
    );
\TX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(62),
      Q => Q(60),
      R => '0'
    );
\TX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(43),
      Q => Q(41),
      R => '0'
    );
\TX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(42),
      Q => Q(40),
      R => '0'
    );
\TX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(41),
      Q => Q(39),
      R => '0'
    );
\TX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(40),
      Q => Q(38),
      R => '0'
    );
\TX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(39),
      Q => Q(37),
      R => '0'
    );
\TX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(38),
      Q => Q(36),
      R => '0'
    );
\TX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(37),
      Q => Q(35),
      R => '0'
    );
\TX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(36),
      Q => Q(34),
      R => '0'
    );
\TX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(35),
      Q => Q(33),
      R => '0'
    );
\TX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(34),
      Q => Q(32),
      R => '0'
    );
\TX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(61),
      Q => Q(59),
      R => '0'
    );
\TX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(33),
      Q => Q(31),
      R => '0'
    );
\TX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(32),
      Q => Q(30),
      R => '0'
    );
\TX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(31),
      Q => Q(29),
      R => '0'
    );
\TX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(30),
      Q => Q(28),
      R => '0'
    );
\TX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(29),
      Q => Q(27),
      R => '0'
    );
\TX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(28),
      Q => Q(26),
      R => '0'
    );
\TX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(27),
      Q => Q(25),
      R => '0'
    );
\TX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(26),
      Q => Q(24),
      R => '0'
    );
\TX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(25),
      Q => Q(23),
      R => '0'
    );
\TX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(24),
      Q => Q(22),
      R => '0'
    );
\TX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(60),
      Q => Q(58),
      R => '0'
    );
\TX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(23),
      Q => Q(21),
      R => '0'
    );
\TX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(22),
      Q => Q(20),
      R => '0'
    );
\TX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(21),
      Q => Q(19),
      R => '0'
    );
\TX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(20),
      Q => Q(18),
      R => '0'
    );
\TX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(19),
      Q => Q(17),
      R => '0'
    );
\TX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(18),
      Q => Q(16),
      R => '0'
    );
\TX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(17),
      Q => Q(15),
      R => '0'
    );
\TX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(16),
      Q => Q(14),
      R => '0'
    );
\TX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(15),
      Q => Q(13),
      R => '0'
    );
\TX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(14),
      Q => Q(12),
      R => '0'
    );
\TX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(59),
      Q => Q(57),
      R => '0'
    );
\TX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(13),
      Q => Q(11),
      R => '0'
    );
\TX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(12),
      Q => Q(10),
      R => '0'
    );
\TX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(11),
      Q => Q(9),
      R => '0'
    );
\TX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(10),
      Q => Q(8),
      R => '0'
    );
\TX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(9),
      Q => Q(7),
      R => '0'
    );
\TX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(8),
      Q => Q(6),
      R => '0'
    );
\TX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(7),
      Q => tx_pe_data_i(56),
      R => '0'
    );
\TX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(6),
      Q => Q(5),
      R => '0'
    );
\TX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(5),
      Q => Q(4),
      R => '0'
    );
\TX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(4),
      Q => Q(3),
      R => '0'
    );
\TX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(58),
      Q => Q(56),
      R => '0'
    );
\TX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(3),
      Q => Q(2),
      R => '0'
    );
\TX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(2),
      Q => Q(1),
      R => '0'
    );
\TX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(1),
      Q => Q(0),
      R => '0'
    );
\TX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(0),
      Q => tx_pe_data_i(63),
      R => '0'
    );
\TX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(57),
      Q => Q(55),
      R => '0'
    );
\TX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(56),
      Q => Q(54),
      R => '0'
    );
\TX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(55),
      Q => Q(53),
      R => '0'
    );
\TX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_reg[0]_0\(54),
      Q => Q(52),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync is
  port (
    next_begin_c : out STD_LOGIC;
    rx_polarity_r_reg : out STD_LOGIC;
    next_ready_c : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    begin_r_reg : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    rx_polarity_dlyd_i : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    polarity_r : in STD_LOGIC;
    align_r : in STD_LOGIC;
    rx_polarity_r_reg_0 : in STD_LOGIC;
    rx_polarity_r_reg_1 : in STD_LOGIC;
    prev_rx_polarity_r : in STD_LOGIC;
    begin_r : in STD_LOGIC;
    ready_r_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync is
  signal begin_r_i_2_n_0 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal ready_r_i_3_n_0 : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
begin_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => begin_r_i_2_n_0,
      I1 => begin_r_reg,
      I2 => ready_r,
      I3 => rx_lossofsync_i,
      O => next_begin_c
    );
begin_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F0F8F0F800"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      I2 => reset_lanes_i,
      I3 => polarity_r,
      I4 => ready_r,
      I5 => align_r,
      O => begin_r_i_2_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
ready_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => reset_lanes_i,
      I1 => begin_r,
      I2 => ready_r_reg,
      I3 => align_r,
      I4 => ready_r_i_3_n_0,
      O => next_ready_c
    );
ready_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020002F0"
    )
        port map (
      I0 => rx_polarity_dlyd_i,
      I1 => s_level_out_d2,
      I2 => ready_r,
      I3 => polarity_r,
      I4 => rx_lossofsync_i,
      O => ready_r_i_3_n_0
    );
rx_polarity_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0232"
    )
        port map (
      I0 => rx_polarity_r_reg_0,
      I1 => rx_polarity_r_reg_1,
      I2 => s_level_out_d2,
      I3 => prev_rx_polarity_r,
      O => rx_polarity_r_reg
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync_7 is
  port (
    \rxheader_from_gtx_i_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_i : in STD_LOGIC;
    RX_NEG_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync_7 : entity is "aurora_64b66b_0_cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync_7 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= in0;
RX_NEG_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rxheadervalid_i,
      I3 => s_level_out_d2,
      I4 => RX_NEG_OUT_reg,
      O => \rxheader_from_gtx_i_reg[0]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0\ : entity is "aurora_64b66b_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  \out\ <= s_level_out_d5;
  p_level_in_int <= cplllock_out(0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_10\ is
  port (
    tx_fsm_resetdone_ii : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_10\ : entity is "aurora_64b66b_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_10\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= \out\;
  tx_fsm_resetdone_ii <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_21\ is
  port (
    \cb_bit_err_ext_cnt_reg[3]\ : out STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_cbcc_comb_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_21\ : entity is "aurora_64b66b_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_21\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_199: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
reset_cbcc_comb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => s_level_out_d5,
      I5 => reset_cbcc_comb_reg(0),
      O => \cb_bit_err_ext_cnt_reg[3]\
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_28\ is
  port (
    s_level_out_d5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_28\ : entity is "aurora_64b66b_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_28\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= in0;
CC_RXLOSSOFSYNC_OUT_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d5,
      O => s_level_out_d5_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_8\ is
  port (
    stg5_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    rst_drp : in STD_LOGIC;
    hard_err_rst_int_reg : in STD_LOGIC;
    fsm_resetdone_initclk : in STD_LOGIC;
    reset_initclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    hard_err_rst_int_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hard_err_rst_int : in STD_LOGIC;
    \hard_err_cntr_r_reg[0]\ : in STD_LOGIC;
    \hard_err_cntr_r_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_8\ : entity is "aurora_64b66b_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_8\ is
  signal hard_err_rst_int_i_2_n_0 : STD_LOGIC;
  signal hard_err_rst_int_i_4_n_0 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= in0;
\hard_err_cntr_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFFFFFFFFFFFFC"
    )
        port map (
      I0 => \hard_err_cntr_r_reg[0]\,
      I1 => \hard_err_cntr_r_reg[0]_0\,
      I2 => s_level_out_d5,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => E(0)
    );
hard_err_rst_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020200000200"
    )
        port map (
      I0 => hard_err_rst_int_i_2_n_0,
      I1 => rst_drp,
      I2 => hard_err_rst_int_reg,
      I3 => fsm_resetdone_initclk,
      I4 => reset_initclk,
      I5 => \out\,
      O => stg5_reg
    );
hard_err_rst_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAAE0"
    )
        port map (
      I0 => hard_err_rst_int_reg_0,
      I1 => Q(2),
      I2 => hard_err_rst_int_i_4_n_0,
      I3 => Q(1),
      I4 => Q(0),
      I5 => hard_err_rst_int,
      O => hard_err_rst_int_i_2_n_0
    );
hard_err_rst_int_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_level_out_d5,
      I1 => Q(2),
      I2 => \hard_err_cntr_r_reg[0]_0\,
      O => hard_err_rst_int_i_4_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_9\ is
  port (
    rx_fsm_resetdone_ii : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_9\ : entity is "aurora_64b66b_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_9\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= \out\;
  rx_fsm_resetdone_ii <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    rxbufstatus_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized1\ : entity is "aurora_64b66b_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized1\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => rxbufstatus_out(0),
      Q => p_level_in_int,
      R => '0'
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized2\ : entity is "aurora_64b66b_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized2\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized3\ is
  port (
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    full : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized3\ : entity is "aurora_64b66b_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized3\ is
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => full,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_reset_cbstg2_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized3_29\ is
  port (
    \out\ : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    overflow : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized3_29\ : entity is "aurora_64b66b_0_cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized3_29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized3_29\ is
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => overflow,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_fifo_reset_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_common_logic_cbcc is
  port (
    cb_bit_err_out : out STD_LOGIC;
    in0 : out STD_LOGIC;
    master_do_rd_en_i : out STD_LOGIC;
    all_vld_btf_flag_i : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    START_CB_WRITES_OUT : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    master_do_rd_en_out_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    ANY_VLD_BTF_FLAG : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_common_logic_cbcc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_common_logic_cbcc is
  signal second_cb_write_failed : STD_LOGIC;
begin
all_start_cb_writes_out_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => START_CB_WRITES_OUT,
      Q => in0,
      R => SR(0)
    );
all_vld_btf_out_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ANY_VLD_BTF_FLAG,
      Q => all_vld_btf_flag_i,
      R => SR(0)
    );
cb_bit_err_out_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => second_cb_write_failed,
      Q => cb_bit_err_out,
      R => SR(0)
    );
master_do_rd_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => master_do_rd_en_out_reg_0,
      Q => master_do_rd_en_i,
      R => cbcc_fifo_reset_rd_clk
    );
second_cb_write_failed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \out\,
      Q => second_cb_write_failed,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync is
  port (
    RESET : out STD_LOGIC;
    pma_init : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => pma_init,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => RESET,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_0 is
  port (
    sysreset_to_core_sync : out STD_LOGIC;
    sysreset_to_core : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_0 : entity is "aurora_64b66b_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_0 is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => sysreset_to_core,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4,
      Q => sysreset_to_core_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_2 is
  port (
    link_reset_sync : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_2 : entity is "aurora_64b66b_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_2 is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => link_reset_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_3 is
  port (
    power_down_sync : out STD_LOGIC;
    power_down : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_3 : entity is "aurora_64b66b_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_3 is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => power_down,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => power_down_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_4 is
  port (
    fsm_resetdone_sync : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_4 : entity is "aurora_64b66b_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_4 is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_5 is
  port (
    \^reset\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_1 : out STD_LOGIC;
    RESET : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_done : in STD_LOGIC;
    \s_axi_rdata_reg[0]\ : in STD_LOGIC;
    drprdy_out : in STD_LOGIC;
    tx_done_r : in STD_LOGIC;
    \ready_det__1\ : in STD_LOGIC;
    ready_det_r_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_5 : entity is "aurora_64b66b_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_5 is
  signal \^reset_1\ : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
  \^reset\ <= \^reset_1\;
\drpaddr_in[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => Q(3),
      I2 => tx_done,
      I3 => Q(1),
      I4 => Q(4),
      I5 => Q(2),
      O => SR(0)
    );
ready_det_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220322222200"
    )
        port map (
      I0 => \ready_det__1\,
      I1 => \^reset_1\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      I5 => ready_det_r_reg,
      O => stg5_reg_1
    );
\s_axi_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => \s_axi_rdata_reg[0]\,
      I2 => drprdy_out,
      I3 => tx_done_r,
      I4 => tx_done,
      O => stg5_reg_0(0)
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => RESET,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4,
      Q => \^reset_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_6 is
  port (
    rst_pma_init_usrclk : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC;
    TX_HEADER_0_reg : out STD_LOGIC;
    RESET : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    TX_HEADER_1_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    TX_HEADER_1_reg_1 : in STD_LOGIC;
    \txdata_c1__2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_6 : entity is "aurora_64b66b_0_rst_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_6 is
  signal \^rst_pma_init_usrclk\ : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
  rst_pma_init_usrclk <= \^rst_pma_init_usrclk\;
TX_HEADER_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C0A"
    )
        port map (
      I0 => TX_HEADER_1_reg_0(0),
      I1 => TX_HEADER_1_reg_1,
      I2 => \^rst_pma_init_usrclk\,
      I3 => txdatavalid_symgen_i,
      I4 => \txdata_c1__2\,
      O => TX_HEADER_0_reg
    );
TX_HEADER_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE2E"
    )
        port map (
      I0 => TX_HEADER_1_reg_0(1),
      I1 => txdatavalid_symgen_i,
      I2 => TX_HEADER_1_reg_1,
      I3 => \txdata_c1__2\,
      I4 => \^rst_pma_init_usrclk\,
      O => TX_HEADER_1_reg
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => RESET,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4,
      Q => \^rst_pma_init_usrclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
begin
  stg3_reg_0 <= stg3;
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_11\ is
  port (
    \out\ : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_11\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_11\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_12\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    FSM_RESETDONE_j_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_12\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_12\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
begin
\prmry_in_inferred_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => stg3,
      I1 => FSM_RESETDONE_j_reg,
      O => stg3_reg_0
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_13\ is
  port (
    \out\ : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_13\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_13\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_cdr_reset_fsm_r_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1\ is
  signal blocksync_all_lanes_instableclk : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
\FSM_onehot_cdr_reset_fsm_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(1),
      I1 => \FSM_onehot_cdr_reset_fsm_r_reg[0]\,
      I2 => blocksync_all_lanes_instableclk,
      I3 => Q(0),
      I4 => Q(2),
      O => E(0)
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => blocksync_all_lanes_instableclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_14\ is
  port (
    rxlossofsync_out_i : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    blocksync_out_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_14\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_14\ is
  signal allow_block_sync_propagation_inrxclk : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
rxlossofsync_out_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => allow_block_sync_propagation_inrxclk,
      I1 => blocksync_out_i,
      O => rxlossofsync_out_i
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => allow_block_sync_propagation_inrxclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_15\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    fsm_resetdone_to_rxreset_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_15\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_15\ is
  signal fsm_resetdone_to_new_gtx_rx_comb : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
new_gtx_rx_pcsreset_comb_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => fsm_resetdone_to_new_gtx_rx_comb,
      I1 => fsm_resetdone_to_rxreset_in,
      I2 => \out\(0),
      O => stg5_reg_0
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_to_new_gtx_rx_comb,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_16\ is
  port (
    fsm_resetdone_initclk : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    rst_drp : in STD_LOGIC;
    \count_for_reset_r_reg[23]\ : in STD_LOGIC;
    reset_initclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    valid_btf_detect_dlyd1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_16\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_16\ is
  signal \^fsm_resetdone_initclk\ : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
  fsm_resetdone_initclk <= \^fsm_resetdone_initclk\;
\count_for_reset_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEFFEF"
    )
        port map (
      I0 => rst_drp,
      I1 => \count_for_reset_r_reg[23]\,
      I2 => \^fsm_resetdone_initclk\,
      I3 => reset_initclk,
      I4 => \out\,
      I5 => valid_btf_detect_dlyd1,
      O => stg5_reg_0
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^fsm_resetdone_initclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_17\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \txseq_counter_i_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_17\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_17\ is
  signal gtx_reset_comb : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => gtx_reset_comb,
      R => '0'
    );
\txseq_counter_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \txseq_counter_i_reg[0]\,
      I4 => gtx_reset_comb,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_18\ is
  port (
    reset_initclk : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    fsm_resetdone_initclk : in STD_LOGIC;
    \hard_err_cntr_r_reg[7]\ : in STD_LOGIC;
    rst_drp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_18\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_18\ is
  signal \^reset_initclk\ : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
  reset_initclk <= \^reset_initclk\;
\hard_err_cntr_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF45"
    )
        port map (
      I0 => \out\,
      I1 => \^reset_initclk\,
      I2 => fsm_resetdone_initclk,
      I3 => \hard_err_cntr_r_reg[7]\,
      I4 => rst_drp,
      O => SR(0)
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^reset_initclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_19\ is
  port (
    fsm_resetdone_to_rxreset_in : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_19\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_19\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_to_rxreset_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_20\ is
  port (
    in0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_20\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_20\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => E(0),
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4,
      Q => in0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_22\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_22\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_22\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_23\ is
  port (
    stg5 : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_23\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_23\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0(0),
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_24\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_24\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_24\ is
  signal fifo_reset_wr_sync3 : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
prmry_in_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fifo_reset_wr_sync3,
      I1 => stg1_aurora_64b66b_0_cdc_to_reg_0,
      O => stg5_reg_0
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fifo_reset_wr_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_25\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_25\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_25\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_26\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_26\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_26\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_27\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    rd_stg1_reg : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    rd_stg1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_27\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_27\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
cbcc_reset_cbstg2_rd_clk_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rd_stg1,
      I1 => \^stg5_reg_0\,
      O => rd_stg1_reg
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_30\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_30\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_30\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized2\ is
  port (
    stg11_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized2\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized2\ is
  signal stg10 : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  signal stg6 : STD_LOGIC;
  signal stg7 : STD_LOGIC;
  signal stg8 : STD_LOGIC;
  signal stg9 : STD_LOGIC;
  attribute SHREG_EXTRACT of stg10_reg : label is "no";
  attribute SHREG_EXTRACT of stg11_reg : label is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
  attribute SHREG_EXTRACT of stg6_reg : label is "no";
  attribute SHREG_EXTRACT of stg7_reg : label is "no";
  attribute SHREG_EXTRACT of stg8_reg : label is "no";
  attribute SHREG_EXTRACT of stg9_reg : label is "no";
begin
stg10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg9,
      Q => stg10,
      R => '0'
    );
stg11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg10,
      Q => stg11_reg_0,
      R => '0'
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg5_reg_n_0,
      Q => stg6,
      R => '0'
    );
stg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg6,
      Q => stg7,
      R => '0'
    );
stg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg7,
      Q => stg8,
      R => '0'
    );
stg9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg8,
      Q => stg9,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized3\ is
  port (
    fifo_reset_comb_user_clk_int : out STD_LOGIC;
    dbg_srst_assert0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    dbg_srst_assert_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized3\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized3\ is
  signal \^fifo_reset_comb_user_clk_int\ : STD_LOGIC;
  signal stg10_reg_n_0 : STD_LOGIC;
  signal stg11 : STD_LOGIC;
  signal stg12 : STD_LOGIC;
  signal stg13 : STD_LOGIC;
  signal stg14 : STD_LOGIC;
  signal stg15 : STD_LOGIC;
  signal stg16 : STD_LOGIC;
  signal stg17 : STD_LOGIC;
  signal stg18 : STD_LOGIC;
  signal stg19 : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg20 : STD_LOGIC;
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  signal stg6_reg_n_0 : STD_LOGIC;
  signal stg7_reg_n_0 : STD_LOGIC;
  signal stg8_reg_n_0 : STD_LOGIC;
  signal stg9_reg_n_0 : STD_LOGIC;
  attribute SHREG_EXTRACT of stg10_reg : label is "no";
  attribute SHREG_EXTRACT of stg11_reg : label is "no";
  attribute SHREG_EXTRACT of stg12_reg : label is "no";
  attribute SHREG_EXTRACT of stg13_reg : label is "no";
  attribute SHREG_EXTRACT of stg14_reg : label is "no";
  attribute SHREG_EXTRACT of stg15_reg : label is "no";
  attribute SHREG_EXTRACT of stg16_reg : label is "no";
  attribute SHREG_EXTRACT of stg17_reg : label is "no";
  attribute SHREG_EXTRACT of stg18_reg : label is "no";
  attribute SHREG_EXTRACT of stg19_reg : label is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute SHREG_EXTRACT of stg20_reg : label is "no";
  attribute SHREG_EXTRACT of stg21_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
  attribute SHREG_EXTRACT of stg6_reg : label is "no";
  attribute SHREG_EXTRACT of stg7_reg : label is "no";
  attribute SHREG_EXTRACT of stg8_reg : label is "no";
  attribute SHREG_EXTRACT of stg9_reg : label is "no";
begin
  fifo_reset_comb_user_clk_int <= \^fifo_reset_comb_user_clk_int\;
dbg_srst_assert_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_srst_assert_reg,
      I1 => \^fifo_reset_comb_user_clk_int\,
      O => dbg_srst_assert0
    );
stg10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg9_reg_n_0,
      Q => stg10_reg_n_0,
      R => '0'
    );
stg11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg10_reg_n_0,
      Q => stg11,
      R => '0'
    );
stg12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg11,
      Q => stg12,
      R => '0'
    );
stg13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg12,
      Q => stg13,
      R => '0'
    );
stg14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg13,
      Q => stg14,
      R => '0'
    );
stg15_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg14,
      Q => stg15,
      R => '0'
    );
stg16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg15,
      Q => stg16,
      R => '0'
    );
stg17_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg16,
      Q => stg17,
      R => '0'
    );
stg18_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg17,
      Q => stg18,
      R => '0'
    );
stg19_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg18,
      Q => stg19,
      R => '0'
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg20_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg19,
      Q => stg20,
      R => '0'
    );
stg21_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg20,
      Q => \^fifo_reset_comb_user_clk_int\,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg5_reg_n_0,
      Q => stg6_reg_n_0,
      R => '0'
    );
stg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg6_reg_n_0,
      Q => stg7_reg_n_0,
      R => '0'
    );
stg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg7_reg_n_0,
      Q => stg8_reg_n_0,
      R => '0'
    );
stg9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg8_reg_n_0,
      Q => stg9_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized4\ is
  port (
    stg9_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized4\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized4\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  signal stg6_reg_n_0 : STD_LOGIC;
  signal stg7_reg_n_0 : STD_LOGIC;
  signal stg8_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
  attribute SHREG_EXTRACT of stg6_reg : label is "no";
  attribute SHREG_EXTRACT of stg7_reg : label is "no";
  attribute SHREG_EXTRACT of stg8_reg : label is "no";
  attribute SHREG_EXTRACT of stg9_reg : label is "no";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg5_reg_n_0,
      Q => stg6_reg_n_0,
      R => '0'
    );
stg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg6_reg_n_0,
      Q => stg7_reg_n_0,
      R => '0'
    );
stg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg7_reg_n_0,
      Q => stg8_reg_n_0,
      R => '0'
    );
stg9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg8_reg_n_0,
      Q => stg9_reg_0(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized5\ is
  port (
    cbcc_fifo_reset_to_fifo_rd_clk : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized5\ : entity is "aurora_64b66b_0_rst_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized5\ is
  signal stg10_reg_n_0 : STD_LOGIC;
  signal stg11_reg_n_0 : STD_LOGIC;
  signal stg12_reg_n_0 : STD_LOGIC;
  signal stg13_reg_n_0 : STD_LOGIC;
  signal stg14_reg_n_0 : STD_LOGIC;
  signal stg15_reg_n_0 : STD_LOGIC;
  signal stg16_reg_n_0 : STD_LOGIC;
  signal stg17_reg_n_0 : STD_LOGIC;
  signal stg18_reg_n_0 : STD_LOGIC;
  signal stg19_reg_n_0 : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_aurora_64b66b_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg20_reg_n_0 : STD_LOGIC;
  signal stg21 : STD_LOGIC;
  signal stg22 : STD_LOGIC;
  signal stg23 : STD_LOGIC;
  signal stg24 : STD_LOGIC;
  signal stg25 : STD_LOGIC;
  signal stg26 : STD_LOGIC;
  signal stg27 : STD_LOGIC;
  signal stg28 : STD_LOGIC;
  signal stg29 : STD_LOGIC;
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg30 : STD_LOGIC;
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  signal stg6_reg_n_0 : STD_LOGIC;
  signal stg7_reg_n_0 : STD_LOGIC;
  signal stg8_reg_n_0 : STD_LOGIC;
  signal stg9_reg_n_0 : STD_LOGIC;
  attribute SHREG_EXTRACT of stg10_reg : label is "no";
  attribute SHREG_EXTRACT of stg11_reg : label is "no";
  attribute SHREG_EXTRACT of stg12_reg : label is "no";
  attribute SHREG_EXTRACT of stg13_reg : label is "no";
  attribute SHREG_EXTRACT of stg14_reg : label is "no";
  attribute SHREG_EXTRACT of stg15_reg : label is "no";
  attribute SHREG_EXTRACT of stg16_reg : label is "no";
  attribute SHREG_EXTRACT of stg17_reg : label is "no";
  attribute SHREG_EXTRACT of stg18_reg : label is "no";
  attribute SHREG_EXTRACT of stg19_reg : label is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_aurora_64b66b_0_cdc_to_reg : label is "no";
  attribute SHREG_EXTRACT of stg20_reg : label is "no";
  attribute SHREG_EXTRACT of stg21_reg : label is "no";
  attribute SHREG_EXTRACT of stg22_reg : label is "no";
  attribute SHREG_EXTRACT of stg23_reg : label is "no";
  attribute SHREG_EXTRACT of stg24_reg : label is "no";
  attribute SHREG_EXTRACT of stg25_reg : label is "no";
  attribute SHREG_EXTRACT of stg26_reg : label is "no";
  attribute SHREG_EXTRACT of stg27_reg : label is "no";
  attribute SHREG_EXTRACT of stg28_reg : label is "no";
  attribute SHREG_EXTRACT of stg29_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute SHREG_EXTRACT of stg30_reg : label is "no";
  attribute SHREG_EXTRACT of stg31_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
  attribute SHREG_EXTRACT of stg6_reg : label is "no";
  attribute SHREG_EXTRACT of stg7_reg : label is "no";
  attribute SHREG_EXTRACT of stg8_reg : label is "no";
  attribute SHREG_EXTRACT of stg9_reg : label is "no";
begin
stg10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg9_reg_n_0,
      Q => stg10_reg_n_0,
      R => '0'
    );
stg11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg10_reg_n_0,
      Q => stg11_reg_n_0,
      R => '0'
    );
stg12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg11_reg_n_0,
      Q => stg12_reg_n_0,
      R => '0'
    );
stg13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg12_reg_n_0,
      Q => stg13_reg_n_0,
      R => '0'
    );
stg14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg13_reg_n_0,
      Q => stg14_reg_n_0,
      R => '0'
    );
stg15_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg14_reg_n_0,
      Q => stg15_reg_n_0,
      R => '0'
    );
stg16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg15_reg_n_0,
      Q => stg16_reg_n_0,
      R => '0'
    );
stg17_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg16_reg_n_0,
      Q => stg17_reg_n_0,
      R => '0'
    );
stg18_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg17_reg_n_0,
      Q => stg18_reg_n_0,
      R => '0'
    );
stg19_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg18_reg_n_0,
      Q => stg19_reg_n_0,
      R => '0'
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg20_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg19_reg_n_0,
      Q => stg20_reg_n_0,
      R => '0'
    );
stg21_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg20_reg_n_0,
      Q => stg21,
      R => '0'
    );
stg22_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg21,
      Q => stg22,
      R => '0'
    );
stg23_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg22,
      Q => stg23,
      R => '0'
    );
stg24_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg23,
      Q => stg24,
      R => '0'
    );
stg25_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg24,
      Q => stg25,
      R => '0'
    );
stg26_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg25,
      Q => stg26,
      R => '0'
    );
stg27_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg26,
      Q => stg27,
      R => '0'
    );
stg28_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg27,
      Q => stg28,
      R => '0'
    );
stg29_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg28,
      Q => stg29,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg30_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg29,
      Q => stg30,
      R => '0'
    );
stg31_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg30,
      Q => cbcc_fifo_reset_to_fifo_rd_clk,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg5_reg_n_0,
      Q => stg6_reg_n_0,
      R => '0'
    );
stg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg6_reg_n_0,
      Q => stg7_reg_n_0,
      R => '0'
    );
stg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg7_reg_n_0,
      Q => stg8_reg_n_0,
      R => '0'
    );
stg9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg8_reg_n_0,
      Q => stg9_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ultrascale_rx_userclk is
  port (
    gtwiz_reset_clk_freerun_in : in STD_LOGIC;
    gtwiz_userclk_rx_srcclk_in : in STD_LOGIC;
    gtwiz_userclk_rx_reset_in : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC;
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC;
    gtwiz_userclk_rx_active_out : out STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ultrascale_rx_userclk : entity is "yes";
  attribute P_CONTENTS : integer;
  attribute P_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ultrascale_rx_userclk : entity is 0;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK : integer;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ultrascale_rx_userclk : entity is 1;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 : integer;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ultrascale_rx_userclk : entity is 1;
  attribute P_USRCLK2_DIV : string;
  attribute P_USRCLK2_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ultrascale_rx_userclk : entity is "3'b000";
  attribute P_USRCLK2_INT_DIV : integer;
  attribute P_USRCLK2_INT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ultrascale_rx_userclk : entity is 0;
  attribute P_USRCLK_DIV : string;
  attribute P_USRCLK_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ultrascale_rx_userclk : entity is "3'b000";
  attribute P_USRCLK_INT_DIV : integer;
  attribute P_USRCLK_INT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ultrascale_rx_userclk : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ultrascale_rx_userclk : entity is "soft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ultrascale_rx_userclk;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ultrascale_rx_userclk is
  signal \<const1>\ : STD_LOGIC;
  signal \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_0_cdc_to\ : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_0_cdc_to\ : signal is "true";
  signal \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\ : STD_LOGIC;
  attribute async_reg of \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\ : signal is "true";
  signal \^gtwiz_userclk_rx_usrclk2_out\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\ : label is "MLO";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_0_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_0_cdc_to_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg\ : label is "yes";
begin
  \^lopt\ <= lopt_1;
  \^lopt_1\ <= lopt_2;
  gtwiz_userclk_rx_usrclk2_out <= \^gtwiz_userclk_rx_usrclk2_out\;
  gtwiz_userclk_rx_usrclk_out <= \^gtwiz_userclk_rx_usrclk2_out\;
  lopt <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => gtwiz_userclk_rx_srcclk_in,
      O => \^gtwiz_userclk_rx_usrclk2_out\
    );
\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk2_out\,
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in,
      D => \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\,
      Q => gtwiz_userclk_rx_active_out
    );
\gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_0_cdc_to_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk2_out\,
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in,
      D => '1',
      Q => \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_0_cdc_to\
    );
\gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk2_out\,
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in,
      D => \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_0_cdc_to\,
      Q => \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC;
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_31 is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC;
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_31 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_31 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_32 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_32 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_32 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => gtpowergood_sync,
      I3 => \FSM_sequential_sm_reset_all_reg[0]\,
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtpowergood_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_33 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_33 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_33 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_34 is
  port (
    sm_reset_rx_pll_timer_sat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx[2]_i_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_34 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_34 is
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_1\ : label is "soft_lutpair52";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F3E"
    )
        port map (
      I0 => gtwiz_reset_rx_pll_and_datapath_dly,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55AB"
    )
        port map (
      I0 => Q(0),
      I1 => gtwiz_reset_rx_pll_and_datapath_dly,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_rx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_rx_pll_and_datapath_dly,
      I4 => gtwiz_reset_rx_datapath_dly,
      O => sm_reset_rx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_35 is
  port (
    gtwiz_reset_tx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_35 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_35 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_36 is
  port (
    sm_reset_tx_pll_timer_sat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx[2]_i_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_36 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_36 is
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair53";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F3E"
    )
        port map (
      I0 => gtwiz_reset_tx_pll_and_datapath_dly,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55AB"
    )
        port map (
      I0 => Q(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_dly,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\FSM_sequential_sm_reset_tx[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_tx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_tx_pll_and_datapath_dly,
      I4 => gtwiz_reset_tx_datapath_dly,
      O => sm_reset_tx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_37 is
  port (
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : out STD_LOGIC;
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gtwiz_reset_rx_done_int0__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_37 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_37 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_rx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxuserrdy_out_i_2 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_2 : label is "soft_lutpair54";
begin
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB30BB30BB3088"
    )
        port map (
      I0 => \gtwiz_reset_rx_done_int0__0\,
      I1 => Q(1),
      I2 => \sm_reset_rx_timer_clr0__0\,
      I3 => Q(0),
      I4 => sm_reset_rx_cdr_to_sat,
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEDED00000800"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \sm_reset_rx_timer_clr0__0\,
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxuserrdy_int\,
      O => \FSM_sequential_sm_reset_rx_reg[0]_0\
    );
rxuserrdy_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => \sm_reset_rx_timer_clr0__0\
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFCCFF0AA0CC0F"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => sm_reset_rx_timer_clr_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sm_reset_rx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => Q(1),
      I2 => sm_reset_rx_timer_clr_reg,
      I3 => sm_reset_rx_timer_sat,
      I4 => gtwiz_reset_userclk_rx_active_sync,
      O => sm_reset_rx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_38 is
  port (
    \sm_reset_tx_timer_clr0__0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sm_reset_tx_timer_clr012_out__0\ : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_38 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_38 is
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \^sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  \sm_reset_tx_timer_clr0__0\ <= \^sm_reset_tx_timer_clr0__0\;
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg,
      I1 => sm_reset_tx_timer_sat,
      I2 => gtwiz_reset_userclk_tx_active_sync,
      O => \^sm_reset_tx_timer_clr0__0\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_tx_active_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_tx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFACF0AC00ACF"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => sm_reset_tx_timer_clr_reg_0,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF00008A800000"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \sm_reset_tx_timer_clr012_out__0\,
      I5 => gtwiz_reset_userclk_tx_active_sync,
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCCF00000008"
    )
        port map (
      I0 => \^sm_reset_tx_timer_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.txuserrdy_int\,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_39 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_0\ : out STD_LOGIC;
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \gtwiz_reset_rx_done_int0__0\ : in STD_LOGIC;
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtrxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_39 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_39 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_sm_reset_rx_reg[1]\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_rx_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_3 : label is "soft_lutpair55";
begin
  \FSM_sequential_sm_reset_rx_reg[1]\ <= \^fsm_sequential_sm_reset_rx_reg[1]\;
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      O => E(0),
      S => Q(2)
    );
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003E"
    )
        port map (
      I0 => \^fsm_sequential_sm_reset_rx_reg[1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.gtrxreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_0\
    );
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77FF00800080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \gtwiz_reset_rx_done_int0__0\,
      I3 => Q(0),
      I4 => plllock_rx_sync,
      I5 => gtwiz_reset_rx_done_int_reg,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cplllock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_rx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => plllock_rx_sync,
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => \^fsm_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_40 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtwiz_reset_tx_done_int0__0\ : in STD_LOGIC;
    \sm_reset_tx_timer_clr0__0\ : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_40 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_40 is
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_tx_sync : STD_LOGIC;
  signal \sm_reset_tx_timer_clr011_out__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gttxreset_out_i_2 : label is "soft_lutpair56";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_3 : label is "soft_lutpair56";
begin
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \gtwiz_reset_tx_done_int0__0\,
      I4 => Q(0),
      I5 => \sm_reset_tx_timer_clr0__0\,
      O => E(0)
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003C"
    )
        port map (
      I0 => \sm_reset_tx_timer_clr011_out__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I1 => sm_reset_tx_timer_sat,
      I2 => plllock_tx_sync,
      O => \sm_reset_tx_timer_clr011_out__0\
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFF00008080"
    )
        port map (
      I0 => \gtwiz_reset_tx_done_int0__0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => plllock_tx_sync,
      I4 => Q(1),
      I5 => gtwiz_reset_tx_done_int_reg,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cplllock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_tx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_41 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_41 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_41 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_cdr_to_clr0__0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxcdrlock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000330"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFF02023303"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => sm_reset_rx_cdr_to_clr_reg,
      I4 => Q(2),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^i_in_out_reg_0\,
      O => \sm_reset_rx_cdr_to_clr0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_50 is
  port (
    drprst_in_sync : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \timeout_cntr_reg[0]\ : in STD_LOGIC;
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_i_reg[1]\ : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \addr_i_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_50 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_50 is
  signal \^drprst_in_sync\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_i[2]_i_1\ : label is "soft_lutpair0";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_1\ : label is "soft_lutpair0";
begin
  drprst_in_sync <= \^drprst_in_sync\;
\addr_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500550055005500"
    )
        port map (
      I0 => \^drprst_in_sync\,
      I1 => \addr_i_reg[1]\,
      I2 => drpaddr_in(2),
      I3 => drpaddr_in(0),
      I4 => drpaddr_in(1),
      I5 => \addr_i_reg[1]_0\,
      O => D(0)
    );
\addr_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^drprst_in_sync\,
      I1 => drpen_in(0),
      O => i_in_out_reg_0(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^drprst_in_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\timeout_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^drprst_in_sync\,
      I1 => \timeout_cntr_reg[0]\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_53 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \cpll_cal_state_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_53 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_53 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
USER_CPLLLOCK_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(0),
      I1 => \^i_in_out_reg_0\,
      I2 => cal_on_tx_reset_in_sync,
      I3 => Q(1),
      I4 => USER_CPLLLOCK_OUT_reg,
      O => \cpll_cal_state_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_54 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_54 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_54 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\,
      I2 => user_txoutclksel_sync(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_55 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_55 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_55 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(1),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_txoutclksel_sync(1),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_56 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_56 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_56 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(2),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\,
      I2 => user_txoutclksel_sync(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_57 is
  port (
    \cpll_cal_state_reg[14]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    freq_counter_rst_reg : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    \cpll_cal_state_reg[29]\ : in STD_LOGIC;
    freq_counter_rst_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[20]\ : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_57 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_57 is
  signal freq_counter_rst_i_2_n_0 : STD_LOGIC;
  signal gthe4_txprgdivresetdone_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[30]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \cpll_cal_state[31]_i_1\ : label is "soft_lutpair16";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\cpll_cal_state[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(3),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(2),
      O => D(0)
    );
\cpll_cal_state[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => \cpll_cal_state_reg[20]\,
      I3 => Q(4),
      O => D(1)
    );
\cpll_cal_state[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(6),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(5),
      O => D(2)
    );
\cpll_cal_state[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => Q(7),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(3)
    );
\cpll_cal_state[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(8),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(4)
    );
freq_counter_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFE00303232"
    )
        port map (
      I0 => Q(0),
      I1 => cal_on_tx_reset_in_sync,
      I2 => Q(1),
      I3 => freq_counter_rst_reg,
      I4 => freq_counter_rst_i_2_n_0,
      I5 => freq_counter_rst_reg_0,
      O => \cpll_cal_state_reg[14]\
    );
freq_counter_rst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BBB"
    )
        port map (
      I0 => freq_counter_rst_reg_1,
      I1 => Q(0),
      I2 => Q(3),
      I3 => gthe4_txprgdivresetdone_sync,
      O => freq_counter_rst_i_2_n_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gthe4_txprgdivresetdone_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_58 is
  port (
    txprogdivreset_int_reg : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_int : in STD_LOGIC;
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_58 : entity is "gtwizard_ultrascale_v1_7_19_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_58 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txprogdivreset_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txprogdivreset_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txprogdivreset_int,
      I1 => \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\,
      I2 => user_txprogdivreset_sync,
      O => txprogdivreset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gte4_drp_arb is
  port (
    \gen_gtwizard_gthe4.drpen_ch_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.drpwe_ch_int\ : out STD_LOGIC;
    \drp_state_reg[6]_0\ : out STD_LOGIC;
    \drpaddr_in_reg[6]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cal_on_tx_drdy : out STD_LOGIC;
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DADDR_O_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DI_O_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_on_tx_drpwe_out : in STD_LOGIC;
    cal_on_tx_drpen_out : in STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \addr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_i_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \addr_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \addr_i_reg[7]_0\ : in STD_LOGIC;
    \addr_i_reg[6]_0\ : in STD_LOGIC;
    \addr_i_reg[5]_0\ : in STD_LOGIC;
    \addr_i_reg[3]_0\ : in STD_LOGIC;
    \addr_i_reg[0]_0\ : in STD_LOGIC;
    \data_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \data_i_reg[15]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gte4_drp_arb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gte4_drp_arb is
  signal B : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CEB2 : STD_LOGIC;
  signal \DADDR_O[9]_i_1_n_0\ : STD_LOGIC;
  signal DEN_O_i_1_n_0 : STD_LOGIC;
  signal DEN_O_i_2_n_0 : STD_LOGIC;
  signal \DI_O[15]_i_1_n_0\ : STD_LOGIC;
  signal DO_USR_O0 : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal \DO_USR_O[15]_i_1_n_0\ : STD_LOGIC;
  signal \DO_USR_O[47]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[0]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_2_n_0\ : STD_LOGIC;
  signal addr_i : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \arb_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \^cal_on_tx_drdy\ : STD_LOGIC;
  signal daddr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal daddr0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data_i : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal di : STD_LOGIC;
  signal \di[0]_i_1_n_0\ : STD_LOGIC;
  signal \di[10]_i_1_n_0\ : STD_LOGIC;
  signal \di[11]_i_1_n_0\ : STD_LOGIC;
  signal \di[12]_i_1_n_0\ : STD_LOGIC;
  signal \di[13]_i_1_n_0\ : STD_LOGIC;
  signal \di[14]_i_1_n_0\ : STD_LOGIC;
  signal \di[15]_i_1_n_0\ : STD_LOGIC;
  signal \di[1]_i_1_n_0\ : STD_LOGIC;
  signal \di[2]_i_1_n_0\ : STD_LOGIC;
  signal \di[3]_i_1_n_0\ : STD_LOGIC;
  signal \di[4]_i_1_n_0\ : STD_LOGIC;
  signal \di[5]_i_1_n_0\ : STD_LOGIC;
  signal \di[6]_i_1_n_0\ : STD_LOGIC;
  signal \di[7]_i_1_n_0\ : STD_LOGIC;
  signal \di[8]_i_1_n_0\ : STD_LOGIC;
  signal \di[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_reg_n_0_[9]\ : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_3_n_0 : STD_LOGIC;
  signal done_i_4_n_0 : STD_LOGIC;
  signal done_i_5_n_0 : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \drp_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \^drprdy_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \en[0]_i_2_n_0\ : STD_LOGIC;
  signal \en[2]_i_2_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd : STD_LOGIC;
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_reg_n_0 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \timeout_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal we : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \we[0]_i_1_n_0\ : STD_LOGIC;
  signal \we[2]_i_1_n_0\ : STD_LOGIC;
  signal \we_reg_n_0_[0]\ : STD_LOGIC;
  signal \we_reg_n_0_[2]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal wr_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of DEN_O_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \DRDY_USR_O[2]_i_2\ : label is "soft_lutpair4";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute SOFT_HLUTNM of \daddr[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \daddr[7]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \di[15]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \drp_state[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \drp_state[1]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \drp_state[4]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \drp_state[5]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \drp_state[6]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \en[0]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \en[2]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \idx[0]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \idx[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \timeout_cntr[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \timeout_cntr[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \timeout_cntr[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \timeout_cntr[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \timeout_cntr[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \we[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \we[2]_i_1\ : label is "soft_lutpair9";
begin
  cal_on_tx_drdy <= \^cal_on_tx_drdy\;
  drprdy_out(0) <= \^drprdy_out\(0);
\DADDR_O[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => \DADDR_O[9]_i_1_n_0\
    );
\DADDR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(0),
      Q => \DADDR_O_reg[9]_0\(0),
      R => drprst_in_sync
    );
\DADDR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(1),
      Q => \DADDR_O_reg[9]_0\(1),
      R => drprst_in_sync
    );
\DADDR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(2),
      Q => \DADDR_O_reg[9]_0\(2),
      R => drprst_in_sync
    );
\DADDR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(3),
      Q => \DADDR_O_reg[9]_0\(3),
      R => drprst_in_sync
    );
\DADDR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(4),
      Q => \DADDR_O_reg[9]_0\(4),
      R => drprst_in_sync
    );
\DADDR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(5),
      Q => \DADDR_O_reg[9]_0\(5),
      R => drprst_in_sync
    );
\DADDR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(6),
      Q => \DADDR_O_reg[9]_0\(6),
      R => drprst_in_sync
    );
\DADDR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(7),
      Q => \DADDR_O_reg[9]_0\(7),
      R => drprst_in_sync
    );
\DADDR_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(8),
      Q => \DADDR_O_reg[9]_0\(8),
      R => drprst_in_sync
    );
\DADDR_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(9),
      Q => \DADDR_O_reg[9]_0\(9),
      R => drprst_in_sync
    );
DEN_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \drp_state_reg_n_0_[6]\,
      I5 => \drp_state_reg_n_0_[0]\,
      O => DEN_O_i_1_n_0
    );
DEN_O_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_2_n_0
    );
DEN_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => DEN_O_i_2_n_0,
      Q => \gen_gtwizard_gthe4.drpen_ch_int\,
      R => drprst_in_sync
    );
\DI_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => \DI_O[15]_i_1_n_0\
    );
\DI_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[0]\,
      Q => \DI_O_reg[15]_0\(0),
      R => drprst_in_sync
    );
\DI_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[10]\,
      Q => \DI_O_reg[15]_0\(10),
      R => drprst_in_sync
    );
\DI_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[11]\,
      Q => \DI_O_reg[15]_0\(11),
      R => drprst_in_sync
    );
\DI_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[12]\,
      Q => \DI_O_reg[15]_0\(12),
      R => drprst_in_sync
    );
\DI_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[13]\,
      Q => \DI_O_reg[15]_0\(13),
      R => drprst_in_sync
    );
\DI_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[14]\,
      Q => \DI_O_reg[15]_0\(14),
      R => drprst_in_sync
    );
\DI_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[15]\,
      Q => \DI_O_reg[15]_0\(15),
      R => drprst_in_sync
    );
\DI_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[1]\,
      Q => \DI_O_reg[15]_0\(1),
      R => drprst_in_sync
    );
\DI_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[2]\,
      Q => \DI_O_reg[15]_0\(2),
      R => drprst_in_sync
    );
\DI_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[3]\,
      Q => \DI_O_reg[15]_0\(3),
      R => drprst_in_sync
    );
\DI_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[4]\,
      Q => \DI_O_reg[15]_0\(4),
      R => drprst_in_sync
    );
\DI_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[5]\,
      Q => \DI_O_reg[15]_0\(5),
      R => drprst_in_sync
    );
\DI_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[6]\,
      Q => \DI_O_reg[15]_0\(6),
      R => drprst_in_sync
    );
\DI_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[7]\,
      Q => \DI_O_reg[15]_0\(7),
      R => drprst_in_sync
    );
\DI_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[8]\,
      Q => \DI_O_reg[15]_0\(8),
      R => drprst_in_sync
    );
\DI_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[9]\,
      Q => \DI_O_reg[15]_0\(9),
      R => drprst_in_sync
    );
\DO_USR_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(0),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \idx_reg_n_0_[1]\,
      O => \DO_USR_O[15]_i_1_n_0\
    );
\DO_USR_O[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(0),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => \idx_reg_n_0_[1]\,
      I5 => \idx_reg_n_0_[0]\,
      O => \DO_USR_O[47]_i_1_n_0\
    );
\DO_USR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(32),
      Q => Q(0),
      R => drprst_in_sync
    );
\DO_USR_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(42),
      Q => Q(10),
      R => drprst_in_sync
    );
\DO_USR_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(43),
      Q => Q(11),
      R => drprst_in_sync
    );
\DO_USR_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(44),
      Q => Q(12),
      R => drprst_in_sync
    );
\DO_USR_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(45),
      Q => Q(13),
      R => drprst_in_sync
    );
\DO_USR_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(46),
      Q => Q(14),
      R => drprst_in_sync
    );
\DO_USR_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(47),
      Q => Q(15),
      R => drprst_in_sync
    );
\DO_USR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(33),
      Q => Q(1),
      R => drprst_in_sync
    );
\DO_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(34),
      Q => Q(2),
      R => drprst_in_sync
    );
\DO_USR_O_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(32),
      Q => Q(16),
      R => drprst_in_sync
    );
\DO_USR_O_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(33),
      Q => Q(17),
      R => drprst_in_sync
    );
\DO_USR_O_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(34),
      Q => Q(18),
      R => drprst_in_sync
    );
\DO_USR_O_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(35),
      Q => Q(19),
      R => drprst_in_sync
    );
\DO_USR_O_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(36),
      Q => Q(20),
      R => drprst_in_sync
    );
\DO_USR_O_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(37),
      Q => Q(21),
      R => drprst_in_sync
    );
\DO_USR_O_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(38),
      Q => Q(22),
      R => drprst_in_sync
    );
\DO_USR_O_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(39),
      Q => Q(23),
      R => drprst_in_sync
    );
\DO_USR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(35),
      Q => Q(3),
      R => drprst_in_sync
    );
\DO_USR_O_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(40),
      Q => Q(24),
      R => drprst_in_sync
    );
\DO_USR_O_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(41),
      Q => Q(25),
      R => drprst_in_sync
    );
\DO_USR_O_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(42),
      Q => Q(26),
      R => drprst_in_sync
    );
\DO_USR_O_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(43),
      Q => Q(27),
      R => drprst_in_sync
    );
\DO_USR_O_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(44),
      Q => Q(28),
      R => drprst_in_sync
    );
\DO_USR_O_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(45),
      Q => Q(29),
      R => drprst_in_sync
    );
\DO_USR_O_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(46),
      Q => Q(30),
      R => drprst_in_sync
    );
\DO_USR_O_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(47),
      Q => Q(31),
      R => drprst_in_sync
    );
\DO_USR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(36),
      Q => Q(4),
      R => drprst_in_sync
    );
\DO_USR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(37),
      Q => Q(5),
      R => drprst_in_sync
    );
\DO_USR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(38),
      Q => Q(6),
      R => drprst_in_sync
    );
\DO_USR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(39),
      Q => Q(7),
      R => drprst_in_sync
    );
\DO_USR_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(40),
      Q => Q(8),
      R => drprst_in_sync
    );
\DO_USR_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(41),
      Q => Q(9),
      R => drprst_in_sync
    );
\DRDY_USR_O[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000020"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => B(0),
      I3 => arb_state(1),
      I4 => arb_state(0),
      I5 => \^drprdy_out\(0),
      O => \DRDY_USR_O[0]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000002"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(1),
      I3 => arb_state(0),
      I4 => \DRDY_USR_O[2]_i_2_n_0\,
      I5 => \^cal_on_tx_drdy\,
      O => \DRDY_USR_O[2]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \DRDY_USR_O[2]_i_2_n_0\
    );
\DRDY_USR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[0]_i_1_n_0\,
      Q => \^drprdy_out\(0),
      R => drprst_in_sync
    );
\DRDY_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[2]_i_1_n_0\,
      Q => \^cal_on_tx_drdy\,
      R => drprst_in_sync
    );
DWE_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => \drp_state_reg_n_0_[4]\,
      Q => \gen_gtwizard_gthe4.drpwe_ch_int\,
      R => drprst_in_sync
    );
\addr_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => drpaddr_in(3),
      I1 => drpaddr_in(1),
      I2 => drpaddr_in(4),
      I3 => drpaddr_in(0),
      I4 => drpaddr_in(6),
      I5 => drpaddr_in(5),
      O => \drpaddr_in_reg[6]\
    );
\addr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[0]_0\,
      Q => addr_i(0),
      R => drprst_in_sync
    );
\addr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[2]_0\(0),
      D => \addr_i_reg[2]_1\(0),
      Q => addr_i(1),
      R => '0'
    );
\addr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(0),
      Q => addr_i(21),
      R => drprst_in_sync
    );
\addr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(1),
      Q => addr_i(22),
      R => drprst_in_sync
    );
\addr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(2),
      Q => addr_i(23),
      R => drprst_in_sync
    );
\addr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(3),
      Q => addr_i(24),
      R => drprst_in_sync
    );
\addr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(4),
      Q => addr_i(25),
      R => drprst_in_sync
    );
\addr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(5),
      Q => addr_i(26),
      R => drprst_in_sync
    );
\addr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(6),
      Q => addr_i(27),
      R => drprst_in_sync
    );
\addr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[2]_0\(0),
      D => \addr_i_reg[2]_1\(1),
      Q => addr_i(2),
      R => '0'
    );
\addr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[3]_0\,
      Q => addr_i(3),
      R => drprst_in_sync
    );
\addr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(2),
      Q => addr_i(4),
      R => drprst_in_sync
    );
\addr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[5]_0\,
      Q => addr_i(5),
      R => drprst_in_sync
    );
\addr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[6]_0\,
      Q => addr_i(6),
      R => drprst_in_sync
    );
\addr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[7]_0\,
      Q => addr_i(7),
      R => drprst_in_sync
    );
\addr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(5),
      Q => addr_i(8),
      R => drprst_in_sync
    );
\addr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(6),
      Q => addr_i(9),
      R => drprst_in_sync
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE9"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(0),
      I2 => arb_state(2),
      I3 => arb_state(3),
      O => p_0_in(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000038"
    )
        port map (
      I0 => \arb_state[3]_i_2_n_0\,
      I1 => arb_state(0),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(2),
      I5 => done_reg_n_0,
      O => p_0_in(1)
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => done_reg_n_0,
      I3 => arb_state(0),
      I4 => arb_state(1),
      O => p_0_in(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020102"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(1),
      I3 => arb_state(0),
      I4 => \arb_state[3]_i_2_n_0\,
      O => p_0_in(3)
    );
\arb_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => en(2),
      I1 => \idx_reg_n_0_[1]\,
      I2 => en(0),
      I3 => \idx_reg_n_0_[0]\,
      O => \arb_state[3]_i_2_n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(0),
      Q => arb_state(0),
      S => drprst_in_sync
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(1),
      Q => arb_state(1),
      R => drprst_in_sync
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(2),
      Q => arb_state(2),
      R => drprst_in_sync
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(3),
      Q => arb_state(3),
      R => drprst_in_sync
    );
\daddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(26),
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => addr_i(0),
      O => daddr0(0)
    );
\daddr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(21),
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => addr_i(1),
      O => daddr0(1)
    );
\daddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => addr_i(2),
      I1 => addr_i(22),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => addr_i(0),
      O => daddr0(2)
    );
\daddr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(1),
      I1 => addr_i(3),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => addr_i(23),
      O => daddr0(3)
    );
\daddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(2),
      I1 => addr_i(4),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => addr_i(24),
      O => daddr0(4)
    );
\daddr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(3),
      I1 => addr_i(5),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => addr_i(25),
      O => daddr0(5)
    );
\daddr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFA0C0"
    )
        port map (
      I0 => addr_i(4),
      I1 => addr_i(26),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => addr_i(6),
      O => daddr0(6)
    );
\daddr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(5),
      I1 => addr_i(7),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => addr_i(27),
      O => daddr0(7)
    );
\daddr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => addr_i(6),
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => addr_i(8),
      O => daddr0(8)
    );
\daddr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \arb_state[3]_i_2_n_0\,
      I1 => arb_state(0),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(2),
      O => di
    );
\daddr[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => addr_i(7),
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => addr_i(9),
      O => daddr0(9)
    );
\daddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(0),
      Q => daddr(0),
      R => drprst_in_sync
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(1),
      Q => daddr(1),
      R => drprst_in_sync
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(2),
      Q => daddr(2),
      R => drprst_in_sync
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(3),
      Q => daddr(3),
      R => drprst_in_sync
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(4),
      Q => daddr(4),
      R => drprst_in_sync
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(5),
      Q => daddr(5),
      R => drprst_in_sync
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(6),
      Q => daddr(6),
      R => drprst_in_sync
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(7),
      Q => daddr(7),
      R => drprst_in_sync
    );
\daddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(8),
      Q => daddr(8),
      R => drprst_in_sync
    );
\daddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(9),
      Q => daddr(9),
      R => drprst_in_sync
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(0),
      Q => data_i(0),
      R => drprst_in_sync
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(10),
      Q => data_i(10),
      R => drprst_in_sync
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(11),
      Q => data_i(11),
      R => drprst_in_sync
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(12),
      Q => data_i(12),
      R => drprst_in_sync
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(13),
      Q => data_i(13),
      R => drprst_in_sync
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(14),
      Q => data_i(14),
      R => drprst_in_sync
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \data_i_reg[15]_0\,
      Q => data_i(15),
      R => drprst_in_sync
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(1),
      Q => data_i(1),
      R => drprst_in_sync
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(2),
      Q => data_i(2),
      R => drprst_in_sync
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(0),
      Q => data_i(32),
      R => drprst_in_sync
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(1),
      Q => data_i(33),
      R => drprst_in_sync
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(2),
      Q => data_i(34),
      R => drprst_in_sync
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(3),
      Q => data_i(35),
      R => drprst_in_sync
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(4),
      Q => data_i(36),
      R => drprst_in_sync
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(5),
      Q => data_i(37),
      R => drprst_in_sync
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(6),
      Q => data_i(38),
      R => drprst_in_sync
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(7),
      Q => data_i(39),
      R => drprst_in_sync
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(3),
      Q => data_i(3),
      R => drprst_in_sync
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(8),
      Q => data_i(40),
      R => drprst_in_sync
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(9),
      Q => data_i(41),
      R => drprst_in_sync
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(10),
      Q => data_i(42),
      R => drprst_in_sync
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(11),
      Q => data_i(43),
      R => drprst_in_sync
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(12),
      Q => data_i(44),
      R => drprst_in_sync
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(13),
      Q => data_i(45),
      R => drprst_in_sync
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(14),
      Q => data_i(46),
      R => drprst_in_sync
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(15),
      Q => data_i(47),
      R => drprst_in_sync
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(4),
      Q => data_i(4),
      R => drprst_in_sync
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(5),
      Q => data_i(5),
      R => drprst_in_sync
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(6),
      Q => data_i(6),
      R => drprst_in_sync
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(7),
      Q => data_i(7),
      R => drprst_in_sync
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(8),
      Q => data_i(8),
      R => drprst_in_sync
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(9),
      Q => data_i(9),
      R => drprst_in_sync
    );
\di[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E320"
    )
        port map (
      I0 => data_i(32),
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => data_i(0),
      O => \di[0]_i_1_n_0\
    );
\di[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(10),
      I1 => data_i(42),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => data_i(0),
      O => \di[10]_i_1_n_0\
    );
\di[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(11),
      I1 => data_i(43),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => data_i(0),
      O => \di[11]_i_1_n_0\
    );
\di[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(12),
      I1 => data_i(44),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => data_i(0),
      O => \di[12]_i_1_n_0\
    );
\di[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(13),
      I1 => data_i(45),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => data_i(0),
      O => \di[13]_i_1_n_0\
    );
\di[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(14),
      I1 => data_i(46),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => data_i(0),
      O => \di[14]_i_1_n_0\
    );
\di[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => data_i(0),
      I1 => data_i(15),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => data_i(47),
      O => \di[15]_i_1_n_0\
    );
\di[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(1),
      I1 => data_i(33),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => data_i(0),
      O => \di[1]_i_1_n_0\
    );
\di[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(2),
      I1 => data_i(34),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => data_i(0),
      O => \di[2]_i_1_n_0\
    );
\di[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(3),
      I1 => data_i(35),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => data_i(0),
      O => \di[3]_i_1_n_0\
    );
\di[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(4),
      I1 => data_i(36),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => data_i(0),
      O => \di[4]_i_1_n_0\
    );
\di[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(5),
      I1 => data_i(37),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => data_i(0),
      O => \di[5]_i_1_n_0\
    );
\di[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(6),
      I1 => data_i(38),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => data_i(0),
      O => \di[6]_i_1_n_0\
    );
\di[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(7),
      I1 => data_i(39),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => data_i(0),
      O => \di[7]_i_1_n_0\
    );
\di[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(8),
      I1 => data_i(40),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => data_i(0),
      O => \di[8]_i_1_n_0\
    );
\di[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(9),
      I1 => data_i(41),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => data_i(0),
      O => \di[9]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[0]_i_1_n_0\,
      Q => \di_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[10]_i_1_n_0\,
      Q => \di_reg_n_0_[10]\,
      R => drprst_in_sync
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[11]_i_1_n_0\,
      Q => \di_reg_n_0_[11]\,
      R => drprst_in_sync
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[12]_i_1_n_0\,
      Q => \di_reg_n_0_[12]\,
      R => drprst_in_sync
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[13]_i_1_n_0\,
      Q => \di_reg_n_0_[13]\,
      R => drprst_in_sync
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[14]_i_1_n_0\,
      Q => \di_reg_n_0_[14]\,
      R => drprst_in_sync
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[15]_i_1_n_0\,
      Q => \di_reg_n_0_[15]\,
      R => drprst_in_sync
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[1]_i_1_n_0\,
      Q => \di_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[2]_i_1_n_0\,
      Q => \di_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[3]_i_1_n_0\,
      Q => \di_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[4]_i_1_n_0\,
      Q => \di_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[5]_i_1_n_0\,
      Q => \di_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[6]_i_1_n_0\,
      Q => \di_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[7]_i_1_n_0\,
      Q => \di_reg_n_0_[7]\,
      R => drprst_in_sync
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[8]_i_1_n_0\,
      Q => \di_reg_n_0_[8]\,
      R => drprst_in_sync
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[9]_i_1_n_0\,
      Q => \di_reg_n_0_[9]\,
      R => drprst_in_sync
    );
\do_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(0),
      Q => DO_USR_O0(32),
      R => drprst_in_sync
    );
\do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(10),
      Q => DO_USR_O0(42),
      R => drprst_in_sync
    );
\do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(11),
      Q => DO_USR_O0(43),
      R => drprst_in_sync
    );
\do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(12),
      Q => DO_USR_O0(44),
      R => drprst_in_sync
    );
\do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(13),
      Q => DO_USR_O0(45),
      R => drprst_in_sync
    );
\do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(14),
      Q => DO_USR_O0(46),
      R => drprst_in_sync
    );
\do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(15),
      Q => DO_USR_O0(47),
      R => drprst_in_sync
    );
\do_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(1),
      Q => DO_USR_O0(33),
      R => drprst_in_sync
    );
\do_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(2),
      Q => DO_USR_O0(34),
      R => drprst_in_sync
    );
\do_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(3),
      Q => DO_USR_O0(35),
      R => drprst_in_sync
    );
\do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(4),
      Q => DO_USR_O0(36),
      R => drprst_in_sync
    );
\do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(5),
      Q => DO_USR_O0(37),
      R => drprst_in_sync
    );
\do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(6),
      Q => DO_USR_O0(38),
      R => drprst_in_sync
    );
\do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(7),
      Q => DO_USR_O0(39),
      R => drprst_in_sync
    );
\do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(8),
      Q => DO_USR_O0(40),
      R => drprst_in_sync
    );
\do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => D(9),
      Q => DO_USR_O0(41),
      R => drprst_in_sync
    );
done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101FF01010100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => done_i_2_n_0,
      I3 => done_i_3_n_0,
      I4 => done_i_4_n_0,
      I5 => done_reg_n_0,
      O => done_i_1_n_0
    );
done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state[6]_i_2_n_0\,
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000033800000000"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[6]\,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \drp_state[6]_i_3_n_0\,
      O => done_i_3_n_0
    );
done_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => done_i_5_n_0,
      I1 => \drp_state[4]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state[6]_i_2_n_0\,
      O => done_i_4_n_0
    );
done_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => done_i_5_n_0
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => done_i_1_n_0,
      Q => done_reg_n_0,
      R => drprst_in_sync
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEA"
    )
        port map (
      I0 => \drp_state[0]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[6]\,
      O => drp_state(0)
    );
\drp_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFFAA55AAAA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => wr_reg_n_0,
      I2 => rd_reg_n_0,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => DEN_O_i_2_n_0,
      I5 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[0]_i_2_n_0\
    );
\drp_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[6]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state[1]_i_2_n_0\,
      I3 => rd_reg_n_0,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \drp_state_reg_n_0_[0]\,
      O => drp_state(1)
    );
\drp_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[4]\,
      O => \drp_state[1]_i_2_n_0\
    );
\drp_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000130"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(2)
    );
\drp_state[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => rd_reg_n_0,
      I4 => wr_reg_n_0,
      O => drp_state(4)
    );
\drp_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[4]_i_2_n_0\
    );
\drp_state[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300010000"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state[5]_i_2_n_0\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[5]_i_2_n_0\
    );
\drp_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000880"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state[6]_i_3_n_0\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[6]\,
      O => drp_state(6)
    );
\drp_state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.drprdy_int\,
      I1 => \timeout_cntr[7]_i_4_n_0\,
      I2 => \timeout_cntr_reg_n_0_[6]\,
      I3 => \timeout_cntr_reg_n_0_[7]\,
      O => \drp_state[6]_i_2_n_0\
    );
\drp_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[1]\,
      O => \drp_state[6]_i_3_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      Q => \drp_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(1),
      Q => \drp_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(2),
      Q => \drp_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\drp_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(4),
      Q => \drp_state_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\drp_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(5),
      Q => \drp_state_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\drp_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(6),
      Q => \drp_state_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\en[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => drpen_in(0),
      I1 => done_reg_n_0,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      O => we(0)
    );
\en[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => drpen_in(0),
      I1 => done_reg_n_0,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      O => \en[0]_i_2_n_0\
    );
\en[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => done_reg_n_0,
      O => we(2)
    );
\en[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => done_reg_n_0,
      O => \en[2]_i_2_n_0\
    );
\en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(0),
      D => \en[0]_i_2_n_0\,
      Q => en(0),
      R => drprst_in_sync
    );
\en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \en[2]_i_2_n_0\,
      Q => en(2),
      R => drprst_in_sync
    );
\idx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(0),
      I3 => arb_state(1),
      O => CEB2
    );
\idx[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => B(0)
    );
\idx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \idx[1]_i_1_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => B(0),
      Q => \idx_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[1]_i_1_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => drprst_in_sync
    );
rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000BFB0000"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \we_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \we_reg_n_0_[2]\,
      I4 => \arb_state[3]_i_2_n_0\,
      I5 => arb_state(1),
      O => rd_i_1_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => rd,
      D => rd_i_1_n_0,
      Q => rd_reg_n_0,
      R => drprst_in_sync
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[5]\,
      O => timeout_cntr(0)
    );
\timeout_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6660"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[0]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(1)
    );
\timeout_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78787800"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(2)
    );
\timeout_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F807F800000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[2]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[1]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(3)
    );
\timeout_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      I5 => DEN_O_i_2_n_0,
      O => timeout_cntr(4)
    );
\timeout_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => \timeout_cntr[5]_i_2_n_0\,
      I1 => \timeout_cntr_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(5)
    );
\timeout_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      O => \timeout_cntr[5]_i_2_n_0\
    );
\timeout_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(6)
    );
\timeout_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D2D2D200"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[6]\,
      I1 => \timeout_cntr[7]_i_4_n_0\,
      I2 => \timeout_cntr_reg_n_0_[7]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(7)
    );
\timeout_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
        port map (
      I0 => \drp_state_reg_n_0_[6]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[0]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => \drp_state_reg[6]_0\
    );
\timeout_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[4]\,
      I1 => \timeout_cntr_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[1]\,
      I4 => \timeout_cntr_reg_n_0_[3]\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => \timeout_cntr[7]_i_4_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(0),
      Q => \timeout_cntr_reg_n_0_[0]\,
      R => '0'
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(1),
      Q => \timeout_cntr_reg_n_0_[1]\,
      R => '0'
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(2),
      Q => \timeout_cntr_reg_n_0_[2]\,
      R => '0'
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(3),
      Q => \timeout_cntr_reg_n_0_[3]\,
      R => '0'
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(4),
      Q => \timeout_cntr_reg_n_0_[4]\,
      R => '0'
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(5),
      Q => \timeout_cntr_reg_n_0_[5]\,
      R => '0'
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(6),
      Q => \timeout_cntr_reg_n_0_[6]\,
      R => '0'
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(7),
      Q => \timeout_cntr_reg_n_0_[7]\,
      R => '0'
    );
\we[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => drpwe_in(0),
      I1 => done_reg_n_0,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      O => \we[0]_i_1_n_0\
    );
\we[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => cal_on_tx_drpwe_out,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => done_reg_n_0,
      O => \we[2]_i_1_n_0\
    );
\we_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(0),
      D => \we[0]_i_1_n_0\,
      Q => \we_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\we_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \we[2]_i_1_n_0\,
      Q => \we_reg_n_0_[2]\,
      R => drprst_in_sync
    );
wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(0),
      I3 => arb_state(1),
      O => rd
    );
wr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4040000"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \we_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \we_reg_n_0_[2]\,
      I4 => \arb_state[3]_i_2_n_0\,
      I5 => arb_state(1),
      O => wr
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => rd,
      D => wr,
      Q => wr_reg_n_0,
      R => drprst_in_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_channel is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ : out STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ : in STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.drpen_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.drpwe_ch_int\ : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_channel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_channel is
  signal \^gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_285\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_286\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_301\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_302\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_307\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_308\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_346\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_347\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_354\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_355\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  \gen_gtwizard_gthe4.gtpowergood_int\ <= \^gen_gtwizard_gthe4.gtpowergood_int\;
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  lopt_6 <= \xlnx_opt__2\;
  lopt_7 <= \xlnx_opt__3\;
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^txoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => \^lopt_2\,
      CESYNC => \xlnx_opt__2\,
      CLK => \^rxoutclk_out\(0),
      CLR => \^lopt_3\,
      CLRSYNC => \xlnx_opt__3\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0000000000",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C3C",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0080",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00001",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0249",
      RXCDR_CFG2_GEN2 => B"10" & X"49",
      RXCDR_CFG2_GEN3 => X"0249",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"01" & X"2",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0012",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"1300",
      RXPI_CFG1 => B"0000000011111101",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '1',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 5,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 1,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"1001",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"1010",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "TRUE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000F",
      TXPH_CFG => X"0723",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 5,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 64,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0201",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "PREPI",
      TX_PROGDIV_CFG => 0.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTCEMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\,
      BUFGTCEMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\,
      BUFGTDIV(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTDIV(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\,
      BUFGTDIV(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\,
      BUFGTDIV(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\,
      BUFGTDIV(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\,
      BUFGTRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\,
      BUFGTRSTMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\,
      BUFGTRSTMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => in0,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\,
      CPLLREFCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\,
      DMONITOROUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\,
      DMONITOROUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\,
      DMONITOROUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\,
      DMONITOROUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\,
      DMONITOROUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\,
      DMONITOROUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\,
      DMONITOROUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\,
      DMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\,
      DMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\,
      DMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\,
      DMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\,
      DMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\,
      DMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\,
      DMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\,
      DMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\,
      DMONITOROUTCLK => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\(9 downto 0),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => Q(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => \gen_gtwizard_gthe4.drpen_ch_int\,
      DRPRDY => \gen_gtwizard_gthe4.drprdy_int\,
      DRPRST => '0',
      DRPWE => \gen_gtwizard_gthe4.drpwe_ch_int\,
      EYESCANDATAERROR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\,
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      FREQOS => '0',
      GTGREFCLK => '0',
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gen_gtwizard_gthe4.gtpowergood_int\,
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => \gen_gtwizard_gthe4.gttxreset_int\,
      GTTXRESETSEL => '0',
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => loopback_in(2 downto 0),
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\,
      PCIERATEQPLLPD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\,
      PCIERATEQPLLRESET(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\,
      PCIERATEQPLLRESET(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\,
      PCSRSVDOUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\,
      PCSRSVDOUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\,
      PCSRSVDOUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\,
      PCSRSVDOUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\,
      PHYSTATUS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\,
      PINRSRVDAS(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\,
      PINRSRVDAS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\,
      PINRSRVDAS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\,
      PINRSRVDAS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\,
      POWERPRESENT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => '0',
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => '0',
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXAFECFOKEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => rxbufstatus_out(0),
      RXBUFSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\,
      RXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\,
      RXBYTEISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => rxcdrovrden_in(0),
      RXCDRPHDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDO(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\,
      RXCHBONDO(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\,
      RXCHBONDO(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\,
      RXCHBONDO(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_307\,
      RXCLKCORCNT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_308\,
      RXCOMINITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '0',
      RXCOMSASDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL0(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL0(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL0(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_285\,
      RXCTRL0(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_286\,
      RXCTRL1(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL1(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\,
      RXCTRL1(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\,
      RXCTRL1(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_301\,
      RXCTRL1(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_302\,
      RXCTRL2(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL2(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL2(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL2(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_346\,
      RXCTRL2(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_347\,
      RXCTRL3(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\,
      RXCTRL3(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\,
      RXCTRL3(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\,
      RXCTRL3(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_354\,
      RXCTRL3(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_355\,
      RXDATA(127) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(126) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(125) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(124) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(123) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(122) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(121) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(120) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(119) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(118) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(117) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(116) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(115) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(114) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(113) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(112) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(111) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(110) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(109) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(108) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(107) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(106) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(105) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(104) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(103) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(102) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(101) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(100) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(99) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(98) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(97) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(96) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(95) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(94) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(93) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(92) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(91) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(90) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(89) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(88) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(87) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(86) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(85) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(84) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(83) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(82) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(81) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(80) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(79) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(78) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(77) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(76) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(75) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(74) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(73) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(72) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(71) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(70) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(69) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(68) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(67) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\,
      RXDATA(66) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\,
      RXDATA(65) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\,
      RXDATA(64) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\,
      RXDATA(63) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\,
      RXDATA(62) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\,
      RXDATA(61) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\,
      RXDATA(60) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\,
      RXDATA(59) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\,
      RXDATA(58) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\,
      RXDATA(57) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\,
      RXDATA(56) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\,
      RXDATA(55) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\,
      RXDATA(54) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\,
      RXDATA(53) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\,
      RXDATA(52) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\,
      RXDATA(51) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\,
      RXDATA(50) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\,
      RXDATA(49) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\,
      RXDATA(48) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\,
      RXDATA(47) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\,
      RXDATA(46) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\,
      RXDATA(45) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\,
      RXDATA(44) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\,
      RXDATA(43) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\,
      RXDATA(42) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\,
      RXDATA(41) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\,
      RXDATA(40) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\,
      RXDATA(39) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\,
      RXDATA(38) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\,
      RXDATA(37) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\,
      RXDATA(36) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\,
      RXDATA(35) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\,
      RXDATA(34) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\,
      RXDATA(33) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\,
      RXDATA(32) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\,
      RXDATA(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      RXDATAEXTENDRSVD(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAEXTENDRSVD(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\,
      RXDATAEXTENDRSVD(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\,
      RXDATAEXTENDRSVD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\,
      RXDATAEXTENDRSVD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\,
      RXDATAVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\,
      RXDATAVALID(0) => rxdatavalid_out(0),
      RXDFEAGCCTRL(1 downto 0) => B"01",
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => rxgearboxslip_in(0),
      RXHEADER(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\,
      RXHEADER(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\,
      RXHEADER(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\,
      RXHEADER(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\,
      RXHEADER(1 downto 0) => rxheader_out(1 downto 0),
      RXHEADERVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\,
      RXHEADERVALID(0) => rxheadervalid_out(0),
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => '0',
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\,
      RXMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\,
      RXMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\,
      RXMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \^rxoutclk_out\(0),
      RXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1) => RXRATE(0),
      RXPD(0) => RXRATE(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\,
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '1',
      RXPHDLYRESET => '0',
      RXPHOVRDEN => '0',
      RXPLLCLKSEL(1 downto 0) => B"00",
      RXPMARESET => '0',
      RXPMARESETDONE => rxpmaresetdone_out(0),
      RXPOLARITY => rxpolarity_in(0),
      RXPRBSCNTRESET => '0',
      RXPRBSERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\,
      RXPRBSLOCKED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => B"0000",
      RXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      RXQPIEN => '0',
      RXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\,
      RXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\,
      RXRATE(2 downto 1) => B"00",
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\,
      RXRATEMODE => RXRATE(0),
      RXRECCLKOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\,
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => '0',
      RXSLIDERDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\,
      RXSTARTOFSEQ(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\,
      RXSTARTOFSEQ(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\,
      RXSTATUS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\,
      RXSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\,
      RXSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\,
      RXSYNCALLIN => '0',
      RXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXTERMINATION => '0',
      RXUSERRDY => \gen_gtwizard_gthe4.rxuserrdy_int\,
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk2_in(0),
      RXVALID => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFSTATUS(1) => txbufstatus_out(0),
      TXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\,
      TXCOMFINISH => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 0) => B"0000000000000000",
      TXCTRL1(15 downto 0) => B"0000000000000000",
      TXCTRL2(7 downto 0) => B"00000000",
      TXDATA(127 downto 64) => B"0000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => B"01000",
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXHEADER(5 downto 2) => B"0000",
      TXHEADER(1 downto 0) => txheader_in(1 downto 0),
      TXINHIBIT => '0',
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\,
      TXOUTCLKPCS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\,
      TXOUTCLKSEL(2 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(2 downto 0),
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPLLCLKSEL(1 downto 0) => B"00",
      TXPMARESET => '0',
      TXPMARESETDONE => txpmaresetdone_out(0),
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(3 downto 0) => B"0000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\,
      TXPROGDIVRESET => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      TXQPIBIASEN => '0',
      TXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\,
      TXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\,
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\,
      TXRATEMODE => '0',
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => txsequence_in(6 downto 0),
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => \gen_gtwizard_gthe4.txuserrdy_int\,
      TXUSRCLK => txusrclk_in(0),
      TXUSRCLK2 => txusrclk2_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_delay_powergood;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_delay_powergood is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXRATE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer_48 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer_48 : entity is "gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer_48 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => \rst_in_out_i_1__0_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_pll_and_datapath_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_pll_and_datapath_in(0),
      Q => gtwiz_reset_all_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_pll_and_datapath_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_pll_and_datapath_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_pll_and_datapath_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_42 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_42 : entity is "gtwizard_ultrascale_v1_7_19_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_42 is
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
rst_in_meta_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => gtwiz_reset_rx_pll_and_datapath_in(0),
      I3 => rst_in_out_reg_1,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_43 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_43 : entity is "gtwizard_ultrascale_v1_7_19_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_43 is
  signal rst_in0_1 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => rst_in0_1
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_1,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_1,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_1,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_1,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_44 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_44 : entity is "gtwizard_ultrascale_v1_7_19_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_44 is
  signal p_0_in_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_pll_and_datapath_in(0),
      O => p_0_in_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => p_0_in_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => p_0_in_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => p_0_in_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => p_0_in_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => p_0_in_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_45 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_45 : entity is "gtwizard_ultrascale_v1_7_19_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_45 is
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_out_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_out_reg_0,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_46 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_46 : entity is "gtwizard_ultrascale_v1_7_19_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_46 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => rst_in_meta,
      R => '0'
    );
rst_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      Q => in0,
      R => '0'
    );
rst_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      Q => rst_in_sync1,
      R => '0'
    );
rst_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      Q => rst_in_sync2,
      R => '0'
    );
rst_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      Q => rst_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_47 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_47 : entity is "gtwizard_ultrascale_v1_7_19_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_47 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_out_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_out_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_49 is
  port (
    rst_in_out_reg_0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_49 : entity is "gtwizard_ultrascale_v1_7_19_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_49 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => rst_in_out_reg_0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_51 is
  port (
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_51 : entity is "gtwizard_ultrascale_v1_7_19_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_51 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_in_meta
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => '1',
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => '1',
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => '1',
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_52 is
  port (
    cal_on_tx_reset_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_52 : entity is "gtwizard_ultrascale_v1_7_19_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_52 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => RESET_IN,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => RESET_IN,
      Q => cal_on_tx_reset_in_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => RESET_IN,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => RESET_IN,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => RESET_IN,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_59 is
  port (
    rst_in_out : out STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_59 : entity is "gtwizard_ultrascale_v1_7_19_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_59 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => '0',
      PRE => \out\,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync3,
      PRE => \out\,
      Q => rst_in_out
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_meta,
      PRE => \out\,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync1,
      PRE => \out\,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync2,
      PRE => \out\,
      Q => rst_in_sync3
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
md0AksSCeI3fOZtF7nrw91OgSzGoACBon4GH9ENTzaI4jlg22H1uTtXayX2Kz+g4ZH2j52rtMH8H
Xc49HVcThMzO1cRXu+SkL59MRQ87klGca4XtjrTtunJoQ+jyOKRwRBeIMHUdntbk2T1kbXHf9KkB
bNYGEMqSrbiDt7IJUx8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
r6CzxR0T3O2wvZRQe25aX3/CWOx/3d/3vJvvS/XsrKr7v852GNQNqCBn+PKsunj0Ncep8DqHtVie
BE6tKIqZW+3txAUjrhSri5liuFWSnzAk+Drsb4RnvIy7BeOdAK6NhVhn8ZyplkJSHVwaGjN8gtPE
LeWEHPHf5qLnzqGKV7B6oIC7POGV6Vamos1p2z1xv2cEw4udvmtZ5EjzeyCMf+omtxEPxhPi6Z2h
ENlGOmuPMkWGMjP6HQCZ1Mi0uiST/zDo29UDIMmOGcsDMe97imU/z2ekKTPXXwjcV+9q+4zHRgJV
6JWWgjU9cztV5OMaEfpBgRBWae/ijWpPZaGuFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
glFrHilvyO7nq7/OYhnyb9uU9d8UNGJruNnkmJWuTpgvyCDmtx7iVKPBPe1Bj9jUDT/HM9AGxvu0
g7b4TuMdVkegkVPeHhw31IW0HoTL8wPnrLEpzDVK+B7xl953hPKPe0vn+0EQh2UKeL5K8VLxmsSv
gbpEeToeR90yzlSUzDE=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
D4uBhES8Mkd0GCwY2aQOmEzTqz6hO5B9Wa2oyfVBEODkWyt+AHkIXn4tuBN05FcP2FVmgtVbvZX5
K6iog51IoPw5tv+pM5x8+bQBX/aZpf0c4to3qiX6RZuITpuSUWq/7sqQDqtMqDWOFMMnUBpTX+qI
t61NvyIZcfqRWo4yvIUV2Zh1etqYKDlhqRnMoBZKMeHFpVsp19nU4sf5Km7sSlPQ08vYD8qtJqgJ
ZDYC2KWFTHsnT+5anHvc80FgHt4zBHpPrGprgpltQmVmMZxUD6NRC9EvvXf+pBhgfwPHHePWIKUn
elLld/HEVeFw76SlVV8i4LsS4KWWOM+KmMprEg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EW9gHDqS12MVhy+y/xQVscLd4qOim+cNTepYzlas7WzqDJogZthddOuGjpm3a3fS/cMbF/h0O1Hb
Wjow664GIga0y96lkbkcJ3W8x/IGAsvgyrYT6ScsFhyq7tSd1HjvRG81BhhGM1mmpxfzh0Uqbfso
q+uVKPUmPnbQ/Gdu9YRoxmYVJdmUTpXJ5waYOdib8WNMPLdDfIo/FGrYrx2zYQBtpU5DwwVUTMrB
ZasEyxOj++icI5k5lR3Tx+3gdCFTy4XYQfcj2COm4gnVZ8FN/X1/+0ywsVGAc/OKL+mjMYH3NNH3
zfDO/TpYft+HaVl+CfF/U6IgJJeJs4qI4gB4FA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Myfv5Skg7QCxlNBoFiSTLAeIRYS0J0ArRihYk7dGAHZWAFlxJLgqo51W9P9zTVBurMJjZLtonoDJ
19RfxQj5GqhqN1A20s8xOFfLq6+uDG/V39xQFY32O626Kh4MMlH07hNJL5u1NjJWg1yze0XdFEe9
oLwKQz5lSKGMIh+VPXDuCGhShS+KhHwGEdS0lmA/IHPFNlRG1LsK0zQmUiNkG4kQ5OEVkQgvknNC
B6++ZDIYlT9WbZPs5giRY0zAhUepLPaO+N9F3fIBKVGw4ejbZOt0kXKixF86DDfLmF2+dov+PrTX
1MXJaea3YoQdR2c2MSHAk/TTkzg9ayjvxKaXpg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ks9l+EPHXfDNnWd0exs1j0Q9iSNYaIExwQnpsi8TFJimjPtOkX050wFklsLBM83WyfuD+F2KLNnZ
Jg/aiIiGe9o424jOiEFdnAJuzrD0QL9WmhQ3W9iRJ7uPhha6NfR2WGTCCM4TpN8rTKLQDKxenVfv
6x83rnL5NQxvpp9cQh3zMma73qoEJjhTR9MD9cwA4VeKq2u/R0iTWBplX81vYFd9TW2qW5/Qyzzj
A0+pXzczcJKdggV8h8bYcO+PRC3t2XrufhnjvhjMLG2tPHSMW/soDH/v8KorXyWe5N/q12fo5auN
SXr3olNuB5kpiVS3mJAPV0z4UsFfu2A4hLH7MQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
e3AJKDEM9byJqwpkFZqMIMKMQPOR1VrLFkshor7HR0C+ol7Uv3XTGyvQrINdBEArX0eazF0cHWjC
9B4BhDnysAhT6SENcNHIYHUGQE7uiF7zgL7WhCxClwEnIAVj+PU9FmqlvbreEikHQfbeIDPyCLii
NAS97RDxWki/MfR33zvZX4eEolA/oTyRzr1MagBs7LN1UXyGPvnze8JzHxA3zHVedIIrBrZxkfoj
Loqe6tLYRlC45h1Yr3Wa2gh3LJGtOSji+m7E9Xua/pPh8A/CAD+TNBa5d/X7C3a4AWl2bYTi7HBY
Y8vaIjHiSosru5F2UOEQG9xekCbNRK1Apew1UIvntzCmDMMhlAgB78AUOE2YEWKd9GOl+aTZjMS3
GxAYzrtv/bDRkPOYbcG0SNT9xf+izRM3lX1E2vN3i3uU2Qrh73fjU1lk3PIe/A/H56UrNPDnGT9W
TvlJR47bLDtGyX2+dLvfTaZGRP8aepePOXXLIlvqwCJSMVhCB/hIbz7E

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
TfuXOFQtE7YhtTL4354NvKETmBCLSVnb+pbrT8gtzjU7pERE1Hu2ZVzHgVQXwt5RvwG1R/z2je+U
PzszCBhPNqUaXEhuJ0A/q0S/vvOOa6h6tW9MhiB3gnuqEFVWz5pbHZNfgrwh2gT8XyqLI8f1CoJM
xpcB2TbREV/kAAFMxIfH1Dg0KSO2dCeVV1na6N0AiMOQPvXZOB7QpXwNDbYfarWLtF0/l0hi4Fxu
Kgho2ggrUhajP0aKlrCQ9mLsqOyqJELeJldeD+vuUUqhYq4K4RrwtQF+B67lYc4AjznwQ92tUvYJ
ZspFoHJEScNvdFoHFTA2TQ2KToepsqXRiOCL1A==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tmfbBpNtCYJ7zsgNxUzw7Dvn+hNn2PPUBeRfXSci/q2/OcQeF/eAAML8YIN1V+AEoAqZTE2/xRQz
+6zwVOLyAOLynMIBQ7EG7xReDJ9kEEiBjnMGO6NWdAsa/VcreVHrLD1PFtA1+WoVe6yOvNGK+Nbh
HjPkXyycyP6RQ4Rx/PtTxw31LOFVezddSgRlaKHTprKTP4LbjPG//onRBg3fAl8zwU1wYYNLzYCX
jwY7xfMkQyhUSpV2Tx3seqy2IYVl8jjxynFxfyxulvrJiqmc6aaKKBdkoOVbJ5eO2sCXFJB1mKEU
WR2Ee2ozisABzk9IcGILewCW7ghdLP82CRZv4A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GfDCxx9db4ripD5mvQy16BVlwPYfeC7ZobZXaX1my6WUDiKwd69J5SreUXKYD9lvZfI7djLgHkYm
5G247T4NX7zoBwc88bUD+tNvGNmzWFfSVVZqu8hjgd31lZXjy9uYdXA/gsE+T+JqEfRYdV8YoGgm
sREyiJjWRPDbx6kc8um8vlAK/Rjwz0EGVkGUoi/+UvxcnjG1PqCl7GSMOQ3gFMEOaxIflShnF2/c
//ioADxl3WjUGyTstMK54XlP8G1Hk95sSe/7Y+SbaIyoG8t6gGDimDJNuGs4JjDUi1V7Gxfzxk9+
O2J++9clyLkMZ3rRyxSvR+Xyrmn3YxjVC68GXw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 15312)
`protect data_block
o3JSvM/eGn/zfkc5SSRspgpBL3fOkd2j+eF6En5xaZu0CEGhLBDeozf5kkMid5v8Ysz/+PRWVetY
WGGxC5dcgaob9cfa64zqEgxixBCd/2iDczmnXZePhzploUqChcFsx7rwheGPlmqp8zktPTEZq3DA
0IRn23yvmUCoxjYrEyOBv+uHQK00yOmDsgfSWOQ9zXnbYzjTiwSkZYb7MST2tFmsRz9km71bSTAV
ijCJZPnyQTT+8qI0CfiVccYVV6CUzWpwGMStGlAkQ9Jn3dThsiron/BHZRTuNWl8nexx73UyXsaa
K2X84lHb/QJjIWmzQkljNH4xMRwlWQukSm4VbdxRxIXmcKU3hovYULf16fOHkZdx5TmUj8DHIJ/k
gGMgL9Plff4qSu9UcJP5D8cbdMiEyqBajUaFos0JyuXtq/8Uk6toLi37F4yCtGsXd58zA2cD0KjF
42dABJjI3/aTHG0bmXd0oJFIvwxrbDNY3AhVLjntMAjY9nTATlCaFf151yTQcJJmQZwVJ5zMLBB+
qo9qmZC5WDDs2p1I/PNXecL6kamU6d+hIrplTymvErKSc8RLKZlf9o+FpU60WwqGY33z3IMIsaA2
H2DczkQje+MFyD4XBFKCzgvZmWoh0CIe3T0CTswuC6zNhcuiIAcXHjSq58jfYTvklK7LIe11iIfV
vP+AkcxnG47QQIXT4ODPj2GY5KXfsUHZ4egDfzO45TljeOR+FB5iWnjNn5VrW7QiaYgKxPoGCvmc
7mMVcoZeDAlL14AjnXen/Tn4RvNIou39omYnDbdzQ4D9yfLAXM0WLsu4KHG74dMjOYYSRz2vZGcB
8UQWaX483dKktP6K9Uo+gJalskBiI1r9dXygyI+VkWdidFEYWMsNFn3TCHF3aPAbYxWOPuF/sQlD
jHnI6Lh1F7WlqlBNsvIDp7vKTkLPrzHep7CJ5/JYDDgBhsmjASENWGXCpvD8w22T+phrcwnQuFX8
ZXX3LiyEh+3Ob0FkcXmcZ2itN9lNhc7VnJWU7lDZWaRTpEACYYdEloHyyAN+FeJFqX+ZmbtR/+Ea
RzAqRc5lUyo4SYAHbEMvYe2U6tNRYYDMYNdauZ61Bfecmeh/u1Xrlc1AnhblrS3nNRT8VuDFo4ib
sf7Bsgon0beEBcBzaTQYw3pe63fBoSX6XehZq+pxNNP5wRekRPWvoE8eL3sfznPd2VVf1ilxh30B
oLd1rAzFFNvcyk/4LtptnV+4Vq/bTi+X5DsCRutsE9TLtQqjbqX4naCyuDbjQTDC+fz3dV0QaZbb
zEIpJ6bf6aabKvKAJ4anI6L61Ixrg3h1+Bz9aV3WzAg9EkmxM+MVq9Nanl6tJgNd77CgpAR5PADP
25mYNtpWKiKMmh3RfD94kEAAP7bhrsDuwXcdz2zaoX+yor1cc0at057/GJZNE9u30Hc8ILavjRy4
CwFG/trmmryqWSPGxWBDAFxa1ZduptmE1/x7GMc+xKyV1A/eCFenS+4dmrvYUnHxeiHKQAwArxOH
zkPWUMwP6FlweQYzw6k34ZudhAaNNTA9JDKG44Z4m4EtCyj7C6iFBcEEwlllAWr4/io2CbX/OsDy
VvUEZZEWIW6iOIABeDC+6LriQ7Wrx5WzFE4HzdWTEdvA6zROiCOvEbh1FHU7bpiFQC4//fVQ581d
w3l0e+PDS+ZiOuKmIpOkcc3NnMJA2gw7VW2amPVFpGOHRt3hxC6ZxoAtsK7Ln/uH8MD7tI9Lj323
LMSilFvfp8e92xGBUad647v+Qc8i8lUCgAma9mtW7FamgH7Z7/SGnHK/9nvWufpeSc02NtGmK1FI
9PIeuOjWfpRRKS+i1zUs08YIql/tjulWvVWdS3pgsQrNY8tkoEYd7gqTTQw/32op8C6GhNAd+EGM
z9As8jfKnc8YXvRQO05HdbfULwK+1N8sMtKPF5P7kn6Zlb4Y+vYHfswbYUf3PfVcJPkoZQhEH7GR
1JmZNWE+rQUxByinucfXE7w6uVnLfhE24/CucrRxO5b/LBNxBwzOvdtGoLsRglT+DRfs3537oTeT
CMPSqJR4gjyjUYyF/NOFPMa8bTj8AGhjCXkagBNLYdi+pXmaeSeNc3u/BUncpwkRha9qD6rpKnZH
dplVw7fGOPV3oeEbs6rOU32z6OWc6ZLVwC5P9fjUjUexEVz6EIKwtzil5tXMHeauCbi5eMjsHGTR
i6J76DyzlImyYhgL71FwqddBUfgayuArtC9Jvuoqz7shYJ5aBXc18pzU/8UcJw0rV9HWN1jRA9DD
FsyOB0aIwXZGWj6roOQhIMZMoeD8s6sEtO7kbnfQ2On8aS06ylYlFCLNFVgKPbQfYOl7ZmjNA1IX
EZVdUn3myHZGoWgoSl6zc7gV130/BBmYfHRmkGylL/6mnTCLSdpvbnIyLg59kZVGV2nYVtnT6OyY
dCBUPuTcE7LayhIwy5JEJ8nAA4XV3GC4UKno7j841TdFhpVXuUsHvrIouMpn4VZmYi8dFheKeVZx
J/vh3yCBOgFNmTnLxs93gr8YCgrbqyw7NNXSDYbTGP555wNeIRXy3GH6DgDtzq4XkMK76Ce9fqm6
Bsgm/VQpGk/6bAVq7zMTT/Fx5Uy/P8iR0vmRuSYhdln4SocfWX+jfCsZ7F0QYO1oO1uPnHdw+g9v
x92+3UrmjFrdyzhVLhB646RDrYLYnUJqfOWIyH5ivPZYSfZ8YgGz2GzYtE+iiz9FuBeDVPdHE7Tn
lpfWHGwT3ntWi1ksq2W2JvjIfr5EfRUepot+R6Za4r6SLidc7JJzTvSRlDJ1j34qJOgOIGYkdp31
3pL5wsKEbEQBOrn3MdEJ858KRGRag0eu+yog37+2Ld98/8x3c2fhJGshN2yxs4fDHXO2sWqCC6bK
2mJXtI575iv2RuSNZ7nbBsQrZY42nNc0/+c+U1LLbD/pzWMMwKDWwPzVm7Y3Arga6a5u/jn7nCt8
73+pw0ElNGlSWc9xfoTBz6ac4/hlfiLFA7waPFiDWVvvEM67INtqFHSwT6tSplkRlJdIEAj8Gb/w
1ZzkOS7a5eap36889YbFi4VgSXf122PmOMOvICvfwOMYdDSsFwg8+SYcYzna4jxHx0gYtqbk5nD6
SECoZ10eRmlOmAqkyeLBtfgK0pgK53EHT5O0x0MsyVAQ7rGT3tYEyIQ5Huhhrvubf4lhjUHnjVI2
Cl5MRtlfkDl/Q9cmCSwNAvJQ/USA/MfeZgjm6wzO2AwWihGQy1fSW9sTh7tcrKnKaSG+Bvg/qmZ2
0uMgcRnJX2CiRjo2TEvR5ZAWNc6n3sBhtAkfLsoqlxOes0odLt6g9mMW8I/DURQzrWNK5ihI3JtN
CPRF7jhYkz0WrLPasroiiEd36qhryQUWi/8yUGQbiu8Trw72HdYmjVjs5ez9rs2c5b13x0m5Y9PV
Zq01B0idauGEs9Rlg2Ou06hY9zIAC7cDLEW8DcNymnQfQsILxEkW0mXyTKsiAmc+/H78MybdogD5
B7ovj4vPv/6zSy+KYQIWnX+Q018DVu9odPUCpbKsgJ6uJLtH1u+VjnexymDfSck5hqbVjQaUa92l
PPULxHJXCAO2LiMT120UvB7+Q9uBJBEz8k3S3wJXFRt+eMNtwNrAfyI905Vovl4LQO8rm9BpRlkB
4C3Mn2crL409yZsJS4FrzaKbO/NYWrICOLgzlUDDz1ZZUYi+KHnVZ+g6VkhNnDOsbTC3hpQRkgjI
utkcs3Qmr2sh8qIh847/fT0IgK2DdkO4H9ZlxCPcOpzofzN/rCcMmO0upugrHOmxRb5CSWzy4xLU
unmKCTtm4K0EQIsdlTn/XmXqD6oP2m1VEgxzIRuJEL0rLcQvJuS7hady/q81sHlhnW7xytr+xJA4
+sHmJ+ydI6fCNzZebqRtA/pY1JlcnhTZMEuvVbBdMswzI5JdUL5iFqZ1J+0a1ghe5fTDPrLrTBdx
YJpamJIlDDQ+S2xybX8ZJEICu2oH34ZsTtpYtCO9HIAVeMmsK2JAAWAA6Ob33UOggBQsMRGJsfFT
SiW5U3QoNCxcKACxNOagc/sDkSjIXLJRXFqV7YdV1umsr4pkSpl95I8F/dtUU7a5phrMAr5cqWZ8
92AdrwsQd5QY6JV4aC88K5ApIuSNVEBXFfQPGdJQm23gp8f0Vb2055qW6K/OyY+x2NcQE0i+0Gx3
ou9CjRl6o1F6+hASs/PmmrDI0Qg8lG3lTaWCheP/+6qhkVwShwu2CPbpGB30zHEckbl0K4dYcOth
gXso6HtrJ1HNPdUJXSXAizQSBzZUiQKeGx58m8CM35GBBYa5+Kf3c8t45Fn7DuIPVh53BsO8uv7k
3M5zuAO0RZqRSvbfw0Xf5pDfoSpTBPiwp36mxS/BVqhUeg+oX16/DCZBUZ7bnqRYxSDgZPcDPt+h
9KhDTuPDxBq1E0utiqCcDztw+5kQ5JWpcmuYHIVgiG647484JzkmOAJoJdrJhZFpU5/DAT+U18AT
w7glVUHuXmnUu5i5JkggpKr5j2yZtkT0OSnSeVFLaZdQSsqI9W1gbJstR+9rAuzkOI5fK/tMkKeS
Hn6tYLCDfWGlhaHJ2aUUZi3RrPlT0xxemvjfBvI0Yu4flDpeDOzKgEjz5p3lAXXm3kVcgxus+k6E
g5qTLXZILUYpBJjOsjBLX+lbqp2y8czFYA/npd0dss602+E0cUDr4QOlJGp4p1IjBGTC486kiT27
Pwg5vP22+eDYekAqn5W2ulp94Btj8WvTKe5XU8NWJ3N4j5FQKAN3WbEDJwjUJIi0DDyvpEcJ7Lve
k9aHE+x9C+1hGVa1akhHqhiU8IidC5WZpCUXm6KK72kvXnBNO2xHFo/mMlKypy3FjgOW2AVU4hBs
IE5PYhqBcq9ZF2yxoLZSzjo7Pj0A+p4pVeKQMpMUGUZyQpQPUDvDFEm459UmbGvgOZCnb5hZykFA
aiCkfjg2nBxTgApJgbS9pO7cT+II9ga3LbFfOlFVrX8hijev/cv7Yfh1IwrUvEG3cQWwslaGMmNW
uwD+c/TTtm/kCDEhR65++xgwTRaLW5mOD/Rt7Sa2HCo/d5XC0P91wSu03VawXdJbf7X0APGMs6ug
wshvJV40UIOX+0l6jff9hv64fukgTxFz6w9kdM66LsCiXxcMKVQn2+uE99+VcHG1fcP7Ade1Li56
ayb2y3BalA7FkuGVLSb1Z5Fqc7m5AHkTDU+SznuB+S83HdmF0SWsO4Wqb0lSVZt4C/XCqYpZR9R/
8DKAkKfGT58ALsjLtbqUwU8e19alVQpgTlndS8rz+zIpz4RIhvA2diTXW9YTCCoDptblMN+S8/h6
z84rWQSjKJuYI15SeWO1al2xph91ruHvBwlLJdSou+lM39oP+zwz1wfWNUQ9dY9MYp1c3uq3WqBO
uVO3FnIP/3aUPdWFKHtHQqc9lXgZAbPEtzpc1nYXt14Ru6doYAODOVGU1qc6w0sVs9SqVCkkrt7Y
RPj5K1vOXDXnmsWnBMzXwutHeOOJtNp0+N6iyV4fN978A0ekWGCrfVA8EIyfYKFCtQYluf2CAUdj
JwC5q8XS58Cl7Frbbf1hMVcr+KmA2Rl1W1o1tZx4bxUuJcwdG7I/FSeW9NvvUbhjDBcvkhgkc1+0
aLetNNsEl+rQB8EBpl1P3Ze4VSafXChlsZqnvclut/AYyOVymAaxfQTaAXOxJ2dx22bNME3iUkiu
iF6cPwrXR0rIyfa1cJIHZ8g/hPs2f9zA96FhXO/jXkNqBSsX4MtYkt8oFG9qNuJ1Q3Ej/uxt9rsS
lm35yNTkp0gJZVQ/aommUkQmfCmcHExBqbqWCPCZYHibAEfiywQ5RIj6/P8AouROWq2vDWOi31dL
826iRR/TeMKir4YS0GcD4F0Aw/5q1SrZjtYRGncahOxa7LdEWu/xNXrkpp7EZgGxOz0rmWEJJ9z/
Q95Ug/e/y5fiiIAqiiullrUlg+I0b5TcyhZzCWN8aQDHeO23eByrxGVDVys6GLbAnrMSZLN5hlWQ
mnjM/1VT7gJIvjMSGBwUTS8wboFmrpxwd/JX7B39oSVYuZn7uoEgATnosktBbzETOPJgHeqA1CWT
79Ud3gkjjMYRFjBdooqxgmZwEuqmtiMlsQktVxC5gphqoDPUx4597wzqZvjaHpXnCXvCN7Af9Qre
xxQdCAfS9enbOpbVtU3dikDEwi9plRXbA4//UQUkYHDnEaxGgH6QGAxjzP1/F+6c3YIipxwk9AbN
MLoVc6GIdehFhrJ7Jfr1sgGZVOy4x0fpF7bvyOMXsVNaQkDe4hwG5q+mf5Vz/D8PTdz9teyNWv3P
e4G1XfJRrplrTPP3afDNcBmkWwAzOIrN6/EwAPkk0mVkpW1bjC9JNN5dCr4WjDzgMGWUYRL64Ajn
HukHeX7wKjBc0Vdbt+ujgMJIS8ei7ozH5EZKN7Prl/vSCCKw6sXcC71seXUq5hdC61i6tW4L/wJb
j2yORdBQIX5+aLS2xfcM0+jTwjpXmJWmL3GtwsoRN75q87p/V6upc8AvJf6GeF3YUw9i3aJTBtCt
XVyAhNcaGO67z15bpSQ9rqlOmHeSuAC58nXKSgSab/NZ4ucDXfHeFFrKjmoxksSZmTRC+UcvxBbE
JKhqbwOve07pNNz55dD03ryZjwGFDL7ZG1pUteIxa7LE5aMv/QXIVQdh9gqcQZDUJaAUgDmIHjka
1+e8zSHICt/wCkQ//pL3y7uYUO0kMos51n3y8FHA9wopfSLHL3hjvDOAdTVe5uPcn7GAS5y4y3+Q
dGX3m9GZYRih3qV5MCmCvMRqZBZeT/QkKzqldouNYJp4vvXEuHQL1ktjkwaZ13UW+T400L1A1jmq
aT+tHzNtT4UJCHPK11c7bDWTtgJ0bVFygz0LKU4cxHh6cznbYYdjofbOqD/l2oafLCfE0KBfRnyy
UPz1NP1GJ7Kl7aQtGpai3l4oyqbmkVJRLA3uOyFYlt17oUobBBniCK7MTTQRJpZ8uhbV7ChbMpat
PPlgibNxPJ09fST+y5sW4e1ehDWKbZ9MYan/s2+Wx3mCNUZD+DCbLkLcOqowaJZHegZ/LSztBHed
4kUI3gzxKLSCeec/+LBNttP688NSF3TPOH5lVmzguBnjZ1JNw2FZbFE11uHmkOiDQ9HUp4E7wP7p
gEi3oJvfRjqfrbqy1CjBFuGnhs/Pasuz/V/Fczb2HtrHlfXp+eaSapRiti8gXKqnjbdmvvgJz6Ar
qZeEF0Bm5ctV6lsrd5MVzWc7Tcq35ZYcN4efJFQqw2WbKLuf/NPwHmVoLGluIak9uBaKSblpL0id
jiYg8jIB9uQggvDUHaQYEAKYhAn0k/TQg+HUL8Xy4K6F3lr/1mI9vr9y4SNF2K2hcfDRQ+9xGqok
w+Oic5LFeiLF4AJxf7LEI4RrIEQMo7dUgQKFHTk2lxXhdmq8/rd58WKuEHGqNkt2RVnCuIl3x7h6
avj10dH8+eXAbq5bwVHrb4GPxreWchfJD/T1osnWjza8zz3OEakfSrQ+H6vrTe/6u5mHZiHymF19
4DOe9izN2xx3RnbKLdOAZ9Ig1g9koNrHVfpPi4MfhA2LomcgNBJGtjimjo2/hiSqXxLYUPnI6IpP
dbCkb/oeLr99iTSWcQVYbJeYCNkM4xJDqGZgsQpZZjdGy0Wyg9zYLQdhIbdMZzaZNXjbUzQqMvbS
eqJuy+GGX2D0iaqb+p8jdeIdSYsXyUUA2s826cLz45SsfuBkvLjFfZQiIgIN8JkIeKqAt3BzsUIN
ukEXnA8PmDp4BaP1k+czxltNvmz+hMYvVrs03BicUTeXJDI4VWyTuXfzvF6vv3d/iM7rD1hG6Vuw
IG5MvcQQrtr+WzIcYQx81LyKiiwXRQjxoU43Air3qc8Lk5sXG7v8Cg2XcMrY4LZIiMT43wdgbCZ8
ZMYnPVo9i2CUVxsJ/FjAb8Ag5XpDu1O1kCMa9xqxZOdGRwscYYoaw2OzeNCBUdFmWFpDYot5fdkx
xBm1Ug5AWs2WgDY5W1T+VXkFGTQIemyoUdSaC2PCwDvTWyw+QnmN3UQ55rOuvKwIjp5wCP7Tybk6
BAm1rUQcjQjM88RkidErJCzD5sHE0vHgo7UoGZPfTy5Fyl27wyICxZxMmp7sOPny2IZBUPEsLE0G
zkI5vikTUa/Xl1X1wm/nO4vFG28FCTC0urUwPnv58GzFsp1B6u2ViKBycsVJg1ujuPr1zdnXiaB7
edX0zqEfHXdiUlPDIr6mMd/qitREbnezKXCWmdKQpfiNRITAdWFehpI5ztYMzuNwg/hV+kNJShcK
CfMNCBu7fASUrHfIgOD4Jgf5VpTykhSERh8W7Ij+g4hgm4ZfmUvnE80WOLPjoJFxvzLfGkQMhKwx
0gxvL/rJ5tvYrKc47waJz6gpLA2aqrLTy6Qjmb2jt5koMArYuRzoQFL/58Fv0KtPXJG2t3LGNUV3
d4wiORYQfFStLgM3q/+5IszgRurm/76QHRG4/Gju2OAJGCOqqXZgp4wFgwQbpcIueso/A6diPjCb
MpgOQaqlRFz+xI5Iz3ZeLjxxbi2Q8kEmt25r31uAJyVPEw2DWGl4vkw91oZArMeZhSydHB9MiuD8
SNsD/sqVZCMpXTORj8bMaOJ3q79ftqx8QPLz7vK6mD5xjpXb9GAS3N62o96/8V4J6m+KZGhyLsG9
2LwqSSzQDZZCQqGenBTT7zRrwAd4L3aIFX6sEv/YG9KIlozJmnl0evOQlLhsTHajydYd6IP50dkg
C+ebaDoEESVVGbrl+gnS1JhgWa299QWacrfqInbgp9Jf5Ce8V0aJ8RFsfrBGLx6WjPRBFCAaNMIH
9/8jJMkHstycAfTlrGy8hxnPt9EcK/UnW7pocZ0O9zLwTlAM7BnKJiqg1uklTOx+YWxClGdIJEPy
o/cvPkxFNlNVk8BlFODNKbcWCUXaqKbUamFqSvdMHIbKovkc54+zvtOkSeqGvIfMhkfIaUqs1XHP
99396kx+HjbNM+mEBnt3skMMEOulrRaUszuXhHkIKzPp+UYaLxjpyDmGcM+A6J364D9MEObctATA
Zfu4LrtpmVQFGLxdyZKby+laHWWMu2ZTbLYbL/NGzp2jS+4p1iwKKBXPXHnYWr4Z0Ne0xJL8hI0C
6kCpRhjuWRfqKQgLDIqvfRzOifQPxqWcFPghFnsmZx78qp1Hw9E0Cd9nHb4P9Lc2Ca/6DaAvAgSs
RHVdFvMKKk2JcgGKSDFU7HGlMcmPynJGQ2xkRaVVAp9xZyaY8O/JWYAze/MrFIeGqtgEURo8hZ3v
1wKwN6Xkd90b4oJOa2LGjorMLGx5Q7a1yongB8wazlDGOd2/AIH+0k06mI/TCAHxP4s+yQpdEdM6
pK4wSFlhkeqro1JqQEm7Ktvi6rDwMnG+CkatNkNq2rU17fjS99aQUMoa5h8gYnt3Y6kTCw3835gP
kmmfmaBTmD53daaZBSKtV6D59gCCEXRtCFIyW4FVVWNizsX5qz5cFUmbBu3IJtqAVCEX/aKU4BVa
IRWbO4HYTdfhUWzJJeP7m5/bloWs3rQuvmaIxLs/8KOBz5BzUak8etjbmijpdHQPHOhFTXojHzEZ
oCSQQr0nFP9aHmvCRbB/LwJq7Mj4ghy7ofJYwA6iwa9TBZsmQjIaDXK2br27Ro0uLkwOeP4/6RF7
dCI2dMB+ZT1jgAH3XERGqS8m9qjz6CJTdEtb4jFdLy7ifLYRVGh5k2WNNHS81h/akvmagpu0rTEd
XTIyADwp/j+5TMhSpdxd9NiVIIoLZ2CbHmeW6Qg8W4Muq8FeyTbeL/q/EWZkq4M+xde/zA1dSReq
82wde6pexq/NQQnOlFWdzbdP/TbSJxk+gGxWRaTp3T1KxDdeDao8wj6t6h0vIxL46tBhN67/c3cs
hCRnPmZVfXC7tiZFYkIapo8zsvgY3HtN/nCtzpyID3f0IdMuQxvU27Y9sn8nKH36s1+qRQJKD5jP
Q8JPrvQ8K9x2SuEWQfLJcgJZNtpOFoNQDPkH/uqD/CzgcwyDOoacsnbEM3xhS55qKLOGBwvUEaA7
ThkJXWK57pGHkxVZ2YKi80FNNmGZsv5DZbIzmutfSvosC27qwmKipnsTn7ClJ2/HknhI6nNhL/DY
no4DBlZ9DZjQTrGxrw8enqcSTjhpG8BEOF1NHGRJWRqelBaTATht4IGIAiQyfDorcOl/RYRd7k+2
llcxTzkZxhc/mDLTsIl2ePeVEHkm1B84BkjgdTAM2paq+Pb6YWel0ewBW5kUuVIplkIh0NvqlznO
hBKo9/Alc6upQaoe1J2tnOx5KseLnvUvtovJ3IukFAW9Mw/jl6KJHm0u3g3PPq+x3UmWUrN7YkIL
2ZV0v8URg7pRLIwRaGyUoRSy03owycZUUZ0lSnfrYPHr5uhS9Nnue/HZA0l+GVhpgd25bHvZc/M3
4twI9IbUoMOGPIbreVQkGizYGbI6do+LnYze0+JhQ0/ipZbSmPK7/zHUMGbUEYD5Wn7ZbziyQqa1
kafNVQYZXSzNgN7KEC/QvJVDEf+4xxCFAbaoT5xQN+v4QXbETdqW3v4EpM0BhG6Zq5dU65P5eZGo
UQJ2lC/k4Nk4fRxSYVcMbSF30tIdkbLs6WqecXqsFeCz5D0mE60TiKgC/TxC1ya8E/qhGOEPu9bR
xXq4LMbVrD7zx072eBjBbFYrB9iN/NWeqe5GQ/ZIiw4d2splJpnVqmtS3YeLAOxS4wIg+Q6Mw7CN
A1ojNqzUWnSVz+hbc0CdTO12tVP7HV7H7BXH6l4SHXvO844Z3tE4BNj09i9ett96Hvw+JY1ge/z/
N9Q0t9WRUCEOnOreY6OOrUFwLg+Tha5/8izFFxyCX6nQPT8vsSSF1gJ9V9CFFEXgZtpkH7VmkyU3
EXXpukyCbuFNziwPTRq1seBb58UaOP8Z36Vx0Wui9oU+wTjYKafa+lN9erA55AOtnVUWOCtJ7P7O
gcho9J/mDLG7Ak4wljGg4DxIYHdBIJMTicqxqxmkhFhNJHv4wZU7S7LeHFytixTc9q6WgINdp8Ql
TSIGwbb2ZDTOncKC9mQEr4VmB6ZkYy8ANfjkSJe+7WUcpeWTjdSvgNbvGVXK2zadLTk2OwPjaLOf
DfV44sSnnxVFicYs8X1MMZ+9C3IntVSmHOphD2bhNQUsAFMrA0GEdplVW9KbUv1INYr8L/JTTk1Z
8e1W8s49WO9+Ffq4i5xcjUrrRbKT+dbZ88HTLwMRHU4DB6xH/VmAHwLBQLoyE9hNTagERAa5LXdm
nrzunnUTCI1/QNWJA1AgoCHpNKiS7cs/w1L0dFaatQWWtqAGQqtzLJF/YarqIgOh8Upq/LCVIqkb
XCBfjThQZYHTiM995/AzxPQXuo5JD81QkRN0ORdDECvJ5lZ+iyrHEIuCFf+DCvt87NYAulihMmA5
XwwNArStSFuHndgZxg1ZO7rQpfAcUw6IkzNqUxzYLPlZIVwZhEzr/lt5z+jAtePgYI9VAryI8+7L
GKO3bzSLj0bj1+zLy7qA3XHuhhysDkw9znrskr9XCVrXBHSgRg7rygr5OqbK11oNW2l288Itxadd
uGkNhlm6gqGUYtjPLVg1kPGe+dxHBBD2fTOaQr4qJsec6L34+/276Ni4CH/g/5u818hF7huVk/eN
8DGktEmj5H8R1+5Crpek+zl4eyD1beEQH8vjXZ0Hvv3+Ih92iYRu4fLwKD0/prBUgcyj3XilZINY
5zBzLWz2vx2jpe0ovLSIfbmD4YvaENjOgTV4kS12tgF312lWubR3gDHJdhpGXjiV2bS14g4L5Al6
IIsLNfNO28IvxDCweJhqbGwvCSXH4rf+buoWmHmW2NAK2m4I7qNIrb7PhFT74mVEHqWZV4hYOfIf
m8RWhaZPqFLB5qw6Q54JqXahRMTdthOEuBFODXbmEKw9ectjedmGA4S/t6Cdd2AswxyZpo2gokZm
bg889Bss6WEU6EQFOZ1z9pkTVwFjVr6Apvju/9n07c9zHlvd81vKgT9VtOiHLdRvLNqqZ1njAzyC
i0y5EhxvA3ESFQxN2grT8sxWFaONKQEL338NA1fZbOqMCLEgObja1ZWMhJGy5rGd7qNLOvAUfKrT
XBMPRPbdvVZ4wQfftvBHZEkarUbhLQRL6gaA8jvJOljGcxhcSSglTj6rAD6Oz4RNgVTrDIL73swi
T16WoQRZ77n1si4f0w8R9CYz27azuYKY2I7yVwsvBt6OOjxioIiWwofcnIWhVGVNXu07ggEsnCqJ
rByDmuyg50yruZgCQNaGEWeJwUDB3/RB+kb7t30YG6EfONrsDRo96O6pJ6O+4wr1Zkh7scis5ep4
ajmp/JQ1fnNGCt2K5LqGBsJWStJUYFJBpf0za/wuR0j3ngYSSWQhhBuHDcNi/d3XBlzEYX+8PMWy
7sPEz7oAMpsxprPR2G5VUIE/EqyzyT69bnuMcdLCPAe58iwjTWRnJWCeQlSs4/kDkjObriXcfSpW
hmIalru5R42BgpgrNTQ4s3khuHcMoa1Cokm0TrkFPkzWU31ko8JRLvnFpoSILliHKn4Uip54Kg8Y
38UJ7IYjK6L6+pURDZCzm1my717X48qIAp6zQU5SqzMhEoGdfK2HZoyDMeZ9oF82D3Nqn3Mm3PuA
MKnVa942/DkgSLPuBVRLW0bCx9Cme+t80wWB3Ow7sJJUHuOvbVCvuFEJ1Ja1Tk2FjxIkqv2CJ+Rd
qFl2hth8PbgkULxEN8k4/dmySUV0/rNhDzn4r1zpNB8eQYtevEnmXHIlFURImI09J1cBtzlRBGMz
rBzdaNBfyF7xdgAPVu30cy7N+w7ChzWF7rFYXOJ8Zu7zrjdL3bw3TlSb0AmB86Rf6FhxSuyLQzZj
pCPgDmj3LE3bYA3Ho0F/k88C6JAzWF3SPFuxDdCjf0LNKNYjb4dk6HPn9OyyOrKL+DTmzuCXpew8
sVRS3HUVHtQkhT/E0O3y/U3UeJUZNyUGK/9/S85vPUckS4f8VsMboMREdBERFzE0Vjlo0L4jL6BS
yyrdIknxB7+ytuMmKHIw7r9eEiW5j20ZAekpJVnnZ+EaVI7deS3bvA1he+HlCFCU5OvaKDUJ3R0B
hqT/v2drkB8Fp7xwf/jZh7UzYrwOvNfL7Uckl2IydDlWB+lghz0WnVUxar0owX4PXmwdMW+3tWKp
KvRPoTDaRouKvKjOSq+qAMtPA81OJqEfwC4Q9DXIsDb697wgmGIryuAaNW8OdXsbe44a2a8I/J70
5jMGJluViQ16LzRR38VxEFrDUQLGBCttsjtxgyvZl7T8cSf2WYPjlFDpYulnVc5zyIqaE7+764tR
fodNGyoDdVKFm59G63vm7IZFX62Ul+t6U1L8B+zoF1M1qB9mcWk3enabcN8/MSObPktPbPaX3WVG
0EOccgygrTIysMoEo0OiQr9HbXys3hxcjjKLrdER1PeYW5e5cgu5JQVMVQaxmHZamjCTnYiu1Mzm
rPzLcCHMB1EcvamfxGmiYCf7OqxiIWqmh2kRo1pngCyJn8eRHS4nErrrPCyuF9lO/T1aXIn7TKCv
bPDVczaHmo5eUWNb1Hk0nSQtxI/WvPnMwTRgPD/mQxOx9hA/zX4nmBsHHTKx8ljmHfHX5qTMgpq0
vFzI4fOzhsmLX/WsfL0HR+4/ziLeoFL8zZ91g5Y8a7tOpgILkT02zOi7g/Djd+Afc8bwdanKTxIn
jFEwOwjF6eUp2k3/UQPzRIWb4OynmwUw0C4LzFokbGfBedNFZKiaX4plIn0Ph1Fz43xON+z7AIyG
CqUacOozM3KOHq9Epx/v6z1Z2Fm6F71MXMQ4REwIZKTJO5HFrzycb/MfApGF55JaUfD8K/6CyELz
hAxGTFQczhNQcigdLUnYf1aBgdlJAAia0w2xrhZwQptJnbWLY6tkwk80T3cfZAPf2IxUobB72olY
0+dmv/ne0GfcG9zPAYAlTz+ABFHg1S3s/AkPWozRELang0zJsgidh5O3JeXbJ2jRi1N+My4i1WPK
Z/CIWtyMoWPQH2v2R5wF3o+H4vk91hIx9zPm7jlkdg0IesOSv4TKx+TAdafamdA+yUov3yuMjAjT
ot/MMlYCCiaYGnDgZMh7TfFMlTainuZpCEgeXHlsnA+fmEpmGbbZUdP+RMZE6xo0b0l4eJ4oZYyc
xxqkLN4CpF/D7NndDdRNAkFURQQJve7iwAc+Pj+jwxfIpxgx29LGGqk+tvt3oyQxuI4ry0BDgR5d
7qvmaX0N/sBjxL8uhnAgT4cEFB/vgJmlvLArwc8TQTjKoW/m9DY7Rv8YUV4YLPo8IUCBr7jihneS
sCVTP76kgcFrYLpuGPppSjOQT2qezUgfdhlHglJk/1IkNhcGgF8eqbRxI0t6K/iW2LG4grRfMf63
WbIVB7M6jqJaR3sdVXdykyw90qVXWR1ZNiwkuXAw+ml2gGH13E3jzE3ALVPW1aZs0NLYfvM+n5NM
1W5E0xXqtiN4IxoCxEOLzohrEu7wculuLPZMEKrJBxtT1+y+XpamMiJ50EKFUZxzOA5jv8JYhGyj
d1EwNqiH36KtsTp93p/mg+wTtxv5X4cBZaqOu5jFmMeaRnEKQYP1/AR4hezPI1dm3AkKUkzL3AP4
GzW1qfn3+XoW2c2s5XTLxdUOmZrhQt4D5Jskz1zH9mFytdYEDy+mSbu+p4njNbnjOZvWHJj0Xtf7
mmg3SZs17k2FBHfknk4q0nzGi0T1ipEmvQcBEJZ3loCDRwdzLaPWoJz8OEPS5zbKifZdSM1uQaea
DGlKTVMPjIwd9aI5TtNz24CIBik9fbkMWDsuiAnalimuoZFst66fQ7o3NCAOeJW5gbhaLko07RUZ
g8iHzR6di+2Toq8vNt2/2D9LTXrNdFiiUKGSq2kQ2A/ame0GICv+NSgM1cwtwdjHPlK1Zfzl17tn
uYgFK9loo+Klp7AIaC07U8XWxzR0O9YFe4XvDFJ57fGXdchQMm2vm2HXuzcS952yzPkn/ZPjjJhJ
TlN1rvnQiAGSALMNGTXbABwbX7BshnFTA56/a1WEliemlz1cQkEcpKRw/ORcbzEIKXAoWuh+SL4C
jc9oVMWJg/DBanb0TOwyTjuITsEGNa52sEMgyAUMj02WH/mO+tp/zUv8uUZHGgD2u3KSgJjMxPjV
etZFZLbDvrkc4fRkpGcnV568oIC6m9CT3feLZjCRf6XEfuRNXFoB15UAn9XCCKWdI8G79tiA0H4T
144JjxdE5ErgI1o5fiLlt3TQpKrePUSyAq9wNi1IM1mDF17gdFHgCIceScb44D8O9ELtULRQaeOh
1yTV4gLCIYDs697yd61VQXtFULkPWaO0Ww6w32bmCTVIqHfeA5ph4ODUzMOcmZr2BPhOKVYSDuOg
ejw4FgHwwPYENxomnEH7mrG18JIaQu4da1jZO9TZeePU0svESf2qMbayRqmtN4NRrH1Wf9wf6t0c
GRL6jCBOKZZUg2vUaeiUJ1sKjkO6D24xdy06fYtYUh3u2n2Q2brX/DSCFiKzkVpQOpEI6sUyskbE
YQQa0PNNhb703KGQb8rXJRxjDATpwGBIrC63AZkzbxQvKRpk+cIVkFgjrg2o+lC4rQsinEiYccM3
7r92j2wnSZan/aVXGX+PQMPD/ejytutyWykEVru6eK9JYArJz1AnSppZMBabTpKSQ0W6OO73i65g
DS/1rk3OPMqjJ8MATlC24O7N4BOoFb8MC/GR9djGDLYAvMHhpHaUqCSfWPhJdBuelGNIKdA5W5QZ
9HeyOfY2ooSxcHmQ3MrMj3a9NDbkVwyrURhHaRB8Cxrf+waZPR/HMrQXdN9xPPLBTHrN5gBmOtcI
B0mPNImpj49B1haoxxsLSkAGBlwkK5MCuGbfqLr32+8QVFg35m0dSptrrTahadLqNt7C0OGK/GXZ
K39TDZTc3+6MLcLGle8Zx61lwo7r5gA0J0IlfymzsK65arJg0PENExmPByAKl241xC6SDDq2jkID
EPyoRH7GYhTuJPjQwlFRZDv5Smd49sdSwvdHZ9TTIkFdftEQDrr8x0JwQ2i35sEhRNXr1n7RHvVc
U0al2Q5yXBNOujsHg19w8fO40NOY4TFIjC79qtNBXJRPH5+wnqnHZJJ8W2HzQYejle6BSwcPbK+w
9o562LLryI5QJM2vFNs+ih5j2/3SwqQOoWsWhqLgpN7AH34cttAU28N6Gp/v6dkDQD9r2hdm1Mnk
ln9xMt+sqUdg3LXTjSwkRwod2DWMoTd6QpT9fB5oQQaRt1R3Yl8tBmrleoj9g7y9JfXSFTGVeLyc
ZaKWEhn7Du/fOzxXgVbxUwSib4EM6es0+1F8q8KxELH6MWnxtXR3Uwi08n+FCKxHQpY4ZLKWm7HH
vZTmCNOw89epHUP1C4hnWezHXUs1tOcorUttu9vaUtVZ233ZxkLmHrQ3WDKFgqPfdsu2wwqQIPQr
vo30bbX3JuvarcdQAZI+dUnlbBN5lxXfFrt381EiCkWVLaEg9rqcOYTKonahGkbC3AbOnaguL1Gp
JnC/CU8xDFowqRlK1olU7gKQY/oSvqkt6J1EOxB1LxVYfCqWUi3aTlBL9Sc4xckTGgu/vo2m1Bar
h7l7BC5rf70W/u6z9evxtTHkoo87mlgeni27EqVM/AOYxVUcEvXYMgfZYJfMAFsc8PPGP9TI48DN
w29S1y7ZCXWfiCxWRZFl6drtJHhy1pmB9wSuZ4BlIYvH61piZkwhmqs5RjO3rnl0sOPUVIPYkJ3H
R08nL9z14njxq+Ka//hHvtGbAjouAXUSCjJUzZahfkU0erSXzxHCiS9u1Ap6kbehO8Hf7pt0spSy
+pnERjPneH10FBqmN0vJyGs95+3su+50Hxnfi671iDwYGY3FEJu3Kb5cSCF8l5eXQ+jAqh23fUbs
RfXV3U6rjGc7m6WpzIG1bCvi3GbaAK3Xlk9wgb4c47o4P+Cj37nRFtdi/Kxd9twgp77SgW9dbSyz
a7a2DnGF9X/J/dGuKbvz9pKhxdEtJcG8EJfnZYvx598/38km8mc/8cYP4gj8S107ydomuc3kFOcs
QbIPErbZo8QsxRPGSjREQUYmNtk38oj1VWUxJ/kA07DRArpCUAhaTzCGQCm/Qwjz5xG9FovHJsRp
/baWSTatSxi5uR6mWblTIxCEhLgl01KaKE+ByjijgisZWnShFUBrHCDwCSyEi/fZpq6+fg2Mq599
MF4Kf8FlUnFfLdSPOPzdLxA7TG2guGxe4JNrjwHSF8sN1lULO8fYi+quZFEToktgNWcdEaSX38eC
RMa/URDGH8LnUd1a71XODzhLijXIWAc3urMU+3kQkq2AuQvqXwqN5/47XkQclae2K66lXNTq2zT9
vCMqbP6z87aXn2AhTbPZ6zyY9/VkSuY82LFxHqfG1WwOTnXYHb7IjZPaPj9lZ+LHf6tEfO9yHZvj
c2xXrm1pv3eOyO7/1kF3XY3bJsDyJX2/PG8bCIvSeVCJcNByuttJiRllrhdz2wR+itlPbwdtctXf
uO/L+9MKZuFQAzYRrFeSO2LInLsn4MjQNgIeoVxyWiJq3DuZgk4PBPwHTECETQgtZEF6hwu9byAP
8tgJ8f9aAMOz0UGA7/mFXDpvzrPrz6wnoTuOecIoBTf8Ry8bQHDmFI+rK6VzgK4IAhke3o18h4J2
vqoeD5YH08Z8ebduQsEK0HEr92sfC++BVVnDF11OsNIZzbemkVzoCzIgrb7RAxQN8swNnXiSk0eJ
vOMRJPDzojwxvDpG78Ny0MPVM7QHRGVNHscDvH8Eo56w/NnS1AxXg+4Wpc1YVM1NUkRk71Y4/yc9
slTqYZ3OXllf+DmKdNLTOWlo7FoK7vtMfE/7/duRWq6zHQZZxbRaVEedJZqbIUImBmghraFy+IwJ
xsauI/M4UKiB9hA6RBKsTXEcW0XWZMJEj7o9/i6SqynJCGKAJdcPigAdv1GtCyxLA4i+Ip5malKj
rz92WhHti545OlfdrlenHRqEHcALlq71LagJc3dVbdLOdcSAIiRHOamI+Z1qVdVD7hTCIb/YIUkd
7PrsYc5ngvbuC9CaWzf/xtmLsvbGUmusr/35eDW6QxY6KajoqLS85oAcvZar7+ArUh/UbRLUoBiV
RFvmXrgofKtrrbFwidMx3vZ4zfUKL1uRbcEsY/zdKyVP2v5OGpoc52As3CQ3Nbcl7qBMjNW5qczZ
JuOrWJp2s03OuZJlJdB2qSs3HiSuVCQaVQxZ0+1LBkm8L5DQ4XJt2o9XvQ0pWVa0RmHEJyD5v+MT
gF/MTHOdFjcX78oxD5NU2zPzsY+jevhVwtTlyAdW1CxGBNz+usNA5+mLHJLBGeN1mIBPEMM52Uk3
wzw0zQdmv9JT3IDGfvUsz5RnD4dCIcVbvjeMpfzYFdCohZOQe9SBPVWwnXv0xAtaqnzq356wRV0U
8/NQeTUGohNoc2rzYRvgeIqbVs2RTsC/OE7qmmkKpnPmf+NX8mO5MhVBShFdUI9/Sv8/7n2OxSwj
VSa5eGdeabpbSHcJBTk0JqviiDjsssxezTs4Wwdm8lqfntRYuyrf2OuBPoW832YuzVpK9UgoIjWX
CtY8FBtBmglAoYYp6uIJaLC+Jrk/uG+N51qo9GR4+RjsCnmORxclc4W0VdqmBJ8uGTZWQ6AUf/p0
lmKCv5HxSEljbeOx/bWAeemzfBDjZD/yjS0T4gk5u1MaQbMSsBAgoLMpPHvbC8h1byPIkhhrS9KS
waxFcWp9Mjz+j4BjI7c4rnSFjqsH3gCEKt9eQ98ubXqWjVlYexoHYNgf90FmIhhPYOclxCEJ6AMW
HoGkmjUsmZQiAUFlZil1OtLHnaJM8Ccn/0PbV1CGUZ6zmGnQfSXkzfLhCfJrnlTtRFTuXeU77jWW
3MvWAW61whbfn4Jcz+PUVio4yTETH7ugaDmRYCHJUVCP8NN2kKXR7nHJByS5Hwe3O1KmS+EeIcDO
XUiHzTNNNJnGM5n6aOuHbiOuG6obPreN0OD7QOSgMFZvSapJ+AhBGpF6O1EYfF2wgSWMVGM8Jwi8
kSIj1FLOwrQrida/y40WdFvM7hy/dtjNxtcR6a6W3IWA1hF7Po86qteFmONSv/wsBcs3VMmqWope
FMxPFIkMXJo2uLVu/9/MMSzXvscB2qqJeyLddxkGL1j+dROiiJ7ZxxnOOpE8uEB8vhLirsdpjySv
BToOCKoS9Di2VzIIFN3xtJplx75udwmDMDgNpSkDGy8BknwBtjyXrthM/SrNne8v5D40jOOe5pGa
pL3K1/pKuQs2SqwgAGnRezsIsg2iIPv1/mvnd844FO5OKUjzyFHQjeOof6uWrw9/oksUtgLGlou0
EO/VThOK8IAQpfUNHZPfGlU+QKXDQyEqj4SWUt0nBtRqUsqeFdfq7QbSRGSXYFlldDzluk0rhJ6s
5sST8LLPxEIcgDZelHUopkooT7eglAakBnVppZFrgstOmhUQNtbEunCMiTPOCatpnhT3ktJsbbTa
t1ZjVhVpv26mh76v/5Nea/zgjpDqxqPo83ajlHvvcDqbhEPi2elzADOSSxlqOuySQeW0kk5B4vID
bITssW7YYM1raE8LMUNrUVM+LhA1m1wema3PbldPeaYLecESlMs09yNS/PxPh0IUJPDoYQSfnuTH
pBqR+c/8V07OdWVciV+jrtt1JgKlVlEMl28uzjgkkU31jZogj+mmjg2WfgdGlE5N5vzVbhjeYUDU
sN3TSO94ZEiN2IqsEdQ9kcmvtKL2TlJeBVu1Ln4OJ0qb0Xk58BzLCbRC0vFwV204EulezhyJ30Xc
4gQISveGHJ9VC6/W658SR8D0VLD3S8ulUjpg9E63K5BssIpPWf/usH0yCwGPKCzlXemUq7MN9BpS
5IrlrjO5S4Ujzt2OsMN5Pocswf77EDDkMtJQ/Y0pFS16/sACSNz7+vtFNxN4K9n+MlNLjzEEXlg3
7EnjiKvJ+xrj9Ugk1iI3ceB7wMGtt4kYYa4FVPzvbprhoSW8G6/PyCTSMxvUPEDsI4BfU9iAbxVv
qimTyG1dWNrVjUq1ow7e9YSKLVzgYuvS0E0L7pr+wlmwJp6tZvKxcUX7hYS7t4ZTfu8ied6FlRut
QlxGXwNOFejW1gq2BH5zhIdM1y6Tp58u7io7C42I5Ci338ALrIAJgNqQWoQHlbpCcWzNSVSW9haO
WO3d8ZJSATGCCkYSdSY3VI0jdTNpQnKL2NrErotQXRdNDassIFxsTCr4tnCzD8j627Qa9xwgqH7c
3pjew2SiLtf8jpSSfxPARC3nx0c26Pvc6W2B5RfQ7JS5I/DZokboiGsE1HSKJw/qN5xLvl3N6Dzb
jRtUJFLm0gfk+MD8/F5ejEeD77FyfcfiY+sYpPnwhZYrb7LX08FBj38TE1SiSNs+PZlaDKmtOkfU
IjG8MytuxIP/p8gVsWU6Oa/59LtHyP+ZZdyAAyUxzOE4jYFI
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_AXI_TO_DRP is
  port (
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \drpdi_in_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    drpen_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC;
    RESET : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    DRPRDY_OUT : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_AXI_TO_DRP;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_AXI_TO_DRP is
  signal \FSM_onehot_AXI_STATE[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_reg_n_0_[3]\ : STD_LOGIC;
  signal drpaddr_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \drpaddr_in[9]_i_2_n_0\ : STD_LOGIC;
  signal drpdi_in : STD_LOGIC;
  signal drpdo_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^drpen_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal drpen_in_i_1_n_0 : STD_LOGIC;
  signal \^drprdy_out\ : STD_LOGIC;
  signal \^drpwe_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal drpwe_in_i_1_n_0 : STD_LOGIC;
  signal in10 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal in9 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_0_in4_in : STD_LOGIC;
  signal rd_req : STD_LOGIC;
  signal rd_req0 : STD_LOGIC;
  signal rd_req_i_1_n_0 : STD_LOGIC;
  signal \ready_det__1\ : STD_LOGIC;
  signal ready_det_r_reg_n_0 : STD_LOGIC;
  signal \^reset\ : STD_LOGIC;
  signal s_axi_arvalid_1 : STD_LOGIC;
  signal s_axi_awready_i_1_n_0 : STD_LOGIC;
  signal s_axi_awready_reg_n_0 : STD_LOGIC;
  signal s_axi_bvalid_2 : STD_LOGIC;
  signal s_axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal s_axi_rdata0 : STD_LOGIC;
  signal s_axi_rvalid_3 : STD_LOGIC;
  signal s_axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[9]\ : STD_LOGIC;
  signal s_axi_wready_0 : STD_LOGIC;
  signal tx_done : STD_LOGIC;
  signal tx_done_i_1_n_0 : STD_LOGIC;
  signal tx_done_r : STD_LOGIC;
  signal u_rst_sync_RESET_n_1 : STD_LOGIC;
  signal u_rst_sync_RESET_n_3 : STD_LOGIC;
  signal wr_req : STD_LOGIC;
  signal wr_req0 : STD_LOGIC;
  signal wr_req_i_1_n_0 : STD_LOGIC;
  signal wr_req_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE[4]_i_1\ : label is "soft_lutpair166";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_reg[0]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_reg[1]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_reg[2]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_reg[3]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_reg[4]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute SOFT_HLUTNM of \drpaddr_in[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \drpaddr_in[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \drpaddr_in[2]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \drpaddr_in[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \drpaddr_in[4]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \drpaddr_in[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \drpaddr_in[6]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \drpaddr_in[7]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \drpaddr_in[8]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \drpaddr_in[9]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of s_axi_awready_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of s_axi_bvalid_INST_0 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of s_axi_bvalid_i_1 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of s_axi_rvalid_INST_0 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of s_axi_rvalid_i_1 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of wr_req_i_1 : label is "soft_lutpair167";
begin
  drpen_in(0) <= \^drpen_in\(0);
  drpwe_in(0) <= \^drpwe_in\(0);
\FSM_onehot_AXI_STATE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => wr_req,
      I3 => tx_done_r,
      I4 => tx_done,
      I5 => p_0_in4_in,
      O => \FSM_onehot_AXI_STATE[0]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      I1 => p_0_in4_in,
      I2 => tx_done,
      I3 => tx_done_r,
      I4 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      O => \FSM_onehot_AXI_STATE[1]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_req,
      I1 => s_axi_arvalid,
      O => \FSM_onehot_AXI_STATE[2]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wready_0,
      I1 => s_axi_wvalid,
      O => \FSM_onehot_AXI_STATE[3]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => wr_req,
      I3 => s_axi_wvalid,
      I4 => s_axi_wready_0,
      O => \FSM_onehot_AXI_STATE[4]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE[0]_i_1_n_0\,
      Q => wr_req,
      S => \^reset\
    );
\FSM_onehot_AXI_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE[1]_i_1_n_0\,
      Q => p_0_in4_in,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE[2]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE[3]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \FSM_onehot_AXI_STATE[4]_i_1_n_0\,
      Q => s_axi_wready_0,
      R => \^reset\
    );
\drpaddr_in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(0),
      I1 => s_axi_wready_0,
      I2 => in10(0),
      O => drpaddr_in(0)
    );
\drpaddr_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(1),
      I1 => s_axi_wready_0,
      I2 => in10(1),
      O => drpaddr_in(1)
    );
\drpaddr_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(2),
      I1 => s_axi_wready_0,
      I2 => in10(2),
      O => drpaddr_in(2)
    );
\drpaddr_in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(3),
      I1 => s_axi_wready_0,
      I2 => in10(3),
      O => drpaddr_in(3)
    );
\drpaddr_in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(4),
      I1 => s_axi_wready_0,
      I2 => in10(4),
      O => drpaddr_in(4)
    );
\drpaddr_in[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(5),
      I1 => s_axi_wready_0,
      I2 => in10(5),
      O => drpaddr_in(5)
    );
\drpaddr_in[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(6),
      I1 => s_axi_wready_0,
      I2 => in10(6),
      O => drpaddr_in(6)
    );
\drpaddr_in[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(7),
      I1 => s_axi_wready_0,
      I2 => in10(7),
      O => drpaddr_in(7)
    );
\drpaddr_in[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(8),
      I1 => s_axi_wready_0,
      I2 => in10(8),
      O => drpaddr_in(8)
    );
\drpaddr_in[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I1 => s_axi_wready_0,
      O => \drpaddr_in[9]_i_2_n_0\
    );
\drpaddr_in[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(9),
      I1 => s_axi_wready_0,
      I2 => in10(9),
      O => drpaddr_in(9)
    );
\drpaddr_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in(0),
      Q => Q(0),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in(1),
      Q => Q(1),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in(2),
      Q => Q(2),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in(3),
      Q => Q(3),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in(4),
      Q => Q(4),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in(5),
      Q => Q(5),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in(6),
      Q => Q(6),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in(7),
      Q => Q(7),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in(8),
      Q => Q(8),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => \drpaddr_in[9]_i_2_n_0\,
      D => drpaddr_in(9),
      Q => Q(9),
      R => u_rst_sync_RESET_n_1
    );
\drpdi_in[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      I1 => s_axi_wready_0,
      O => drpdi_in
    );
\drpdi_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[0]\,
      Q => \drpdi_in_reg[15]_0\(0),
      R => \^reset\
    );
\drpdi_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[10]\,
      Q => \drpdi_in_reg[15]_0\(10),
      R => \^reset\
    );
\drpdi_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[11]\,
      Q => \drpdi_in_reg[15]_0\(11),
      R => \^reset\
    );
\drpdi_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[12]\,
      Q => \drpdi_in_reg[15]_0\(12),
      R => \^reset\
    );
\drpdi_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[13]\,
      Q => \drpdi_in_reg[15]_0\(13),
      R => \^reset\
    );
\drpdi_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[14]\,
      Q => \drpdi_in_reg[15]_0\(14),
      R => \^reset\
    );
\drpdi_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[15]\,
      Q => \drpdi_in_reg[15]_0\(15),
      R => \^reset\
    );
\drpdi_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[1]\,
      Q => \drpdi_in_reg[15]_0\(1),
      R => \^reset\
    );
\drpdi_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[2]\,
      Q => \drpdi_in_reg[15]_0\(2),
      R => \^reset\
    );
\drpdi_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[3]\,
      Q => \drpdi_in_reg[15]_0\(3),
      R => \^reset\
    );
\drpdi_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[4]\,
      Q => \drpdi_in_reg[15]_0\(4),
      R => \^reset\
    );
\drpdi_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[5]\,
      Q => \drpdi_in_reg[15]_0\(5),
      R => \^reset\
    );
\drpdi_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[6]\,
      Q => \drpdi_in_reg[15]_0\(6),
      R => \^reset\
    );
\drpdi_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[7]\,
      Q => \drpdi_in_reg[15]_0\(7),
      R => \^reset\
    );
\drpdi_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[8]\,
      Q => \drpdi_in_reg[15]_0\(8),
      R => \^reset\
    );
\drpdi_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => drpdi_in,
      D => \s_axi_wdata_reg_n_0_[9]\,
      Q => \drpdi_in_reg[15]_0\(9),
      R => \^reset\
    );
\drpdo_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(0),
      Q => drpdo_out(0),
      R => \^reset\
    );
\drpdo_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(10),
      Q => drpdo_out(10),
      R => \^reset\
    );
\drpdo_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(11),
      Q => drpdo_out(11),
      R => \^reset\
    );
\drpdo_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(12),
      Q => drpdo_out(12),
      R => \^reset\
    );
\drpdo_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(13),
      Q => drpdo_out(13),
      R => \^reset\
    );
\drpdo_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(14),
      Q => drpdo_out(14),
      R => \^reset\
    );
\drpdo_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(15),
      Q => drpdo_out(15),
      R => \^reset\
    );
\drpdo_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(1),
      Q => drpdo_out(1),
      R => \^reset\
    );
\drpdo_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(2),
      Q => drpdo_out(2),
      R => \^reset\
    );
\drpdo_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(3),
      Q => drpdo_out(3),
      R => \^reset\
    );
\drpdo_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(4),
      Q => drpdo_out(4),
      R => \^reset\
    );
\drpdo_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(5),
      Q => drpdo_out(5),
      R => \^reset\
    );
\drpdo_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(6),
      Q => drpdo_out(6),
      R => \^reset\
    );
\drpdo_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(7),
      Q => drpdo_out(7),
      R => \^reset\
    );
\drpdo_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(8),
      Q => drpdo_out(8),
      R => \^reset\
    );
\drpdo_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => D(9),
      Q => drpdo_out(9),
      R => \^reset\
    );
drpen_in_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFFFFAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I1 => s_axi_wready_0,
      I2 => tx_done,
      I3 => p_0_in4_in,
      I4 => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      I5 => \^drpen_in\(0),
      O => drpen_in_i_1_n_0
    );
drpen_in_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpen_in_i_1_n_0,
      Q => \^drpen_in\(0),
      R => \^reset\
    );
drprdy_out_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => DRPRDY_OUT,
      Q => \^drprdy_out\,
      R => \^reset\
    );
drpwe_in_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      I1 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I2 => s_axi_wready_0,
      I3 => p_0_in4_in,
      I4 => tx_done,
      I5 => \^drpwe_in\(0),
      O => drpwe_in_i_1_n_0
    );
drpwe_in_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => drpwe_in_i_1_n_0,
      Q => \^drpwe_in\(0),
      R => \^reset\
    );
rd_req_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rd_req0,
      I1 => wr_req,
      I2 => rd_req,
      O => rd_req_i_1_n_0
    );
rd_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101000000000000"
    )
        port map (
      I0 => s_axi_wready_0,
      I1 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I2 => s_axi_awvalid,
      I3 => s_axi_arvalid_1,
      I4 => s_axi_awready_reg_n_0,
      I5 => s_axi_arvalid,
      O => rd_req0
    );
rd_req_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => rd_req_i_1_n_0,
      Q => rd_req,
      R => \^reset\
    );
ready_det_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_axi_rready,
      I1 => rd_req,
      I2 => s_axi_bready,
      I3 => wr_req_reg_n_0,
      I4 => ready_det_r_reg_n_0,
      O => \ready_det__1\
    );
ready_det_r_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_RESET_n_3,
      Q => ready_det_r_reg_n_0,
      R => '0'
    );
\s_axi_araddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(8),
      Q => in10(8),
      R => \^reset\
    );
\s_axi_araddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(9),
      Q => in10(9),
      R => \^reset\
    );
\s_axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(0),
      Q => in10(0),
      R => \^reset\
    );
\s_axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(1),
      Q => in10(1),
      R => \^reset\
    );
\s_axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(2),
      Q => in10(2),
      R => \^reset\
    );
\s_axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(3),
      Q => in10(3),
      R => \^reset\
    );
\s_axi_araddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(4),
      Q => in10(4),
      R => \^reset\
    );
\s_axi_araddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(5),
      Q => in10(5),
      R => \^reset\
    );
\s_axi_araddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(6),
      Q => in10(6),
      R => \^reset\
    );
\s_axi_araddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_arvalid,
      D => s_axi_araddr(7),
      Q => in10(7),
      R => \^reset\
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000080AA"
    )
        port map (
      I0 => s_axi_awready_reg_n_0,
      I1 => s_axi_arvalid,
      I2 => s_axi_arvalid_1,
      I3 => s_axi_awvalid,
      I4 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I5 => s_axi_wready_0,
      O => s_axi_arready
    );
s_axi_arvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_arvalid,
      Q => s_axi_arvalid_1,
      R => \^reset\
    );
\s_axi_awaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(8),
      Q => in9(8),
      R => \^reset\
    );
\s_axi_awaddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(9),
      Q => in9(9),
      R => \^reset\
    );
\s_axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(0),
      Q => in9(0),
      R => \^reset\
    );
\s_axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(1),
      Q => in9(1),
      R => \^reset\
    );
\s_axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(2),
      Q => in9(2),
      R => \^reset\
    );
\s_axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(3),
      Q => in9(3),
      R => \^reset\
    );
\s_axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(4),
      Q => in9(4),
      R => \^reset\
    );
\s_axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(5),
      Q => in9(5),
      R => \^reset\
    );
\s_axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(6),
      Q => in9(6),
      R => \^reset\
    );
\s_axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(7),
      Q => in9(7),
      R => \^reset\
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_awready_reg_n_0,
      I1 => s_axi_arvalid_1,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I4 => s_axi_wready_0,
      O => s_axi_awready
    );
s_axi_awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F111"
    )
        port map (
      I0 => wr_req_reg_n_0,
      I1 => rd_req,
      I2 => wr_req,
      I3 => s_axi_awready_reg_n_0,
      O => s_axi_awready_i_1_n_0
    );
s_axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_awready_i_1_n_0,
      Q => s_axi_awready_reg_n_0,
      R => \^reset\
    );
s_axi_bvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_bvalid_2,
      I1 => tx_done,
      I2 => tx_done_r,
      O => s_axi_bvalid
    );
s_axi_bvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_r,
      I1 => tx_done,
      I2 => s_axi_bvalid_2,
      I3 => wr_req_reg_n_0,
      I4 => \^drprdy_out\,
      O => s_axi_bvalid_i_1_n_0
    );
s_axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_bvalid_i_1_n_0,
      Q => s_axi_bvalid_2,
      R => \^reset\
    );
\s_axi_rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_rvalid_3,
      I1 => \^drprdy_out\,
      O => s_axi_rdata0
    );
\s_axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(0),
      Q => s_axi_rdata(0),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(10),
      Q => s_axi_rdata(10),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(11),
      Q => s_axi_rdata(11),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(12),
      Q => s_axi_rdata(12),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(13),
      Q => s_axi_rdata(13),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(14),
      Q => s_axi_rdata(14),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(15),
      Q => s_axi_rdata(15),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(1),
      Q => s_axi_rdata(1),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(2),
      Q => s_axi_rdata(2),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(3),
      Q => s_axi_rdata(3),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(4),
      Q => s_axi_rdata(4),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(5),
      Q => s_axi_rdata(5),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(6),
      Q => s_axi_rdata(6),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(7),
      Q => s_axi_rdata(7),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(8),
      Q => s_axi_rdata(8),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_rdata0,
      D => drpdo_out(9),
      Q => s_axi_rdata(9),
      R => p_0_in(15)
    );
s_axi_rvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_rvalid_3,
      I1 => tx_done,
      I2 => tx_done_r,
      O => s_axi_rvalid
    );
s_axi_rvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_r,
      I1 => tx_done,
      I2 => s_axi_rvalid_3,
      I3 => rd_req,
      I4 => \^drprdy_out\,
      O => s_axi_rvalid_i_1_n_0
    );
s_axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_rvalid_i_1_n_0,
      Q => s_axi_rvalid_3,
      R => \^reset\
    );
\s_axi_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(0),
      Q => \s_axi_wdata_reg_n_0_[0]\,
      R => \^reset\
    );
\s_axi_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(10),
      Q => \s_axi_wdata_reg_n_0_[10]\,
      R => \^reset\
    );
\s_axi_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(11),
      Q => \s_axi_wdata_reg_n_0_[11]\,
      R => \^reset\
    );
\s_axi_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(12),
      Q => \s_axi_wdata_reg_n_0_[12]\,
      R => \^reset\
    );
\s_axi_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(13),
      Q => \s_axi_wdata_reg_n_0_[13]\,
      R => \^reset\
    );
\s_axi_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(14),
      Q => \s_axi_wdata_reg_n_0_[14]\,
      R => \^reset\
    );
\s_axi_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(15),
      Q => \s_axi_wdata_reg_n_0_[15]\,
      R => \^reset\
    );
\s_axi_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(1),
      Q => \s_axi_wdata_reg_n_0_[1]\,
      R => \^reset\
    );
\s_axi_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(2),
      Q => \s_axi_wdata_reg_n_0_[2]\,
      R => \^reset\
    );
\s_axi_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(3),
      Q => \s_axi_wdata_reg_n_0_[3]\,
      R => \^reset\
    );
\s_axi_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(4),
      Q => \s_axi_wdata_reg_n_0_[4]\,
      R => \^reset\
    );
\s_axi_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(5),
      Q => \s_axi_wdata_reg_n_0_[5]\,
      R => \^reset\
    );
\s_axi_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(6),
      Q => \s_axi_wdata_reg_n_0_[6]\,
      R => \^reset\
    );
\s_axi_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(7),
      Q => \s_axi_wdata_reg_n_0_[7]\,
      R => \^reset\
    );
\s_axi_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(8),
      Q => \s_axi_wdata_reg_n_0_[8]\,
      R => \^reset\
    );
\s_axi_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => s_axi_wvalid,
      D => s_axi_wdata(9),
      Q => \s_axi_wdata_reg_n_0_[9]\,
      R => \^reset\
    );
s_axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_axi_wready_0,
      Q => s_axi_wready,
      R => \^reset\
    );
tx_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^drprdy_out\,
      I1 => \ready_det__1\,
      I2 => tx_done,
      O => tx_done_i_1_n_0
    );
tx_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => tx_done,
      Q => tx_done_r,
      R => '0'
    );
tx_done_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => tx_done_i_1_n_0,
      Q => tx_done,
      R => \^reset\
    );
u_rst_sync_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_5
     port map (
      Q(4) => s_axi_wready_0,
      Q(3) => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      Q(2) => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      Q(1) => p_0_in4_in,
      Q(0) => wr_req,
      RESET => RESET,
      SR(0) => u_rst_sync_RESET_n_1,
      drprdy_out => \^drprdy_out\,
      init_clk => init_clk,
      \ready_det__1\ => \ready_det__1\,
      ready_det_r_reg => ready_det_r_reg_n_0,
      \^reset\ => \^reset\,
      \s_axi_rdata_reg[0]\ => s_axi_rvalid_3,
      stg5_reg_0(0) => p_0_in(15),
      stg5_reg_1 => u_rst_sync_RESET_n_3,
      tx_done => tx_done,
      tx_done_r => tx_done_r
    );
wr_req_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => wr_req0,
      I1 => wr_req,
      I2 => wr_req_reg_n_0,
      O => wr_req_i_1_n_0
    );
wr_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_wready_0,
      I1 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I2 => s_axi_arvalid,
      I3 => s_axi_arvalid_1,
      I4 => s_axi_awready_reg_n_0,
      I5 => s_axi_awvalid,
      O => wr_req0
    );
wr_req_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => wr_req_i_1_n_0,
      Q => wr_req_reg_n_0,
      R => \^reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_GLOBAL_LOGIC is
  port (
    reset_lanes_i : out STD_LOGIC;
    gen_na_idles_i : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg : out STD_LOGIC;
    channel_up_tx_if : out STD_LOGIC;
    gen_ch_bond_i : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg : out STD_LOGIC;
    R0 : out STD_LOGIC;
    reset_crc_block : out STD_LOGIC;
    rx_sep_c : out STD_LOGIC;
    SR : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg_0 : out STD_LOGIC;
    reset_lanes_c : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wait_for_lane_up_r0 : in STD_LOGIC;
    remote_ready_i : in STD_LOGIC;
    got_idles_i : in STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_0 : in STD_LOGIC;
    hard_err_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC;
    datavalid_in_r : in STD_LOGIC;
    s_axi_tx_tready_ds_crc_i : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_sep_i : in STD_LOGIC;
    gen_sep7_i : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_GLOBAL_LOGIC;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_GLOBAL_LOGIC is
  signal \^channel_up_tx_if\ : STD_LOGIC;
  signal \^gen_na_idles_i\ : STD_LOGIC;
  signal \^p_5_in\ : STD_LOGIC;
begin
  channel_up_tx_if <= \^channel_up_tx_if\;
  gen_na_idles_i <= \^gen_na_idles_i\;
  p_5_in <= \^p_5_in\;
channel_bond_gen_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_BOND_GEN
     port map (
      SR(0) => \^gen_na_idles_i\,
      datavalid_in_r => datavalid_in_r,
      \free_count_r_reg[4]_0\ => CHANNEL_UP_RX_IF_reg_0,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_ch_bond_int_reg_0 => \^channel_up_tx_if\,
      p_5_in => \^p_5_in\,
      user_clk => user_clk
    );
channel_err_detect_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_ERR_DETECT
     port map (
      hard_err => hard_err,
      hard_err_i => hard_err_i,
      user_clk => user_clk
    );
channel_init_sm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_INIT_SM
     port map (
      CHANNEL_UP_RX_IF_reg_0 => CHANNEL_UP_RX_IF_reg,
      CHANNEL_UP_RX_IF_reg_1 => SR,
      CHANNEL_UP_RX_IF_reg_2 => CHANNEL_UP_RX_IF_reg_0,
      CHANNEL_UP_TX_IF_reg_0 => \^channel_up_tx_if\,
      CHANNEL_UP_TX_IF_reg_1 => CHANNEL_UP_TX_IF_reg,
      CHANNEL_UP_TX_IF_reg_2 => CHANNEL_UP_TX_IF_reg_0,
      D(0) => D(0),
      R0 => R0,
      SR(0) => \^gen_na_idles_i\,
      gen_sep7_i => gen_sep7_i,
      gen_sep_i => gen_sep_i,
      got_idles_i => got_idles_i,
      p_5_in => \^p_5_in\,
      remote_ready_i => remote_ready_i,
      reset_crc_block => reset_crc_block,
      reset_lanes_c => reset_lanes_c,
      reset_lanes_i => reset_lanes_i,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      rx_sep_c => rx_sep_c,
      s_axi_tx_tready_ds_crc_i => s_axi_tx_tready_ds_crc_i,
      user_clk => user_clk,
      wait_for_lane_up_r0 => wait_for_lane_up_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_LANE_INIT_SM is
  port (
    lane_up_flop_i_0 : out STD_LOGIC;
    rst_r_reg_0 : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rx_polarity_r_reg_0 : out STD_LOGIC;
    in0 : out STD_LOGIC;
    reset_lanes_c : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    check_polarity_r_reg_0 : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_LANE_INIT_SM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_LANE_INIT_SM is
  signal align_r : STD_LOGIC;
  signal align_r_i_2_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal check_polarity_r_i_1_n_0 : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal \counter1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \^in0\ : STD_LOGIC;
  signal \^lane_up_flop_i_0\ : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal \next_begin_c_inferred__1/i__n_0\ : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal polarity_r : STD_LOGIC;
  signal polarity_r_i_2_n_0 : STD_LOGIC;
  signal prev_rx_polarity_r : STD_LOGIC;
  signal prev_rx_polarity_r_i_1_n_0 : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal rst_r_i_2_n_0 : STD_LOGIC;
  signal \^rst_r_reg_0\ : STD_LOGIC;
  signal rx_polarity_dlyd_i : STD_LOGIC;
  signal \^rx_polarity_r_reg_0\ : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_1 : STD_LOGIC;
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of check_polarity_r_i_1 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1\ : label is "soft_lutpair153";
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of lane_up_flop_i : label is "VCC:CE";
  attribute SOFT_HLUTNM of \next_begin_c_inferred__1/i_\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of polarity_r_i_2 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of rst_r_i_2 : label is "soft_lutpair151";
begin
  in0 <= \^in0\;
  lane_up_flop_i_0 <= \^lane_up_flop_i_0\;
  rst_r_reg_0 <= \^rst_r_reg_0\;
  rx_polarity_r_reg_0 <= \^rx_polarity_r_reg_0\;
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ready_r,
      Q => enable_err_detect_i,
      R => '0'
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => user_clk,
      D => polarity_r,
      Q => rx_polarity_dlyd_i,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
align_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => align_r_i_2_n_0,
      I1 => polarity_r,
      I2 => ready_r,
      O => next_align_c
    );
align_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C000A0000"
    )
        port map (
      I0 => count_8d_done_r,
      I1 => rx_lossofsync_i,
      I2 => reset_lanes_i,
      I3 => begin_r,
      I4 => \^rst_r_reg_0\,
      I5 => align_r,
      O => align_r_i_2_n_0
    );
align_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_align_c,
      Q => align_r,
      R => ready_r_reg0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => ready_r_reg0
    );
check_polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => polarity_r,
      I1 => rx_polarity_dlyd_i,
      I2 => \^in0\,
      O => check_polarity_r_i_1_n_0
    );
check_polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => check_polarity_r_i_1_n_0,
      Q => \^in0\,
      R => check_polarity_r_reg_0
    );
\counter1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[2]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[1]\,
      I3 => count_8d_done_r,
      O => p_0_in(3)
    );
\counter1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      I1 => \counter1_r_reg_n_0_[2]\,
      I2 => \counter1_r_reg_n_0_[1]\,
      O => p_0_in(2)
    );
\counter1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      I1 => \counter1_r_reg_n_0_[2]\,
      O => p_0_in(1)
    );
\counter1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(2),
      Q => \counter1_r_reg_n_0_[1]\,
      R => reset_count_r
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(1),
      Q => \counter1_r_reg_n_0_[2]\,
      R => reset_count_r
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \counter1_r_reg_n_0_[3]\,
      S => reset_count_r
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => ready_r,
      Q => \^lane_up_flop_i_0\,
      R => check_polarity_r_reg_0
    );
\next_begin_c_inferred__1/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => ready_r,
      I1 => polarity_r,
      I2 => align_r,
      I3 => \^rst_r_reg_0\,
      I4 => begin_r,
      O => \next_begin_c_inferred__1/i__n_0\
    );
polarity_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => reset_lanes_i,
      I1 => begin_r,
      I2 => \^rst_r_reg_0\,
      I3 => ready_r,
      I4 => polarity_r_i_2_n_0,
      O => next_polarity_c
    );
polarity_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => rx_lossofsync_i,
      I1 => polarity_r,
      I2 => align_r,
      I3 => rx_polarity_dlyd_i,
      O => polarity_r_i_2_n_0
    );
polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r_reg0
    );
prev_rx_polarity_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^rx_polarity_r_reg_0\,
      I1 => polarity_r,
      I2 => \^rst_r_reg_0\,
      I3 => rx_polarity_dlyd_i,
      I4 => prev_rx_polarity_r,
      O => prev_rx_polarity_r_i_1_n_0
    );
prev_rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => prev_rx_polarity_r_i_1_n_0,
      Q => prev_rx_polarity_r,
      R => check_polarity_r_reg_0
    );
ready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => ready_r_reg0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
reset_lanes_flop_0_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \^lane_up_flop_i_0\,
      I1 => gen_na_idles_i,
      I2 => check_polarity_r_reg_0,
      O => reset_lanes_c
    );
rst_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006626"
    )
        port map (
      I0 => begin_r,
      I1 => \^rst_r_reg_0\,
      I2 => count_8d_done_r,
      I3 => reset_lanes_i,
      I4 => rst_r_i_2_n_0,
      O => next_rst_c
    );
rst_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => polarity_r,
      I1 => ready_r,
      I2 => align_r,
      O => rst_r_i_2_n_0
    );
rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_rst_c,
      Q => \^rst_r_reg_0\,
      R => ready_r_reg0
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_1,
      Q => \^rx_polarity_r_reg_0\,
      R => '0'
    );
u_cdc_rxlossofsync_in: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync
     port map (
      align_r => align_r,
      begin_r => begin_r,
      begin_r_reg => \next_begin_c_inferred__1/i__n_0\,
      next_begin_c => next_begin_c,
      next_ready_c => next_ready_c,
      polarity_r => polarity_r,
      prev_rx_polarity_r => prev_rx_polarity_r,
      ready_r => ready_r,
      ready_r_reg => \^rst_r_reg_0\,
      reset_lanes_i => reset_lanes_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_polarity_dlyd_i => rx_polarity_dlyd_i,
      rx_polarity_r_reg => u_cdc_rxlossofsync_in_n_1,
      rx_polarity_r_reg_0 => \^rx_polarity_r_reg_0\,
      rx_polarity_r_reg_1 => check_polarity_r_reg_0,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 => s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RESET_LOGIC is
  port (
    SYSTEM_RESET_reg_0 : out STD_LOGIC;
    SYSTEM_RESET_reg_1 : out STD_LOGIC;
    ready_r_reg0 : out STD_LOGIC;
    reset_count_r0 : out STD_LOGIC;
    wait_for_lane_up_r0 : out STD_LOGIC;
    reset_crc_block : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg : in STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    power_down : in STD_LOGIC;
    sysreset_to_core_sync : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    hard_err_i : in STD_LOGIC;
    tx_reset_i : in STD_LOGIC;
    lane_up : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RESET_LOGIC;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RESET_LOGIC is
  signal SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal \^system_reset_reg_0\ : STD_LOGIC;
  signal fsm_resetdone_sync : STD_LOGIC;
  signal link_reset_sync : STD_LOGIC;
  signal power_down_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of new_pkt_r_i_1 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of ready_r_i_1 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of wait_for_lane_up_r_i_1 : label is "soft_lutpair174";
begin
  SYSTEM_RESET_reg_0 <= \^system_reset_reg_0\;
SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => link_reset_sync,
      I1 => sysreset_to_core_sync,
      I2 => fsm_resetdone_sync,
      I3 => power_down_sync,
      O => SYSTEM_RESET0_n_0
    );
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => SYSTEM_RESET0_n_0,
      Q => \^system_reset_reg_0\,
      R => '0'
    );
new_pkt_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => channel_up_tx_if,
      O => reset_crc_block
    );
ready_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => hard_err_i,
      O => ready_r_reg0
    );
reset_count_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => tx_reset_i,
      O => reset_count_r0
    );
\s_axi_tx_tdata_ds[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => channel_up_tx_if,
      O => SYSTEM_RESET_reg_1
    );
u_link_rst_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_2
     port map (
      link_reset_sync => link_reset_sync,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => stg1_aurora_64b66b_0_cdc_to_reg_0,
      user_clk => user_clk
    );
u_pd_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_3
     port map (
      power_down => power_down,
      power_down_sync => power_down_sync,
      user_clk => user_clk
    );
u_rst_done_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_4
     port map (
      fsm_resetdone_sync => fsm_resetdone_sync,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => stg1_aurora_64b66b_0_cdc_to_reg,
      user_clk => user_clk
    );
wait_for_lane_up_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => lane_up,
      O => wait_for_lane_up_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RX_LL is
  port (
    m_axi_rx_tvalid_ds_crc_i : out STD_LOGIC;
    m_axi_rx_tlast_ds_crc_i : out STD_LOGIC;
    m_axi_rx_tlast_reg : out STD_LOGIC;
    crc_c : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sof_eof_c : out STD_LOGIC;
    p_44_in : out STD_LOGIC;
    tkeep_out0 : out STD_LOGIC;
    sof_ds_c : out STD_LOGIC;
    \m_axi_rx_tkeep_reg[4]\ : out STD_LOGIC;
    \m_axi_rx_tkeep_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axi_rx_tdata_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_axi_rx_tdata_reg[0]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \m_axi_rx_tkeep_reg[2]\ : out STD_LOGIC;
    \m_axi_rx_tkeep_reg[0]\ : out STD_LOGIC;
    \m_axi_rx_tkeep_reg[4]_0\ : out STD_LOGIC;
    \tkeep_in_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    got_cc_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    rx_pe_data_v_c : in STD_LOGIC;
    rxdatavalid_to_ll_i : in STD_LOGIC;
    rx_sep_c : in STD_LOGIC;
    SR : in STD_LOGIC;
    sof_ds_r : in STD_LOGIC;
    data_r : in STD_LOGIC;
    new_pkt_r : in STD_LOGIC;
    new_pkt_r_reg : in STD_LOGIC;
    sof_r : in STD_LOGIC;
    sc_frame_r : in STD_LOGIC;
    m_axi_rx_tvalid_reg : in STD_LOGIC;
    \data_width_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rx_tlast_us_r : in STD_LOGIC;
    \received_CRC_reg[7]\ : in STD_LOGIC;
    \received_CRC_reg[6]\ : in STD_LOGIC;
    \received_CRC_reg[5]\ : in STD_LOGIC;
    \received_CRC_reg[4]\ : in STD_LOGIC;
    \received_CRC_reg[3]\ : in STD_LOGIC;
    \received_CRC_reg[2]\ : in STD_LOGIC;
    \received_CRC_reg[1]\ : in STD_LOGIC;
    \received_CRC_reg[0]\ : in STD_LOGIC;
    \received_CRC_reg[8]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \raw_data_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 73 downto 0 );
    \data_width_reg[1]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RX_LL;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RX_LL is
begin
rx_ll_datapath_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RX_LL_DATAPATH
     port map (
      D(73 downto 0) => D(73 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR => SR,
      crc_c => crc_c,
      data_r => data_r,
      \data_width_reg[0]\(3 downto 0) => \data_width_reg[0]\(3 downto 0),
      \data_width_reg[1]\ => \data_width_reg[1]\,
      got_cc_i => got_cc_i,
      \m_axi_rx_tdata_reg[0]_0\(31 downto 0) => \m_axi_rx_tdata_reg[0]\(31 downto 0),
      \m_axi_rx_tdata_reg[0]_1\(63 downto 0) => \m_axi_rx_tdata_reg[0]_0\(63 downto 0),
      \m_axi_rx_tkeep_reg[0]_0\ => \m_axi_rx_tkeep_reg[0]\,
      \m_axi_rx_tkeep_reg[2]_0\ => \m_axi_rx_tkeep_reg[2]\,
      \m_axi_rx_tkeep_reg[4]_0\ => \m_axi_rx_tkeep_reg[4]\,
      \m_axi_rx_tkeep_reg[4]_1\ => \m_axi_rx_tkeep_reg[4]_0\,
      \m_axi_rx_tkeep_reg[5]_0\(2 downto 0) => \m_axi_rx_tkeep_reg[5]\(2 downto 0),
      m_axi_rx_tlast_reg_0 => m_axi_rx_tlast_ds_crc_i,
      m_axi_rx_tlast_reg_1 => m_axi_rx_tlast_reg,
      m_axi_rx_tlast_us_r => m_axi_rx_tlast_us_r,
      m_axi_rx_tvalid_reg_0 => m_axi_rx_tvalid_ds_crc_i,
      m_axi_rx_tvalid_reg_1 => m_axi_rx_tvalid_reg,
      new_pkt_r => new_pkt_r,
      new_pkt_r_reg => new_pkt_r_reg,
      p_44_in => p_44_in,
      \raw_data_r_reg[0]_0\(0) => \raw_data_r_reg[0]\(0),
      \received_CRC_reg[0]\ => \received_CRC_reg[0]\,
      \received_CRC_reg[1]\ => \received_CRC_reg[1]\,
      \received_CRC_reg[2]\ => \received_CRC_reg[2]\,
      \received_CRC_reg[3]\ => \received_CRC_reg[3]\,
      \received_CRC_reg[4]\ => \received_CRC_reg[4]\,
      \received_CRC_reg[5]\ => \received_CRC_reg[5]\,
      \received_CRC_reg[6]\ => \received_CRC_reg[6]\,
      \received_CRC_reg[7]\ => \received_CRC_reg[7]\,
      \received_CRC_reg[8]\(15 downto 0) => \received_CRC_reg[8]\(15 downto 0),
      rx_pe_data_v_c => rx_pe_data_v_c,
      rx_sep_c => rx_sep_c,
      rxdatavalid_to_ll_i => rxdatavalid_to_ll_i,
      sc_frame_r => sc_frame_r,
      sof_ds_c => sof_ds_c,
      sof_ds_r => sof_ds_r,
      sof_eof_c => sof_eof_c,
      sof_r => sof_r,
      \tkeep_in_reg[7]\(2 downto 0) => \tkeep_in_reg[7]\(2 downto 0),
      tkeep_out0 => tkeep_out0,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SYM_GEN is
  port (
    rst_pma_init_usrclk : out STD_LOGIC;
    TX_HEADER_1_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \TX_DATA_reg[44]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    RESET : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    TX_HEADER_1_reg_1 : in STD_LOGIC;
    \txdata_c1__2\ : in STD_LOGIC;
    \TX_DATA_reg[0]_0\ : in STD_LOGIC;
    \TX_DATA_reg[63]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \TX_DATA_reg[50]_0\ : in STD_LOGIC;
    \TX_DATA_reg[50]_1\ : in STD_LOGIC;
    \TX_DATA_reg[49]_0\ : in STD_LOGIC;
    \TX_DATA_reg[48]_0\ : in STD_LOGIC;
    \TX_DATA_reg[47]_0\ : in STD_LOGIC;
    \TX_DATA_reg[46]_0\ : in STD_LOGIC;
    \TX_DATA_reg[45]_0\ : in STD_LOGIC;
    \TX_DATA_reg[44]_1\ : in STD_LOGIC;
    \TX_DATA_reg[43]_0\ : in STD_LOGIC;
    \TX_DATA_reg[42]_0\ : in STD_LOGIC;
    \TX_DATA_reg[41]_0\ : in STD_LOGIC;
    \TX_DATA_reg[40]_0\ : in STD_LOGIC;
    \TX_DATA_reg[39]_0\ : in STD_LOGIC;
    \TX_DATA_reg[38]_0\ : in STD_LOGIC;
    \TX_DATA_reg[37]_0\ : in STD_LOGIC;
    \TX_DATA_reg[36]_0\ : in STD_LOGIC;
    \TX_DATA_reg[35]_0\ : in STD_LOGIC;
    \TX_DATA_reg[34]_0\ : in STD_LOGIC;
    \TX_DATA_reg[33]_0\ : in STD_LOGIC;
    \TX_DATA_reg[32]_0\ : in STD_LOGIC;
    \TX_DATA_reg[31]_0\ : in STD_LOGIC;
    \TX_DATA_reg[30]_0\ : in STD_LOGIC;
    \TX_DATA_reg[29]_0\ : in STD_LOGIC;
    \TX_DATA_reg[28]_0\ : in STD_LOGIC;
    \TX_DATA_reg[27]_0\ : in STD_LOGIC;
    \TX_DATA_reg[26]_0\ : in STD_LOGIC;
    \TX_DATA_reg[25]_0\ : in STD_LOGIC;
    \TX_DATA_reg[24]_0\ : in STD_LOGIC;
    \TX_DATA_reg[23]_0\ : in STD_LOGIC;
    \TX_DATA_reg[22]_0\ : in STD_LOGIC;
    \TX_DATA_reg[21]_0\ : in STD_LOGIC;
    \TX_DATA_reg[20]_0\ : in STD_LOGIC;
    \TX_DATA_reg[19]_0\ : in STD_LOGIC;
    \TX_DATA_reg[18]_0\ : in STD_LOGIC;
    \TX_DATA_reg[17]_0\ : in STD_LOGIC;
    \TX_DATA_reg[16]_0\ : in STD_LOGIC;
    \TX_DATA_reg[15]_0\ : in STD_LOGIC;
    \TX_DATA_reg[14]_0\ : in STD_LOGIC;
    \TX_DATA_reg[13]_0\ : in STD_LOGIC;
    \TX_DATA_reg[12]_0\ : in STD_LOGIC;
    \TX_DATA_reg[11]_0\ : in STD_LOGIC;
    \TX_DATA_reg[10]_0\ : in STD_LOGIC;
    \TX_DATA_reg[9]_0\ : in STD_LOGIC;
    \TX_DATA_reg[8]_0\ : in STD_LOGIC;
    \TX_DATA_reg[7]_0\ : in STD_LOGIC;
    \TX_DATA_reg[6]_0\ : in STD_LOGIC;
    \TX_DATA_reg[5]_0\ : in STD_LOGIC;
    \TX_DATA_reg[4]_0\ : in STD_LOGIC;
    \TX_DATA_reg[3]_0\ : in STD_LOGIC;
    \TX_DATA_reg[2]_0\ : in STD_LOGIC;
    \TX_DATA_reg[1]_0\ : in STD_LOGIC;
    \TX_DATA_reg[0]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SYM_GEN;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SYM_GEN is
  signal \^tx_data_reg[63]_0\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \^tx_header_1_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_data_i : STD_LOGIC_VECTOR ( 58 to 63 );
  signal u_pma_init_data_sync_n_1 : STD_LOGIC;
  signal u_pma_init_data_sync_n_2 : STD_LOGIC;
begin
  \TX_DATA_reg[63]_0\(57 downto 0) <= \^tx_data_reg[63]_0\(57 downto 0);
  TX_HEADER_1_reg_0(1 downto 0) <= \^tx_header_1_reg_0\(1 downto 0);
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[0]_1\,
      Q => tx_data_i(63),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[10]_0\,
      Q => \^tx_data_reg[63]_0\(4),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[11]_0\,
      Q => \^tx_data_reg[63]_0\(5),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[12]_0\,
      Q => \^tx_data_reg[63]_0\(6),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[13]_0\,
      Q => \^tx_data_reg[63]_0\(7),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[14]_0\,
      Q => \^tx_data_reg[63]_0\(8),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[15]_0\,
      Q => \^tx_data_reg[63]_0\(9),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[16]_0\,
      Q => \^tx_data_reg[63]_0\(10),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[17]_0\,
      Q => \^tx_data_reg[63]_0\(11),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[18]_0\,
      Q => \^tx_data_reg[63]_0\(12),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[19]_0\,
      Q => \^tx_data_reg[63]_0\(13),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[1]_0\,
      Q => tx_data_i(62),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[20]_0\,
      Q => \^tx_data_reg[63]_0\(14),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[21]_0\,
      Q => \^tx_data_reg[63]_0\(15),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[22]_0\,
      Q => \^tx_data_reg[63]_0\(16),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[23]_0\,
      Q => \^tx_data_reg[63]_0\(17),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[24]_0\,
      Q => \^tx_data_reg[63]_0\(18),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[25]_0\,
      Q => \^tx_data_reg[63]_0\(19),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[26]_0\,
      Q => \^tx_data_reg[63]_0\(20),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[27]_0\,
      Q => \^tx_data_reg[63]_0\(21),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[28]_0\,
      Q => \^tx_data_reg[63]_0\(22),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[29]_0\,
      Q => \^tx_data_reg[63]_0\(23),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[2]_0\,
      Q => tx_data_i(61),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[30]_0\,
      Q => \^tx_data_reg[63]_0\(24),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[31]_0\,
      Q => \^tx_data_reg[63]_0\(25),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[32]_0\,
      Q => \^tx_data_reg[63]_0\(26),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[33]_0\,
      Q => \^tx_data_reg[63]_0\(27),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[34]_0\,
      Q => \^tx_data_reg[63]_0\(28),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[35]_0\,
      Q => \^tx_data_reg[63]_0\(29),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[36]_0\,
      Q => \^tx_data_reg[63]_0\(30),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[37]_0\,
      Q => \^tx_data_reg[63]_0\(31),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[38]_0\,
      Q => \^tx_data_reg[63]_0\(32),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[39]_0\,
      Q => \^tx_data_reg[63]_0\(33),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[3]_0\,
      Q => tx_data_i(60),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[40]_0\,
      Q => \^tx_data_reg[63]_0\(34),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[41]_0\,
      Q => \^tx_data_reg[63]_0\(35),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[42]_0\,
      Q => \^tx_data_reg[63]_0\(36),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[43]_0\,
      Q => \^tx_data_reg[63]_0\(37),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[44]_1\,
      Q => \^tx_data_reg[63]_0\(38),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[45]_0\,
      Q => \^tx_data_reg[63]_0\(39),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[46]_0\,
      Q => \^tx_data_reg[63]_0\(40),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[47]_0\,
      Q => \^tx_data_reg[63]_0\(41),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[48]_0\,
      Q => \^tx_data_reg[63]_0\(42),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[49]_0\,
      Q => \^tx_data_reg[63]_0\(43),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[4]_0\,
      Q => tx_data_i(59),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[50]_1\,
      Q => \^tx_data_reg[63]_0\(44),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[63]_1\(0),
      Q => \^tx_data_reg[63]_0\(45),
      R => '0'
    );
\TX_DATA_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[63]_1\(1),
      Q => \^tx_data_reg[63]_0\(46),
      R => '0'
    );
\TX_DATA_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[63]_1\(2),
      Q => \^tx_data_reg[63]_0\(47),
      R => '0'
    );
\TX_DATA_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[63]_1\(3),
      Q => \^tx_data_reg[63]_0\(48),
      R => '0'
    );
\TX_DATA_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[63]_1\(4),
      Q => \^tx_data_reg[63]_0\(49),
      R => '0'
    );
\TX_DATA_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[63]_1\(5),
      Q => \^tx_data_reg[63]_0\(50),
      R => '0'
    );
\TX_DATA_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[63]_1\(6),
      Q => \^tx_data_reg[63]_0\(51),
      R => '0'
    );
\TX_DATA_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[63]_1\(7),
      Q => \^tx_data_reg[63]_0\(52),
      R => '0'
    );
\TX_DATA_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[63]_1\(8),
      Q => \^tx_data_reg[63]_0\(53),
      R => '0'
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[5]_0\,
      Q => tx_data_i(58),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[63]_1\(9),
      Q => \^tx_data_reg[63]_0\(54),
      R => '0'
    );
\TX_DATA_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[63]_1\(10),
      Q => \^tx_data_reg[63]_0\(55),
      R => '0'
    );
\TX_DATA_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[63]_1\(11),
      Q => \^tx_data_reg[63]_0\(56),
      R => '0'
    );
\TX_DATA_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[63]_1\(12),
      Q => \^tx_data_reg[63]_0\(57),
      R => '0'
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[6]_0\,
      Q => \^tx_data_reg[63]_0\(0),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[7]_0\,
      Q => \^tx_data_reg[63]_0\(1),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[8]_0\,
      Q => \^tx_data_reg[63]_0\(2),
      R => \TX_DATA_reg[50]_0\
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \TX_DATA_reg[0]_0\,
      D => \TX_DATA_reg[9]_0\,
      Q => \^tx_data_reg[63]_0\(3),
      R => \TX_DATA_reg[50]_0\
    );
TX_HEADER_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_pma_init_data_sync_n_2,
      Q => \^tx_header_1_reg_0\(0),
      R => '0'
    );
TX_HEADER_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_pma_init_data_sync_n_1,
      Q => \^tx_header_1_reg_0\(1),
      R => '0'
    );
\scrambler[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(33),
      I1 => Q(0),
      I2 => tx_data_i(63),
      I3 => \^tx_data_reg[63]_0\(52),
      I4 => Q(6),
      O => \TX_DATA_reg[44]_0\(0)
    );
\scrambler[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(34),
      I1 => Q(1),
      I2 => tx_data_i(62),
      I3 => \^tx_data_reg[63]_0\(53),
      I4 => Q(7),
      O => \TX_DATA_reg[44]_0\(1)
    );
\scrambler[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(35),
      I1 => Q(2),
      I2 => tx_data_i(61),
      I3 => \^tx_data_reg[63]_0\(54),
      I4 => Q(8),
      O => \TX_DATA_reg[44]_0\(2)
    );
\scrambler[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(36),
      I1 => Q(3),
      I2 => tx_data_i(60),
      I3 => \^tx_data_reg[63]_0\(55),
      I4 => Q(9),
      O => \TX_DATA_reg[44]_0\(3)
    );
\scrambler[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(37),
      I1 => Q(4),
      I2 => tx_data_i(59),
      I3 => \^tx_data_reg[63]_0\(56),
      I4 => Q(10),
      O => \TX_DATA_reg[44]_0\(4)
    );
\scrambler[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(38),
      I1 => Q(5),
      I2 => tx_data_i(58),
      I3 => \^tx_data_reg[63]_0\(57),
      I4 => Q(11),
      O => \TX_DATA_reg[44]_0\(5)
    );
u_pma_init_data_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_6
     port map (
      RESET => RESET,
      TX_HEADER_0_reg => u_pma_init_data_sync_n_2,
      TX_HEADER_1_reg => u_pma_init_data_sync_n_1,
      TX_HEADER_1_reg_0(1 downto 0) => \^tx_header_1_reg_0\(1 downto 0),
      TX_HEADER_1_reg_1 => TX_HEADER_1_reg_1,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      \txdata_c1__2\ => \txdata_c1__2\,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL is
  port (
    gen_cc_i : out STD_LOGIC;
    datavalid_in_r : out STD_LOGIC;
    full_data_r : out STD_LOGIC;
    s_axi_tx_tready_ds_crc_i : out STD_LOGIC;
    extend_cc_r : out STD_LOGIC;
    sep0_lane0_r : out STD_LOGIC;
    gen_sep7_i : out STD_LOGIC;
    gen_sep_i : out STD_LOGIC;
    \TX_PE_DATA_reg[56]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \txdata_c1__2\ : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    \TX_PE_DATA_reg[40]\ : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg : out STD_LOGIC;
    \TX_PE_DATA_reg[41]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[42]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[43]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[44]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[45]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[46]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[47]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[32]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[33]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[34]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[35]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[36]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[37]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[38]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[39]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[24]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[25]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[26]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[27]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[28]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[29]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[30]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[31]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[16]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[17]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[18]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[19]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[20]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[21]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[22]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[23]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[8]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[9]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[10]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[11]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[12]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[13]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[14]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[15]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[0]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[1]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[2]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[3]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[4]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[5]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[6]\ : out STD_LOGIC;
    \TX_PE_DATA_reg[7]\ : out STD_LOGIC;
    \wait_for_sep0_tx__3\ : out STD_LOGIC;
    partial_data_r_reg : out STD_LOGIC;
    \s_axi_tx_tkeep_ds_reg[0]\ : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg_0 : out STD_LOGIC;
    GEN_SEP_reg : out STD_LOGIC;
    GEN_SEP_reg_0 : out STD_LOGIC;
    GEN_SEP_reg_1 : out STD_LOGIC;
    R0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    in_frame_c : in STD_LOGIC;
    tlast_txdv_coincide_r0 : in STD_LOGIC;
    do_cc_r_reg0 : in STD_LOGIC;
    channel_full_c : in STD_LOGIC;
    next_full_data_c : in STD_LOGIC;
    next_partial_data_c : in STD_LOGIC;
    txdatavalid_i : in STD_LOGIC;
    extend_cc_r_reg : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    p_5_in : in STD_LOGIC;
    \TX_DATA_reg[63]\ : in STD_LOGIC;
    GEN_SEP_reg_2 : in STD_LOGIC;
    GEN_SEP_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_17_in : in STD_LOGIC;
    s_axi_tx_tvalid_ds_crc_i : in STD_LOGIC;
    s_axi_tx_tlast_ds_crc_i : in STD_LOGIC;
    \gen_sep_nb_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \TX_PE_DATA_reg[0]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL is
  signal tx_ll_control_sm_i_n_20 : STD_LOGIC;
  signal tx_pe_data_i : STD_LOGIC_VECTOR ( 0 to 62 );
  signal tx_pe_data_v_i : STD_LOGIC;
begin
tx_ll_control_sm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL_CONTROL_SM
     port map (
      CHANNEL_UP_TX_IF_reg => tx_ll_control_sm_i_n_20,
      CHANNEL_UP_TX_IF_reg_0 => CHANNEL_UP_TX_IF_reg,
      CHANNEL_UP_TX_IF_reg_1 => CHANNEL_UP_TX_IF_reg_0,
      D(2 downto 0) => D(2 downto 0),
      GEN_SEP7_reg_0 => gen_sep7_i,
      GEN_SEP_reg_0 => gen_sep_i,
      GEN_SEP_reg_1 => \txdata_c1__2\,
      GEN_SEP_reg_2 => GEN_SEP_reg,
      GEN_SEP_reg_3 => GEN_SEP_reg_0,
      GEN_SEP_reg_4 => GEN_SEP_reg_1,
      GEN_SEP_reg_5 => GEN_SEP_reg_2,
      GEN_SEP_reg_6 => GEN_SEP_reg_3,
      Q(61) => tx_pe_data_i(0),
      Q(60) => tx_pe_data_i(1),
      Q(59) => tx_pe_data_i(2),
      Q(58) => tx_pe_data_i(3),
      Q(57) => tx_pe_data_i(4),
      Q(56) => tx_pe_data_i(5),
      Q(55) => tx_pe_data_i(6),
      Q(54) => tx_pe_data_i(7),
      Q(53) => tx_pe_data_i(8),
      Q(52) => tx_pe_data_i(9),
      Q(51) => tx_pe_data_i(10),
      Q(50) => tx_pe_data_i(11),
      Q(49) => tx_pe_data_i(12),
      Q(48) => tx_pe_data_i(13),
      Q(47) => tx_pe_data_i(14),
      Q(46) => tx_pe_data_i(15),
      Q(45) => tx_pe_data_i(16),
      Q(44) => tx_pe_data_i(17),
      Q(43) => tx_pe_data_i(18),
      Q(42) => tx_pe_data_i(19),
      Q(41) => tx_pe_data_i(20),
      Q(40) => tx_pe_data_i(21),
      Q(39) => tx_pe_data_i(22),
      Q(38) => tx_pe_data_i(23),
      Q(37) => tx_pe_data_i(24),
      Q(36) => tx_pe_data_i(25),
      Q(35) => tx_pe_data_i(26),
      Q(34) => tx_pe_data_i(27),
      Q(33) => tx_pe_data_i(28),
      Q(32) => tx_pe_data_i(29),
      Q(31) => tx_pe_data_i(30),
      Q(30) => tx_pe_data_i(31),
      Q(29) => tx_pe_data_i(32),
      Q(28) => tx_pe_data_i(33),
      Q(27) => tx_pe_data_i(34),
      Q(26) => tx_pe_data_i(35),
      Q(25) => tx_pe_data_i(36),
      Q(24) => tx_pe_data_i(37),
      Q(23) => tx_pe_data_i(38),
      Q(22) => tx_pe_data_i(39),
      Q(21) => tx_pe_data_i(40),
      Q(20) => tx_pe_data_i(41),
      Q(19) => tx_pe_data_i(42),
      Q(18) => tx_pe_data_i(43),
      Q(17) => tx_pe_data_i(44),
      Q(16) => tx_pe_data_i(45),
      Q(15) => tx_pe_data_i(46),
      Q(14) => tx_pe_data_i(47),
      Q(13) => tx_pe_data_i(48),
      Q(12) => tx_pe_data_i(49),
      Q(11) => tx_pe_data_i(50),
      Q(10) => tx_pe_data_i(51),
      Q(9) => tx_pe_data_i(52),
      Q(8) => tx_pe_data_i(53),
      Q(7) => tx_pe_data_i(54),
      Q(6) => tx_pe_data_i(55),
      Q(5) => tx_pe_data_i(57),
      Q(4) => tx_pe_data_i(58),
      Q(3) => tx_pe_data_i(59),
      Q(2) => tx_pe_data_i(60),
      Q(1) => tx_pe_data_i(61),
      Q(0) => tx_pe_data_i(62),
      R0 => R0,
      \TX_PE_DATA_reg[0]\ => \TX_PE_DATA_reg[0]\,
      \TX_PE_DATA_reg[10]\ => \TX_PE_DATA_reg[10]\,
      \TX_PE_DATA_reg[11]\ => \TX_PE_DATA_reg[11]\,
      \TX_PE_DATA_reg[12]\ => \TX_PE_DATA_reg[12]\,
      \TX_PE_DATA_reg[13]\ => \TX_PE_DATA_reg[13]\,
      \TX_PE_DATA_reg[14]\ => \TX_PE_DATA_reg[14]\,
      \TX_PE_DATA_reg[15]\ => \TX_PE_DATA_reg[15]\,
      \TX_PE_DATA_reg[16]\ => \TX_PE_DATA_reg[16]\,
      \TX_PE_DATA_reg[17]\ => \TX_PE_DATA_reg[17]\,
      \TX_PE_DATA_reg[18]\ => \TX_PE_DATA_reg[18]\,
      \TX_PE_DATA_reg[19]\ => \TX_PE_DATA_reg[19]\,
      \TX_PE_DATA_reg[1]\ => \TX_PE_DATA_reg[1]\,
      \TX_PE_DATA_reg[20]\ => \TX_PE_DATA_reg[20]\,
      \TX_PE_DATA_reg[21]\ => \TX_PE_DATA_reg[21]\,
      \TX_PE_DATA_reg[22]\ => \TX_PE_DATA_reg[22]\,
      \TX_PE_DATA_reg[23]\ => \TX_PE_DATA_reg[23]\,
      \TX_PE_DATA_reg[24]\ => \TX_PE_DATA_reg[24]\,
      \TX_PE_DATA_reg[25]\ => \TX_PE_DATA_reg[25]\,
      \TX_PE_DATA_reg[26]\ => \TX_PE_DATA_reg[26]\,
      \TX_PE_DATA_reg[27]\ => \TX_PE_DATA_reg[27]\,
      \TX_PE_DATA_reg[28]\ => \TX_PE_DATA_reg[28]\,
      \TX_PE_DATA_reg[29]\ => \TX_PE_DATA_reg[29]\,
      \TX_PE_DATA_reg[2]\ => \TX_PE_DATA_reg[2]\,
      \TX_PE_DATA_reg[30]\ => \TX_PE_DATA_reg[30]\,
      \TX_PE_DATA_reg[31]\ => \TX_PE_DATA_reg[31]\,
      \TX_PE_DATA_reg[32]\ => \TX_PE_DATA_reg[32]\,
      \TX_PE_DATA_reg[33]\ => \TX_PE_DATA_reg[33]\,
      \TX_PE_DATA_reg[34]\ => \TX_PE_DATA_reg[34]\,
      \TX_PE_DATA_reg[35]\ => \TX_PE_DATA_reg[35]\,
      \TX_PE_DATA_reg[36]\ => \TX_PE_DATA_reg[36]\,
      \TX_PE_DATA_reg[37]\ => \TX_PE_DATA_reg[37]\,
      \TX_PE_DATA_reg[38]\ => \TX_PE_DATA_reg[38]\,
      \TX_PE_DATA_reg[39]\ => \TX_PE_DATA_reg[39]\,
      \TX_PE_DATA_reg[3]\ => \TX_PE_DATA_reg[3]\,
      \TX_PE_DATA_reg[40]\ => \TX_PE_DATA_reg[40]\,
      \TX_PE_DATA_reg[41]\ => \TX_PE_DATA_reg[41]\,
      \TX_PE_DATA_reg[42]\ => \TX_PE_DATA_reg[42]\,
      \TX_PE_DATA_reg[43]\ => \TX_PE_DATA_reg[43]\,
      \TX_PE_DATA_reg[44]\ => \TX_PE_DATA_reg[44]\,
      \TX_PE_DATA_reg[45]\ => \TX_PE_DATA_reg[45]\,
      \TX_PE_DATA_reg[46]\ => \TX_PE_DATA_reg[46]\,
      \TX_PE_DATA_reg[47]\ => \TX_PE_DATA_reg[47]\,
      \TX_PE_DATA_reg[4]\ => \TX_PE_DATA_reg[4]\,
      \TX_PE_DATA_reg[57]\(10 downto 5) => \TX_PE_DATA_reg[56]\(11 downto 6),
      \TX_PE_DATA_reg[57]\(4 downto 0) => \TX_PE_DATA_reg[56]\(4 downto 0),
      \TX_PE_DATA_reg[5]\ => \TX_PE_DATA_reg[5]\,
      \TX_PE_DATA_reg[6]\ => \TX_PE_DATA_reg[6]\,
      \TX_PE_DATA_reg[7]\ => \TX_PE_DATA_reg[7]\,
      \TX_PE_DATA_reg[8]\ => \TX_PE_DATA_reg[8]\,
      \TX_PE_DATA_reg[9]\ => \TX_PE_DATA_reg[9]\,
      channel_full_c => channel_full_c,
      channel_up_tx_if => channel_up_tx_if,
      data_r_reg_0 => Q,
      datavalid_in_r_reg_0 => datavalid_in_r,
      do_cc_r_reg0 => do_cc_r_reg0,
      extend_cc_r => extend_cc_r,
      extend_cc_r_reg_0 => extend_cc_r_reg,
      full_data_r_reg_0 => full_data_r,
      gen_cc_flop_0 => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      \gen_sep_nb_r_reg[0]_0\(0) => \gen_sep_nb_r_reg[0]\(0),
      next_full_data_c => next_full_data_c,
      next_partial_data_c => next_partial_data_c,
      p_17_in => p_17_in,
      p_5_in => p_5_in,
      partial_data_r_reg_0 => partial_data_r_reg,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      \s_axi_tx_tkeep_ds_reg[0]\ => \s_axi_tx_tkeep_ds_reg[0]\,
      s_axi_tx_tlast_ds_crc_i => s_axi_tx_tlast_ds_crc_i,
      s_axi_tx_tready_reg_0 => s_axi_tx_tready_ds_crc_i,
      s_axi_tx_tvalid_ds_crc_i => s_axi_tx_tvalid_ds_crc_i,
      sep0_lane0_r_reg_0 => sep0_lane0_r,
      stg5_reg => stg5_reg,
      tlast_txdv_coincide_r0 => tlast_txdv_coincide_r0,
      tx_pe_data_v_i => tx_pe_data_v_i,
      txdatavalid_i => txdatavalid_i,
      user_clk => user_clk,
      \wait_for_sep0_tx__3\ => \wait_for_sep0_tx__3\
    );
tx_ll_datapath_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL_DATAPATH
     port map (
      Q(61) => tx_pe_data_i(0),
      Q(60) => tx_pe_data_i(1),
      Q(59) => tx_pe_data_i(2),
      Q(58) => tx_pe_data_i(3),
      Q(57) => tx_pe_data_i(4),
      Q(56) => tx_pe_data_i(5),
      Q(55) => tx_pe_data_i(6),
      Q(54) => tx_pe_data_i(7),
      Q(53) => tx_pe_data_i(8),
      Q(52) => tx_pe_data_i(9),
      Q(51) => tx_pe_data_i(10),
      Q(50) => tx_pe_data_i(11),
      Q(49) => tx_pe_data_i(12),
      Q(48) => tx_pe_data_i(13),
      Q(47) => tx_pe_data_i(14),
      Q(46) => tx_pe_data_i(15),
      Q(45) => tx_pe_data_i(16),
      Q(44) => tx_pe_data_i(17),
      Q(43) => tx_pe_data_i(18),
      Q(42) => tx_pe_data_i(19),
      Q(41) => tx_pe_data_i(20),
      Q(40) => tx_pe_data_i(21),
      Q(39) => tx_pe_data_i(22),
      Q(38) => tx_pe_data_i(23),
      Q(37) => tx_pe_data_i(24),
      Q(36) => tx_pe_data_i(25),
      Q(35) => tx_pe_data_i(26),
      Q(34) => tx_pe_data_i(27),
      Q(33) => tx_pe_data_i(28),
      Q(32) => tx_pe_data_i(29),
      Q(31) => tx_pe_data_i(30),
      Q(30) => tx_pe_data_i(31),
      Q(29) => tx_pe_data_i(32),
      Q(28) => tx_pe_data_i(33),
      Q(27) => tx_pe_data_i(34),
      Q(26) => tx_pe_data_i(35),
      Q(25) => tx_pe_data_i(36),
      Q(24) => tx_pe_data_i(37),
      Q(23) => tx_pe_data_i(38),
      Q(22) => tx_pe_data_i(39),
      Q(21) => tx_pe_data_i(40),
      Q(20) => tx_pe_data_i(41),
      Q(19) => tx_pe_data_i(42),
      Q(18) => tx_pe_data_i(43),
      Q(17) => tx_pe_data_i(44),
      Q(16) => tx_pe_data_i(45),
      Q(15) => tx_pe_data_i(46),
      Q(14) => tx_pe_data_i(47),
      Q(13) => tx_pe_data_i(48),
      Q(12) => tx_pe_data_i(49),
      Q(11) => tx_pe_data_i(50),
      Q(10) => tx_pe_data_i(51),
      Q(9) => tx_pe_data_i(52),
      Q(8) => tx_pe_data_i(53),
      Q(7) => tx_pe_data_i(54),
      Q(6) => tx_pe_data_i(55),
      Q(5) => tx_pe_data_i(57),
      Q(4) => tx_pe_data_i(58),
      Q(3) => tx_pe_data_i(59),
      Q(2) => tx_pe_data_i(60),
      Q(1) => tx_pe_data_i(61),
      Q(0) => tx_pe_data_i(62),
      \TX_DATA_reg[56]\ => tx_ll_control_sm_i_n_20,
      \TX_DATA_reg[63]\ => \TX_DATA_reg[63]\,
      \TX_PE_DATA_reg[0]_0\(63 downto 0) => \TX_PE_DATA_reg[0]_0\(63 downto 0),
      \TX_PE_DATA_reg[56]_0\(1) => \TX_PE_DATA_reg[56]\(12),
      \TX_PE_DATA_reg[56]_0\(0) => \TX_PE_DATA_reg[56]\(5),
      in_frame_c => in_frame_c,
      tx_pe_data_v_i => tx_pe_data_v_i,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_common_reset_cbcc is
  port (
    stg9_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : out STD_LOGIC;
    stg5 : out STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    cb_bit_err_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_common_reset_cbcc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_common_reset_cbcc is
  signal cb_bit_err_ext_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cb_bit_err_ext_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal cbc_rd_if_reset : STD_LOGIC;
  signal cbc_rd_if_reset_i_1_n_0 : STD_LOGIC;
  signal cbc_wr_if_reset : STD_LOGIC;
  signal cbc_wr_if_reset_i_1_n_0 : STD_LOGIC;
  signal cbcc_data_srst0 : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk_dlyd : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk_dlyd : STD_LOGIC;
  signal \^cbcc_reset_cbstg2_rd_clk\ : STD_LOGIC;
  signal dbg_extend_srst0 : STD_LOGIC;
  signal dbg_extend_srst_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbg_srst_assert : STD_LOGIC;
  signal dbg_srst_assert0 : STD_LOGIC;
  signal fifo_reset_comb : STD_LOGIC;
  signal fifo_reset_comb_read_clk : STD_LOGIC;
  signal fifo_reset_comb_user_clk : STD_LOGIC;
  signal fifo_reset_comb_user_clk_int : STD_LOGIC;
  signal fifo_reset_comb_user_clk_int_22q : STD_LOGIC;
  signal fifo_reset_rd : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_stg1 : STD_LOGIC;
  signal reset_cbcc_comb : STD_LOGIC;
  signal \^stg9_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal u_cdc_chan_bond_reset_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_rd_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_wr_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_rst_cbcc_rd_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_rst_cbcc_rd_clk_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[3]_i_1\ : label is "soft_lutpair101";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of cbc_rd_if_reset_reg : label is "no";
  attribute SHREG_EXTRACT of cbc_wr_if_reset_reg : label is "no";
  attribute SHREG_EXTRACT of cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg : label is "no";
  attribute SHREG_EXTRACT of cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg : label is "no";
  attribute SHREG_EXTRACT of cbcc_reset_cbstg2_rd_clk_reg : label is "no";
  attribute SOFT_HLUTNM of \dbg_extend_srst[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dbg_extend_srst[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dbg_extend_srst[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \dbg_extend_srst[3]_i_2\ : label is "soft_lutpair103";
  attribute SHREG_EXTRACT of rd_stg1_reg : label is "no";
  attribute SHREG_EXTRACT of reset_cbcc_comb_reg : label is "no";
begin
  cbcc_reset_cbstg2_rd_clk <= \^cbcc_reset_cbstg2_rd_clk\;
  stg9_reg(0) <= \^stg9_reg\(0);
\cb_bit_err_ext_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5554"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(2),
      I2 => cb_bit_err_ext_cnt(3),
      I3 => cb_bit_err_ext_cnt(1),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[0]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9998"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[1]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE1E0"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(1),
      I1 => cb_bit_err_ext_cnt(0),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[2]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[3]_i_1_n_0\
    );
\cb_bit_err_ext_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[0]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(0),
      R => stg1_aurora_64b66b_0_cdc_to_reg(0)
    );
\cb_bit_err_ext_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[1]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(1),
      R => stg1_aurora_64b66b_0_cdc_to_reg(0)
    );
\cb_bit_err_ext_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[2]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(2),
      R => stg1_aurora_64b66b_0_cdc_to_reg(0)
    );
\cb_bit_err_ext_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[3]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(3),
      R => stg1_aurora_64b66b_0_cdc_to_reg(0)
    );
cbc_rd_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      I1 => cbcc_fifo_reset_to_fifo_rd_clk,
      I2 => cbc_rd_if_reset,
      I3 => fifo_reset_comb_read_clk,
      O => cbc_rd_if_reset_i_1_n_0
    );
cbc_rd_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => cbc_rd_if_reset_i_1_n_0,
      Q => cbc_rd_if_reset,
      R => '0'
    );
cbc_wr_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      I1 => \^stg9_reg\(0),
      I2 => cbc_wr_if_reset,
      I3 => fifo_reset_comb_user_clk,
      O => cbc_wr_if_reset_i_1_n_0
    );
cbc_wr_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => cbc_wr_if_reset_i_1_n_0,
      Q => cbc_wr_if_reset,
      R => '0'
    );
cbcc_data_srst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBFFF"
    )
        port map (
      I0 => dbg_srst_assert,
      I1 => dbg_extend_srst_reg(3),
      I2 => dbg_extend_srst_reg(0),
      I3 => dbg_extend_srst_reg(1),
      I4 => dbg_extend_srst_reg(2),
      O => cbcc_data_srst0
    );
cbcc_data_srst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => cbcc_data_srst0,
      Q => srst,
      R => '0'
    );
cbcc_fifo_reset_rd_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => u_rst_sync_reset_rd_clk_n_0,
      Q => cbcc_fifo_reset_rd_clk,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => cbcc_fifo_reset_to_fifo_rd_clk,
      Q => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \^stg9_reg\(0),
      Q => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_wr_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => u_rst_sync_reset_wr_clk_n_0,
      Q => SR(0),
      R => '0'
    );
cbcc_reset_cbstg2_rd_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => u_rst_sync_rst_cbcc_rd_clk_n_1,
      Q => \^cbcc_reset_cbstg2_rd_clk\,
      R => '0'
    );
\dbg_extend_srst[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_extend_srst_reg(0),
      O => \p_0_in__2\(0)
    );
\dbg_extend_srst[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dbg_extend_srst_reg(0),
      I1 => dbg_extend_srst_reg(1),
      O => \p_0_in__2\(1)
    );
\dbg_extend_srst[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dbg_extend_srst_reg(2),
      I1 => dbg_extend_srst_reg(0),
      I2 => dbg_extend_srst_reg(1),
      O => \p_0_in__2\(2)
    );
\dbg_extend_srst[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15FF"
    )
        port map (
      I0 => dbg_extend_srst_reg(2),
      I1 => dbg_extend_srst_reg(1),
      I2 => dbg_extend_srst_reg(0),
      I3 => dbg_extend_srst_reg(3),
      O => dbg_extend_srst0
    );
\dbg_extend_srst[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => dbg_extend_srst_reg(1),
      I1 => dbg_extend_srst_reg(0),
      I2 => dbg_extend_srst_reg(2),
      I3 => dbg_extend_srst_reg(3),
      O => \p_0_in__2\(3)
    );
\dbg_extend_srst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__2\(0),
      Q => dbg_extend_srst_reg(0),
      R => dbg_srst_assert
    );
\dbg_extend_srst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__2\(1),
      Q => dbg_extend_srst_reg(1),
      R => dbg_srst_assert
    );
\dbg_extend_srst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__2\(2),
      Q => dbg_extend_srst_reg(2),
      R => dbg_srst_assert
    );
\dbg_extend_srst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__2\(3),
      Q => dbg_extend_srst_reg(3),
      R => dbg_srst_assert
    );
dbg_srst_assert_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => dbg_srst_assert0,
      Q => dbg_srst_assert,
      R => '0'
    );
fifo_reset_comb_user_clk_int_22q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => fifo_reset_comb_user_clk_int,
      Q => fifo_reset_comb_user_clk_int_22q,
      R => '0'
    );
fifo_reset_rd_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => '0',
      Q => fifo_reset_rd,
      S => \^cbcc_reset_cbstg2_rd_clk\
    );
rd_stg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_rst_sync_rst_cbcc_rd_clk_n_0,
      Q => rd_stg1,
      R => '0'
    );
reset_cbcc_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => u_cdc_chan_bond_reset_n_0,
      Q => reset_cbcc_comb,
      R => '0'
    );
u_cdc_chan_bond_reset: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_21\
     port map (
      Q(3 downto 0) => cb_bit_err_ext_cnt(3 downto 0),
      \cb_bit_err_ext_cnt_reg[3]\ => u_cdc_chan_bond_reset_n_0,
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      reset_cbcc_comb_reg(0) => stg1_aurora_64b66b_0_cdc_to_reg(0)
    );
u_rst_sync_cbcc_fifo_reset_rd_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_22\
     port map (
      in0 => fifo_reset_comb_user_clk,
      stg5_reg_0 => fifo_reset_comb_read_clk,
      user_clk => user_clk
    );
u_rst_sync_cbcc_only_reset_rd_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_23\
     port map (
      stg1_aurora_64b66b_0_cdc_to_reg_0(0) => stg1_aurora_64b66b_0_cdc_to_reg(0),
      stg5 => stg5,
      user_clk => user_clk
    );
u_rst_sync_fifo_reset_comb_user_clk_in: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized3\
     port map (
      dbg_srst_assert0 => dbg_srst_assert0,
      dbg_srst_assert_reg => fifo_reset_comb_user_clk_int_22q,
      fifo_reset_comb_user_clk_int => fifo_reset_comb_user_clk_int,
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => fifo_reset_comb_user_clk
    );
u_rst_sync_fifo_reset_user_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized2\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => fifo_reset_comb,
      stg11_reg_0 => fifo_reset_comb_user_clk
    );
u_rst_sync_r_sync3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_24\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => fifo_reset_rd,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => reset_cbcc_comb,
      stg5_reg_0 => fifo_reset_comb
    );
u_rst_sync_reset_rd_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_25\
     port map (
      in0 => cbc_rd_if_reset,
      stg5_reg_0 => u_rst_sync_reset_rd_clk_n_0,
      user_clk => user_clk
    );
u_rst_sync_reset_to_fifo_rd_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized5\
     port map (
      cbcc_fifo_reset_to_fifo_rd_clk => cbcc_fifo_reset_to_fifo_rd_clk,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => fifo_reset_comb_read_clk,
      user_clk => user_clk
    );
u_rst_sync_reset_to_fifo_wr_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized4\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => fifo_reset_comb_user_clk_int_22q,
      stg9_reg_0(0) => \^stg9_reg\(0)
    );
u_rst_sync_reset_wr_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_26\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => cbc_wr_if_reset,
      stg5_reg_0 => u_rst_sync_reset_wr_clk_n_0
    );
u_rst_sync_rst_cbcc_rd_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_27\
     port map (
      rd_stg1 => rd_stg1,
      rd_stg1_reg => u_rst_sync_rst_cbcc_rd_clk_n_1,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => reset_cbcc_comb,
      stg5_reg_0 => u_rst_sync_rst_cbcc_rd_clk_n_0,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gthe4_channel_wrapper is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ : out STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ : in STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.drpen_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.drpwe_ch_int\ : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gthe4_channel_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gthe4_channel_wrapper is
begin
channel_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_channel
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXRATE(0) => RXRATE(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drpen_ch_int\ => \gen_gtwizard_gthe4.drpen_ch_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.drpwe_ch_int\ => \gen_gtwizard_gthe4.drpwe_ch_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(2 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(2 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\(9 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(9 downto 0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userdata_rx_out(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      in0 => in0,
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxdatavalid_out(0) => rxdatavalid_out(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(1 downto 0) => rxheader_out(1 downto 0),
      rxheadervalid_out(0) => rxheadervalid_out(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txheader_in(1 downto 0) => txheader_in(1 downto 0),
      txoutclk_out(0) => txoutclk_out(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txresetdone_out(0) => txresetdone_out(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rx_crc_axi is
  port (
    m_axi_rx_tlast_us_r : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    new_pkt_r : out STD_LOGIC;
    crc_valid : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    sof_r : out STD_LOGIC;
    sof_ds_r : out STD_LOGIC;
    data_r : out STD_LOGIC;
    sc_frame_r : out STD_LOGIC;
    m_axi_rx_tlast : out STD_LOGIC;
    \tkeep_in_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axi_rx_tdata_us_r_reg[47]_0\ : out STD_LOGIC;
    \m_axi_rx_tdata_us_r_reg[48]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_axi_rx_tdata_us_r_reg[46]_0\ : out STD_LOGIC;
    \m_axi_rx_tdata_us_r_reg[45]_0\ : out STD_LOGIC;
    \m_axi_rx_tdata_us_r_reg[44]_0\ : out STD_LOGIC;
    \m_axi_rx_tdata_us_r_reg[43]_0\ : out STD_LOGIC;
    \m_axi_rx_tdata_us_r_reg[42]_0\ : out STD_LOGIC;
    \m_axi_rx_tdata_us_r_reg[41]_0\ : out STD_LOGIC;
    \m_axi_rx_tdata_us_r_reg[40]_0\ : out STD_LOGIC;
    \tkeep_in_reg[4]_1\ : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 6 downto 0 );
    crc_pass_fail_n : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    m_axi_rx_tvalid_ds_crc_i : in STD_LOGIC;
    m_axi_rx_tlast_ds_crc_i : in STD_LOGIC;
    reset_crc_block : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    p_44_in : in STD_LOGIC;
    sof_ds_c : in STD_LOGIC;
    crc_c : in STD_LOGIC;
    sof_eof_c : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_lanes_i : in STD_LOGIC;
    \m_axi_rx_tkeep_ds_reg[7]_0\ : in STD_LOGIC;
    \received_CRC_reg[7]_0\ : in STD_LOGIC;
    \received_CRC_reg[7]_1\ : in STD_LOGIC;
    \m_axi_rx_tdata_us_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_width_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tkeep_out0 : in STD_LOGIC;
    \tkeep_out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tkeep_out_reg[7]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \received_CRC_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rx_crc_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rx_crc_axi is
  signal CRC_DATAVALID : STD_LOGIC;
  signal CRC_RESET_r_i_1_n_0 : STD_LOGIC;
  signal CRC_RESET_r_reg_n_0 : STD_LOGIC;
  signal axi4s_rdy_valid_r : STD_LOGIC;
  signal \^count_reg[0]_0\ : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_10_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_11_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_12_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_1_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_1_n_1 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_1_n_2 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_1_n_3 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_1_n_4 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_1_n_5 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_1_n_6 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_1_n_7 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_2_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_3_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_4_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_5_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_6_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_7_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_8_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_9_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_n_6 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_n_7 : STD_LOGIC;
  signal crc_r : STD_LOGIC;
  signal crc_valid0 : STD_LOGIC;
  signal data_c : STD_LOGIC;
  signal \^data_r\ : STD_LOGIC;
  signal eof_ds_c : STD_LOGIC;
  signal eof_ds_r : STD_LOGIC;
  signal \eof_ds_r_i_2__0_n_0\ : STD_LOGIC;
  signal idle_c : STD_LOGIC;
  signal \idle_c0__0\ : STD_LOGIC;
  signal idle_r : STD_LOGIC;
  signal m_axi_rx_tdata_us_2r : STD_LOGIC_VECTOR ( 0 to 63 );
  signal m_axi_rx_tdata_us_r : STD_LOGIC_VECTOR ( 0 to 47 );
  signal \^m_axi_rx_tdata_us_r_reg[48]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \m_axi_rx_tkeep_ds[1]_i_1_n_0\ : STD_LOGIC;
  signal m_axi_rx_tlast_ds0 : STD_LOGIC;
  signal \^m_axi_rx_tlast_us_r\ : STD_LOGIC;
  signal m_axi_rx_tready_us_2r : STD_LOGIC;
  signal m_axi_rx_tsof_us : STD_LOGIC;
  signal m_axi_rx_tsof_us_r : STD_LOGIC;
  signal \^new_pkt_r\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal received_CRC : STD_LOGIC_VECTOR ( 0 to 31 );
  signal sc_frame_c : STD_LOGIC;
  signal sof_c : STD_LOGIC;
  signal \^sof_ds_r\ : STD_LOGIC;
  signal sof_eof_r : STD_LOGIC;
  signal \^sof_r\ : STD_LOGIC;
  signal \^tkeep_in_reg[4]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tkeep_out : STD_LOGIC_VECTOR ( 1 to 7 );
  signal NLW_crc_pass_fail_n_INST_0_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_crc_pass_fail_n_INST_0_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_crc_pass_fail_n_INST_0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of crc_valid_i_1 : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \data_r_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \eof_ds_r_i_2__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \idle_r_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of m_axi_rx_tlast_ds_i_1 : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of sof_r_i_2 : label is "soft_lutpair289";
begin
  \count_reg[0]_0\ <= \^count_reg[0]_0\;
  data_r <= \^data_r\;
  \m_axi_rx_tdata_us_r_reg[48]_0\(15 downto 0) <= \^m_axi_rx_tdata_us_r_reg[48]_0\(15 downto 0);
  m_axi_rx_tlast_us_r <= \^m_axi_rx_tlast_us_r\;
  new_pkt_r <= \^new_pkt_r\;
  sof_ds_r <= \^sof_ds_r\;
  sof_r <= \^sof_r\;
  \tkeep_in_reg[4]_0\(3 downto 0) <= \^tkeep_in_reg[4]_0\(3 downto 0);
CRC_RESET_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF08"
    )
        port map (
      I0 => m_axi_rx_tsof_us_r,
      I1 => axi4s_rdy_valid_r,
      I2 => \^m_axi_rx_tlast_us_r\,
      I3 => CRC_RESET_r_reg_n_0,
      I4 => m_axi_rx_tvalid_ds_crc_i,
      O => CRC_RESET_r_i_1_n_0
    );
CRC_RESET_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC_RESET_r_i_1_n_0,
      Q => CRC_RESET_r_reg_n_0,
      R => '0'
    );
axi4s_rdy_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tvalid_ds_crc_i,
      Q => axi4s_rdy_valid_r,
      R => '0'
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_reg[0]_1\,
      Q => \^count_reg[0]_0\,
      R => reset_crc_block
    );
crc_pass_fail_n_INST_0: unisim.vcomponents.CARRY8
     port map (
      CI => crc_pass_fail_n_INST_0_i_1_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => NLW_crc_pass_fail_n_INST_0_CO_UNCONNECTED(7 downto 3),
      CO(2) => crc_pass_fail_n,
      CO(1) => crc_pass_fail_n_INST_0_n_6,
      CO(0) => crc_pass_fail_n_INST_0_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_crc_pass_fail_n_INST_0_O_UNCONNECTED(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => crc_pass_fail_n_INST_0_i_2_n_0,
      S(1) => crc_pass_fail_n_INST_0_i_3_n_0,
      S(0) => crc_pass_fail_n_INST_0_i_4_n_0
    );
crc_pass_fail_n_INST_0_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => crc_pass_fail_n_INST_0_i_1_n_0,
      CO(6) => crc_pass_fail_n_INST_0_i_1_n_1,
      CO(5) => crc_pass_fail_n_INST_0_i_1_n_2,
      CO(4) => crc_pass_fail_n_INST_0_i_1_n_3,
      CO(3) => crc_pass_fail_n_INST_0_i_1_n_4,
      CO(2) => crc_pass_fail_n_INST_0_i_1_n_5,
      CO(1) => crc_pass_fail_n_INST_0_i_1_n_6,
      CO(0) => crc_pass_fail_n_INST_0_i_1_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_crc_pass_fail_n_INST_0_i_1_O_UNCONNECTED(7 downto 0),
      S(7) => crc_pass_fail_n_INST_0_i_5_n_0,
      S(6) => crc_pass_fail_n_INST_0_i_6_n_0,
      S(5) => crc_pass_fail_n_INST_0_i_7_n_0,
      S(4) => crc_pass_fail_n_INST_0_i_8_n_0,
      S(3) => crc_pass_fail_n_INST_0_i_9_n_0,
      S(2) => crc_pass_fail_n_INST_0_i_10_n_0,
      S(1) => crc_pass_fail_n_INST_0_i_11_n_0,
      S(0) => crc_pass_fail_n_INST_0_i_12_n_0
    );
crc_pass_fail_n_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => received_CRC(25),
      I1 => p_0_in(33),
      I2 => p_0_in(47),
      I3 => received_CRC(23),
      I4 => p_0_in(32),
      I5 => received_CRC(24),
      O => crc_pass_fail_n_INST_0_i_10_n_0
    );
crc_pass_fail_n_INST_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => received_CRC(28),
      I1 => p_0_in(36),
      I2 => p_0_in(34),
      I3 => received_CRC(26),
      I4 => p_0_in(35),
      I5 => received_CRC(27),
      O => crc_pass_fail_n_INST_0_i_11_n_0
    );
crc_pass_fail_n_INST_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => received_CRC(31),
      I1 => p_0_in(39),
      I2 => p_0_in(37),
      I3 => received_CRC(29),
      I4 => p_0_in(38),
      I5 => received_CRC(30),
      O => crc_pass_fail_n_INST_0_i_12_n_0
    );
crc_pass_fail_n_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => received_CRC(1),
      I1 => p_0_in(57),
      I2 => received_CRC(0),
      I3 => p_0_in(56),
      O => crc_pass_fail_n_INST_0_i_2_n_0
    );
crc_pass_fail_n_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => received_CRC(4),
      I1 => p_0_in(60),
      I2 => p_0_in(58),
      I3 => received_CRC(2),
      I4 => p_0_in(59),
      I5 => received_CRC(3),
      O => crc_pass_fail_n_INST_0_i_3_n_0
    );
crc_pass_fail_n_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => received_CRC(7),
      I1 => p_0_in(63),
      I2 => p_0_in(61),
      I3 => received_CRC(5),
      I4 => p_0_in(62),
      I5 => received_CRC(6),
      O => crc_pass_fail_n_INST_0_i_4_n_0
    );
crc_pass_fail_n_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => received_CRC(10),
      I1 => p_0_in(50),
      I2 => p_0_in(48),
      I3 => received_CRC(8),
      I4 => p_0_in(49),
      I5 => received_CRC(9),
      O => crc_pass_fail_n_INST_0_i_5_n_0
    );
crc_pass_fail_n_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => received_CRC(13),
      I1 => p_0_in(53),
      I2 => p_0_in(51),
      I3 => received_CRC(11),
      I4 => p_0_in(52),
      I5 => received_CRC(12),
      O => crc_pass_fail_n_INST_0_i_6_n_0
    );
crc_pass_fail_n_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => received_CRC(16),
      I1 => p_0_in(40),
      I2 => p_0_in(54),
      I3 => received_CRC(14),
      I4 => p_0_in(55),
      I5 => received_CRC(15),
      O => crc_pass_fail_n_INST_0_i_7_n_0
    );
crc_pass_fail_n_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => received_CRC(19),
      I1 => p_0_in(43),
      I2 => p_0_in(41),
      I3 => received_CRC(17),
      I4 => p_0_in(42),
      I5 => received_CRC(18),
      O => crc_pass_fail_n_INST_0_i_8_n_0
    );
crc_pass_fail_n_INST_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => received_CRC(22),
      I1 => p_0_in(46),
      I2 => p_0_in(44),
      I3 => received_CRC(20),
      I4 => p_0_in(45),
      I5 => received_CRC(21),
      O => crc_pass_fail_n_INST_0_i_9_n_0
    );
crc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => crc_c,
      Q => crc_r,
      R => reset_crc_block
    );
crc_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => eof_ds_r,
      I1 => sof_eof_r,
      I2 => m_axi_rx_tvalid_ds_crc_i,
      O => crc_valid0
    );
crc_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => crc_valid0,
      Q => crc_valid,
      R => reset_crc_block
    );
\data_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5454DCFC"
    )
        port map (
      I0 => m_axi_rx_tvalid_ds_crc_i,
      I1 => \^data_r\,
      I2 => \^sof_ds_r\,
      I3 => \^m_axi_rx_tlast_us_r\,
      I4 => m_axi_rx_tlast_ds_crc_i,
      O => data_c
    );
data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => data_c,
      Q => \^data_r\,
      R => reset_crc_block
    );
\eof_ds_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAEAAA"
    )
        port map (
      I0 => crc_r,
      I1 => \^m_axi_rx_tlast_us_r\,
      I2 => axi4s_rdy_valid_r,
      I3 => \^sof_ds_r\,
      I4 => Q(3),
      I5 => \eof_ds_r_i_2__0_n_0\,
      O => eof_ds_c
    );
\eof_ds_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C080"
    )
        port map (
      I0 => \^data_r\,
      I1 => m_axi_rx_tvalid_ds_crc_i,
      I2 => m_axi_rx_tlast_ds_crc_i,
      I3 => \^sof_ds_r\,
      O => \eof_ds_r_i_2__0_n_0\
    );
eof_ds_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => eof_ds_c,
      Q => eof_ds_r,
      R => reset_crc_block
    );
\idle_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777770"
    )
        port map (
      I0 => m_axi_rx_tvalid_ds_crc_i,
      I1 => m_axi_rx_tsof_us,
      I2 => idle_r,
      I3 => sof_eof_r,
      I4 => eof_ds_r,
      O => idle_c
    );
idle_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => idle_c,
      Q => idle_r,
      S => reset_crc_block
    );
\m_axi_rx_tdata_ds_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(0),
      Q => m_axi_rx_tdata(0),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(10),
      Q => m_axi_rx_tdata(10),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(11),
      Q => m_axi_rx_tdata(11),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(12),
      Q => m_axi_rx_tdata(12),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(13),
      Q => m_axi_rx_tdata(13),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(14),
      Q => m_axi_rx_tdata(14),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(15),
      Q => m_axi_rx_tdata(15),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(16),
      Q => m_axi_rx_tdata(16),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(17),
      Q => m_axi_rx_tdata(17),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(18),
      Q => m_axi_rx_tdata(18),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(19),
      Q => m_axi_rx_tdata(19),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(1),
      Q => m_axi_rx_tdata(1),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(20),
      Q => m_axi_rx_tdata(20),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(21),
      Q => m_axi_rx_tdata(21),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(22),
      Q => m_axi_rx_tdata(22),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(23),
      Q => m_axi_rx_tdata(23),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(24),
      Q => m_axi_rx_tdata(24),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(25),
      Q => m_axi_rx_tdata(25),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(26),
      Q => m_axi_rx_tdata(26),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(27),
      Q => m_axi_rx_tdata(27),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(28),
      Q => m_axi_rx_tdata(28),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(29),
      Q => m_axi_rx_tdata(29),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(2),
      Q => m_axi_rx_tdata(2),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(30),
      Q => m_axi_rx_tdata(30),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(31),
      Q => m_axi_rx_tdata(31),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(32),
      Q => m_axi_rx_tdata(32),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(33),
      Q => m_axi_rx_tdata(33),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(34),
      Q => m_axi_rx_tdata(34),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(35),
      Q => m_axi_rx_tdata(35),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(36),
      Q => m_axi_rx_tdata(36),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(37),
      Q => m_axi_rx_tdata(37),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(38),
      Q => m_axi_rx_tdata(38),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(39),
      Q => m_axi_rx_tdata(39),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(3),
      Q => m_axi_rx_tdata(3),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(40),
      Q => m_axi_rx_tdata(40),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(41),
      Q => m_axi_rx_tdata(41),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(42),
      Q => m_axi_rx_tdata(42),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(43),
      Q => m_axi_rx_tdata(43),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(44),
      Q => m_axi_rx_tdata(44),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(45),
      Q => m_axi_rx_tdata(45),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(46),
      Q => m_axi_rx_tdata(46),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(47),
      Q => m_axi_rx_tdata(47),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(48),
      Q => m_axi_rx_tdata(48),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(49),
      Q => m_axi_rx_tdata(49),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(4),
      Q => m_axi_rx_tdata(4),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(50),
      Q => m_axi_rx_tdata(50),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(51),
      Q => m_axi_rx_tdata(51),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(52),
      Q => m_axi_rx_tdata(52),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(53),
      Q => m_axi_rx_tdata(53),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(54),
      Q => m_axi_rx_tdata(54),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(55),
      Q => m_axi_rx_tdata(55),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(56),
      Q => m_axi_rx_tdata(56),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(57),
      Q => m_axi_rx_tdata(57),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(58),
      Q => m_axi_rx_tdata(58),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(59),
      Q => m_axi_rx_tdata(59),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(5),
      Q => m_axi_rx_tdata(5),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(60),
      Q => m_axi_rx_tdata(60),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(61),
      Q => m_axi_rx_tdata(61),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(62),
      Q => m_axi_rx_tdata(62),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(63),
      Q => m_axi_rx_tdata(63),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(6),
      Q => m_axi_rx_tdata(6),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(7),
      Q => m_axi_rx_tdata(7),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(8),
      Q => m_axi_rx_tdata(8),
      R => '0'
    );
\m_axi_rx_tdata_ds_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_2r(9),
      Q => m_axi_rx_tdata(9),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(0),
      Q => m_axi_rx_tdata_us_2r(0),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(10),
      Q => m_axi_rx_tdata_us_2r(10),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(11),
      Q => m_axi_rx_tdata_us_2r(11),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(12),
      Q => m_axi_rx_tdata_us_2r(12),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(13),
      Q => m_axi_rx_tdata_us_2r(13),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(14),
      Q => m_axi_rx_tdata_us_2r(14),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(15),
      Q => m_axi_rx_tdata_us_2r(15),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(16),
      Q => m_axi_rx_tdata_us_2r(16),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(17),
      Q => m_axi_rx_tdata_us_2r(17),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(18),
      Q => m_axi_rx_tdata_us_2r(18),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(19),
      Q => m_axi_rx_tdata_us_2r(19),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(1),
      Q => m_axi_rx_tdata_us_2r(1),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(20),
      Q => m_axi_rx_tdata_us_2r(20),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(21),
      Q => m_axi_rx_tdata_us_2r(21),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(22),
      Q => m_axi_rx_tdata_us_2r(22),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(23),
      Q => m_axi_rx_tdata_us_2r(23),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(24),
      Q => m_axi_rx_tdata_us_2r(24),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(25),
      Q => m_axi_rx_tdata_us_2r(25),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(26),
      Q => m_axi_rx_tdata_us_2r(26),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(27),
      Q => m_axi_rx_tdata_us_2r(27),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(28),
      Q => m_axi_rx_tdata_us_2r(28),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(29),
      Q => m_axi_rx_tdata_us_2r(29),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(2),
      Q => m_axi_rx_tdata_us_2r(2),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(30),
      Q => m_axi_rx_tdata_us_2r(30),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(31),
      Q => m_axi_rx_tdata_us_2r(31),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(32),
      Q => m_axi_rx_tdata_us_2r(32),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(33),
      Q => m_axi_rx_tdata_us_2r(33),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(34),
      Q => m_axi_rx_tdata_us_2r(34),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(35),
      Q => m_axi_rx_tdata_us_2r(35),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(36),
      Q => m_axi_rx_tdata_us_2r(36),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(37),
      Q => m_axi_rx_tdata_us_2r(37),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(38),
      Q => m_axi_rx_tdata_us_2r(38),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(39),
      Q => m_axi_rx_tdata_us_2r(39),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(3),
      Q => m_axi_rx_tdata_us_2r(3),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(40),
      Q => m_axi_rx_tdata_us_2r(40),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(41),
      Q => m_axi_rx_tdata_us_2r(41),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(42),
      Q => m_axi_rx_tdata_us_2r(42),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(43),
      Q => m_axi_rx_tdata_us_2r(43),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(44),
      Q => m_axi_rx_tdata_us_2r(44),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(45),
      Q => m_axi_rx_tdata_us_2r(45),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(46),
      Q => m_axi_rx_tdata_us_2r(46),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(47),
      Q => m_axi_rx_tdata_us_2r(47),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(15),
      Q => m_axi_rx_tdata_us_2r(48),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(14),
      Q => m_axi_rx_tdata_us_2r(49),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(4),
      Q => m_axi_rx_tdata_us_2r(4),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(13),
      Q => m_axi_rx_tdata_us_2r(50),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(12),
      Q => m_axi_rx_tdata_us_2r(51),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(11),
      Q => m_axi_rx_tdata_us_2r(52),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(10),
      Q => m_axi_rx_tdata_us_2r(53),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(9),
      Q => m_axi_rx_tdata_us_2r(54),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(8),
      Q => m_axi_rx_tdata_us_2r(55),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(7),
      Q => m_axi_rx_tdata_us_2r(56),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(6),
      Q => m_axi_rx_tdata_us_2r(57),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(5),
      Q => m_axi_rx_tdata_us_2r(58),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(4),
      Q => m_axi_rx_tdata_us_2r(59),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(5),
      Q => m_axi_rx_tdata_us_2r(5),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(3),
      Q => m_axi_rx_tdata_us_2r(60),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(2),
      Q => m_axi_rx_tdata_us_2r(61),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(1),
      Q => m_axi_rx_tdata_us_2r(62),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^m_axi_rx_tdata_us_r_reg[48]_0\(0),
      Q => m_axi_rx_tdata_us_2r(63),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(6),
      Q => m_axi_rx_tdata_us_2r(6),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(7),
      Q => m_axi_rx_tdata_us_2r(7),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(8),
      Q => m_axi_rx_tdata_us_2r(8),
      R => '0'
    );
\m_axi_rx_tdata_us_2r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tdata_us_r(9),
      Q => m_axi_rx_tdata_us_2r(9),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(63),
      Q => m_axi_rx_tdata_us_r(0),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(53),
      Q => m_axi_rx_tdata_us_r(10),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(52),
      Q => m_axi_rx_tdata_us_r(11),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(51),
      Q => m_axi_rx_tdata_us_r(12),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(50),
      Q => m_axi_rx_tdata_us_r(13),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(49),
      Q => m_axi_rx_tdata_us_r(14),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(48),
      Q => m_axi_rx_tdata_us_r(15),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(47),
      Q => m_axi_rx_tdata_us_r(16),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(46),
      Q => m_axi_rx_tdata_us_r(17),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(45),
      Q => m_axi_rx_tdata_us_r(18),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(44),
      Q => m_axi_rx_tdata_us_r(19),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(62),
      Q => m_axi_rx_tdata_us_r(1),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(43),
      Q => m_axi_rx_tdata_us_r(20),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(42),
      Q => m_axi_rx_tdata_us_r(21),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(41),
      Q => m_axi_rx_tdata_us_r(22),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(40),
      Q => m_axi_rx_tdata_us_r(23),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(39),
      Q => m_axi_rx_tdata_us_r(24),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(38),
      Q => m_axi_rx_tdata_us_r(25),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(37),
      Q => m_axi_rx_tdata_us_r(26),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(36),
      Q => m_axi_rx_tdata_us_r(27),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(35),
      Q => m_axi_rx_tdata_us_r(28),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(34),
      Q => m_axi_rx_tdata_us_r(29),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(61),
      Q => m_axi_rx_tdata_us_r(2),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(33),
      Q => m_axi_rx_tdata_us_r(30),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(32),
      Q => m_axi_rx_tdata_us_r(31),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(31),
      Q => m_axi_rx_tdata_us_r(32),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(30),
      Q => m_axi_rx_tdata_us_r(33),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(29),
      Q => m_axi_rx_tdata_us_r(34),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(28),
      Q => m_axi_rx_tdata_us_r(35),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(27),
      Q => m_axi_rx_tdata_us_r(36),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(26),
      Q => m_axi_rx_tdata_us_r(37),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(25),
      Q => m_axi_rx_tdata_us_r(38),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(24),
      Q => m_axi_rx_tdata_us_r(39),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(60),
      Q => m_axi_rx_tdata_us_r(3),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(23),
      Q => m_axi_rx_tdata_us_r(40),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(22),
      Q => m_axi_rx_tdata_us_r(41),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(21),
      Q => m_axi_rx_tdata_us_r(42),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(20),
      Q => m_axi_rx_tdata_us_r(43),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(19),
      Q => m_axi_rx_tdata_us_r(44),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(18),
      Q => m_axi_rx_tdata_us_r(45),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(17),
      Q => m_axi_rx_tdata_us_r(46),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(16),
      Q => m_axi_rx_tdata_us_r(47),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(15),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(15),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(14),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(14),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(59),
      Q => m_axi_rx_tdata_us_r(4),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(13),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(13),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(12),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(12),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(11),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(11),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(10),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(10),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(9),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(9),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(8),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(8),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(7),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(7),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(6),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(6),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(5),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(5),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(4),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(4),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(58),
      Q => m_axi_rx_tdata_us_r(5),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(3),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(3),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(2),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(2),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(1),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(1),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(0),
      Q => \^m_axi_rx_tdata_us_r_reg[48]_0\(0),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(57),
      Q => m_axi_rx_tdata_us_r(6),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(56),
      Q => m_axi_rx_tdata_us_r(7),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(55),
      Q => m_axi_rx_tdata_us_r(8),
      R => '0'
    );
\m_axi_rx_tdata_us_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => \m_axi_rx_tdata_us_r_reg[0]_0\(54),
      Q => m_axi_rx_tdata_us_r(9),
      R => '0'
    );
\m_axi_rx_tkeep_ds[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1FF"
    )
        port map (
      I0 => sof_eof_r,
      I1 => eof_ds_r,
      I2 => reset_lanes_i,
      I3 => \m_axi_rx_tkeep_ds_reg[7]_0\,
      O => \m_axi_rx_tkeep_ds[1]_i_1_n_0\
    );
\m_axi_rx_tkeep_ds_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => tkeep_out(1),
      Q => m_axi_rx_tkeep(6),
      S => \m_axi_rx_tkeep_ds[1]_i_1_n_0\
    );
\m_axi_rx_tkeep_ds_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => tkeep_out(2),
      Q => m_axi_rx_tkeep(5),
      S => \m_axi_rx_tkeep_ds[1]_i_1_n_0\
    );
\m_axi_rx_tkeep_ds_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => tkeep_out(3),
      Q => m_axi_rx_tkeep(4),
      S => \m_axi_rx_tkeep_ds[1]_i_1_n_0\
    );
\m_axi_rx_tkeep_ds_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => tkeep_out(4),
      Q => m_axi_rx_tkeep(3),
      S => \m_axi_rx_tkeep_ds[1]_i_1_n_0\
    );
\m_axi_rx_tkeep_ds_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => tkeep_out(5),
      Q => m_axi_rx_tkeep(2),
      S => \m_axi_rx_tkeep_ds[1]_i_1_n_0\
    );
\m_axi_rx_tkeep_ds_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => tkeep_out(6),
      Q => m_axi_rx_tkeep(1),
      S => \m_axi_rx_tkeep_ds[1]_i_1_n_0\
    );
\m_axi_rx_tkeep_ds_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => tkeep_out(7),
      Q => m_axi_rx_tkeep(0),
      S => \m_axi_rx_tkeep_ds[1]_i_1_n_0\
    );
m_axi_rx_tlast_ds_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sof_eof_r,
      I1 => eof_ds_r,
      O => m_axi_rx_tlast_ds0
    );
m_axi_rx_tlast_ds_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tlast_ds0,
      Q => m_axi_rx_tlast,
      R => reset_crc_block
    );
m_axi_rx_tlast_us_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => m_axi_rx_tlast_ds_crc_i,
      Q => \^m_axi_rx_tlast_us_r\,
      R => '0'
    );
m_axi_rx_tready_us_2r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC_DATAVALID,
      Q => m_axi_rx_tready_us_2r,
      R => '0'
    );
m_axi_rx_tsof_us_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => m_axi_rx_tvalid_ds_crc_i,
      D => m_axi_rx_tsof_us,
      Q => m_axi_rx_tsof_us_r,
      R => '0'
    );
m_axi_rx_tvalid_ds_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => m_axi_rx_tready_us_2r,
      Q => m_axi_rx_tvalid,
      R => reset_crc_block
    );
new_pkt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_44_in,
      Q => \^new_pkt_r\,
      R => reset_crc_block
    );
\received_CRC[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => m_axi_rx_tdata_us_r(40),
      I1 => \^m_axi_rx_tdata_us_r_reg[48]_0\(15),
      I2 => \^m_axi_rx_tdata_us_r_reg[48]_0\(7),
      I3 => \received_CRC_reg[7]_0\,
      I4 => \received_CRC_reg[7]_1\,
      I5 => \m_axi_rx_tdata_us_r_reg[0]_0\(63),
      O => \m_axi_rx_tdata_us_r_reg[40]_0\
    );
\received_CRC[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => m_axi_rx_tdata_us_r(41),
      I1 => \^m_axi_rx_tdata_us_r_reg[48]_0\(14),
      I2 => \^m_axi_rx_tdata_us_r_reg[48]_0\(6),
      I3 => \received_CRC_reg[7]_0\,
      I4 => \received_CRC_reg[7]_1\,
      I5 => \m_axi_rx_tdata_us_r_reg[0]_0\(62),
      O => \m_axi_rx_tdata_us_r_reg[41]_0\
    );
\received_CRC[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => m_axi_rx_tdata_us_r(42),
      I1 => \^m_axi_rx_tdata_us_r_reg[48]_0\(13),
      I2 => \^m_axi_rx_tdata_us_r_reg[48]_0\(5),
      I3 => \received_CRC_reg[7]_0\,
      I4 => \received_CRC_reg[7]_1\,
      I5 => \m_axi_rx_tdata_us_r_reg[0]_0\(61),
      O => \m_axi_rx_tdata_us_r_reg[42]_0\
    );
\received_CRC[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => m_axi_rx_tdata_us_r(43),
      I1 => \^m_axi_rx_tdata_us_r_reg[48]_0\(12),
      I2 => \^m_axi_rx_tdata_us_r_reg[48]_0\(4),
      I3 => \received_CRC_reg[7]_0\,
      I4 => \received_CRC_reg[7]_1\,
      I5 => \m_axi_rx_tdata_us_r_reg[0]_0\(60),
      O => \m_axi_rx_tdata_us_r_reg[43]_0\
    );
\received_CRC[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => m_axi_rx_tdata_us_r(44),
      I1 => \^m_axi_rx_tdata_us_r_reg[48]_0\(11),
      I2 => \^m_axi_rx_tdata_us_r_reg[48]_0\(3),
      I3 => \received_CRC_reg[7]_0\,
      I4 => \received_CRC_reg[7]_1\,
      I5 => \m_axi_rx_tdata_us_r_reg[0]_0\(59),
      O => \m_axi_rx_tdata_us_r_reg[44]_0\
    );
\received_CRC[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => m_axi_rx_tdata_us_r(45),
      I1 => \^m_axi_rx_tdata_us_r_reg[48]_0\(10),
      I2 => \^m_axi_rx_tdata_us_r_reg[48]_0\(2),
      I3 => \received_CRC_reg[7]_0\,
      I4 => \received_CRC_reg[7]_1\,
      I5 => \m_axi_rx_tdata_us_r_reg[0]_0\(58),
      O => \m_axi_rx_tdata_us_r_reg[45]_0\
    );
\received_CRC[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => m_axi_rx_tdata_us_r(46),
      I1 => \^m_axi_rx_tdata_us_r_reg[48]_0\(9),
      I2 => \^m_axi_rx_tdata_us_r_reg[48]_0\(1),
      I3 => \received_CRC_reg[7]_0\,
      I4 => \received_CRC_reg[7]_1\,
      I5 => \m_axi_rx_tdata_us_r_reg[0]_0\(57),
      O => \m_axi_rx_tdata_us_r_reg[46]_0\
    );
\received_CRC[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACCFFF0AACC00"
    )
        port map (
      I0 => m_axi_rx_tdata_us_r(47),
      I1 => \^m_axi_rx_tdata_us_r_reg[48]_0\(8),
      I2 => \^m_axi_rx_tdata_us_r_reg[48]_0\(0),
      I3 => \received_CRC_reg[7]_0\,
      I4 => \received_CRC_reg[7]_1\,
      I5 => \m_axi_rx_tdata_us_r_reg[0]_0\(56),
      O => \m_axi_rx_tdata_us_r_reg[47]_0\
    );
\received_CRC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(31),
      Q => received_CRC(0),
      R => '0'
    );
\received_CRC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(21),
      Q => received_CRC(10),
      R => '0'
    );
\received_CRC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(20),
      Q => received_CRC(11),
      R => '0'
    );
\received_CRC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(19),
      Q => received_CRC(12),
      R => '0'
    );
\received_CRC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(18),
      Q => received_CRC(13),
      R => '0'
    );
\received_CRC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(17),
      Q => received_CRC(14),
      R => '0'
    );
\received_CRC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(16),
      Q => received_CRC(15),
      R => '0'
    );
\received_CRC_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(15),
      Q => received_CRC(16),
      R => '0'
    );
\received_CRC_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(14),
      Q => received_CRC(17),
      R => '0'
    );
\received_CRC_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(13),
      Q => received_CRC(18),
      R => '0'
    );
\received_CRC_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(12),
      Q => received_CRC(19),
      R => '0'
    );
\received_CRC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(30),
      Q => received_CRC(1),
      R => '0'
    );
\received_CRC_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(11),
      Q => received_CRC(20),
      R => '0'
    );
\received_CRC_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(10),
      Q => received_CRC(21),
      R => '0'
    );
\received_CRC_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(9),
      Q => received_CRC(22),
      R => '0'
    );
\received_CRC_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(8),
      Q => received_CRC(23),
      R => '0'
    );
\received_CRC_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(7),
      Q => received_CRC(24),
      R => '0'
    );
\received_CRC_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(6),
      Q => received_CRC(25),
      R => '0'
    );
\received_CRC_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(5),
      Q => received_CRC(26),
      R => '0'
    );
\received_CRC_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(4),
      Q => received_CRC(27),
      R => '0'
    );
\received_CRC_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(3),
      Q => received_CRC(28),
      R => '0'
    );
\received_CRC_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(2),
      Q => received_CRC(29),
      R => '0'
    );
\received_CRC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(29),
      Q => received_CRC(2),
      R => '0'
    );
\received_CRC_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(1),
      Q => received_CRC(30),
      R => '0'
    );
\received_CRC_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(0),
      Q => received_CRC(31),
      R => '0'
    );
\received_CRC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(28),
      Q => received_CRC(3),
      R => '0'
    );
\received_CRC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(27),
      Q => received_CRC(4),
      R => '0'
    );
\received_CRC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(26),
      Q => received_CRC(5),
      R => '0'
    );
\received_CRC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(25),
      Q => received_CRC(6),
      R => '0'
    );
\received_CRC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(24),
      Q => received_CRC(7),
      R => '0'
    );
\received_CRC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(23),
      Q => received_CRC(8),
      R => '0'
    );
\received_CRC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \received_CRC_reg[0]_0\(22),
      Q => received_CRC(9),
      R => '0'
    );
rx_crc_gen_i1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CRC_TOP_1
     port map (
      CRC_DATAVALID => CRC_DATAVALID,
      D(2 downto 0) => D(2 downto 0),
      Q(31 downto 0) => p_0_in(63 downto 32),
      axi4s_rdy_valid_r => axi4s_rdy_valid_r,
      \crc_data_i_reg[56]_0\(63) => m_axi_rx_tdata_us_r(0),
      \crc_data_i_reg[56]_0\(62) => m_axi_rx_tdata_us_r(1),
      \crc_data_i_reg[56]_0\(61) => m_axi_rx_tdata_us_r(2),
      \crc_data_i_reg[56]_0\(60) => m_axi_rx_tdata_us_r(3),
      \crc_data_i_reg[56]_0\(59) => m_axi_rx_tdata_us_r(4),
      \crc_data_i_reg[56]_0\(58) => m_axi_rx_tdata_us_r(5),
      \crc_data_i_reg[56]_0\(57) => m_axi_rx_tdata_us_r(6),
      \crc_data_i_reg[56]_0\(56) => m_axi_rx_tdata_us_r(7),
      \crc_data_i_reg[56]_0\(55) => m_axi_rx_tdata_us_r(8),
      \crc_data_i_reg[56]_0\(54) => m_axi_rx_tdata_us_r(9),
      \crc_data_i_reg[56]_0\(53) => m_axi_rx_tdata_us_r(10),
      \crc_data_i_reg[56]_0\(52) => m_axi_rx_tdata_us_r(11),
      \crc_data_i_reg[56]_0\(51) => m_axi_rx_tdata_us_r(12),
      \crc_data_i_reg[56]_0\(50) => m_axi_rx_tdata_us_r(13),
      \crc_data_i_reg[56]_0\(49) => m_axi_rx_tdata_us_r(14),
      \crc_data_i_reg[56]_0\(48) => m_axi_rx_tdata_us_r(15),
      \crc_data_i_reg[56]_0\(47) => m_axi_rx_tdata_us_r(16),
      \crc_data_i_reg[56]_0\(46) => m_axi_rx_tdata_us_r(17),
      \crc_data_i_reg[56]_0\(45) => m_axi_rx_tdata_us_r(18),
      \crc_data_i_reg[56]_0\(44) => m_axi_rx_tdata_us_r(19),
      \crc_data_i_reg[56]_0\(43) => m_axi_rx_tdata_us_r(20),
      \crc_data_i_reg[56]_0\(42) => m_axi_rx_tdata_us_r(21),
      \crc_data_i_reg[56]_0\(41) => m_axi_rx_tdata_us_r(22),
      \crc_data_i_reg[56]_0\(40) => m_axi_rx_tdata_us_r(23),
      \crc_data_i_reg[56]_0\(39) => m_axi_rx_tdata_us_r(24),
      \crc_data_i_reg[56]_0\(38) => m_axi_rx_tdata_us_r(25),
      \crc_data_i_reg[56]_0\(37) => m_axi_rx_tdata_us_r(26),
      \crc_data_i_reg[56]_0\(36) => m_axi_rx_tdata_us_r(27),
      \crc_data_i_reg[56]_0\(35) => m_axi_rx_tdata_us_r(28),
      \crc_data_i_reg[56]_0\(34) => m_axi_rx_tdata_us_r(29),
      \crc_data_i_reg[56]_0\(33) => m_axi_rx_tdata_us_r(30),
      \crc_data_i_reg[56]_0\(32) => m_axi_rx_tdata_us_r(31),
      \crc_data_i_reg[56]_0\(31) => m_axi_rx_tdata_us_r(32),
      \crc_data_i_reg[56]_0\(30) => m_axi_rx_tdata_us_r(33),
      \crc_data_i_reg[56]_0\(29) => m_axi_rx_tdata_us_r(34),
      \crc_data_i_reg[56]_0\(28) => m_axi_rx_tdata_us_r(35),
      \crc_data_i_reg[56]_0\(27) => m_axi_rx_tdata_us_r(36),
      \crc_data_i_reg[56]_0\(26) => m_axi_rx_tdata_us_r(37),
      \crc_data_i_reg[56]_0\(25) => m_axi_rx_tdata_us_r(38),
      \crc_data_i_reg[56]_0\(24) => m_axi_rx_tdata_us_r(39),
      \crc_data_i_reg[56]_0\(23) => m_axi_rx_tdata_us_r(40),
      \crc_data_i_reg[56]_0\(22) => m_axi_rx_tdata_us_r(41),
      \crc_data_i_reg[56]_0\(21) => m_axi_rx_tdata_us_r(42),
      \crc_data_i_reg[56]_0\(20) => m_axi_rx_tdata_us_r(43),
      \crc_data_i_reg[56]_0\(19) => m_axi_rx_tdata_us_r(44),
      \crc_data_i_reg[56]_0\(18) => m_axi_rx_tdata_us_r(45),
      \crc_data_i_reg[56]_0\(17) => m_axi_rx_tdata_us_r(46),
      \crc_data_i_reg[56]_0\(16) => m_axi_rx_tdata_us_r(47),
      \crc_data_i_reg[56]_0\(15 downto 0) => \^m_axi_rx_tdata_us_r_reg[48]_0\(15 downto 0),
      \crcreg_reg[0]_0\ => \^m_axi_rx_tlast_us_r\,
      \crcreg_reg[0]_1\ => CRC_RESET_r_reg_n_0,
      data_valid_reg_0(0) => \^tkeep_in_reg[4]_0\(3),
      \data_width_reg[1]_0\(0) => Q(7),
      \data_width_reg[1]_1\ => \data_width_reg[1]\,
      m_axi_rx_tsof_us => m_axi_rx_tsof_us,
      m_axi_rx_tsof_us_r => m_axi_rx_tsof_us_r,
      m_axi_rx_tsof_us_r_reg => \^count_reg[0]_0\,
      m_axi_rx_tvalid_ds_crc_i => m_axi_rx_tvalid_ds_crc_i,
      new_pkt_r => \^new_pkt_r\,
      \tkeep_in_reg[4]\ => \tkeep_in_reg[4]_1\,
      user_clk => user_clk
    );
sc_frame_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888000000000"
    )
        port map (
      I0 => m_axi_rx_tvalid_ds_crc_i,
      I1 => m_axi_rx_tlast_ds_crc_i,
      I2 => eof_ds_r,
      I3 => sof_eof_r,
      I4 => idle_r,
      I5 => m_axi_rx_tsof_us,
      O => sc_frame_c
    );
sc_frame_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => sc_frame_c,
      Q => sc_frame_r,
      R => reset_crc_block
    );
sof_ds_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => sof_ds_c,
      Q => \^sof_ds_r\,
      R => reset_crc_block
    );
sof_eof_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => sof_eof_c,
      Q => sof_eof_r,
      R => reset_crc_block
    );
sof_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => \^count_reg[0]_0\,
      I1 => m_axi_rx_tlast_ds_crc_i,
      I2 => \^new_pkt_r\,
      I3 => \idle_c0__0\,
      I4 => m_axi_rx_tvalid_ds_crc_i,
      I5 => \^sof_r\,
      O => sof_c
    );
sof_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => eof_ds_r,
      I1 => sof_eof_r,
      I2 => idle_r,
      O => \idle_c0__0\
    );
sof_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => sof_c,
      Q => \^sof_r\,
      R => reset_crc_block
    );
\tkeep_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => tkeep_out0,
      D => Q(3),
      Q => \^tkeep_in_reg[4]_0\(3),
      R => '0'
    );
\tkeep_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => tkeep_out0,
      D => Q(2),
      Q => \^tkeep_in_reg[4]_0\(2),
      R => '0'
    );
\tkeep_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => tkeep_out0,
      D => Q(1),
      Q => \^tkeep_in_reg[4]_0\(1),
      R => '0'
    );
\tkeep_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => tkeep_out0,
      D => Q(0),
      Q => \^tkeep_in_reg[4]_0\(0),
      R => '0'
    );
\tkeep_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => tkeep_out0,
      D => \tkeep_out_reg[1]_0\(2),
      Q => tkeep_out(1),
      R => '0'
    );
\tkeep_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => tkeep_out0,
      D => \tkeep_out_reg[1]_0\(1),
      Q => tkeep_out(2),
      R => '0'
    );
\tkeep_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => tkeep_out0,
      D => \tkeep_out_reg[1]_0\(0),
      Q => tkeep_out(3),
      R => '0'
    );
\tkeep_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => tkeep_out0,
      D => Q(7),
      Q => tkeep_out(4),
      R => \tkeep_out_reg[7]_0\
    );
\tkeep_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => tkeep_out0,
      D => Q(6),
      Q => tkeep_out(5),
      R => \tkeep_out_reg[7]_0\
    );
\tkeep_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => tkeep_out0,
      D => Q(5),
      Q => tkeep_out(6),
      R => \tkeep_out_reg[7]_0\
    );
\tkeep_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => tkeep_out0,
      D => Q(4),
      Q => tkeep_out(7),
      R => \tkeep_out_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_tx_crc_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_tx_tvalid_ds_crc_i : out STD_LOGIC;
    s_axi_tx_tlast_ds_crc_i : out STD_LOGIC;
    tlast_txdv_coincide_r0 : out STD_LOGIC;
    channel_full_c : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    \s_axi_tx_tkeep_ds_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_tx_tkeep_ds_reg[1]_0\ : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    next_partial_data_c : out STD_LOGIC;
    \s_axi_tx_tkeep_ds_reg[0]_0\ : out STD_LOGIC;
    next_full_data_c : out STD_LOGIC;
    in_frame_c : out STD_LOGIC;
    reset_crc_block : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    s_axi_tx_tready_ds_crc_i : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[16]_0\ : in STD_LOGIC;
    \s_axi_tx_tdata_ds_reg[0]_0\ : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    txdatavalid_i : in STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 7 );
    s_axi_tx_tvalid : in STD_LOGIC;
    \gen_sep_nb_r_reg[0]\ : in STD_LOGIC;
    partial_data_r_reg : in STD_LOGIC;
    \wait_for_sep0_tx__3\ : in STD_LOGIC;
    sep0_lane0_r : in STD_LOGIC;
    full_data_r : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_tx_crc_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_tx_crc_axi is
  signal CRC1 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \CRC_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \CRC_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi4s_last_rdy_valid : STD_LOGIC;
  signal \^channel_full_c\ : STD_LOGIC;
  signal channel_full_r_i_2_n_0 : STD_LOGIC;
  signal channel_full_r_i_3_n_0 : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal crc_c : STD_LOGIC;
  signal crc_r : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal data4 : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal data_c : STD_LOGIC;
  signal data_r : STD_LOGIC;
  signal eof_ds_c : STD_LOGIC;
  signal eof_ds_r : STD_LOGIC;
  signal eof_sc_r : STD_LOGIC;
  signal \gen_sep_nb_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_sep_nb_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_sep_nb_r[2]_i_2_n_0\ : STD_LOGIC;
  signal gen_sep_r_i_5_n_0 : STD_LOGIC;
  signal idle_c : STD_LOGIC;
  signal idle_r : STD_LOGIC;
  signal new_pkt_r : STD_LOGIC;
  signal \^next_partial_data_c\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal p_21_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC;
  signal p_38_in : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[10]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[11]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[12]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[13]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[14]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[16]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[24]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[40]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[40]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[40]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[48]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[56]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[56]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[56]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[56]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[56]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[56]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[56]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[56]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[56]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[56]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[56]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[8]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_tx_tdata_ds[9]_i_3_n_0\ : STD_LOGIC;
  signal s_axi_tx_tdata_us_r : STD_LOGIC_VECTOR ( 0 to 63 );
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[16]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[17]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[18]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[19]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[20]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[21]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[22]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[23]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[24]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[25]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[26]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[27]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[28]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[29]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[30]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[31]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[32]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[33]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[34]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[35]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[36]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[37]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[38]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[39]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[40]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[41]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[42]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[43]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[44]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[45]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[46]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[47]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[48]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[49]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[50]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[51]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[52]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[53]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[54]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[55]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[56]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[57]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[58]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[59]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[60]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[61]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[62]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[63]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_axi_tx_tdata_us_r2_reg_n_0_[9]\ : STD_LOGIC;
  signal \s_axi_tx_tkeep_ds[0]_i_1_n_0\ : STD_LOGIC;
  signal s_axi_tx_tkeep_ds_crc_i : STD_LOGIC_VECTOR ( 1 to 7 );
  signal \s_axi_tx_tkeep_us_i1__6\ : STD_LOGIC;
  signal s_axi_tx_tlast_ds0 : STD_LOGIC;
  signal \^s_axi_tx_tlast_ds_crc_i\ : STD_LOGIC;
  signal s_axi_tx_tlast_us_r : STD_LOGIC;
  signal \^s_axi_tx_tvalid_ds_crc_i\ : STD_LOGIC;
  signal s_axi_tx_tvalid_ds_i_1_n_0 : STD_LOGIC;
  signal sc_frame_c : STD_LOGIC;
  signal sc_frame_r : STD_LOGIC;
  signal sof_ds_c : STD_LOGIC;
  signal sof_ds_r : STD_LOGIC;
  signal sof_eof_c : STD_LOGIC;
  signal sof_eof_r : STD_LOGIC;
  signal sof_sc_c : STD_LOGIC;
  signal sof_sc_r : STD_LOGIC;
  signal src_not_rdy_c : STD_LOGIC;
  signal src_not_rdy_r : STD_LOGIC;
  signal \tkeep_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \tkeep_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \tkeep_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \tkeep_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \tkeep_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \tkeep_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \tkeep_in_reg_n_0_[7]\ : STD_LOGIC;
  signal tkeep_out : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \tkeep_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \tkeep_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \tkeep_out[3]_i_1_n_0\ : STD_LOGIC;
  signal tx_crc_gen_i1_n_27 : STD_LOGIC;
  signal tx_crc_gen_i1_n_28 : STD_LOGIC;
  signal tx_crc_gen_i1_n_29 : STD_LOGIC;
  signal tx_crc_gen_i1_n_30 : STD_LOGIC;
  signal tx_crc_gen_i1_n_31 : STD_LOGIC;
  signal tx_crc_gen_i1_n_32 : STD_LOGIC;
  signal tx_crc_gen_i1_n_33 : STD_LOGIC;
  signal tx_crc_gen_i1_n_34 : STD_LOGIC;
  signal tx_crc_gen_i1_n_35 : STD_LOGIC;
  signal tx_crc_gen_i1_n_36 : STD_LOGIC;
  signal tx_crc_gen_i1_n_37 : STD_LOGIC;
  signal tx_crc_gen_i1_n_38 : STD_LOGIC;
  signal tx_crc_gen_i1_n_39 : STD_LOGIC;
  signal tx_crc_gen_i1_n_40 : STD_LOGIC;
  signal tx_crc_gen_i1_n_41 : STD_LOGIC;
  signal tx_crc_gen_i1_n_42 : STD_LOGIC;
  signal tx_crc_gen_i1_n_43 : STD_LOGIC;
  signal tx_crc_gen_i1_n_44 : STD_LOGIC;
  signal tx_crc_gen_i1_n_45 : STD_LOGIC;
  signal tx_crc_gen_i1_n_46 : STD_LOGIC;
  signal tx_crc_gen_i1_n_47 : STD_LOGIC;
  signal tx_crc_gen_i1_n_48 : STD_LOGIC;
  signal tx_crc_gen_i1_n_49 : STD_LOGIC;
  signal tx_crc_gen_i1_n_50 : STD_LOGIC;
  signal tx_crc_gen_i1_n_51 : STD_LOGIC;
  signal tx_crc_gen_i1_n_52 : STD_LOGIC;
  signal tx_crc_gen_i1_n_53 : STD_LOGIC;
  signal tx_crc_gen_i1_n_54 : STD_LOGIC;
  signal tx_crc_gen_i1_n_55 : STD_LOGIC;
  signal tx_crc_gen_i1_n_56 : STD_LOGIC;
  signal tx_crc_gen_i1_n_57 : STD_LOGIC;
  signal tx_crc_gen_i1_n_58 : STD_LOGIC;
  signal tx_crc_gen_i1_n_59 : STD_LOGIC;
  signal wait_c : STD_LOGIC;
  signal wait_r : STD_LOGIC;
  signal wait_r_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of TX_PE_DATA_V_i_1 : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of channel_full_r_i_2 : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of channel_full_r_i_3 : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \data_r_i_1__1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of eof_ds_r_i_1 : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of eof_ds_r_i_2 : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \gen_sep_nb_r[0]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \gen_sep_nb_r[0]_i_2\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[0]_i_3\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[0]_i_6\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[16]_i_5\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[24]_i_2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[24]_i_4\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[40]_i_3\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[40]_i_5\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[40]_i_6\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[48]_i_3\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[56]_i_10\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[56]_i_11\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[56]_i_13\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[56]_i_2\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[56]_i_3\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[56]_i_5\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \s_axi_tx_tdata_ds[56]_i_6\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of s_axi_tx_tlast_ds_i_1 : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of s_axi_tx_tready_INST_0 : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of s_axi_tx_tvalid_ds_i_1 : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of sof_eof_r_i_1 : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \tkeep_in[1]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \tkeep_in[2]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \tkeep_in[3]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \tkeep_in[4]_i_1__0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \tkeep_in[5]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \tkeep_in[6]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \tkeep_in[7]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \tkeep_out[1]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \tkeep_out[2]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \tkeep_out[3]_i_1\ : label is "soft_lutpair442";
begin
  Q(0) <= \^q\(0);
  channel_full_c <= \^channel_full_c\;
  next_partial_data_c <= \^next_partial_data_c\;
  s_axi_tx_tlast_ds_crc_i <= \^s_axi_tx_tlast_ds_crc_i\;
  s_axi_tx_tvalid_ds_crc_i <= \^s_axi_tx_tvalid_ds_crc_i\;
\CRC_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(0),
      Q => \CRC_reg_reg_n_0_[0]\,
      R => '0'
    );
\CRC_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(10),
      Q => \CRC_reg_reg_n_0_[10]\,
      R => '0'
    );
\CRC_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(11),
      Q => \CRC_reg_reg_n_0_[11]\,
      R => '0'
    );
\CRC_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(12),
      Q => \CRC_reg_reg_n_0_[12]\,
      R => '0'
    );
\CRC_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(13),
      Q => \CRC_reg_reg_n_0_[13]\,
      R => '0'
    );
\CRC_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(14),
      Q => \CRC_reg_reg_n_0_[14]\,
      R => '0'
    );
\CRC_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(15),
      Q => \CRC_reg_reg_n_0_[15]\,
      R => '0'
    );
\CRC_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(16),
      Q => \CRC_reg_reg_n_0_[16]\,
      R => '0'
    );
\CRC_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(17),
      Q => \CRC_reg_reg_n_0_[17]\,
      R => '0'
    );
\CRC_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(18),
      Q => \CRC_reg_reg_n_0_[18]\,
      R => '0'
    );
\CRC_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(19),
      Q => \CRC_reg_reg_n_0_[19]\,
      R => '0'
    );
\CRC_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(1),
      Q => \CRC_reg_reg_n_0_[1]\,
      R => '0'
    );
\CRC_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(20),
      Q => \CRC_reg_reg_n_0_[20]\,
      R => '0'
    );
\CRC_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(21),
      Q => \CRC_reg_reg_n_0_[21]\,
      R => '0'
    );
\CRC_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(22),
      Q => \CRC_reg_reg_n_0_[22]\,
      R => '0'
    );
\CRC_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(23),
      Q => \CRC_reg_reg_n_0_[23]\,
      R => '0'
    );
\CRC_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(24),
      Q => data4(63),
      R => '0'
    );
\CRC_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(25),
      Q => data4(62),
      R => '0'
    );
\CRC_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(26),
      Q => data4(61),
      R => '0'
    );
\CRC_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(27),
      Q => data4(60),
      R => '0'
    );
\CRC_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(28),
      Q => data4(59),
      R => '0'
    );
\CRC_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(29),
      Q => data4(58),
      R => '0'
    );
\CRC_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(2),
      Q => \CRC_reg_reg_n_0_[2]\,
      R => '0'
    );
\CRC_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(30),
      Q => data4(57),
      R => '0'
    );
\CRC_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(31),
      Q => data4(56),
      R => '0'
    );
\CRC_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(3),
      Q => \CRC_reg_reg_n_0_[3]\,
      R => '0'
    );
\CRC_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(4),
      Q => \CRC_reg_reg_n_0_[4]\,
      R => '0'
    );
\CRC_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(5),
      Q => \CRC_reg_reg_n_0_[5]\,
      R => '0'
    );
\CRC_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(6),
      Q => \CRC_reg_reg_n_0_[6]\,
      R => '0'
    );
\CRC_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(7),
      Q => \CRC_reg_reg_n_0_[7]\,
      R => '0'
    );
\CRC_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(8),
      Q => \CRC_reg_reg_n_0_[8]\,
      R => '0'
    );
\CRC_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC1(9),
      Q => \CRC_reg_reg_n_0_[9]\,
      R => '0'
    );
TX_PE_DATA_V_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axi_tx_tvalid_ds_crc_i\,
      I1 => s_axi_tx_tready_ds_crc_i,
      O => in_frame_c
    );
channel_full_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s_axi_tx_tkeep_ds_crc_i(6),
      I1 => s_axi_tx_tkeep_ds_crc_i(7),
      I2 => \^s_axi_tx_tlast_ds_crc_i\,
      I3 => \^s_axi_tx_tvalid_ds_crc_i\,
      I4 => channel_full_r_i_2_n_0,
      I5 => channel_full_r_i_3_n_0,
      O => \^channel_full_c\
    );
channel_full_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_tx_tkeep_ds_crc_i(1),
      I2 => s_axi_tx_tkeep_ds_crc_i(3),
      I3 => s_axi_tx_tkeep_ds_crc_i(2),
      O => channel_full_r_i_2_n_0
    );
channel_full_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_tx_tkeep_ds_crc_i(4),
      I1 => s_axi_tx_tkeep_ds_crc_i(5),
      O => channel_full_r_i_3_n_0
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040404400"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => channel_up_tx_if,
      I2 => count(1),
      I3 => count(0),
      I4 => s_axi_tx_tready_ds_crc_i,
      I5 => axi4s_last_rdy_valid,
      O => \count[0]_i_1__0_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"46444444"
    )
        port map (
      I0 => s_axi_tx_tready_ds_crc_i,
      I1 => count(1),
      I2 => count(0),
      I3 => s_axi_tx_tlast,
      I4 => s_axi_tx_tvalid,
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count[0]_i_1__0_n_0\,
      Q => count(0),
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => reset_crc_block
    );
crc_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A8A800000000"
    )
        port map (
      I0 => s_axi_tx_tlast_us_r,
      I1 => sof_ds_r,
      I2 => data_r,
      I3 => s_axi_tx_tvalid,
      I4 => src_not_rdy_r,
      I5 => p_0_in19_in,
      O => crc_c
    );
crc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => crc_c,
      Q => crc_r,
      R => reset_crc_block
    );
\data_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00E0"
    )
        port map (
      I0 => src_not_rdy_r,
      I1 => data_r,
      I2 => s_axi_tx_tvalid,
      I3 => s_axi_tx_tlast_us_r,
      I4 => sof_ds_r,
      O => data_c
    );
data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => data_c,
      Q => data_r,
      R => reset_crc_block
    );
eof_ds_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => p_0_in19_in,
      I1 => p_21_in,
      I2 => crc_r,
      O => eof_ds_c
    );
eof_ds_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF80000"
    )
        port map (
      I0 => src_not_rdy_r,
      I1 => s_axi_tx_tvalid,
      I2 => data_r,
      I3 => sof_ds_r,
      I4 => s_axi_tx_tlast_us_r,
      O => p_21_in
    );
eof_ds_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => eof_ds_c,
      Q => eof_ds_r,
      R => reset_crc_block
    );
eof_sc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => sof_sc_r,
      Q => eof_sc_r,
      R => reset_crc_block
    );
full_data_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \^channel_full_c\,
      I1 => partial_data_r_reg,
      I2 => \^s_axi_tx_tlast_ds_crc_i\,
      I3 => s_axi_tx_tready_ds_crc_i,
      I4 => \^s_axi_tx_tvalid_ds_crc_i\,
      I5 => \wait_for_sep0_tx__3\,
      O => next_full_data_c
    );
gen_sep7_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => channel_full_r_i_3_n_0,
      I1 => channel_full_r_i_2_n_0,
      I2 => s_axi_tx_tkeep_ds_crc_i(7),
      I3 => s_axi_tx_tkeep_ds_crc_i(6),
      I4 => s_axi_tx_tready_ds_crc_i,
      I5 => \^next_partial_data_c\,
      O => p_17_in
    );
\gen_sep_nb_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008088"
    )
        port map (
      I0 => \gen_sep_nb_r[0]_i_2_n_0\,
      I1 => \gen_sep_nb_r_reg[0]\,
      I2 => s_axi_tx_tkeep_ds_crc_i(4),
      I3 => s_axi_tx_tkeep_ds_crc_i(5),
      I4 => s_axi_tx_tkeep_ds_crc_i(6),
      O => \s_axi_tx_tkeep_ds_reg[4]_0\(2)
    );
\gen_sep_nb_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => s_axi_tx_tkeep_ds_crc_i(7),
      I1 => s_axi_tx_tkeep_ds_crc_i(3),
      I2 => s_axi_tx_tkeep_ds_crc_i(1),
      I3 => s_axi_tx_tkeep_ds_crc_i(2),
      O => \gen_sep_nb_r[0]_i_2_n_0\
    );
\gen_sep_nb_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080000030"
    )
        port map (
      I0 => s_axi_tx_tkeep_ds_crc_i(2),
      I1 => s_axi_tx_tkeep_ds_crc_i(3),
      I2 => \gen_sep_nb_r[1]_i_2_n_0\,
      I3 => s_axi_tx_tkeep_ds_crc_i(4),
      I4 => s_axi_tx_tkeep_ds_crc_i(5),
      I5 => s_axi_tx_tkeep_ds_crc_i(6),
      O => \s_axi_tx_tkeep_ds_reg[4]_0\(1)
    );
\gen_sep_nb_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_axi_tx_tkeep_ds_crc_i(7),
      I1 => s_axi_tx_tkeep_ds_crc_i(1),
      I2 => \^q\(0),
      I3 => sep0_lane0_r,
      I4 => full_data_r,
      O => \gen_sep_nb_r[1]_i_2_n_0\
    );
\gen_sep_nb_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020000200000002"
    )
        port map (
      I0 => \gen_sep_nb_r[2]_i_2_n_0\,
      I1 => s_axi_tx_tkeep_ds_crc_i(5),
      I2 => s_axi_tx_tkeep_ds_crc_i(4),
      I3 => s_axi_tx_tkeep_ds_crc_i(6),
      I4 => s_axi_tx_tkeep_ds_crc_i(3),
      I5 => s_axi_tx_tkeep_ds_crc_i(2),
      O => \s_axi_tx_tkeep_ds_reg[4]_0\(0)
    );
\gen_sep_nb_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000010"
    )
        port map (
      I0 => full_data_r,
      I1 => sep0_lane0_r,
      I2 => \^q\(0),
      I3 => s_axi_tx_tkeep_ds_crc_i(7),
      I4 => s_axi_tx_tkeep_ds_crc_i(2),
      I5 => s_axi_tx_tkeep_ds_crc_i(1),
      O => \gen_sep_nb_r[2]_i_2_n_0\
    );
gen_sep_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002FFFFFFFF"
    )
        port map (
      I0 => gen_sep_r_i_5_n_0,
      I1 => \^q\(0),
      I2 => s_axi_tx_tkeep_ds_crc_i(1),
      I3 => s_axi_tx_tkeep_ds_crc_i(2),
      I4 => s_axi_tx_tkeep_ds_crc_i(3),
      I5 => \^next_partial_data_c\,
      O => \s_axi_tx_tkeep_ds_reg[0]_0\
    );
gen_sep_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s_axi_tx_tkeep_ds_crc_i(1),
      I1 => \^q\(0),
      I2 => s_axi_tx_tkeep_ds_crc_i(6),
      I3 => s_axi_tx_tkeep_ds_crc_i(3),
      I4 => s_axi_tx_tkeep_ds_crc_i(2),
      I5 => channel_full_r_i_3_n_0,
      O => \s_axi_tx_tkeep_ds_reg[1]_0\
    );
gen_sep_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_tx_tkeep_ds_crc_i(6),
      I1 => s_axi_tx_tkeep_ds_crc_i(7),
      I2 => s_axi_tx_tkeep_ds_crc_i(4),
      I3 => s_axi_tx_tkeep_ds_crc_i(5),
      O => gen_sep_r_i_5_n_0
    );
\idle_r_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => s_axi_tx_tlast_ds0,
      I1 => idle_r,
      I2 => new_pkt_r,
      I3 => p_36_in,
      O => idle_c
    );
idle_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => idle_c,
      Q => idle_r,
      S => reset_crc_block
    );
new_pkt_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => p_36_in,
      I2 => new_pkt_r,
      O => p_38_in
    );
new_pkt_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_38_in,
      Q => new_pkt_r,
      R => reset_crc_block
    );
partial_data_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \^channel_full_c\,
      I1 => partial_data_r_reg,
      I2 => \^s_axi_tx_tlast_ds_crc_i\,
      I3 => s_axi_tx_tready_ds_crc_i,
      I4 => \^s_axi_tx_tvalid_ds_crc_i\,
      I5 => \wait_for_sep0_tx__3\,
      O => \^next_partial_data_c\
    );
\s_axi_tx_tdata_ds[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B8AAAAAAAA"
    )
        port map (
      I0 => data0(63),
      I1 => \s_axi_tx_tdata_ds[0]_i_3_n_0\,
      I2 => \CRC_reg_reg_n_0_[0]\,
      I3 => \s_axi_tx_tdata_ds[0]_i_4_n_0\,
      I4 => \s_axi_tx_tdata_ds[0]_i_5_n_0\,
      I5 => s_axi_tx_tlast_ds0,
      O => \s_axi_tx_tdata_ds[0]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I1 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      O => \s_axi_tx_tdata_ds[0]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data4(63),
      I1 => \CRC_reg_reg_n_0_[8]\,
      I2 => data0(63),
      I3 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I4 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I5 => \CRC_reg_reg_n_0_[16]\,
      O => \s_axi_tx_tdata_ds[0]_i_4_n_0\
    );
\s_axi_tx_tdata_ds[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040C0C0C0C0C0C0C"
    )
        port map (
      I0 => \tkeep_in_reg_n_0_[6]\,
      I1 => \tkeep_in_reg_n_0_[3]\,
      I2 => \s_axi_tx_tdata_ds[0]_i_6_n_0\,
      I3 => p_0_in19_in,
      I4 => \tkeep_in_reg_n_0_[5]\,
      I5 => \tkeep_in_reg_n_0_[7]\,
      O => \s_axi_tx_tdata_ds[0]_i_5_n_0\
    );
\s_axi_tx_tdata_ds[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \tkeep_in_reg_n_0_[2]\,
      I1 => \tkeep_in_reg_n_0_[0]\,
      I2 => \tkeep_in_reg_n_0_[1]\,
      O => \s_axi_tx_tdata_ds[0]_i_6_n_0\
    );
\s_axi_tx_tdata_ds[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[56]_i_6_n_0\,
      I1 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I2 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I3 => \CRC_reg_reg_n_0_[18]\,
      I4 => data4(61),
      I5 => \s_axi_tx_tdata_us_r2_reg_n_0_[10]\,
      O => \s_axi_tx_tdata_ds[10]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[56]_i_6_n_0\,
      I1 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I2 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I3 => \CRC_reg_reg_n_0_[19]\,
      I4 => data4(60),
      I5 => \s_axi_tx_tdata_us_r2_reg_n_0_[11]\,
      O => \s_axi_tx_tdata_ds[11]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[56]_i_6_n_0\,
      I1 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I2 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I3 => \CRC_reg_reg_n_0_[20]\,
      I4 => data4(59),
      I5 => \s_axi_tx_tdata_us_r2_reg_n_0_[12]\,
      O => \s_axi_tx_tdata_ds[12]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[56]_i_6_n_0\,
      I1 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I2 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I3 => \CRC_reg_reg_n_0_[21]\,
      I4 => data4(58),
      I5 => \s_axi_tx_tdata_us_r2_reg_n_0_[13]\,
      O => \s_axi_tx_tdata_ds[13]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[56]_i_6_n_0\,
      I1 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I2 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I3 => \CRC_reg_reg_n_0_[22]\,
      I4 => data4(57),
      I5 => \s_axi_tx_tdata_us_r2_reg_n_0_[14]\,
      O => \s_axi_tx_tdata_ds[14]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[56]_i_6_n_0\,
      I1 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I2 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I3 => \CRC_reg_reg_n_0_[23]\,
      I4 => data4(56),
      I5 => \s_axi_tx_tdata_us_r2_reg_n_0_[15]\,
      O => \s_axi_tx_tdata_ds[15]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I1 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      O => \s_axi_tx_tdata_ds[16]_i_5_n_0\
    );
\s_axi_tx_tdata_ds[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B8AAAAAAAA"
    )
        port map (
      I0 => data0(62),
      I1 => \s_axi_tx_tdata_ds[0]_i_3_n_0\,
      I2 => \CRC_reg_reg_n_0_[1]\,
      I3 => \s_axi_tx_tdata_ds[1]_i_2_n_0\,
      I4 => \s_axi_tx_tdata_ds[0]_i_5_n_0\,
      I5 => s_axi_tx_tlast_ds0,
      O => \s_axi_tx_tdata_ds[1]_i_1_n_0\
    );
\s_axi_tx_tdata_ds[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data4(62),
      I1 => \CRC_reg_reg_n_0_[9]\,
      I2 => data0(62),
      I3 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I4 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I5 => \CRC_reg_reg_n_0_[17]\,
      O => \s_axi_tx_tdata_ds[1]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => eof_sc_r,
      I1 => sof_eof_r,
      I2 => eof_ds_r,
      I3 => \s_axi_tx_tdata_ds[0]_i_5_n_0\,
      O => \s_axi_tx_tdata_ds[24]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[56]_i_6_n_0\,
      I1 => \s_axi_tx_tdata_ds[0]_i_3_n_0\,
      O => \s_axi_tx_tdata_ds[24]_i_4_n_0\
    );
\s_axi_tx_tdata_ds[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B8AAAAAAAA"
    )
        port map (
      I0 => data0(61),
      I1 => \s_axi_tx_tdata_ds[0]_i_3_n_0\,
      I2 => \CRC_reg_reg_n_0_[2]\,
      I3 => \s_axi_tx_tdata_ds[2]_i_2_n_0\,
      I4 => \s_axi_tx_tdata_ds[0]_i_5_n_0\,
      I5 => s_axi_tx_tlast_ds0,
      O => \s_axi_tx_tdata_ds[2]_i_1_n_0\
    );
\s_axi_tx_tdata_ds[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data4(61),
      I1 => \CRC_reg_reg_n_0_[10]\,
      I2 => data0(61),
      I3 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I4 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I5 => \CRC_reg_reg_n_0_[18]\,
      O => \s_axi_tx_tdata_ds[2]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B8AAAAAAAA"
    )
        port map (
      I0 => data0(60),
      I1 => \s_axi_tx_tdata_ds[0]_i_3_n_0\,
      I2 => \CRC_reg_reg_n_0_[3]\,
      I3 => \s_axi_tx_tdata_ds[3]_i_2_n_0\,
      I4 => \s_axi_tx_tdata_ds[0]_i_5_n_0\,
      I5 => s_axi_tx_tlast_ds0,
      O => \s_axi_tx_tdata_ds[3]_i_1_n_0\
    );
\s_axi_tx_tdata_ds[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data4(60),
      I1 => \CRC_reg_reg_n_0_[11]\,
      I2 => data0(60),
      I3 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I4 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I5 => \CRC_reg_reg_n_0_[19]\,
      O => \s_axi_tx_tdata_ds[3]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[16]_i_5_n_0\,
      I1 => \s_axi_tx_tdata_ds[0]_i_5_n_0\,
      O => \s_axi_tx_tdata_ds[40]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I1 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      O => \s_axi_tx_tdata_ds[40]_i_5_n_0\
    );
\s_axi_tx_tdata_ds[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I1 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      O => \s_axi_tx_tdata_ds[40]_i_6_n_0\
    );
\s_axi_tx_tdata_ds[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[24]_i_2_n_0\,
      I1 => \s_axi_tx_tdata_ds[16]_i_5_n_0\,
      O => \s_axi_tx_tdata_ds[48]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B8AAAAAAAA"
    )
        port map (
      I0 => data0(59),
      I1 => \s_axi_tx_tdata_ds[0]_i_3_n_0\,
      I2 => \CRC_reg_reg_n_0_[4]\,
      I3 => \s_axi_tx_tdata_ds[4]_i_2_n_0\,
      I4 => \s_axi_tx_tdata_ds[0]_i_5_n_0\,
      I5 => s_axi_tx_tlast_ds0,
      O => \s_axi_tx_tdata_ds[4]_i_1_n_0\
    );
\s_axi_tx_tdata_ds[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data4(59),
      I1 => \CRC_reg_reg_n_0_[12]\,
      I2 => data0(59),
      I3 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I4 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I5 => \CRC_reg_reg_n_0_[20]\,
      O => \s_axi_tx_tdata_ds[4]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[56]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007000F0"
    )
        port map (
      I0 => \tkeep_in_reg_n_0_[5]\,
      I1 => \tkeep_in_reg_n_0_[6]\,
      I2 => \tkeep_in_reg_n_0_[3]\,
      I3 => \s_axi_tx_tdata_ds[0]_i_6_n_0\,
      I4 => p_0_in19_in,
      O => \s_axi_tx_tdata_ds[56]_i_10_n_0\
    );
\s_axi_tx_tdata_ds[56]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => p_0_in19_in,
      I1 => \s_axi_tx_tdata_ds[0]_i_6_n_0\,
      I2 => \tkeep_in_reg_n_0_[3]\,
      I3 => \tkeep_in_reg_n_0_[5]\,
      O => \s_axi_tx_tdata_ds[56]_i_11_n_0\
    );
\s_axi_tx_tdata_ds[56]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tkeep_in_reg_n_0_[6]\,
      I1 => \s_axi_tx_tdata_ds[56]_i_13_n_0\,
      I2 => \tkeep_in_reg_n_0_[5]\,
      O => \s_axi_tx_tdata_ds[56]_i_12_n_0\
    );
\s_axi_tx_tdata_ds[56]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \tkeep_in_reg_n_0_[3]\,
      I1 => \tkeep_in_reg_n_0_[1]\,
      I2 => \tkeep_in_reg_n_0_[0]\,
      I3 => \tkeep_in_reg_n_0_[2]\,
      I4 => p_0_in19_in,
      O => \s_axi_tx_tdata_ds[56]_i_13_n_0\
    );
\s_axi_tx_tdata_ds[56]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[0]_i_3_n_0\,
      I1 => \s_axi_tx_tdata_ds[56]_i_6_n_0\,
      I2 => channel_up_tx_if,
      I3 => \count_reg[0]_0\,
      O => \s_axi_tx_tdata_ds[56]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[56]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => crc_r,
      I1 => sof_sc_r,
      I2 => \s_axi_tx_tdata_ds[0]_i_5_n_0\,
      O => \s_axi_tx_tdata_ds[56]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[56]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => eof_sc_r,
      I1 => sof_eof_r,
      I2 => eof_ds_r,
      I3 => channel_up_tx_if,
      I4 => \count_reg[0]_0\,
      O => \s_axi_tx_tdata_ds[56]_i_5_n_0\
    );
\s_axi_tx_tdata_ds[56]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[0]_i_5_n_0\,
      I1 => eof_sc_r,
      I2 => sof_eof_r,
      I3 => eof_ds_r,
      O => \s_axi_tx_tdata_ds[56]_i_6_n_0\
    );
\s_axi_tx_tdata_ds[56]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAE"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[56]_i_9_n_0\,
      I1 => \tkeep_in_reg_n_0_[0]\,
      I2 => \tkeep_in_reg_n_0_[1]\,
      I3 => \s_axi_tx_tdata_ds[56]_i_10_n_0\,
      I4 => \s_axi_tx_tdata_ds[56]_i_11_n_0\,
      O => \s_axi_tx_tdata_ds[56]_i_7_n_0\
    );
\s_axi_tx_tdata_ds[56]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAABAAABAAA"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[56]_i_9_n_0\,
      I1 => \tkeep_in_reg_n_0_[2]\,
      I2 => \tkeep_in_reg_n_0_[1]\,
      I3 => \tkeep_in_reg_n_0_[0]\,
      I4 => \s_axi_tx_tdata_ds[56]_i_12_n_0\,
      I5 => \s_axi_tx_tdata_ds[56]_i_10_n_0\,
      O => \s_axi_tx_tdata_ds[56]_i_8_n_0\
    );
\s_axi_tx_tdata_ds[56]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030303030B030303"
    )
        port map (
      I0 => \tkeep_in_reg_n_0_[6]\,
      I1 => \tkeep_in_reg_n_0_[3]\,
      I2 => \s_axi_tx_tdata_ds[0]_i_6_n_0\,
      I3 => p_0_in19_in,
      I4 => \tkeep_in_reg_n_0_[5]\,
      I5 => \tkeep_in_reg_n_0_[7]\,
      O => \s_axi_tx_tdata_ds[56]_i_9_n_0\
    );
\s_axi_tx_tdata_ds[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B8AAAAAAAA"
    )
        port map (
      I0 => data0(58),
      I1 => \s_axi_tx_tdata_ds[0]_i_3_n_0\,
      I2 => \CRC_reg_reg_n_0_[5]\,
      I3 => \s_axi_tx_tdata_ds[5]_i_2_n_0\,
      I4 => \s_axi_tx_tdata_ds[0]_i_5_n_0\,
      I5 => s_axi_tx_tlast_ds0,
      O => \s_axi_tx_tdata_ds[5]_i_1_n_0\
    );
\s_axi_tx_tdata_ds[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data4(58),
      I1 => \CRC_reg_reg_n_0_[13]\,
      I2 => data0(58),
      I3 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I4 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I5 => \CRC_reg_reg_n_0_[21]\,
      O => \s_axi_tx_tdata_ds[5]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B8AAAAAAAA"
    )
        port map (
      I0 => data0(57),
      I1 => \s_axi_tx_tdata_ds[0]_i_3_n_0\,
      I2 => \CRC_reg_reg_n_0_[6]\,
      I3 => \s_axi_tx_tdata_ds[6]_i_2_n_0\,
      I4 => \s_axi_tx_tdata_ds[0]_i_5_n_0\,
      I5 => s_axi_tx_tlast_ds0,
      O => \s_axi_tx_tdata_ds[6]_i_1_n_0\
    );
\s_axi_tx_tdata_ds[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data4(57),
      I1 => \CRC_reg_reg_n_0_[14]\,
      I2 => data0(57),
      I3 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I4 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I5 => \CRC_reg_reg_n_0_[22]\,
      O => \s_axi_tx_tdata_ds[6]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B8AAAAAAAA"
    )
        port map (
      I0 => data0(56),
      I1 => \s_axi_tx_tdata_ds[0]_i_3_n_0\,
      I2 => \CRC_reg_reg_n_0_[7]\,
      I3 => \s_axi_tx_tdata_ds[7]_i_2_n_0\,
      I4 => \s_axi_tx_tdata_ds[0]_i_5_n_0\,
      I5 => s_axi_tx_tlast_ds0,
      O => \s_axi_tx_tdata_ds[7]_i_1_n_0\
    );
\s_axi_tx_tdata_ds[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data4(56),
      I1 => \CRC_reg_reg_n_0_[15]\,
      I2 => data0(56),
      I3 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I4 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I5 => \CRC_reg_reg_n_0_[23]\,
      O => \s_axi_tx_tdata_ds[7]_i_2_n_0\
    );
\s_axi_tx_tdata_ds[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[56]_i_6_n_0\,
      I1 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I2 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I3 => \CRC_reg_reg_n_0_[16]\,
      I4 => data4(63),
      I5 => \s_axi_tx_tdata_us_r2_reg_n_0_[8]\,
      O => \s_axi_tx_tdata_ds[8]_i_3_n_0\
    );
\s_axi_tx_tdata_ds[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_tx_tdata_ds[56]_i_6_n_0\,
      I1 => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      I2 => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      I3 => \CRC_reg_reg_n_0_[17]\,
      I4 => data4(62),
      I5 => \s_axi_tx_tdata_us_r2_reg_n_0_[9]\,
      O => \s_axi_tx_tdata_ds[9]_i_3_n_0\
    );
\s_axi_tx_tdata_ds_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => \s_axi_tx_tdata_ds[0]_i_2_n_0\,
      Q => D(63),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_37,
      Q => D(53),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_38,
      Q => D(52),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_39,
      Q => D(51),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_40,
      Q => D(50),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_41,
      Q => D(49),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_42,
      Q => D(48),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(47),
      Q => D(47),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(46),
      Q => D(46),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(45),
      Q => D(45),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(44),
      Q => D(44),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => \s_axi_tx_tdata_ds[1]_i_1_n_0\,
      Q => D(62),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(43),
      Q => D(43),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(42),
      Q => D(42),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(41),
      Q => D(41),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(40),
      Q => D(40),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_52,
      Q => D(39),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_53,
      Q => D(38),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_54,
      Q => D(37),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_55,
      Q => D(36),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_56,
      Q => D(35),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_57,
      Q => D(34),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => \s_axi_tx_tdata_ds[2]_i_1_n_0\,
      Q => D(61),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_58,
      Q => D(33),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_59,
      Q => D(32),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_44,
      Q => D(31),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_45,
      Q => D(30),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_46,
      Q => D(29),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_47,
      Q => D(28),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_48,
      Q => D(27),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_49,
      Q => D(26),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_50,
      Q => D(25),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_51,
      Q => D(24),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => \s_axi_tx_tdata_ds[3]_i_1_n_0\,
      Q => D(60),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(23),
      Q => D(23),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(22),
      Q => D(22),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(21),
      Q => D(21),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(20),
      Q => D(20),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(19),
      Q => D(19),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(18),
      Q => D(18),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(17),
      Q => D(17),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(16),
      Q => D(16),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_34,
      Q => D(15),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_33,
      Q => D(14),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => \s_axi_tx_tdata_ds[4]_i_1_n_0\,
      Q => D(59),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_32,
      Q => D(13),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_31,
      Q => D(12),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_30,
      Q => D(11),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_29,
      Q => D(10),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_28,
      Q => D(9),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_27,
      Q => D(8),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(7),
      Q => D(7),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(6),
      Q => D(6),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(5),
      Q => D(5),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(4),
      Q => D(4),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => \s_axi_tx_tdata_ds[5]_i_1_n_0\,
      Q => D(58),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(3),
      Q => D(3),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(2),
      Q => D(2),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(1),
      Q => D(1),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => p_1_in(0),
      Q => D(0),
      R => '0'
    );
\s_axi_tx_tdata_ds_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => \s_axi_tx_tdata_ds[6]_i_1_n_0\,
      Q => D(57),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => \s_axi_tx_tdata_ds[7]_i_1_n_0\,
      Q => D(56),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_35,
      Q => D(55),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_ds_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \s_axi_tx_tdata_ds_reg[16]_0\,
      D => tx_crc_gen_i1_n_36,
      Q => D(54),
      R => \s_axi_tx_tdata_ds_reg[0]_0\
    );
\s_axi_tx_tdata_us_r2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(0),
      Q => data0(63),
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(10),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[10]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(11),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[11]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(12),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[12]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(13),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[13]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(14),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[14]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(15),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[15]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(16),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[16]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(17),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[17]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(18),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[18]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(19),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[19]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(1),
      Q => data0(62),
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(20),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[20]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(21),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[21]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(22),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[22]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(23),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[23]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(24),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[24]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(25),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[25]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(26),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[26]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(27),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[27]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(28),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[28]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(29),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[29]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(2),
      Q => data0(61),
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(30),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[30]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(31),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[31]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(32),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[32]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(33),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[33]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(34),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[34]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(35),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[35]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(36),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[36]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(37),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[37]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(38),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[38]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(39),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[39]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(3),
      Q => data0(60),
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(40),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[40]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(41),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[41]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(42),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[42]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(43),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[43]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(44),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[44]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(45),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[45]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(46),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[46]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(47),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[47]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(48),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[48]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(49),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[49]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(4),
      Q => data0(59),
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(50),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[50]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(51),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[51]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(52),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[52]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(53),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[53]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(54),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[54]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(55),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[55]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(56),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[56]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(57),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[57]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(58),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[58]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(59),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[59]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(5),
      Q => data0(58),
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(60),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[60]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(61),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[61]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(62),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[62]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(63),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[63]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(6),
      Q => data0(57),
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(7),
      Q => data0(56),
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(8),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[8]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tdata_us_r(9),
      Q => \s_axi_tx_tdata_us_r2_reg_n_0_[9]\,
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(0),
      Q => s_axi_tx_tdata_us_r(0),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(10),
      Q => s_axi_tx_tdata_us_r(10),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(11),
      Q => s_axi_tx_tdata_us_r(11),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(12),
      Q => s_axi_tx_tdata_us_r(12),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(13),
      Q => s_axi_tx_tdata_us_r(13),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(14),
      Q => s_axi_tx_tdata_us_r(14),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(15),
      Q => s_axi_tx_tdata_us_r(15),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(16),
      Q => s_axi_tx_tdata_us_r(16),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(17),
      Q => s_axi_tx_tdata_us_r(17),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(18),
      Q => s_axi_tx_tdata_us_r(18),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(19),
      Q => s_axi_tx_tdata_us_r(19),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(1),
      Q => s_axi_tx_tdata_us_r(1),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(20),
      Q => s_axi_tx_tdata_us_r(20),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(21),
      Q => s_axi_tx_tdata_us_r(21),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(22),
      Q => s_axi_tx_tdata_us_r(22),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(23),
      Q => s_axi_tx_tdata_us_r(23),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(24),
      Q => s_axi_tx_tdata_us_r(24),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(25),
      Q => s_axi_tx_tdata_us_r(25),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(26),
      Q => s_axi_tx_tdata_us_r(26),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(27),
      Q => s_axi_tx_tdata_us_r(27),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(28),
      Q => s_axi_tx_tdata_us_r(28),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(29),
      Q => s_axi_tx_tdata_us_r(29),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(2),
      Q => s_axi_tx_tdata_us_r(2),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(30),
      Q => s_axi_tx_tdata_us_r(30),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(31),
      Q => s_axi_tx_tdata_us_r(31),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(32),
      Q => s_axi_tx_tdata_us_r(32),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(33),
      Q => s_axi_tx_tdata_us_r(33),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(34),
      Q => s_axi_tx_tdata_us_r(34),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(35),
      Q => s_axi_tx_tdata_us_r(35),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(36),
      Q => s_axi_tx_tdata_us_r(36),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(37),
      Q => s_axi_tx_tdata_us_r(37),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(38),
      Q => s_axi_tx_tdata_us_r(38),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(39),
      Q => s_axi_tx_tdata_us_r(39),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(3),
      Q => s_axi_tx_tdata_us_r(3),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(40),
      Q => s_axi_tx_tdata_us_r(40),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(41),
      Q => s_axi_tx_tdata_us_r(41),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(42),
      Q => s_axi_tx_tdata_us_r(42),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(43),
      Q => s_axi_tx_tdata_us_r(43),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(44),
      Q => s_axi_tx_tdata_us_r(44),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(45),
      Q => s_axi_tx_tdata_us_r(45),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(46),
      Q => s_axi_tx_tdata_us_r(46),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(47),
      Q => s_axi_tx_tdata_us_r(47),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(48),
      Q => s_axi_tx_tdata_us_r(48),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(49),
      Q => s_axi_tx_tdata_us_r(49),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(4),
      Q => s_axi_tx_tdata_us_r(4),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(50),
      Q => s_axi_tx_tdata_us_r(50),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(51),
      Q => s_axi_tx_tdata_us_r(51),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(52),
      Q => s_axi_tx_tdata_us_r(52),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(53),
      Q => s_axi_tx_tdata_us_r(53),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(54),
      Q => s_axi_tx_tdata_us_r(54),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(55),
      Q => s_axi_tx_tdata_us_r(55),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(56),
      Q => s_axi_tx_tdata_us_r(56),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(57),
      Q => s_axi_tx_tdata_us_r(57),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(58),
      Q => s_axi_tx_tdata_us_r(58),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(59),
      Q => s_axi_tx_tdata_us_r(59),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(5),
      Q => s_axi_tx_tdata_us_r(5),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(60),
      Q => s_axi_tx_tdata_us_r(60),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(61),
      Q => s_axi_tx_tdata_us_r(61),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(62),
      Q => s_axi_tx_tdata_us_r(62),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(63),
      Q => s_axi_tx_tdata_us_r(63),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(6),
      Q => s_axi_tx_tdata_us_r(6),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(7),
      Q => s_axi_tx_tdata_us_r(7),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(8),
      Q => s_axi_tx_tdata_us_r(8),
      R => '0'
    );
\s_axi_tx_tdata_us_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tdata(9),
      Q => s_axi_tx_tdata_us_r(9),
      R => '0'
    );
\s_axi_tx_tkeep_ds[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0100FFFF"
    )
        port map (
      I0 => eof_ds_r,
      I1 => sof_eof_r,
      I2 => eof_sc_r,
      I3 => s_axi_tx_tready_ds_crc_i,
      I4 => channel_up_tx_if,
      I5 => \count_reg[0]_0\,
      O => \s_axi_tx_tkeep_ds[0]_i_1_n_0\
    );
\s_axi_tx_tkeep_ds_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => tkeep_out(0),
      Q => \^q\(0),
      S => \s_axi_tx_tkeep_ds[0]_i_1_n_0\
    );
\s_axi_tx_tkeep_ds_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => tkeep_out(1),
      Q => s_axi_tx_tkeep_ds_crc_i(1),
      S => \s_axi_tx_tkeep_ds[0]_i_1_n_0\
    );
\s_axi_tx_tkeep_ds_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => tkeep_out(2),
      Q => s_axi_tx_tkeep_ds_crc_i(2),
      S => \s_axi_tx_tkeep_ds[0]_i_1_n_0\
    );
\s_axi_tx_tkeep_ds_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => tkeep_out(3),
      Q => s_axi_tx_tkeep_ds_crc_i(3),
      S => \s_axi_tx_tkeep_ds[0]_i_1_n_0\
    );
\s_axi_tx_tkeep_ds_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => tkeep_out(4),
      Q => s_axi_tx_tkeep_ds_crc_i(4),
      S => \s_axi_tx_tkeep_ds[0]_i_1_n_0\
    );
\s_axi_tx_tkeep_ds_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => tkeep_out(5),
      Q => s_axi_tx_tkeep_ds_crc_i(5),
      S => \s_axi_tx_tkeep_ds[0]_i_1_n_0\
    );
\s_axi_tx_tkeep_ds_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => tkeep_out(6),
      Q => s_axi_tx_tkeep_ds_crc_i(6),
      S => \s_axi_tx_tkeep_ds[0]_i_1_n_0\
    );
\s_axi_tx_tkeep_ds_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => tkeep_out(7),
      Q => s_axi_tx_tkeep_ds_crc_i(7),
      S => \s_axi_tx_tkeep_ds[0]_i_1_n_0\
    );
s_axi_tx_tlast_ds_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => eof_ds_r,
      I1 => sof_eof_r,
      I2 => eof_sc_r,
      O => s_axi_tx_tlast_ds0
    );
s_axi_tx_tlast_ds_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tlast_ds0,
      Q => \^s_axi_tx_tlast_ds_crc_i\,
      R => reset_crc_block
    );
s_axi_tx_tlast_us_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => p_36_in,
      D => s_axi_tx_tlast,
      Q => s_axi_tx_tlast_us_r,
      R => '0'
    );
s_axi_tx_tready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => channel_up_tx_if,
      I1 => s_axi_tx_tready_ds_crc_i,
      I2 => count(1),
      I3 => count(0),
      O => s_axi_tx_tready
    );
s_axi_tx_tvalid_ds_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => src_not_rdy_r,
      I1 => idle_r,
      I2 => sc_frame_r,
      I3 => wait_r,
      O => s_axi_tx_tvalid_ds_i_1_n_0
    );
s_axi_tx_tvalid_ds_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => s_axi_tx_tvalid_ds_i_1_n_0,
      Q => \^s_axi_tx_tvalid_ds_crc_i\,
      R => reset_crc_block
    );
\sc_frame_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => new_pkt_r,
      I1 => s_axi_tx_tlast,
      I2 => p_36_in,
      I3 => idle_r,
      I4 => s_axi_tx_tlast_ds0,
      O => sc_frame_c
    );
sc_frame_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => sc_frame_c,
      Q => sc_frame_r,
      R => reset_crc_block
    );
\sof_ds_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => wait_r,
      I1 => count(1),
      I2 => count(0),
      I3 => s_axi_tx_tvalid,
      O => sof_ds_c
    );
sof_ds_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => sof_ds_c,
      Q => sof_ds_r,
      R => reset_crc_block
    );
sof_eof_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sc_frame_r,
      I1 => p_0_in19_in,
      O => sof_eof_c
    );
sof_eof_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => sof_eof_c,
      Q => sof_eof_r,
      R => reset_crc_block
    );
sof_sc_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sc_frame_r,
      I1 => p_0_in19_in,
      O => sof_sc_c
    );
sof_sc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => sof_sc_c,
      Q => sof_sc_r,
      R => reset_crc_block
    );
src_not_rdy_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF000E"
    )
        port map (
      I0 => data_r,
      I1 => sof_ds_r,
      I2 => s_axi_tx_tlast_us_r,
      I3 => s_axi_tx_tvalid,
      I4 => src_not_rdy_r,
      O => src_not_rdy_c
    );
src_not_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => src_not_rdy_c,
      Q => src_not_rdy_r,
      R => reset_crc_block
    );
\tkeep_in[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_tx_tkeep(0),
      I1 => \s_axi_tx_tkeep_us_i1__6\,
      O => p_0_in(7)
    );
\tkeep_in[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_tx_tkeep(1),
      I1 => \s_axi_tx_tkeep_us_i1__6\,
      O => p_0_in(6)
    );
\tkeep_in[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_tx_tkeep(2),
      I1 => \s_axi_tx_tkeep_us_i1__6\,
      O => p_0_in(5)
    );
\tkeep_in[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_tx_tkeep(3),
      I1 => \s_axi_tx_tkeep_us_i1__6\,
      O => p_0_in(4)
    );
\tkeep_in[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_tx_tkeep(4),
      I1 => \s_axi_tx_tkeep_us_i1__6\,
      O => p_0_in(3)
    );
\tkeep_in[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_tx_tkeep(5),
      I1 => \s_axi_tx_tkeep_us_i1__6\,
      O => p_0_in(2)
    );
\tkeep_in[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_tx_tkeep(6),
      I1 => \s_axi_tx_tkeep_us_i1__6\,
      O => p_0_in(1)
    );
\tkeep_in[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_tx_tkeep(7),
      I1 => \s_axi_tx_tkeep_us_i1__6\,
      O => p_0_in(0)
    );
\tkeep_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => p_0_in(7),
      Q => \tkeep_in_reg_n_0_[0]\,
      R => '0'
    );
\tkeep_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => p_0_in(6),
      Q => \tkeep_in_reg_n_0_[1]\,
      R => '0'
    );
\tkeep_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => p_0_in(5),
      Q => \tkeep_in_reg_n_0_[2]\,
      R => '0'
    );
\tkeep_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => p_0_in(4),
      Q => \tkeep_in_reg_n_0_[3]\,
      R => '0'
    );
\tkeep_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => p_0_in(3),
      Q => p_0_in19_in,
      R => '0'
    );
\tkeep_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => p_0_in(2),
      Q => \tkeep_in_reg_n_0_[5]\,
      R => '0'
    );
\tkeep_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => p_0_in(1),
      Q => \tkeep_in_reg_n_0_[6]\,
      R => '0'
    );
\tkeep_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => p_0_in(0),
      Q => \tkeep_in_reg_n_0_[7]\,
      R => '0'
    );
\tkeep_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => s_axi_tx_tkeep(4),
      I1 => \s_axi_tx_tkeep_us_i1__6\,
      I2 => s_axi_tx_tkeep(5),
      O => \tkeep_out[1]_i_1_n_0\
    );
\tkeep_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => s_axi_tx_tkeep(4),
      I1 => \s_axi_tx_tkeep_us_i1__6\,
      I2 => s_axi_tx_tkeep(6),
      O => \tkeep_out[2]_i_1_n_0\
    );
\tkeep_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => s_axi_tx_tkeep(4),
      I1 => \s_axi_tx_tkeep_us_i1__6\,
      I2 => s_axi_tx_tkeep(7),
      O => \tkeep_out[3]_i_1_n_0\
    );
\tkeep_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => '1',
      Q => tkeep_out(0),
      R => '0'
    );
\tkeep_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => \tkeep_out[1]_i_1_n_0\,
      Q => tkeep_out(1),
      R => '0'
    );
\tkeep_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => \tkeep_out[2]_i_1_n_0\,
      Q => tkeep_out(2),
      R => '0'
    );
\tkeep_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => \tkeep_out[3]_i_1_n_0\,
      Q => tkeep_out(3),
      R => '0'
    );
\tkeep_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => p_0_in(7),
      Q => tkeep_out(4),
      R => tx_crc_gen_i1_n_43
    );
\tkeep_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => p_0_in(6),
      Q => tkeep_out(5),
      R => tx_crc_gen_i1_n_43
    );
\tkeep_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => p_0_in(5),
      Q => tkeep_out(6),
      R => tx_crc_gen_i1_n_43
    );
\tkeep_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => axi4s_last_rdy_valid,
      D => p_0_in(4),
      Q => tkeep_out(7),
      R => tx_crc_gen_i1_n_43
    );
tlast_txdv_coincide_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_full_c\,
      I1 => txdatavalid_i,
      O => tlast_txdv_coincide_r0
    );
tx_crc_gen_i1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CRC_TOP
     port map (
      D(31) => CRC1(0),
      D(30) => CRC1(1),
      D(29) => CRC1(2),
      D(28) => CRC1(3),
      D(27) => CRC1(4),
      D(26) => CRC1(5),
      D(25) => CRC1(6),
      D(24) => CRC1(7),
      D(23) => CRC1(8),
      D(22) => CRC1(9),
      D(21) => CRC1(10),
      D(20) => CRC1(11),
      D(19) => CRC1(12),
      D(18) => CRC1(13),
      D(17) => CRC1(14),
      D(16) => CRC1(15),
      D(15) => CRC1(16),
      D(14) => CRC1(17),
      D(13) => CRC1(18),
      D(12) => CRC1(19),
      D(11) => CRC1(20),
      D(10) => CRC1(21),
      D(9) => CRC1(22),
      D(8) => CRC1(23),
      D(7) => CRC1(24),
      D(6) => CRC1(25),
      D(5) => CRC1(26),
      D(4) => CRC1(27),
      D(3) => CRC1(28),
      D(2) => CRC1(29),
      D(1) => CRC1(30),
      D(0) => CRC1(31),
      Q(55) => \s_axi_tx_tdata_us_r2_reg_n_0_[8]\,
      Q(54) => \s_axi_tx_tdata_us_r2_reg_n_0_[9]\,
      Q(53) => \s_axi_tx_tdata_us_r2_reg_n_0_[10]\,
      Q(52) => \s_axi_tx_tdata_us_r2_reg_n_0_[11]\,
      Q(51) => \s_axi_tx_tdata_us_r2_reg_n_0_[12]\,
      Q(50) => \s_axi_tx_tdata_us_r2_reg_n_0_[13]\,
      Q(49) => \s_axi_tx_tdata_us_r2_reg_n_0_[14]\,
      Q(48) => \s_axi_tx_tdata_us_r2_reg_n_0_[15]\,
      Q(47) => \s_axi_tx_tdata_us_r2_reg_n_0_[16]\,
      Q(46) => \s_axi_tx_tdata_us_r2_reg_n_0_[17]\,
      Q(45) => \s_axi_tx_tdata_us_r2_reg_n_0_[18]\,
      Q(44) => \s_axi_tx_tdata_us_r2_reg_n_0_[19]\,
      Q(43) => \s_axi_tx_tdata_us_r2_reg_n_0_[20]\,
      Q(42) => \s_axi_tx_tdata_us_r2_reg_n_0_[21]\,
      Q(41) => \s_axi_tx_tdata_us_r2_reg_n_0_[22]\,
      Q(40) => \s_axi_tx_tdata_us_r2_reg_n_0_[23]\,
      Q(39) => \s_axi_tx_tdata_us_r2_reg_n_0_[24]\,
      Q(38) => \s_axi_tx_tdata_us_r2_reg_n_0_[25]\,
      Q(37) => \s_axi_tx_tdata_us_r2_reg_n_0_[26]\,
      Q(36) => \s_axi_tx_tdata_us_r2_reg_n_0_[27]\,
      Q(35) => \s_axi_tx_tdata_us_r2_reg_n_0_[28]\,
      Q(34) => \s_axi_tx_tdata_us_r2_reg_n_0_[29]\,
      Q(33) => \s_axi_tx_tdata_us_r2_reg_n_0_[30]\,
      Q(32) => \s_axi_tx_tdata_us_r2_reg_n_0_[31]\,
      Q(31) => \s_axi_tx_tdata_us_r2_reg_n_0_[32]\,
      Q(30) => \s_axi_tx_tdata_us_r2_reg_n_0_[33]\,
      Q(29) => \s_axi_tx_tdata_us_r2_reg_n_0_[34]\,
      Q(28) => \s_axi_tx_tdata_us_r2_reg_n_0_[35]\,
      Q(27) => \s_axi_tx_tdata_us_r2_reg_n_0_[36]\,
      Q(26) => \s_axi_tx_tdata_us_r2_reg_n_0_[37]\,
      Q(25) => \s_axi_tx_tdata_us_r2_reg_n_0_[38]\,
      Q(24) => \s_axi_tx_tdata_us_r2_reg_n_0_[39]\,
      Q(23) => \s_axi_tx_tdata_us_r2_reg_n_0_[40]\,
      Q(22) => \s_axi_tx_tdata_us_r2_reg_n_0_[41]\,
      Q(21) => \s_axi_tx_tdata_us_r2_reg_n_0_[42]\,
      Q(20) => \s_axi_tx_tdata_us_r2_reg_n_0_[43]\,
      Q(19) => \s_axi_tx_tdata_us_r2_reg_n_0_[44]\,
      Q(18) => \s_axi_tx_tdata_us_r2_reg_n_0_[45]\,
      Q(17) => \s_axi_tx_tdata_us_r2_reg_n_0_[46]\,
      Q(16) => \s_axi_tx_tdata_us_r2_reg_n_0_[47]\,
      Q(15) => \s_axi_tx_tdata_us_r2_reg_n_0_[48]\,
      Q(14) => \s_axi_tx_tdata_us_r2_reg_n_0_[49]\,
      Q(13) => \s_axi_tx_tdata_us_r2_reg_n_0_[50]\,
      Q(12) => \s_axi_tx_tdata_us_r2_reg_n_0_[51]\,
      Q(11) => \s_axi_tx_tdata_us_r2_reg_n_0_[52]\,
      Q(10) => \s_axi_tx_tdata_us_r2_reg_n_0_[53]\,
      Q(9) => \s_axi_tx_tdata_us_r2_reg_n_0_[54]\,
      Q(8) => \s_axi_tx_tdata_us_r2_reg_n_0_[55]\,
      Q(7) => \s_axi_tx_tdata_us_r2_reg_n_0_[56]\,
      Q(6) => \s_axi_tx_tdata_us_r2_reg_n_0_[57]\,
      Q(5) => \s_axi_tx_tdata_us_r2_reg_n_0_[58]\,
      Q(4) => \s_axi_tx_tdata_us_r2_reg_n_0_[59]\,
      Q(3) => \s_axi_tx_tdata_us_r2_reg_n_0_[60]\,
      Q(2) => \s_axi_tx_tdata_us_r2_reg_n_0_[61]\,
      Q(1) => \s_axi_tx_tdata_us_r2_reg_n_0_[62]\,
      Q(0) => \s_axi_tx_tdata_us_r2_reg_n_0_[63]\,
      axi4s_last_rdy_valid => axi4s_last_rdy_valid,
      channel_up_tx_if => channel_up_tx_if,
      count(1 downto 0) => count(1 downto 0),
      \crcreg_reg[10]_0\ => tx_crc_gen_i1_n_32,
      \crcreg_reg[11]_0\ => tx_crc_gen_i1_n_31,
      \crcreg_reg[12]_0\ => tx_crc_gen_i1_n_30,
      \crcreg_reg[13]_0\ => tx_crc_gen_i1_n_29,
      \crcreg_reg[14]_0\ => tx_crc_gen_i1_n_28,
      \crcreg_reg[15]_0\ => tx_crc_gen_i1_n_27,
      \crcreg_reg[8]_0\ => tx_crc_gen_i1_n_34,
      \crcreg_reg[9]_0\ => tx_crc_gen_i1_n_33,
      new_pkt_r => new_pkt_r,
      p_1_in(23 downto 16) => p_1_in(47 downto 40),
      p_1_in(15 downto 8) => p_1_in(23 downto 16),
      p_1_in(7 downto 0) => p_1_in(7 downto 0),
      p_36_in => p_36_in,
      reset_crc_block => reset_crc_block,
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      \s_axi_tx_tdata_ds_reg[10]\ => \s_axi_tx_tdata_ds[10]_i_3_n_0\,
      \s_axi_tx_tdata_ds_reg[11]\ => \s_axi_tx_tdata_ds[11]_i_3_n_0\,
      \s_axi_tx_tdata_ds_reg[12]\ => \s_axi_tx_tdata_ds[12]_i_3_n_0\,
      \s_axi_tx_tdata_ds_reg[13]\ => \s_axi_tx_tdata_ds[13]_i_3_n_0\,
      \s_axi_tx_tdata_ds_reg[14]\ => \s_axi_tx_tdata_ds[14]_i_3_n_0\,
      \s_axi_tx_tdata_ds_reg[15]\ => \s_axi_tx_tdata_ds[56]_i_8_n_0\,
      \s_axi_tx_tdata_ds_reg[15]_0\ => \s_axi_tx_tdata_ds[56]_i_7_n_0\,
      \s_axi_tx_tdata_ds_reg[15]_1\ => \s_axi_tx_tdata_ds[15]_i_3_n_0\,
      \s_axi_tx_tdata_ds_reg[23]\ => \s_axi_tx_tdata_ds[0]_i_3_n_0\,
      \s_axi_tx_tdata_ds_reg[23]_0\ => \s_axi_tx_tdata_ds[0]_i_5_n_0\,
      \s_axi_tx_tdata_ds_reg[32]\ => \s_axi_tx_tdata_ds[24]_i_2_n_0\,
      \s_axi_tx_tdata_ds_reg[39]\ => \s_axi_tx_tdata_ds[40]_i_5_n_0\,
      \s_axi_tx_tdata_ds_reg[39]_0\ => \s_axi_tx_tdata_ds[40]_i_6_n_0\,
      \s_axi_tx_tdata_ds_reg[39]_1\ => \s_axi_tx_tdata_ds[16]_i_5_n_0\,
      \s_axi_tx_tdata_ds_reg[47]\ => \s_axi_tx_tdata_ds[40]_i_3_n_0\,
      \s_axi_tx_tdata_ds_reg[55]\ => \s_axi_tx_tdata_ds[24]_i_4_n_0\,
      \s_axi_tx_tdata_ds_reg[55]_0\ => \s_axi_tx_tdata_ds[48]_i_3_n_0\,
      \s_axi_tx_tdata_ds_reg[63]\ => \s_axi_tx_tdata_ds[56]_i_2_n_0\,
      \s_axi_tx_tdata_ds_reg[63]_0\ => \s_axi_tx_tdata_ds[56]_i_3_n_0\,
      \s_axi_tx_tdata_ds_reg[63]_1\ => \s_axi_tx_tdata_ds[56]_i_5_n_0\,
      \s_axi_tx_tdata_ds_reg[8]\(23) => \CRC_reg_reg_n_0_[8]\,
      \s_axi_tx_tdata_ds_reg[8]\(22) => \CRC_reg_reg_n_0_[9]\,
      \s_axi_tx_tdata_ds_reg[8]\(21) => \CRC_reg_reg_n_0_[10]\,
      \s_axi_tx_tdata_ds_reg[8]\(20) => \CRC_reg_reg_n_0_[11]\,
      \s_axi_tx_tdata_ds_reg[8]\(19) => \CRC_reg_reg_n_0_[12]\,
      \s_axi_tx_tdata_ds_reg[8]\(18) => \CRC_reg_reg_n_0_[13]\,
      \s_axi_tx_tdata_ds_reg[8]\(17) => \CRC_reg_reg_n_0_[14]\,
      \s_axi_tx_tdata_ds_reg[8]\(16) => \CRC_reg_reg_n_0_[15]\,
      \s_axi_tx_tdata_ds_reg[8]\(15) => \CRC_reg_reg_n_0_[16]\,
      \s_axi_tx_tdata_ds_reg[8]\(14) => \CRC_reg_reg_n_0_[17]\,
      \s_axi_tx_tdata_ds_reg[8]\(13) => \CRC_reg_reg_n_0_[18]\,
      \s_axi_tx_tdata_ds_reg[8]\(12) => \CRC_reg_reg_n_0_[19]\,
      \s_axi_tx_tdata_ds_reg[8]\(11) => \CRC_reg_reg_n_0_[20]\,
      \s_axi_tx_tdata_ds_reg[8]\(10) => \CRC_reg_reg_n_0_[21]\,
      \s_axi_tx_tdata_ds_reg[8]\(9) => \CRC_reg_reg_n_0_[22]\,
      \s_axi_tx_tdata_ds_reg[8]\(8) => \CRC_reg_reg_n_0_[23]\,
      \s_axi_tx_tdata_ds_reg[8]\(7 downto 0) => data4(63 downto 56),
      \s_axi_tx_tdata_ds_reg[8]_0\ => \s_axi_tx_tdata_ds[8]_i_3_n_0\,
      \s_axi_tx_tdata_ds_reg[9]\ => \s_axi_tx_tdata_ds[9]_i_3_n_0\,
      \s_axi_tx_tdata_us_r2_reg[10]\ => tx_crc_gen_i1_n_37,
      \s_axi_tx_tdata_us_r2_reg[11]\ => tx_crc_gen_i1_n_38,
      \s_axi_tx_tdata_us_r2_reg[12]\ => tx_crc_gen_i1_n_39,
      \s_axi_tx_tdata_us_r2_reg[13]\ => tx_crc_gen_i1_n_40,
      \s_axi_tx_tdata_us_r2_reg[14]\ => tx_crc_gen_i1_n_41,
      \s_axi_tx_tdata_us_r2_reg[15]\ => tx_crc_gen_i1_n_42,
      \s_axi_tx_tdata_us_r2_reg[24]\ => tx_crc_gen_i1_n_52,
      \s_axi_tx_tdata_us_r2_reg[25]\ => tx_crc_gen_i1_n_53,
      \s_axi_tx_tdata_us_r2_reg[26]\ => tx_crc_gen_i1_n_54,
      \s_axi_tx_tdata_us_r2_reg[27]\ => tx_crc_gen_i1_n_55,
      \s_axi_tx_tdata_us_r2_reg[28]\ => tx_crc_gen_i1_n_56,
      \s_axi_tx_tdata_us_r2_reg[29]\ => tx_crc_gen_i1_n_57,
      \s_axi_tx_tdata_us_r2_reg[30]\ => tx_crc_gen_i1_n_58,
      \s_axi_tx_tdata_us_r2_reg[31]\ => tx_crc_gen_i1_n_59,
      \s_axi_tx_tdata_us_r2_reg[32]\ => tx_crc_gen_i1_n_44,
      \s_axi_tx_tdata_us_r2_reg[33]\ => tx_crc_gen_i1_n_45,
      \s_axi_tx_tdata_us_r2_reg[34]\ => tx_crc_gen_i1_n_46,
      \s_axi_tx_tdata_us_r2_reg[35]\ => tx_crc_gen_i1_n_47,
      \s_axi_tx_tdata_us_r2_reg[36]\ => tx_crc_gen_i1_n_48,
      \s_axi_tx_tdata_us_r2_reg[37]\ => tx_crc_gen_i1_n_49,
      \s_axi_tx_tdata_us_r2_reg[38]\ => tx_crc_gen_i1_n_50,
      \s_axi_tx_tdata_us_r2_reg[39]\ => tx_crc_gen_i1_n_51,
      \s_axi_tx_tdata_us_r2_reg[8]\ => tx_crc_gen_i1_n_35,
      \s_axi_tx_tdata_us_r2_reg[9]\ => tx_crc_gen_i1_n_36,
      s_axi_tx_tkeep(0 to 7) => s_axi_tx_tkeep(0 to 7),
      s_axi_tx_tkeep_4_sp_1 => tx_crc_gen_i1_n_43,
      \s_axi_tx_tkeep_us_i1__6\ => \s_axi_tx_tkeep_us_i1__6\,
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tlast_ds0 => s_axi_tx_tlast_ds0,
      s_axi_tx_tready_ds_crc_i => s_axi_tx_tready_ds_crc_i,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      user_clk => user_clk
    );
wait_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => wait_r_i_2_n_0,
      I1 => s_axi_tx_tlast,
      I2 => new_pkt_r,
      I3 => p_36_in,
      I4 => wait_r,
      O => wait_c
    );
wait_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => idle_r,
      I1 => eof_sc_r,
      I2 => sof_eof_r,
      I3 => eof_ds_r,
      O => wait_r_i_2_n_0
    );
wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => s_axi_tx_tready_ds_crc_i,
      D => wait_c,
      Q => wait_r,
      R => reset_crc_block
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_freq_counter is
  port (
    done_o_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in_out_reg : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_o_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \freq_cnt_o_reg[16]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[13]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \freq_cnt_o_reg[0]_0\ : out STD_LOGIC;
    \freq_cnt_o_reg[14]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cal_fail_store_reg : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_fail_store_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[13]\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_freq_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_freq_counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal cal_fail_store_i_2_n_0 : STD_LOGIC;
  signal cal_fail_store_i_3_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \cpll_cal_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \^done_o_reg_0\ : STD_LOGIC;
  signal \freq_cnt_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \^freq_cnt_o_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \freq_cnt_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[9]\ : STD_LOGIC;
  signal \hold_clk[2]_i_1_n_0\ : STD_LOGIC;
  signal \hold_clk[5]_i_1_n_0\ : STD_LOGIC;
  signal hold_clk_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal refclk_cnt0_carry_n_0 : STD_LOGIC;
  signal refclk_cnt0_carry_n_1 : STD_LOGIC;
  signal refclk_cnt0_carry_n_2 : STD_LOGIC;
  signal refclk_cnt0_carry_n_3 : STD_LOGIC;
  signal refclk_cnt0_carry_n_4 : STD_LOGIC;
  signal refclk_cnt0_carry_n_5 : STD_LOGIC;
  signal refclk_cnt0_carry_n_6 : STD_LOGIC;
  signal refclk_cnt0_carry_n_7 : STD_LOGIC;
  signal \refclk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal refclk_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \repeat_ctr[3]_i_4_n_0\ : STD_LOGIC;
  signal rst_in_out : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal testclk_cnt0_n_0 : STD_LOGIC;
  signal testclk_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal testclk_div4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal testclk_en : STD_LOGIC;
  signal testclk_en_dly1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of testclk_en_dly1 : signal is "true";
  signal testclk_en_dly2 : STD_LOGIC;
  attribute async_reg of testclk_en_dly2 : signal is "true";
  signal testclk_rst : STD_LOGIC;
  signal tstclk_rst_dly1 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly1 : signal is "true";
  signal tstclk_rst_dly2 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly2 : signal is "true";
  signal \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[21]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \hold_clk[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \hold_clk[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \hold_clk[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \hold_clk[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \hold_clk[4]_i_1\ : label is "soft_lutpair13";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of refclk_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \refclk_cnt0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair14";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of testclk_en_dly1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of testclk_en_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of testclk_en_dly2_reg : label is std.standard.true;
  attribute KEEP of testclk_en_dly2_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly1_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly2_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly2_reg : label is "yes";
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  done_o_reg_0 <= \^done_o_reg_0\;
  \freq_cnt_o_reg[15]_0\(0) <= \^freq_cnt_o_reg[15]_0\(0);
cal_fail_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDF30331010"
    )
        port map (
      I0 => cal_fail_store_i_2_n_0,
      I1 => cal_on_tx_reset_in_sync,
      I2 => cal_fail_store_i_3_n_0,
      I3 => cal_fail_store_reg,
      I4 => Q(5),
      I5 => \cal_fail_store__0\,
      O => rst_in_out_reg_0
    );
cal_fail_store_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]\(0),
      O => cal_fail_store_i_2_n_0
    );
cal_fail_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888000000000000"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]\(0),
      I2 => cal_fail_store_reg_0,
      I3 => cal_fail_store_reg_1,
      I4 => Q(3),
      I5 => \^done_o_reg_0\,
      O => cal_fail_store_i_3_n_0
    );
cpll_cal_state2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[0]_0\
    );
cpll_cal_state2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \freq_cnt_o_reg_n_0_[9]\,
      O => \freq_cnt_o_reg[16]_0\(3)
    );
cpll_cal_state2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => \freq_cnt_o_reg[16]_0\(2)
    );
cpll_cal_state2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[4]\,
      I1 => \freq_cnt_o_reg_n_0_[5]\,
      O => \freq_cnt_o_reg[16]_0\(1)
    );
cpll_cal_state2_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[16]_0\(0)
    );
cpll_cal_state2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \^freq_cnt_o_reg[15]_0\(0),
      O => DI(3)
    );
cpll_cal_state2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      O => DI(2)
    );
cpll_cal_state2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[11]\,
      I1 => \freq_cnt_o_reg_n_0_[10]\,
      O => DI(1)
    );
cpll_cal_state2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \freq_cnt_o_reg_n_0_[9]\,
      O => DI(0)
    );
cpll_cal_state2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_0\(7)
    );
cpll_cal_state2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \^freq_cnt_o_reg[15]_0\(0),
      O => \freq_cnt_o_reg[16]_0\(6)
    );
cpll_cal_state2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => \freq_cnt_o_reg[16]_0\(5)
    );
cpll_cal_state2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[16]_0\(4)
    );
\cpll_cal_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]\,
      I1 => Q(2),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => Q(3),
      I4 => \^done_o_reg_0\,
      I5 => Q(1),
      O => done_o_reg_1(0)
    );
\cpll_cal_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => \cpll_cal_state_reg[21]\(0),
      I4 => Q(4),
      O => done_o_reg_1(1)
    );
\cpll_cal_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF7FFF7FFF"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]_0\,
      I1 => \cpll_cal_state_reg[13]_1\,
      I2 => \cpll_cal_state_reg[13]_2\,
      I3 => cal_fail_store_reg_0,
      I4 => \repeat_ctr_reg[3]\(0),
      I5 => CO(0),
      O => \cpll_cal_state[21]_i_2_n_0\
    );
done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state_reg_n_0_[4]\,
      Q => \^done_o_reg_0\
    );
\freq_cnt_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg[1]_0\,
      O => \freq_cnt_o[17]_i_1_n_0\
    );
\freq_cnt_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(0),
      Q => \freq_cnt_o_reg_n_0_[0]\,
      R => '0'
    );
\freq_cnt_o_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(9),
      Q => \freq_cnt_o_reg_n_0_[10]\,
      R => '0'
    );
\freq_cnt_o_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(10),
      Q => \freq_cnt_o_reg_n_0_[11]\,
      R => '0'
    );
\freq_cnt_o_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(11),
      Q => \freq_cnt_o_reg_n_0_[12]\,
      R => '0'
    );
\freq_cnt_o_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(12),
      Q => \freq_cnt_o_reg_n_0_[13]\,
      R => '0'
    );
\freq_cnt_o_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(13),
      Q => \freq_cnt_o_reg_n_0_[14]\,
      R => '0'
    );
\freq_cnt_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(14),
      Q => \^freq_cnt_o_reg[15]_0\(0),
      R => '0'
    );
\freq_cnt_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(15),
      Q => \freq_cnt_o_reg_n_0_[16]\,
      R => '0'
    );
\freq_cnt_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(16),
      Q => \freq_cnt_o_reg_n_0_[17]\,
      R => '0'
    );
\freq_cnt_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(0),
      Q => \freq_cnt_o_reg_n_0_[1]\,
      R => '0'
    );
\freq_cnt_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(1),
      Q => \freq_cnt_o_reg_n_0_[2]\,
      R => '0'
    );
\freq_cnt_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(2),
      Q => \freq_cnt_o_reg_n_0_[3]\,
      R => '0'
    );
\freq_cnt_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(3),
      Q => \freq_cnt_o_reg_n_0_[4]\,
      R => '0'
    );
\freq_cnt_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(4),
      Q => \freq_cnt_o_reg_n_0_[5]\,
      R => '0'
    );
\freq_cnt_o_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(5),
      Q => \freq_cnt_o_reg_n_0_[6]\,
      R => '0'
    );
\freq_cnt_o_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(6),
      Q => \freq_cnt_o_reg_n_0_[7]\,
      R => '0'
    );
\freq_cnt_o_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(7),
      Q => \freq_cnt_o_reg_n_0_[8]\,
      R => '0'
    );
\freq_cnt_o_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(8),
      Q => \freq_cnt_o_reg_n_0_[9]\,
      R => '0'
    );
\hold_clk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_clk_reg(0),
      O => \p_0_in__0\(0)
    );
\hold_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      O => \p_0_in__0\(1)
    );
\hold_clk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(2),
      O => \hold_clk[2]_i_1_n_0\
    );
\hold_clk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(2),
      I3 => hold_clk_reg(3),
      O => \p_0_in__0\(3)
    );
\hold_clk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hold_clk_reg(2),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(3),
      I4 => hold_clk_reg(4),
      O => \p_0_in__0\(4)
    );
\hold_clk[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_rst,
      I1 => \state_reg_n_0_[2]\,
      O => \hold_clk[5]_i_1_n_0\
    );
\hold_clk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(0),
      I3 => hold_clk_reg(2),
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \p_0_in__0\(5)
    );
\hold_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(0),
      Q => hold_clk_reg(0),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(1),
      Q => hold_clk_reg(1),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \hold_clk[2]_i_1_n_0\,
      Q => hold_clk_reg(2),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(3),
      Q => hold_clk_reg(3),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(4),
      Q => hold_clk_reg(4),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(5),
      Q => hold_clk_reg(5),
      R => \hold_clk[5]_i_1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[17]\,
      I1 => \freq_cnt_o_reg_n_0_[16]\,
      O => \freq_cnt_o_reg[17]_0\(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_cnt_reg(0),
      O => S(0)
    );
\i__carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \freq_cnt_o_reg_n_0_[9]\,
      O => \freq_cnt_o_reg[14]_0\(4)
    );
\i__carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => \freq_cnt_o_reg[14]_0\(3)
    );
\i__carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[4]\,
      I1 => \freq_cnt_o_reg_n_0_[5]\,
      O => \freq_cnt_o_reg[14]_0\(2)
    );
\i__carry_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_0\(1)
    );
\i__carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_0\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => \freq_cnt_o_reg[13]_0\(5)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[13]_0\(4)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[13]_0\(3)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[13]_0\(2)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[3]\,
      I1 => \freq_cnt_o_reg_n_0_[2]\,
      O => \freq_cnt_o_reg[13]_0\(1)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => \freq_cnt_o_reg[13]_0\(0)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \^freq_cnt_o_reg[15]_0\(0),
      O => \freq_cnt_o_reg[14]_0\(7)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => \freq_cnt_o_reg[14]_0\(6)
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[11]\,
      I1 => \freq_cnt_o_reg_n_0_[10]\,
      O => \freq_cnt_o_reg[14]_0\(5)
    );
refclk_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => refclk_cnt0_carry_n_0,
      CO(6) => refclk_cnt0_carry_n_1,
      CO(5) => refclk_cnt0_carry_n_2,
      CO(4) => refclk_cnt0_carry_n_3,
      CO(3) => refclk_cnt0_carry_n_4,
      CO(2) => refclk_cnt0_carry_n_5,
      CO(1) => refclk_cnt0_carry_n_6,
      CO(0) => refclk_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__1\(8 downto 1),
      S(7 downto 0) => refclk_cnt_reg(8 downto 1)
    );
\refclk_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \refclk_cnt0_carry__0_n_2\,
      CO(4) => \refclk_cnt0_carry__0_n_3\,
      CO(3) => \refclk_cnt0_carry__0_n_4\,
      CO(2) => \refclk_cnt0_carry__0_n_5\,
      CO(1) => \refclk_cnt0_carry__0_n_6\,
      CO(0) => \refclk_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__1\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => refclk_cnt_reg(15 downto 9)
    );
\refclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      O => \refclk_cnt[0]_i_1_n_0\
    );
\refclk_cnt[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_en,
      O => clear
    );
\refclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \refclk_cnt[0]_i_1_n_0\,
      Q => refclk_cnt_reg(0),
      R => clear
    );
\refclk_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(10),
      Q => refclk_cnt_reg(10),
      R => clear
    );
\refclk_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(11),
      Q => refclk_cnt_reg(11),
      R => clear
    );
\refclk_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(12),
      Q => refclk_cnt_reg(12),
      R => clear
    );
\refclk_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(13),
      Q => refclk_cnt_reg(13),
      R => clear
    );
\refclk_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(14),
      Q => refclk_cnt_reg(14),
      R => clear
    );
\refclk_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(15),
      Q => refclk_cnt_reg(15),
      R => clear
    );
\refclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(1),
      Q => refclk_cnt_reg(1),
      R => clear
    );
\refclk_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(2),
      Q => refclk_cnt_reg(2),
      R => clear
    );
\refclk_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(3),
      Q => refclk_cnt_reg(3),
      R => clear
    );
\refclk_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(4),
      Q => refclk_cnt_reg(4),
      R => clear
    );
\refclk_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(5),
      Q => refclk_cnt_reg(5),
      R => clear
    );
\refclk_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(6),
      Q => refclk_cnt_reg(6),
      R => clear
    );
\refclk_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(7),
      Q => refclk_cnt_reg(7),
      R => clear
    );
\refclk_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(8),
      Q => refclk_cnt_reg(8),
      R => clear
    );
\refclk_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(9),
      Q => refclk_cnt_reg(9),
      R => clear
    );
\repeat_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001500"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => CO(0),
      I2 => \repeat_ctr_reg[3]\(0),
      I3 => \repeat_ctr_reg[3]_0\,
      I4 => \repeat_ctr[3]_i_4_n_0\,
      I5 => Q(0),
      O => rst_in_out_reg
    );
\repeat_ctr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      O => \repeat_ctr[3]_i_4_n_0\
    );
reset_synchronizer_testclk_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_59
     port map (
      \out\ => testclk_rst,
      rst_in_out => rst_in_out,
      txoutclkmon => txoutclkmon
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => testclk_rst,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => testclk_rst,
      I2 => \state[2]_i_2_n_0\,
      I3 => testclk_en,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(5),
      I1 => hold_clk_reg(4),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(0),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => testclk_en,
      I2 => \state[2]_i_3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => refclk_cnt_reg(13),
      I1 => refclk_cnt_reg(14),
      I2 => refclk_cnt_reg(12),
      I3 => refclk_cnt_reg(15),
      I4 => \state[2]_i_4_n_0\,
      I5 => \state[2]_i_5_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(4),
      I3 => hold_clk_reg(5),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      I1 => refclk_cnt_reg(1),
      I2 => refclk_cnt_reg(2),
      I3 => refclk_cnt_reg(3),
      I4 => refclk_cnt_reg(4),
      I5 => refclk_cnt_reg(5),
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refclk_cnt_reg(6),
      I1 => refclk_cnt_reg(7),
      I2 => refclk_cnt_reg(8),
      I3 => refclk_cnt_reg(10),
      I4 => refclk_cnt_reg(11),
      I5 => refclk_cnt_reg(9),
      O => \state[2]_i_5_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg_n_0_[4]\,
      O => \state[4]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \state[0]_i_1_n_0\,
      PRE => \state_reg[1]_0\,
      Q => testclk_rst
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[1]_i_1_n_0\,
      Q => testclk_en
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[3]_i_1_n_0\,
      Q => p_1_in
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[4]_i_1_n_0\,
      Q => \state_reg_n_0_[4]\
    );
testclk_cnt0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => testclk_en_dly2,
      I1 => testclk_div4(1),
      I2 => testclk_div4(3),
      I3 => testclk_div4(2),
      I4 => testclk_div4(0),
      O => testclk_cnt0_n_0
    );
\testclk_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(0),
      Q => testclk_cnt_reg(0)
    );
\testclk_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(2),
      Q => \^d\(9)
    );
\testclk_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(3),
      Q => \^d\(10)
    );
\testclk_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(4),
      Q => \^d\(11)
    );
\testclk_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(5),
      Q => \^d\(12)
    );
\testclk_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(6),
      Q => \^d\(13)
    );
\testclk_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(7),
      Q => \^d\(14)
    );
\testclk_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(0),
      Q => \^d\(15)
    );
\testclk_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(1),
      Q => \^d\(16)
    );
\testclk_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(1),
      Q => \^d\(0)
    );
\testclk_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(2),
      Q => \^d\(1)
    );
\testclk_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(3),
      Q => \^d\(2)
    );
\testclk_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(4),
      Q => \^d\(3)
    );
\testclk_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(5),
      Q => \^d\(4)
    );
\testclk_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(6),
      Q => \^d\(5)
    );
\testclk_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(7),
      Q => \^d\(6)
    );
\testclk_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(0),
      Q => \^d\(7)
    );
\testclk_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(1),
      Q => \^d\(8)
    );
\testclk_div4_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(3),
      Q => testclk_div4(0),
      S => tstclk_rst_dly2
    );
\testclk_div4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(0),
      Q => testclk_div4(1),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(1),
      Q => testclk_div4(2),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(2),
      Q => testclk_div4(3),
      R => tstclk_rst_dly2
    );
testclk_en_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en,
      Q => testclk_en_dly1,
      R => '0'
    );
testclk_en_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en_dly1,
      Q => testclk_en_dly2,
      R => '0'
    );
tstclk_rst_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_rst,
      Q => tstclk_rst_dly1,
      R => '0'
    );
tstclk_rst_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => tstclk_rst_dly1,
      Q => tstclk_rst_dly2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gtwiz_reset is
  port (
    rst_in_out_reg : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gttxreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : out STD_LOGIC;
    RESET_IN : out STD_LOGIC;
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtpowergood_int\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gtwiz_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_4 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtrxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal \gtwiz_reset_rx_done_int0__0\ : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal \gtwiz_reset_tx_done_int0__0\ : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \sm_reset_tx_timer_clr012_out__0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair62";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_INIT:000,ST_RESET_ALL_BRANCH:001,ST_RESET_ALL_TX_PLL_WAIT:011,ST_RESET_ALL_RX_WAIT:110,ST_RESET_ALL_TX_PLL:010,ST_RESET_ALL_RX_PLL:101,ST_RESET_ALL_RX_DP:100,iSTATE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_INIT:000,ST_RESET_ALL_BRANCH:001,ST_RESET_ALL_TX_PLL_WAIT:011,ST_RESET_ALL_RX_WAIT:110,ST_RESET_ALL_TX_PLL:010,ST_RESET_ALL_RX_PLL:101,ST_RESET_ALL_RX_DP:100,iSTATE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_INIT:000,ST_RESET_ALL_BRANCH:001,ST_RESET_ALL_TX_PLL_WAIT:011,ST_RESET_ALL_RX_WAIT:110,ST_RESET_ALL_TX_PLL:010,ST_RESET_ALL_RX_PLL:101,ST_RESET_ALL_RX_DP:100,iSTATE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_BRANCH:000,ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_BRANCH:000,ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_BRANCH:000,ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_datapath_int_i_1 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_pll_and_datapath_int_i_1 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of sm_reset_all_timer_sat_i_1 : label is "soft_lutpair62";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_4 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_sat_i_1 : label is "soft_lutpair61";
begin
  \gen_gtwizard_gthe4.gttxreset_int\ <= \^gen_gtwizard_gthe4.gttxreset_int\;
  \gen_gtwizard_gthe4.rxprogdivreset_int\ <= \^gen_gtwizard_gthe4.rxprogdivreset_int\;
  \gen_gtwizard_gthe4.rxuserrdy_int\ <= \^gen_gtwizard_gthe4.rxuserrdy_int\;
  \gen_gtwizard_gthe4.txuserrdy_int\ <= \^gen_gtwizard_gthe4.txuserrdy_int\;
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \sm_reset_all__0\(0)
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \sm_reset_all__0\(1)
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all(1),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(2),
      O => \sm_reset_all__0\(2)
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F0CFF008F00FF0"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      I2 => sm_reset_all(0),
      I3 => sm_reset_all(1),
      I4 => sm_reset_all(2),
      I5 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(0),
      Q => sm_reset_all(0),
      S => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(1),
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(2),
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sm_reset_rx(2),
      I1 => sm_reset_rx(1),
      I2 => sm_reset_rx(0),
      O => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(0),
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(1),
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\,
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \sm_reset_tx__0\(2)
    );
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg_n_0,
      I1 => sm_reset_tx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      O => \gtwiz_reset_tx_done_int0__0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(0),
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(1),
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(2),
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_32
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      Q(1 downto 0) => sm_reset_all(2 downto 1),
      drpclk_in(0) => drpclk_in(0),
      gtpowergood_out(0) => gtpowergood_out(0)
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_33
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_34
     port map (
      D(1 downto 0) => \sm_reset_rx__0\(1 downto 0),
      \FSM_sequential_sm_reset_rx[2]_i_3\ => sm_reset_rx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      sm_reset_rx_pll_timer_sat => sm_reset_rx_pll_timer_sat,
      sm_reset_rx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_0
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_35
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_36
     port map (
      D(1 downto 0) => \sm_reset_tx__0\(1 downto 0),
      \FSM_sequential_sm_reset_tx[2]_i_3\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_37
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_rxcdrlock_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      \gtwiz_reset_rx_done_int0__0\ => \gtwiz_reset_rx_done_int0__0\,
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_timer_clr_reg => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_clr_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_38
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \^gen_gtwizard_gthe4.txuserrdy_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      \sm_reset_tx_timer_clr012_out__0\ => \sm_reset_tx_timer_clr012_out__0\,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_clr_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_plllock_rx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_39
     port map (
      E(0) => bit_synchronizer_plllock_rx_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => sm_reset_rx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_plllock_rx_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]_0\ => bit_synchronizer_plllock_rx_inst_n_4,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_plllock_rx_inst_n_3,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      cplllock_out(0) => cplllock_out(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gtrxreset_int\ => \gen_gtwizard_gthe4.gtrxreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      \gtwiz_reset_rx_done_int0__0\ => \gtwiz_reset_rx_done_int0__0\,
      gtwiz_reset_rx_done_int_reg => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_plllock_tx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_40
     port map (
      E(0) => bit_synchronizer_plllock_tx_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => sm_reset_tx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_plllock_tx_inst_n_3,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      cplllock_out(0) => cplllock_out(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gttxreset_int\ => \^gen_gtwizard_gthe4.gttxreset_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \gtwiz_reset_tx_done_int0__0\ => \gtwiz_reset_tx_done_int0__0\,
      gtwiz_reset_tx_done_int_reg => gtwiz_reset_tx_done_int_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_41
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_rxcdrlock_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      i_in_out_reg_0 => bit_synchronizer_rxcdrlock_inst_n_0,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => bit_synchronizer_plllock_rx_inst_n_2,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gtrxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => \gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_4,
      Q => \gen_gtwizard_gthe4.gtrxreset_int\,
      R => '0'
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_3,
      Q => \^gen_gtwizard_gthe4.gttxreset_int\,
      R => '0'
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(1),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(0),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      O => \gtwiz_reset_rx_done_int0__0\
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_3,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF08"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_2,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync,
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0)
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_42
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_out_reg_1 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_43
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_44
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_45
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_46
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_47
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_rx_done_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      rxusrclk2_in(0) => rxusrclk2_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer_48
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      txusrclk2_in(0) => txusrclk2_in(0)
    );
reset_synchronizer_txprogdivreset_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_49
     port map (
      drpclk_in(0) => drpclk_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg_0 => rst_in_out_reg
    );
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => RESET_IN
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FABF0A80"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFF2F2F0F0F0F0F"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => sm_reset_all(2),
      I4 => gtwiz_reset_tx_done_int_reg_n_0,
      I5 => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(9),
      I2 => sm_reset_rx_cdr_to_ctr_reg(12),
      I3 => sm_reset_rx_cdr_to_ctr_reg(14),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(2),
      I1 => sm_reset_rx_cdr_to_ctr_reg(0),
      I2 => sm_reset_rx_cdr_to_ctr_reg(6),
      I3 => sm_reset_rx_cdr_to_ctr_reg(3),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(7),
      I1 => sm_reset_rx_cdr_to_ctr_reg(4),
      I2 => sm_reset_rx_cdr_to_ctr_reg(5),
      I3 => sm_reset_rx_cdr_to_ctr_reg(1),
      I4 => sm_reset_rx_cdr_to_ctr_reg(15),
      I5 => sm_reset_rx_cdr_to_ctr_reg(19),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(17),
      I2 => sm_reset_rx_cdr_to_ctr_reg(16),
      I3 => sm_reset_rx_cdr_to_ctr_reg(18),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(25),
      I3 => sm_reset_rx_cdr_to_ctr_reg(20),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(22),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(13),
      I1 => sm_reset_rx_cdr_to_ctr_reg(11),
      I2 => sm_reset_rx_cdr_to_ctr_reg(10),
      I3 => sm_reset_rx_cdr_to_ctr_reg(8),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      I1 => sm_reset_rx_cdr_to_sat,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__3\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \p_0_in__3\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \p_0_in__3\(2)
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \p_0_in__3\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__3\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__3\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__3\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__3\(7)
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__3\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(5),
      I3 => sm_reset_rx_pll_timer_ctr_reg(1),
      I4 => sm_reset_rx_pll_timer_ctr_reg(2),
      I5 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__3\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(9),
      I2 => sm_reset_rx_pll_timer_ctr_reg(4),
      I3 => sm_reset_rx_pll_timer_ctr_reg(6),
      I4 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(5),
      I1 => sm_reset_rx_pll_timer_ctr_reg(3),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(0),
      I4 => sm_reset_rx_pll_timer_ctr_reg(2),
      I5 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(2),
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      I1 => sm_reset_rx_pll_timer_sat,
      I2 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx(0),
      I2 => sm_reset_tx(1),
      I3 => sm_reset_tx(2),
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__2\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \p_0_in__2\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \p_0_in__2\(2)
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \p_0_in__2\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__2\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__2\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__2\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__2\(7)
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__2\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(5),
      I3 => sm_reset_tx_pll_timer_ctr_reg(1),
      I4 => sm_reset_tx_pll_timer_ctr_reg(2),
      I5 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__2\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(9),
      I2 => sm_reset_tx_pll_timer_ctr_reg(4),
      I3 => sm_reset_tx_pll_timer_ctr_reg(6),
      I4 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(5),
      I1 => sm_reset_tx_pll_timer_ctr_reg(3),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(0),
      I4 => sm_reset_tx_pll_timer_ctr_reg(2),
      I5 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(2),
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel,
      I1 => sm_reset_tx_pll_timer_sat,
      I2 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => \sm_reset_tx_timer_clr012_out__0\
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => p_0_in
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => \sm_reset_tx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => \sm_reset_tx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => \sm_reset_tx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.txuserrdy_int\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
md0AksSCeI3fOZtF7nrw91OgSzGoACBon4GH9ENTzaI4jlg22H1uTtXayX2Kz+g4ZH2j52rtMH8H
Xc49HVcThMzO1cRXu+SkL59MRQ87klGca4XtjrTtunJoQ+jyOKRwRBeIMHUdntbk2T1kbXHf9KkB
bNYGEMqSrbiDt7IJUx8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
r6CzxR0T3O2wvZRQe25aX3/CWOx/3d/3vJvvS/XsrKr7v852GNQNqCBn+PKsunj0Ncep8DqHtVie
BE6tKIqZW+3txAUjrhSri5liuFWSnzAk+Drsb4RnvIy7BeOdAK6NhVhn8ZyplkJSHVwaGjN8gtPE
LeWEHPHf5qLnzqGKV7B6oIC7POGV6Vamos1p2z1xv2cEw4udvmtZ5EjzeyCMf+omtxEPxhPi6Z2h
ENlGOmuPMkWGMjP6HQCZ1Mi0uiST/zDo29UDIMmOGcsDMe97imU/z2ekKTPXXwjcV+9q+4zHRgJV
6JWWgjU9cztV5OMaEfpBgRBWae/ijWpPZaGuFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
glFrHilvyO7nq7/OYhnyb9uU9d8UNGJruNnkmJWuTpgvyCDmtx7iVKPBPe1Bj9jUDT/HM9AGxvu0
g7b4TuMdVkegkVPeHhw31IW0HoTL8wPnrLEpzDVK+B7xl953hPKPe0vn+0EQh2UKeL5K8VLxmsSv
gbpEeToeR90yzlSUzDE=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
D4uBhES8Mkd0GCwY2aQOmEzTqz6hO5B9Wa2oyfVBEODkWyt+AHkIXn4tuBN05FcP2FVmgtVbvZX5
K6iog51IoPw5tv+pM5x8+bQBX/aZpf0c4to3qiX6RZuITpuSUWq/7sqQDqtMqDWOFMMnUBpTX+qI
t61NvyIZcfqRWo4yvIUV2Zh1etqYKDlhqRnMoBZKMeHFpVsp19nU4sf5Km7sSlPQ08vYD8qtJqgJ
ZDYC2KWFTHsnT+5anHvc80FgHt4zBHpPrGprgpltQmVmMZxUD6NRC9EvvXf+pBhgfwPHHePWIKUn
elLld/HEVeFw76SlVV8i4LsS4KWWOM+KmMprEg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EW9gHDqS12MVhy+y/xQVscLd4qOim+cNTepYzlas7WzqDJogZthddOuGjpm3a3fS/cMbF/h0O1Hb
Wjow664GIga0y96lkbkcJ3W8x/IGAsvgyrYT6ScsFhyq7tSd1HjvRG81BhhGM1mmpxfzh0Uqbfso
q+uVKPUmPnbQ/Gdu9YRoxmYVJdmUTpXJ5waYOdib8WNMPLdDfIo/FGrYrx2zYQBtpU5DwwVUTMrB
ZasEyxOj++icI5k5lR3Tx+3gdCFTy4XYQfcj2COm4gnVZ8FN/X1/+0ywsVGAc/OKL+mjMYH3NNH3
zfDO/TpYft+HaVl+CfF/U6IgJJeJs4qI4gB4FA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Myfv5Skg7QCxlNBoFiSTLAeIRYS0J0ArRihYk7dGAHZWAFlxJLgqo51W9P9zTVBurMJjZLtonoDJ
19RfxQj5GqhqN1A20s8xOFfLq6+uDG/V39xQFY32O626Kh4MMlH07hNJL5u1NjJWg1yze0XdFEe9
oLwKQz5lSKGMIh+VPXDuCGhShS+KhHwGEdS0lmA/IHPFNlRG1LsK0zQmUiNkG4kQ5OEVkQgvknNC
B6++ZDIYlT9WbZPs5giRY0zAhUepLPaO+N9F3fIBKVGw4ejbZOt0kXKixF86DDfLmF2+dov+PrTX
1MXJaea3YoQdR2c2MSHAk/TTkzg9ayjvxKaXpg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ks9l+EPHXfDNnWd0exs1j0Q9iSNYaIExwQnpsi8TFJimjPtOkX050wFklsLBM83WyfuD+F2KLNnZ
Jg/aiIiGe9o424jOiEFdnAJuzrD0QL9WmhQ3W9iRJ7uPhha6NfR2WGTCCM4TpN8rTKLQDKxenVfv
6x83rnL5NQxvpp9cQh3zMma73qoEJjhTR9MD9cwA4VeKq2u/R0iTWBplX81vYFd9TW2qW5/Qyzzj
A0+pXzczcJKdggV8h8bYcO+PRC3t2XrufhnjvhjMLG2tPHSMW/soDH/v8KorXyWe5N/q12fo5auN
SXr3olNuB5kpiVS3mJAPV0z4UsFfu2A4hLH7MQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
e3AJKDEM9byJqwpkFZqMIMKMQPOR1VrLFkshor7HR0C+ol7Uv3XTGyvQrINdBEArX0eazF0cHWjC
9B4BhDnysAhT6SENcNHIYHUGQE7uiF7zgL7WhCxClwEnIAVj+PU9FmqlvbreEikHQfbeIDPyCLii
NAS97RDxWki/MfR33zvZX4eEolA/oTyRzr1MagBs7LN1UXyGPvnze8JzHxA3zHVedIIrBrZxkfoj
Loqe6tLYRlC45h1Yr3Wa2gh3LJGtOSji+m7E9Xua/pPh8A/CAD+TNBa5d/X7C3a4AWl2bYTi7HBY
Y8vaIjHiSosru5F2UOEQG9xekCbNRK1Apew1UIvntzCmDMMhlAgB78AUOE2YEWKd9GOl+aTZjMS3
GxAYzrtv/bDRkPOYbcG0SNT9xf+izRM3lX1E2vN3i3uU2Qrh73fjU1lk3PIe/A/H56UrNPDnGT9W
TvlJR47bLDtGyX2+dLvfTaZGRP8aepePOXXLIlvqwCJSMVhCB/hIbz7E

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
TfuXOFQtE7YhtTL4354NvKETmBCLSVnb+pbrT8gtzjU7pERE1Hu2ZVzHgVQXwt5RvwG1R/z2je+U
PzszCBhPNqUaXEhuJ0A/q0S/vvOOa6h6tW9MhiB3gnuqEFVWz5pbHZNfgrwh2gT8XyqLI8f1CoJM
xpcB2TbREV/kAAFMxIfH1Dg0KSO2dCeVV1na6N0AiMOQPvXZOB7QpXwNDbYfarWLtF0/l0hi4Fxu
Kgho2ggrUhajP0aKlrCQ9mLsqOyqJELeJldeD+vuUUqhYq4K4RrwtQF+B67lYc4AjznwQ92tUvYJ
ZspFoHJEScNvdFoHFTA2TQ2KToepsqXRiOCL1A==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tmfbBpNtCYJ7zsgNxUzw7Dvn+hNn2PPUBeRfXSci/q2/OcQeF/eAAML8YIN1V+AEoAqZTE2/xRQz
+6zwVOLyAOLynMIBQ7EG7xReDJ9kEEiBjnMGO6NWdAsa/VcreVHrLD1PFtA1+WoVe6yOvNGK+Nbh
HjPkXyycyP6RQ4Rx/PtTxw31LOFVezddSgRlaKHTprKTP4LbjPG//onRBg3fAl8zwU1wYYNLzYCX
jwY7xfMkQyhUSpV2Tx3seqy2IYVl8jjxynFxfyxulvrJiqmc6aaKKBdkoOVbJ5eO2sCXFJB1mKEU
WR2Ee2ozisABzk9IcGILewCW7ghdLP82CRZv4A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GfDCxx9db4ripD5mvQy16BVlwPYfeC7ZobZXaX1my6WUDiKwd69J5SreUXKYD9lvZfI7djLgHkYm
5G247T4NX7zoBwc88bUD+tNvGNmzWFfSVVZqu8hjgd31lZXjy9uYdXA/gsE+T+JqEfRYdV8YoGgm
sREyiJjWRPDbx6kc8um8vlAK/Rjwz0EGVkGUoi/+UvxcnjG1PqCl7GSMOQ3gFMEOaxIflShnF2/c
//ioADxl3WjUGyTstMK54XlP8G1Hk95sSe/7Y+SbaIyoG8t6gGDimDJNuGs4JjDUi1V7Gxfzxk9+
O2J++9clyLkMZ3rRyxSvR+Xyrmn3YxjVC68GXw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1744)
`protect data_block
o3JSvM/eGn/zfkc5SSRspgpBL3fOkd2j+eF6En5xaZu0CEGhLBDeozf5kkMid5v8Ysz/+PRWVetY
WGGxC5dcgaob9cfa64zqEgxixBCd/2iDczmnXZePhzploUqChcFsx7rwheGPlmqp8zktPTEZq3DA
0IRn23yvmUCoxjYrEyOBv+uHQK00yOmDsgfSWOQ9zXnbYzjTiwSkZYb7MST2tLznjEwv3xPSW30X
bhUEDlCKsHocNppRVkydU/CTh/lTwPnL22DTZmlDdL93FleluJAWIh+UZjyTVJfSii0nbNuFIzd9
4xx+L9e12RACPSCs1/N50DlnYUs0fgpbd6CbQnhRi6QlH6872Kgb1AbDMw42ob2QjBtriV48CDff
7S11fjy6KpU6M9Os95azv+lwPIuCHiP/UW4hghHCxu+Gs+9atgmwOG9NoM9yBmvPeEttBms++6HK
S2oLv9tlxwatQI/BxOWZ/tA9cWE26dp41VVCnryRqD8V/tc6JhMJi/fhSpqvV3dZ+emNNJa900bn
RZfJxH/T/CuftVPjBDRdFLCiE+9+Bvn8+BnST2YMmW4KBXgd755urlrv/j9A6sJJ+17mJxWNhgw0
hXoDKrIWgBwfZRyaxxJe2e8g8qGy/lwOAkuX1bzUyFGY+UukTTrmKQEO2lX19CTDXkoIKxJqwE2d
3a6FdjOjnUHXMfeHTYLvfNLemuNexMrl2qETnKOs0kPHVNCU4DFamOx+Oy9wVb2ZBfItrXyVKqml
GAXB2iIsALxt5j948H2c/f3y1RgEXqK5ceGfh8MsHp/C7IcbY+pmWbZ0lshMSkSYw+BeD3xvtlH9
XLAziP417bnRqt1wZwnrMWOFQd8UvqgI1BCHKX16j+UzwmXd5HJ1JLtfkm82EF7VN9kfI/Xwjt5/
f/8yx/TjEgDJauEbelStOVg7t6cgzk0qvYx7LevG3rj78u2vYYMnzj8O/u6RZYNSCL5/6INZ3sCd
FRbVSx6pfiVXS0K7iwyeUM0yKIrW3oncjCLphMfs3xWooE0ERyfGyA4HpOkxLT9C6vW8a/1z7Nsd
ZNp9wGwP6oIksg0921SsPeHwT61UHx2rPPUlCTYF7q5Mfe6CxOcAxwLvFYxHDFoqhyuEJe5vAHaF
Dw913QrPRdtL+kapr2ZieELUqz04I7Nw4gOc3TtFlh4H7mG8twUrEAkw/0AZSNrUfX2MZAhFPxeQ
pUdPLBT7XdCbBOOkfJeSwgBxKcH3+FZ87Z12jMsf4k0KanZdrzHeIw8J9B5zZvZDb/+1jQOSqeh2
pNqtqAarI/rZn5Cd4zeVIlyQHlwphQLBW3y7zVHIXKxIxbYJaDkm/1HPC3ctmufGd3QgUWFOdM6w
l9/Ni90OgDnL8tR4dYTWtMCHyKcasTEY1SIm+EbrDYBMQh8x7KJi2lHhhjzoP5oweAMcKmFvnVNN
SmZG7D0YUIULx0DH8tafdLO/MQcHungagaXoedMxCuZdi7cCpbAmwtmNeEUnyjFSRbh56JPxRPKN
JwN82Bhd1GcZkezDgC9/BppxdBITODbQmbUp23ZIJx2ASOzWpCczNEHAWIGwaExilNqoos2TXXqB
mE+Ka1spbKXg9Q+U/2qfsLRiKc07xOs2riRggIHZNjwy+aZF1+LSMFaGhIsr3WWLQ4fiLUpYpWqY
Sj3by1YunVgxrFVF0HAM09w7TkMOGjj/UTujZqsPTgDVN963IZEDaXzE52zKlxBnFCX1ds/4HzGC
veudLv/ERGeB7BMAJNjHrtFYzxRqxRbu1q+cp4unBNc7qNoqitXlF42t5WMwwi4eloTRgQlM+hJ2
11oCh+Ud3F1XMCeAfhEqC/KBSUtfjAjOP729EWd/F7l/Lm3f561JIUqBGLHQjThcZR6vqqsJzTf6
wzg4muPr8z5YMSJb04bWXa7UuFebNz8dBXkyOHZuO4kw94pLCHwvzF1FWAIXgprjqLog9AbxIJHk
lmWJAYhlPJ9ql2NfIQxse68BM2+5+BXxQy9GCZapoRkEjgsgArBMkAChi3hnBlCHS2i3unCAwUwH
c9wZwF4PPJ6HICHgqY+IoY5iahV0OozQ3Bczhso1C56Ue5Um3edGyNitnHC94w4WQrdawJcgzR/W
4bfhJ5fWZYz9ioHrzvK3g7DYunlAscwVPMMHgkSLeMf5eaL0uuiaf1izNJjpCGCw1tjwZTUJl+bZ
XngE0+0rAK8chenlEIUOG5GeTvVfuVu21pDZXAB4bTWChBV+PMkYtfS+UipDgNkgWD7k7FhC7UrS
FLQ9q7VsrUHqM0s6FLtcEWrsQ/+GMkf7eD9V/9MQCsJpyw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_AURORA_LANE is
  port (
    lane_up_flop_i : out STD_LOGIC;
    tx_reset_i : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rst_pma_init_usrclk : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 73 downto 0 );
    rxdatavalid_to_ll_i : out STD_LOGIC;
    illegal_btf_i : out STD_LOGIC;
    got_cc_i : out STD_LOGIC;
    got_idles_i : out STD_LOGIC;
    rx_polarity_r_reg : out STD_LOGIC;
    in0 : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hard_err_i : out STD_LOGIC;
    \TX_DATA_reg[44]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    remote_ready_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_pe_data_v_c : out STD_LOGIC;
    SOFT_ERR_reg : out STD_LOGIC;
    reset_lanes_c : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    RX_CC_reg : in STD_LOGIC;
    RESET : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    RX_HEADER_0_REG_reg : in STD_LOGIC;
    rx_header_1_i : in STD_LOGIC;
    rxdatavalid_i : in STD_LOGIC;
    \RX_DATA_REG_reg[0]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 63 downto 0 );
    SOFT_ERR_reg_0 : in STD_LOGIC;
    HARD_ERR_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    \txdata_c1__2\ : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    rx_pe_data_v_r_reg : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    \TX_DATA_reg[0]\ : in STD_LOGIC;
    \TX_DATA_reg[63]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \TX_DATA_reg[50]\ : in STD_LOGIC;
    \TX_DATA_reg[50]_0\ : in STD_LOGIC;
    \TX_DATA_reg[49]\ : in STD_LOGIC;
    \TX_DATA_reg[48]\ : in STD_LOGIC;
    \TX_DATA_reg[47]\ : in STD_LOGIC;
    \TX_DATA_reg[46]\ : in STD_LOGIC;
    \TX_DATA_reg[45]\ : in STD_LOGIC;
    \TX_DATA_reg[44]_0\ : in STD_LOGIC;
    \TX_DATA_reg[43]\ : in STD_LOGIC;
    \TX_DATA_reg[42]\ : in STD_LOGIC;
    \TX_DATA_reg[41]\ : in STD_LOGIC;
    \TX_DATA_reg[40]\ : in STD_LOGIC;
    \TX_DATA_reg[39]\ : in STD_LOGIC;
    \TX_DATA_reg[38]\ : in STD_LOGIC;
    \TX_DATA_reg[37]\ : in STD_LOGIC;
    \TX_DATA_reg[36]\ : in STD_LOGIC;
    \TX_DATA_reg[35]\ : in STD_LOGIC;
    \TX_DATA_reg[34]\ : in STD_LOGIC;
    \TX_DATA_reg[33]\ : in STD_LOGIC;
    \TX_DATA_reg[32]\ : in STD_LOGIC;
    \TX_DATA_reg[31]\ : in STD_LOGIC;
    \TX_DATA_reg[30]\ : in STD_LOGIC;
    \TX_DATA_reg[29]\ : in STD_LOGIC;
    \TX_DATA_reg[28]\ : in STD_LOGIC;
    \TX_DATA_reg[27]\ : in STD_LOGIC;
    \TX_DATA_reg[26]\ : in STD_LOGIC;
    \TX_DATA_reg[25]\ : in STD_LOGIC;
    \TX_DATA_reg[24]\ : in STD_LOGIC;
    \TX_DATA_reg[23]\ : in STD_LOGIC;
    \TX_DATA_reg[22]\ : in STD_LOGIC;
    \TX_DATA_reg[21]\ : in STD_LOGIC;
    \TX_DATA_reg[20]\ : in STD_LOGIC;
    \TX_DATA_reg[19]\ : in STD_LOGIC;
    \TX_DATA_reg[18]\ : in STD_LOGIC;
    \TX_DATA_reg[17]\ : in STD_LOGIC;
    \TX_DATA_reg[16]\ : in STD_LOGIC;
    \TX_DATA_reg[15]\ : in STD_LOGIC;
    \TX_DATA_reg[14]\ : in STD_LOGIC;
    \TX_DATA_reg[13]\ : in STD_LOGIC;
    \TX_DATA_reg[12]\ : in STD_LOGIC;
    \TX_DATA_reg[11]\ : in STD_LOGIC;
    \TX_DATA_reg[10]\ : in STD_LOGIC;
    \TX_DATA_reg[9]\ : in STD_LOGIC;
    \TX_DATA_reg[8]\ : in STD_LOGIC;
    \TX_DATA_reg[7]\ : in STD_LOGIC;
    \TX_DATA_reg[6]\ : in STD_LOGIC;
    \TX_DATA_reg[5]\ : in STD_LOGIC;
    \TX_DATA_reg[4]\ : in STD_LOGIC;
    \TX_DATA_reg[3]\ : in STD_LOGIC;
    \TX_DATA_reg[2]\ : in STD_LOGIC;
    \TX_DATA_reg[1]\ : in STD_LOGIC;
    \TX_DATA_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_AURORA_LANE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_AURORA_LANE is
  signal \^lane_up_flop_i\ : STD_LOGIC;
begin
  lane_up_flop_i <= \^lane_up_flop_i\;
err_detect_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ERR_DETECT
     port map (
      HARD_ERR_reg_0 => HARD_ERR_reg,
      SOFT_ERR_reg_0 => SOFT_ERR_reg,
      SOFT_ERR_reg_1 => SOFT_ERR_reg_0,
      channel_up_tx_if => channel_up_tx_if,
      hard_err_i => hard_err_i,
      user_clk => user_clk
    );
lane_init_sm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_LANE_INIT_SM
     port map (
      check_polarity_r_reg_0 => RX_CC_reg,
      enable_err_detect_i => enable_err_detect_i,
      gen_na_idles_i => gen_na_idles_i,
      in0 => in0,
      lane_up_flop_i_0 => \^lane_up_flop_i\,
      ready_r_reg0 => ready_r_reg0,
      reset_count_r0 => reset_count_r0,
      reset_lanes_c => reset_lanes_c,
      reset_lanes_i => reset_lanes_i,
      rst_r_reg_0 => tx_reset_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_polarity_r_reg_0 => rx_polarity_r_reg,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg => s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
      user_clk => user_clk
    );
sym_dec_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SYM_DEC
     port map (
      D(71 downto 0) => D(73 downto 2),
      E(0) => E(0),
      RX_CC_reg_0 => RX_CC_reg,
      \RX_DATA_REG_reg[0]_0\ => \RX_DATA_REG_reg[0]\,
      RX_HEADER_0_REG_reg_0 => RX_HEADER_0_REG_reg,
      RX_SEP7_reg_0 => D(0),
      RX_SEP_reg_0 => D(1),
      dout(63 downto 0) => dout(63 downto 0),
      got_cc_i => got_cc_i,
      got_idles_i => got_idles_i,
      illegal_btf_i => illegal_btf_i,
      \remote_rdy_cntr_reg[2]_0\ => \^lane_up_flop_i\,
      remote_ready_i => remote_ready_i,
      rx_header_1_i => rx_header_1_i,
      rx_pe_data_v_c => rx_pe_data_v_c,
      rx_pe_data_v_r_reg => rx_pe_data_v_r_reg,
      rxdatavalid_i => rxdatavalid_i,
      rxdatavalid_r_reg_0 => rxdatavalid_to_ll_i,
      user_clk => user_clk
    );
sym_gen_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SYM_GEN
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      RESET => RESET,
      \TX_DATA_reg[0]_0\ => \TX_DATA_reg[0]\,
      \TX_DATA_reg[0]_1\ => \TX_DATA_reg[0]_0\,
      \TX_DATA_reg[10]_0\ => \TX_DATA_reg[10]\,
      \TX_DATA_reg[11]_0\ => \TX_DATA_reg[11]\,
      \TX_DATA_reg[12]_0\ => \TX_DATA_reg[12]\,
      \TX_DATA_reg[13]_0\ => \TX_DATA_reg[13]\,
      \TX_DATA_reg[14]_0\ => \TX_DATA_reg[14]\,
      \TX_DATA_reg[15]_0\ => \TX_DATA_reg[15]\,
      \TX_DATA_reg[16]_0\ => \TX_DATA_reg[16]\,
      \TX_DATA_reg[17]_0\ => \TX_DATA_reg[17]\,
      \TX_DATA_reg[18]_0\ => \TX_DATA_reg[18]\,
      \TX_DATA_reg[19]_0\ => \TX_DATA_reg[19]\,
      \TX_DATA_reg[1]_0\ => \TX_DATA_reg[1]\,
      \TX_DATA_reg[20]_0\ => \TX_DATA_reg[20]\,
      \TX_DATA_reg[21]_0\ => \TX_DATA_reg[21]\,
      \TX_DATA_reg[22]_0\ => \TX_DATA_reg[22]\,
      \TX_DATA_reg[23]_0\ => \TX_DATA_reg[23]\,
      \TX_DATA_reg[24]_0\ => \TX_DATA_reg[24]\,
      \TX_DATA_reg[25]_0\ => \TX_DATA_reg[25]\,
      \TX_DATA_reg[26]_0\ => \TX_DATA_reg[26]\,
      \TX_DATA_reg[27]_0\ => \TX_DATA_reg[27]\,
      \TX_DATA_reg[28]_0\ => \TX_DATA_reg[28]\,
      \TX_DATA_reg[29]_0\ => \TX_DATA_reg[29]\,
      \TX_DATA_reg[2]_0\ => \TX_DATA_reg[2]\,
      \TX_DATA_reg[30]_0\ => \TX_DATA_reg[30]\,
      \TX_DATA_reg[31]_0\ => \TX_DATA_reg[31]\,
      \TX_DATA_reg[32]_0\ => \TX_DATA_reg[32]\,
      \TX_DATA_reg[33]_0\ => \TX_DATA_reg[33]\,
      \TX_DATA_reg[34]_0\ => \TX_DATA_reg[34]\,
      \TX_DATA_reg[35]_0\ => \TX_DATA_reg[35]\,
      \TX_DATA_reg[36]_0\ => \TX_DATA_reg[36]\,
      \TX_DATA_reg[37]_0\ => \TX_DATA_reg[37]\,
      \TX_DATA_reg[38]_0\ => \TX_DATA_reg[38]\,
      \TX_DATA_reg[39]_0\ => \TX_DATA_reg[39]\,
      \TX_DATA_reg[3]_0\ => \TX_DATA_reg[3]\,
      \TX_DATA_reg[40]_0\ => \TX_DATA_reg[40]\,
      \TX_DATA_reg[41]_0\ => \TX_DATA_reg[41]\,
      \TX_DATA_reg[42]_0\ => \TX_DATA_reg[42]\,
      \TX_DATA_reg[43]_0\ => \TX_DATA_reg[43]\,
      \TX_DATA_reg[44]_0\(5 downto 0) => \TX_DATA_reg[44]\(5 downto 0),
      \TX_DATA_reg[44]_1\ => \TX_DATA_reg[44]_0\,
      \TX_DATA_reg[45]_0\ => \TX_DATA_reg[45]\,
      \TX_DATA_reg[46]_0\ => \TX_DATA_reg[46]\,
      \TX_DATA_reg[47]_0\ => \TX_DATA_reg[47]\,
      \TX_DATA_reg[48]_0\ => \TX_DATA_reg[48]\,
      \TX_DATA_reg[49]_0\ => \TX_DATA_reg[49]\,
      \TX_DATA_reg[4]_0\ => \TX_DATA_reg[4]\,
      \TX_DATA_reg[50]_0\ => \TX_DATA_reg[50]\,
      \TX_DATA_reg[50]_1\ => \TX_DATA_reg[50]_0\,
      \TX_DATA_reg[5]_0\ => \TX_DATA_reg[5]\,
      \TX_DATA_reg[63]_0\(57 downto 0) => \TX_DATA_reg[63]\(57 downto 0),
      \TX_DATA_reg[63]_1\(12 downto 0) => \TX_DATA_reg[63]_0\(12 downto 0),
      \TX_DATA_reg[6]_0\ => \TX_DATA_reg[6]\,
      \TX_DATA_reg[7]_0\ => \TX_DATA_reg[7]\,
      \TX_DATA_reg[8]_0\ => \TX_DATA_reg[8]\,
      \TX_DATA_reg[9]_0\ => \TX_DATA_reg[9]\,
      TX_HEADER_1_reg_0(1 downto 0) => TX_HEADER_1_reg(1 downto 0),
      TX_HEADER_1_reg_1 => TX_HEADER_1_reg_0,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      \txdata_c1__2\ => \txdata_c1__2\,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg_0 : out STD_LOGIC;
    cpllreset_int_reg_0 : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg_0 : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \drpaddr_in_reg[0]\ : out STD_LOGIC;
    \drpaddr_in_reg[5]\ : out STD_LOGIC;
    \drpaddr_in_reg[5]_0\ : out STD_LOGIC;
    \drpaddr_in_reg[5]_1\ : out STD_LOGIC;
    \drpaddr_in_reg[5]_2\ : out STD_LOGIC;
    \drpaddr_in_reg[1]\ : out STD_LOGIC;
    \drpaddr_in_reg[1]_0\ : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \drpaddr_in_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \daddr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_i_reg[6]\ : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : in STD_LOGIC;
    drprst_in_sync : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx is
  signal \<const1>\ : STD_LOGIC;
  signal \^user_cplllock_out_reg_0\ : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_0 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_18 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_19 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_23 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_24 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_25 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_26 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_27 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_28 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_29 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_30 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_31 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_32 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_33 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_34 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_35 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_36 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_37 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_38 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_39 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_40 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_41 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_42 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_43 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_44 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_45 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_46 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_47 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_48 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_49 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_50 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_51 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_52 : STD_LOGIC;
  signal \addr_i[2]_i_3_n_0\ : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst0_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst1_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst2_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprgdivresetdone_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprogdivreset_inst_n_0 : STD_LOGIC;
  signal \cal_fail_store__0\ : STD_LOGIC;
  signal cal_fail_store_i_4_n_0 : STD_LOGIC;
  signal \^cal_on_tx_drpen_out\ : STD_LOGIC;
  signal \^cal_on_tx_drpwe_out\ : STD_LOGIC;
  signal cpll_cal_state2 : STD_LOGIC;
  signal cpll_cal_state26_in : STD_LOGIC;
  signal cpll_cal_state2_carry_n_1 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_2 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_3 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_4 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_5 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_6 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_7 : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal cpll_cal_state7_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \cpll_cal_state[17]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_5_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_6_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_7_n_0\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[28]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[29]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[30]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[31]\ : STD_LOGIC;
  signal cpllpd_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllpd_int_reg_0\ : STD_LOGIC;
  signal cpllreset_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllreset_int_reg_0\ : STD_LOGIC;
  signal daddr0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \daddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_2_n_0\ : STD_LOGIC;
  signal den_i_1_n_0 : STD_LOGIC;
  signal \di_msk[0]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal drp_done : STD_LOGIC;
  signal \drp_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \^drpaddr_in_reg[0]\ : STD_LOGIC;
  signal dwe_i_1_n_0 : STD_LOGIC;
  signal freq_counter_rst_reg_n_0 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal mask_user_in_i_1_n_0 : STD_LOGIC;
  signal mask_user_in_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal progclk_sel_store : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[9]\ : STD_LOGIC;
  signal progdiv_cfg_store : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_1_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[9]\ : STD_LOGIC;
  signal rd : STD_LOGIC;
  signal \rd_i_1__0_n_0\ : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal \repeat_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \status_store__0\ : STD_LOGIC;
  signal status_store_i_1_n_0 : STD_LOGIC;
  signal txoutclkmon : STD_LOGIC;
  signal txoutclksel_int : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \txoutclksel_int[2]_i_1_n_0\ : STD_LOGIC;
  signal txprogdivreset_int : STD_LOGIC;
  signal txprogdivreset_int_i_1_n_0 : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_0\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_9\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_9\ : STD_LOGIC;
  signal wait_ctr0_carry_n_0 : STD_LOGIC;
  signal wait_ctr0_carry_n_1 : STD_LOGIC;
  signal wait_ctr0_carry_n_10 : STD_LOGIC;
  signal wait_ctr0_carry_n_11 : STD_LOGIC;
  signal wait_ctr0_carry_n_12 : STD_LOGIC;
  signal wait_ctr0_carry_n_13 : STD_LOGIC;
  signal wait_ctr0_carry_n_14 : STD_LOGIC;
  signal wait_ctr0_carry_n_15 : STD_LOGIC;
  signal wait_ctr0_carry_n_2 : STD_LOGIC;
  signal wait_ctr0_carry_n_3 : STD_LOGIC;
  signal wait_ctr0_carry_n_4 : STD_LOGIC;
  signal wait_ctr0_carry_n_5 : STD_LOGIC;
  signal wait_ctr0_carry_n_6 : STD_LOGIC;
  signal wait_ctr0_carry_n_7 : STD_LOGIC;
  signal wait_ctr0_carry_n_8 : STD_LOGIC;
  signal wait_ctr0_carry_n_9 : STD_LOGIC;
  signal \wait_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[13]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[14]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[15]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[16]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[17]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[18]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[19]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[20]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[21]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[22]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[23]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_10_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_11_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_12_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_13_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_14_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_15_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_16_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_17_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_18_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[7]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[11]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[12]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[13]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[14]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[15]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[16]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[17]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[18]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[19]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[20]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[21]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[22]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[23]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[24]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[9]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal \wr_i_1__0_n_0\ : STD_LOGIC;
  signal \x0e1_store[14]_i_1_n_0\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_cpll_cal_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufg_gt_txoutclkmon_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_txoutclkmon_inst : label is "MLO";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cal_fail_store_i_4 : label is "soft_lutpair33";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cpll_cal_state2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \cpll_cal_state[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \cpll_cal_state[14]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \cpll_cal_state[16]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \cpll_cal_state[17]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \cpll_cal_state[17]_i_4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \cpll_cal_state[18]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \cpll_cal_state[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \cpll_cal_state[27]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cpll_cal_state[28]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \cpll_cal_state[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cpll_cal_state[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cpll_cal_state[7]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of cpllpd_int_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of cpllreset_int_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \daddr[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \daddr[2]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \daddr[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \daddr[5]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \di_msk[12]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \di_msk[12]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \di_msk[15]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \di_msk[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \drp_state[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \drp_state[5]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \drp_state[6]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of dwe_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of rd_i_2 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \repeat_ctr[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \repeat_ctr[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \repeat_ctr[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of txprogdivreset_int_i_1 : label is "soft_lutpair27";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of wait_ctr0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \wait_ctr[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \wait_ctr[10]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \wait_ctr[12]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \wait_ctr[13]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \wait_ctr[14]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \wait_ctr[15]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \wait_ctr[16]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \wait_ctr[17]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \wait_ctr[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \wait_ctr[19]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \wait_ctr[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \wait_ctr[20]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \wait_ctr[21]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \wait_ctr[22]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \wait_ctr[23]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_10\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_12\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_14\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_6\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_8\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_9\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wait_ctr[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \wait_ctr[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \wait_ctr[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \wait_ctr[5]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \wait_ctr[6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \wait_ctr[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wait_ctr[8]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wait_ctr[9]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wr_i_1__0\ : label is "soft_lutpair49";
begin
  USER_CPLLLOCK_OUT_reg_0 <= \^user_cplllock_out_reg_0\;
  \^lopt\ <= lopt_1;
  \^lopt_1\ <= lopt_2;
  cal_on_tx_drpen_out <= \^cal_on_tx_drpen_out\;
  cal_on_tx_drpwe_out <= \^cal_on_tx_drpwe_out\;
  cpllpd_int_reg_0 <= \^cpllpd_int_reg_0\;
  cpllreset_int_reg_0 <= \^cpllreset_int_reg_0\;
  \drpaddr_in_reg[0]\ <= \^drpaddr_in_reg[0]\;
  lopt <= \<const1>\;
USER_CPLLLOCK_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_cplllock_inst_n_1,
      Q => \^user_cplllock_out_reg_0\,
      R => '0'
    );
U_TXOUTCLK_FREQ_COUNTER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_freq_counter
     port map (
      CO(0) => cpll_cal_state2,
      D(16 downto 0) => D(16 downto 0),
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      O(7 downto 0) => O(7 downto 0),
      Q(5) => \cpll_cal_state_reg_n_0_[27]\,
      Q(4) => p_2_in8_in,
      Q(3) => p_11_in,
      Q(2) => p_18_in,
      Q(1) => \cpll_cal_state_reg_n_0_[12]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      S(0) => S(0),
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_fail_store_reg => bit_synchronizer_cplllock_inst_n_0,
      cal_fail_store_reg_0 => \repeat_ctr_reg_n_0_[3]\,
      cal_fail_store_reg_1 => cal_fail_store_i_4_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[13]\ => \wait_ctr[24]_i_5_n_0\,
      \cpll_cal_state_reg[13]_0\ => \repeat_ctr_reg_n_0_[1]\,
      \cpll_cal_state_reg[13]_1\ => \repeat_ctr_reg_n_0_[0]\,
      \cpll_cal_state_reg[13]_2\ => \repeat_ctr_reg_n_0_[2]\,
      \cpll_cal_state_reg[21]\(0) => drp_done,
      done_o_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_0,
      done_o_reg_1(1) => cpll_cal_state7_out(21),
      done_o_reg_1(0) => cpll_cal_state7_out(13),
      drpclk_in(0) => drpclk_in(0),
      \freq_cnt_o_reg[0]_0\ => U_TXOUTCLK_FREQ_COUNTER_n_42,
      \freq_cnt_o_reg[13]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      \freq_cnt_o_reg[13]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      \freq_cnt_o_reg[13]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      \freq_cnt_o_reg[13]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      \freq_cnt_o_reg[13]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      \freq_cnt_o_reg[13]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      \freq_cnt_o_reg[14]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      \freq_cnt_o_reg[14]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      \freq_cnt_o_reg[14]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      \freq_cnt_o_reg[14]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      \freq_cnt_o_reg[14]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      \freq_cnt_o_reg[14]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      \freq_cnt_o_reg[14]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      \freq_cnt_o_reg[14]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      \freq_cnt_o_reg[15]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      \freq_cnt_o_reg[16]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      \freq_cnt_o_reg[16]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      \freq_cnt_o_reg[16]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      \freq_cnt_o_reg[16]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      \freq_cnt_o_reg[16]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      \freq_cnt_o_reg[16]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      \freq_cnt_o_reg[16]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      \freq_cnt_o_reg[16]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      \freq_cnt_o_reg[16]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_52,
      \freq_cnt_o_reg[17]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_51,
      \repeat_ctr_reg[3]\(0) => cpll_cal_state26_in,
      \repeat_ctr_reg[3]_0\ => \repeat_ctr[3]_i_3_n_0\,
      rst_in_out_reg => U_TXOUTCLK_FREQ_COUNTER_n_18,
      rst_in_out_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_19,
      \state_reg[1]_0\ => freq_counter_rst_reg_n_0,
      \testclk_cnt_reg[15]_0\(7 downto 0) => \testclk_cnt_reg[15]\(7 downto 0),
      \testclk_cnt_reg[17]_0\(1 downto 0) => \testclk_cnt_reg[17]\(1 downto 0),
      txoutclkmon => txoutclkmon
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\addr_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40010000"
    )
        port map (
      I0 => \^drpaddr_in_reg[0]\,
      I1 => drpaddr_in(5),
      I2 => drpaddr_in(1),
      I3 => drpaddr_in(4),
      I4 => \addr_i_reg[6]\,
      I5 => drpaddr_in(0),
      O => \drpaddr_in_reg[5]_1\
    );
\addr_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => drpaddr_in(0),
      I1 => \cpll_cal_state_reg_n_0_[0]\,
      I2 => \cpll_cal_state_reg_n_0_[31]\,
      I3 => drpwe_in(0),
      O => \^drpaddr_in_reg[0]\
    );
\addr_i[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => drpaddr_in(2),
      I1 => \addr_i[2]_i_3_n_0\,
      O => \drpaddr_in_reg[2]\(0)
    );
\addr_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008002"
    )
        port map (
      I0 => \addr_i_reg[6]\,
      I1 => drpaddr_in(4),
      I2 => drpaddr_in(1),
      I3 => drpaddr_in(5),
      I4 => \^drpaddr_in_reg[0]\,
      I5 => drprst_in_sync,
      O => \addr_i[2]_i_3_n_0\
    );
\addr_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000000"
    )
        port map (
      I0 => \addr_i_reg[6]\,
      I1 => drpaddr_in(1),
      I2 => drpaddr_in(5),
      I3 => drpaddr_in(4),
      I4 => \^drpaddr_in_reg[0]\,
      I5 => drpaddr_in(3),
      O => \drpaddr_in_reg[1]_0\
    );
\addr_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCDCCCC"
    )
        port map (
      I0 => \^drpaddr_in_reg[0]\,
      I1 => drpaddr_in(5),
      I2 => drpaddr_in(1),
      I3 => drpaddr_in(4),
      I4 => \addr_i_reg[6]\,
      O => \drpaddr_in_reg[5]_0\
    );
\addr_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40010000"
    )
        port map (
      I0 => \^drpaddr_in_reg[0]\,
      I1 => drpaddr_in(5),
      I2 => drpaddr_in(1),
      I3 => drpaddr_in(4),
      I4 => \addr_i_reg[6]\,
      I5 => drpaddr_in(6),
      O => \drpaddr_in_reg[5]\
    );
\addr_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \addr_i_reg[6]\,
      I1 => drpaddr_in(1),
      I2 => drpaddr_in(5),
      I3 => drpaddr_in(4),
      I4 => \^drpaddr_in_reg[0]\,
      I5 => drpaddr_in(7),
      O => \drpaddr_in_reg[1]\
    );
bit_synchronizer_cplllock_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_53
     port map (
      Q(1) => \cpll_cal_state_reg_n_0_[30]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      USER_CPLLLOCK_OUT_reg => mask_user_in_reg_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[0]\ => bit_synchronizer_cplllock_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      i_in_out_reg_0 => bit_synchronizer_cplllock_inst_n_0,
      in0 => in0
    );
bit_synchronizer_txoutclksel_inst0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_54
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst0_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txoutclksel_inst1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_55
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst1_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ => mask_user_in_reg_n_0
    );
bit_synchronizer_txoutclksel_inst2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_56
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst2_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txprgdivresetdone_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_57
     port map (
      D(4 downto 2) => cpll_cal_state7_out(31 downto 29),
      D(1 downto 0) => cpll_cal_state7_out(20 downto 19),
      Q(8) => \cpll_cal_state_reg_n_0_[31]\,
      Q(7) => \cpll_cal_state_reg_n_0_[30]\,
      Q(6) => \cpll_cal_state_reg_n_0_[29]\,
      Q(5) => \cpll_cal_state_reg_n_0_[28]\,
      Q(4) => p_11_in,
      Q(3) => p_12_in,
      Q(2) => p_13_in,
      Q(1) => p_16_in,
      Q(0) => p_17_in,
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[14]\ => bit_synchronizer_txprgdivresetdone_inst_n_0,
      \cpll_cal_state_reg[20]\ => U_TXOUTCLK_FREQ_COUNTER_n_0,
      \cpll_cal_state_reg[29]\ => \wait_ctr[24]_i_5_n_0\,
      drpclk_in(0) => drpclk_in(0),
      freq_counter_rst_reg => \wait_ctr[24]_i_7_n_0\,
      freq_counter_rst_reg_0 => freq_counter_rst_reg_n_0,
      freq_counter_rst_reg_1 => \cpll_cal_state[17]_i_2_n_0\,
      i_in_meta_reg_0 => i_in_meta_reg_0
    );
bit_synchronizer_txprogdivreset_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_58
     port map (
      drpclk_in(0) => drpclk_in(0),
      i_in_meta_reg_0 => i_in_meta_reg,
      \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ => mask_user_in_reg_n_0,
      txprogdivreset_int => txprogdivreset_int,
      txprogdivreset_int_reg => bit_synchronizer_txprogdivreset_inst_n_0
    );
bufg_gt_txoutclkmon_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '1',
      CLR => \^lopt_1\,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk_out(0),
      O => txoutclkmon
    );
cal_fail_store_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[1]\,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      O => cal_fail_store_i_4_n_0
    );
cal_fail_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => U_TXOUTCLK_FREQ_COUNTER_n_19,
      Q => \cal_fail_store__0\,
      R => '0'
    );
cpll_cal_state2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => U_TXOUTCLK_FREQ_COUNTER_n_42,
      CI_TOP => '0',
      CO(7) => cpll_cal_state2,
      CO(6) => cpll_cal_state2_carry_n_1,
      CO(5) => cpll_cal_state2_carry_n_2,
      CO(4) => cpll_cal_state2_carry_n_3,
      CO(3) => cpll_cal_state2_carry_n_4,
      CO(2) => cpll_cal_state2_carry_n_5,
      CO(1) => cpll_cal_state2_carry_n_6,
      CO(0) => cpll_cal_state2_carry_n_7,
      DI(7) => '0',
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(2 downto 0) => B"000",
      O(7 downto 0) => NLW_cpll_cal_state2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_34
    );
\cpll_cal_state2_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CO(6) => \cpll_cal_state2_inferred__0/i__carry_n_1\,
      CO(5) => \cpll_cal_state2_inferred__0/i__carry_n_2\,
      CO(4) => \cpll_cal_state2_inferred__0/i__carry_n_3\,
      CO(3) => \cpll_cal_state2_inferred__0/i__carry_n_4\,
      CO(2) => \cpll_cal_state2_inferred__0/i__carry_n_5\,
      CO(1) => \cpll_cal_state2_inferred__0/i__carry_n_6\,
      CO(0) => \cpll_cal_state2_inferred__0/i__carry_n_7\,
      DI(7) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      DI(4) => '0',
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_50
    );
\cpll_cal_state2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state26_in,
      DI(7 downto 1) => B"0000000",
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_51,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_52
    );
\cpll_cal_state[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      O => cpll_cal_state7_out(12)
    );
\cpll_cal_state[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_17_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_5_n_0\,
      I3 => p_18_in,
      O => cpll_cal_state7_out(14)
    );
\cpll_cal_state[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => p_17_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_7_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(15)
    );
\cpll_cal_state[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_7_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(16)
    );
\cpll_cal_state[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_7_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(17)
    );
\cpll_cal_state[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
        port map (
      I0 => \cpll_cal_state[17]_i_3_n_0\,
      I1 => \cpll_cal_state[17]_i_4_n_0\,
      I2 => \cpll_cal_state[17]_i_5_n_0\,
      I3 => \cpll_cal_state[17]_i_6_n_0\,
      I4 => \cpll_cal_state[17]_i_7_n_0\,
      O => \cpll_cal_state[17]_i_2_n_0\
    );
\cpll_cal_state[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[14]\,
      I1 => \wait_ctr_reg_n_0_[13]\,
      I2 => \wait_ctr_reg_n_0_[16]\,
      I3 => \wait_ctr_reg_n_0_[15]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      I5 => \wait_ctr_reg_n_0_[12]\,
      O => \cpll_cal_state[17]_i_3_n_0\
    );
\cpll_cal_state[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[22]\,
      I1 => \wait_ctr_reg_n_0_[23]\,
      I2 => \wait_ctr_reg_n_0_[21]\,
      I3 => \wait_ctr_reg_n_0_[24]\,
      O => \cpll_cal_state[17]_i_4_n_0\
    );
\cpll_cal_state[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[19]\,
      I1 => \wait_ctr_reg_n_0_[20]\,
      I2 => \wait_ctr_reg_n_0_[17]\,
      I3 => \wait_ctr_reg_n_0_[18]\,
      O => \cpll_cal_state[17]_i_5_n_0\
    );
\cpll_cal_state[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFFFFFF"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[8]\,
      I1 => \wait_ctr_reg_n_0_[7]\,
      I2 => \wait_ctr_reg_n_0_[9]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[6]\,
      I5 => \wait_ctr_reg_n_0_[5]\,
      O => \cpll_cal_state[17]_i_6_n_0\
    );
\cpll_cal_state[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[0]\,
      I3 => \wait_ctr_reg_n_0_[4]\,
      I4 => \wait_ctr_reg_n_0_[3]\,
      I5 => \wait_ctr_reg_n_0_[6]\,
      O => \cpll_cal_state[17]_i_7_n_0\
    );
\cpll_cal_state[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_5_n_0\,
      I1 => p_13_in,
      I2 => \wait_ctr[24]_i_7_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(18)
    );
\cpll_cal_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => drp_done,
      I2 => p_1_in10_in,
      O => cpll_cal_state7_out(1)
    );
\cpll_cal_state[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_3_in,
      O => cpll_cal_state7_out(27)
    );
\cpll_cal_state[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[27]\,
      I1 => \wait_ctr[24]_i_5_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      O => cpll_cal_state7_out(28)
    );
\cpll_cal_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => drp_done,
      O => cpll_cal_state7_out(2)
    );
\cpll_cal_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in2_in,
      I2 => \status_store__0\,
      I3 => p_29_in,
      O => cpll_cal_state7_out(3)
    );
\cpll_cal_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_29_in,
      I1 => \status_store__0\,
      I2 => p_1_in5_in,
      I3 => drp_done,
      I4 => p_0_in7_in,
      O => cpll_cal_state7_out(5)
    );
\cpll_cal_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in5_in,
      O => cpll_cal_state7_out(6)
    );
\cpll_cal_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => \status_store__0\,
      I3 => p_25_in,
      O => cpll_cal_state7_out(7)
    );
\cpll_cal_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_25_in,
      I1 => \status_store__0\,
      I2 => p_4_in,
      I3 => drp_done,
      I4 => p_0_in3_in,
      O => cpll_cal_state7_out(9)
    );
\cpll_cal_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => \cpll_cal_state_reg_n_0_[0]\,
      S => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_4_in,
      Q => p_0_in0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_0_in0_in,
      Q => p_0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(12),
      Q => \cpll_cal_state_reg_n_0_[12]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(13),
      Q => p_18_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(14),
      Q => p_17_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(15),
      Q => p_16_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(16),
      Q => p_15_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(17),
      Q => p_14_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(18),
      Q => p_13_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(19),
      Q => p_12_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(1),
      Q => p_1_in10_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(20),
      Q => p_11_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(21),
      Q => p_2_in8_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in8_in,
      Q => p_2_in4_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in4_in,
      Q => p_2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in,
      Q => p_2_in1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in1_in,
      Q => p_3_in9_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_3_in9_in,
      Q => p_3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(27),
      Q => \cpll_cal_state_reg_n_0_[27]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(28),
      Q => \cpll_cal_state_reg_n_0_[28]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(29),
      Q => \cpll_cal_state_reg_n_0_[29]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(2),
      Q => p_29_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(30),
      Q => \cpll_cal_state_reg_n_0_[30]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(31),
      Q => \cpll_cal_state_reg_n_0_[31]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(3),
      Q => p_1_in2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in2_in,
      Q => p_0_in7_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(5),
      Q => p_1_in5_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(6),
      Q => p_25_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(7),
      Q => p_1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in,
      Q => p_0_in3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(9),
      Q => p_4_in,
      R => cal_on_tx_reset_in_sync
    );
cpllpd_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD2F00"
    )
        port map (
      I0 => p_17_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_5_n_0\,
      I3 => p_18_in,
      I4 => \^cpllpd_int_reg_0\,
      O => cpllpd_int_i_1_n_0
    );
cpllpd_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllpd_int_i_1_n_0,
      Q => \^cpllpd_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
cpllreset_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD2F00"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_7_n_0\,
      I3 => p_16_in,
      I4 => \^cpllreset_int_reg_0\,
      O => cpllreset_int_i_1_n_0
    );
cpllreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllreset_int_i_1_n_0,
      Q => \^cpllreset_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
\daddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_1_in2_in,
      I3 => p_2_in1_in,
      I4 => p_0_in0_in,
      O => daddr0_in(1)
    );
\daddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in5_in,
      I2 => p_2_in4_in,
      I3 => p_0_in3_in,
      I4 => p_3_in,
      O => \daddr[2]_i_1__0_n_0\
    );
\daddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_4_in,
      I1 => p_2_in8_in,
      I2 => p_3_in9_in,
      I3 => p_1_in10_in,
      I4 => p_0_in7_in,
      I5 => \cpll_cal_state_reg_n_0_[0]\,
      O => daddr0_in(3)
    );
\daddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in2_in,
      I2 => p_2_in1_in,
      I3 => p_0_in0_in,
      I4 => \daddr[5]_i_2_n_0\,
      O => daddr0_in(4)
    );
\daddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111555555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_0_in0_in,
      I3 => p_2_in1_in,
      I4 => p_1_in2_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[5]_i_1__0_n_0\
    );
\daddr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in3_in,
      I2 => p_2_in4_in,
      I3 => p_1_in5_in,
      O => \daddr[5]_i_2_n_0\
    );
\daddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_3_in,
      I2 => p_0_in3_in,
      I3 => p_2_in4_in,
      I4 => p_1_in5_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[6]_i_1__0_n_0\
    );
\daddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_1_in10_in,
      I2 => p_3_in9_in,
      I3 => p_2_in8_in,
      I4 => p_4_in,
      O => \daddr[6]_i_2_n_0\
    );
\daddr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => daddr0_in(1),
      O => \daddr[7]_i_1_n_0\
    );
\daddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_4_in,
      I2 => p_2_in8_in,
      I3 => p_3_in9_in,
      I4 => p_1_in10_in,
      I5 => p_0_in7_in,
      O => \daddr[7]_i_2_n_0\
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(1),
      Q => \daddr_reg[7]_0\(0),
      R => '0'
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[2]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(1),
      R => '0'
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(3),
      Q => \daddr_reg[7]_0\(2),
      R => '0'
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(4),
      Q => \daddr_reg[7]_0\(3),
      R => '0'
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[5]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(4),
      R => '0'
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[6]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(5),
      R => '0'
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[7]_i_2_n_0\,
      Q => \daddr_reg[7]_0\(6),
      R => '0'
    );
\data_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40010000"
    )
        port map (
      I0 => \^drpaddr_in_reg[0]\,
      I1 => drpaddr_in(5),
      I2 => drpaddr_in(1),
      I3 => drpaddr_in(4),
      I4 => \addr_i_reg[6]\,
      I5 => drpdi_in(0),
      O => \drpaddr_in_reg[5]_2\
    );
den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \^cal_on_tx_drpen_out\,
      O => den_i_1_n_0
    );
den_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => den_i_1_n_0,
      Q => \^cal_on_tx_drpen_out\
    );
\di_msk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[0]\,
      I2 => \progdiv_cfg_store_reg_n_0_[0]\,
      I3 => \di_msk[12]_i_2_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[0]\,
      O => \di_msk[0]_i_1_n_0\
    );
\di_msk[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[10]\,
      I3 => p_0_in7_in,
      I4 => p_2_in1_in,
      I5 => \progclk_sel_store_reg_n_0_[10]\,
      O => \di_msk[10]_i_1_n_0\
    );
\di_msk[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0E0FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[11]\,
      I3 => \progclk_sel_store_reg_n_0_[11]\,
      I4 => \di_msk[12]_i_3_n_0\,
      I5 => p_0_in0_in,
      O => \di_msk[11]_i_1_n_0\
    );
\di_msk[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[12]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[12]\,
      I4 => \progclk_sel_store_reg_n_0_[12]\,
      I5 => \di_msk[12]_i_3_n_0\,
      O => \di_msk[12]_i_1_n_0\
    );
\di_msk[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      O => \di_msk[12]_i_2_n_0\
    );
\di_msk[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      O => \di_msk[12]_i_3_n_0\
    );
\di_msk[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[13]\,
      I3 => \di_msk[13]_i_2_n_0\,
      O => \di_msk[13]_i_1_n_0\
    );
\di_msk[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[13]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[13]\,
      I5 => p_0_in,
      O => \di_msk[13]_i_2_n_0\
    );
\di_msk[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[14]\,
      I3 => \di_msk[14]_i_2_n_0\,
      O => \di_msk[14]_i_1_n_0\
    );
\di_msk[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[14]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[14]\,
      I5 => p_0_in,
      O => \di_msk[14]_i_2_n_0\
    );
\di_msk[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \di_msk[15]_i_1_n_0\
    );
\di_msk[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[15]\,
      I3 => p_0_in7_in,
      I4 => p_0_in,
      O => \di_msk[15]_i_2_n_0\
    );
\di_msk[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_3_in9_in,
      I2 => p_0_in3_in,
      I3 => p_3_in,
      I4 => \di_msk[12]_i_3_n_0\,
      I5 => \di_msk[15]_i_4_n_0\,
      O => \di_msk[15]_i_3_n_0\
    );
\di_msk[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      O => \di_msk[15]_i_4_n_0\
    );
\di_msk[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[1]\,
      I3 => \di_msk[1]_i_2_n_0\,
      O => \di_msk[1]_i_1_n_0\
    );
\di_msk[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[1]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[1]\,
      I5 => p_0_in,
      O => \di_msk[1]_i_2_n_0\
    );
\di_msk[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[2]\,
      I2 => \progclk_sel_store_reg_n_0_[2]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[2]\,
      O => \di_msk[2]_i_1_n_0\
    );
\di_msk[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[3]\,
      I2 => \progdiv_cfg_store_reg_n_0_[3]\,
      I3 => \di_msk[12]_i_2_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[3]\,
      O => \di_msk[3]_i_1_n_0\
    );
\di_msk[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[4]\,
      I2 => \progdiv_cfg_store_reg_n_0_[4]\,
      I3 => \di_msk[12]_i_2_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[4]\,
      O => \di_msk[4]_i_1_n_0\
    );
\di_msk[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[5]\,
      I3 => \di_msk[5]_i_2_n_0\,
      O => \di_msk[5]_i_1_n_0\
    );
\di_msk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[5]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[5]\,
      I5 => p_0_in,
      O => \di_msk[5]_i_2_n_0\
    );
\di_msk[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[6]\,
      I3 => \di_msk[6]_i_2_n_0\,
      O => \di_msk[6]_i_1_n_0\
    );
\di_msk[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[6]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[6]\,
      I5 => p_0_in,
      O => \di_msk[6]_i_2_n_0\
    );
\di_msk[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[7]\,
      I2 => \progclk_sel_store_reg_n_0_[7]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[7]\,
      O => \di_msk[7]_i_1_n_0\
    );
\di_msk[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[8]\,
      I2 => \progdiv_cfg_store_reg_n_0_[8]\,
      I3 => \di_msk[12]_i_2_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[8]\,
      O => \di_msk[8]_i_1_n_0\
    );
\di_msk[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[9]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[9]\,
      I4 => \progclk_sel_store_reg_n_0_[9]\,
      I5 => \di_msk[12]_i_3_n_0\,
      O => \di_msk[9]_i_1_n_0\
    );
\di_msk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[0]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[0]\,
      R => '0'
    );
\di_msk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[10]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[10]\,
      R => '0'
    );
\di_msk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[11]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[11]\,
      R => '0'
    );
\di_msk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[12]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[12]\,
      R => '0'
    );
\di_msk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[13]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[13]\,
      R => '0'
    );
\di_msk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[14]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[14]\,
      R => '0'
    );
\di_msk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[15]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[15]\,
      R => '0'
    );
\di_msk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[1]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[1]\,
      R => '0'
    );
\di_msk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[2]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[2]\,
      R => '0'
    );
\di_msk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[3]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[3]\,
      R => '0'
    );
\di_msk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[4]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[4]\,
      R => '0'
    );
\di_msk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[5]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[5]\,
      R => '0'
    );
\di_msk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[6]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[6]\,
      R => '0'
    );
\di_msk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[7]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[7]\,
      R => '0'
    );
\di_msk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[8]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[8]\,
      R => '0'
    );
\di_msk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[9]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[9]\,
      R => '0'
    );
\di_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[0]\,
      Q => \di_reg[15]_0\(0)
    );
\di_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[10]\,
      Q => \di_reg[15]_0\(10)
    );
\di_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[11]\,
      Q => \di_reg[15]_0\(11)
    );
\di_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[12]\,
      Q => \di_reg[15]_0\(12)
    );
\di_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[13]\,
      Q => \di_reg[15]_0\(13)
    );
\di_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[14]\,
      Q => \di_reg[15]_0\(14)
    );
\di_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[15]\,
      Q => \di_reg[15]_0\(15)
    );
\di_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[1]\,
      Q => \di_reg[15]_0\(1)
    );
\di_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[2]\,
      Q => \di_reg[15]_0\(2)
    );
\di_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[3]\,
      Q => \di_reg[15]_0\(3)
    );
\di_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[4]\,
      Q => \di_reg[15]_0\(4)
    );
\di_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[5]\,
      Q => \di_reg[15]_0\(5)
    );
\di_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[6]\,
      Q => \di_reg[15]_0\(6)
    );
\di_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[7]\,
      Q => \di_reg[15]_0\(7)
    );
\di_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[8]\,
      Q => \di_reg[15]_0\(8)
    );
\di_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[9]\,
      Q => \di_reg[15]_0\(9)
    );
\drp_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => drp_done,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[0]_i_1__0_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd,
      I1 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[1]_i_1_n_0\
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[2]_i_1_n_0\
    );
\drp_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => cal_on_tx_drdy,
      I2 => rd,
      O => \drp_state[3]_i_1_n_0\
    );
\drp_state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[3]\,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[4]_i_1_n_0\
    );
\drp_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[5]_i_1_n_0\
    );
\drp_state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => cal_on_tx_drdy,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => rd,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[6]_i_1__0_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \drp_state[0]_i_1__0_n_0\,
      PRE => cal_on_tx_reset_in_sync,
      Q => \drp_state_reg_n_0_[0]\
    );
\drp_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[1]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[1]\
    );
\drp_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[2]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[2]\
    );
\drp_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[3]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[3]\
    );
\drp_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[4]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[4]\
    );
\drp_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[5]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[5]\
    );
\drp_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[6]_i_1__0_n_0\,
      Q => drp_done
    );
dwe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^cal_on_tx_drpwe_out\,
      O => dwe_i_1_n_0
    );
dwe_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => dwe_i_1_n_0,
      Q => \^cal_on_tx_drpwe_out\
    );
freq_counter_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprgdivresetdone_inst_n_0,
      Q => freq_counter_rst_reg_n_0,
      R => '0'
    );
mask_user_in_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[31]\,
      I1 => \cpll_cal_state_reg_n_0_[0]\,
      I2 => \cpll_cal_state_reg_n_0_[30]\,
      I3 => p_1_in10_in,
      I4 => mask_user_in_reg_n_0,
      O => mask_user_in_i_1_n_0
    );
mask_user_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => mask_user_in_i_1_n_0,
      Q => mask_user_in_reg_n_0,
      R => cal_on_tx_reset_in_sync
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst0_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(0),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst1_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(1),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst2_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprogdivreset_inst_n_0,
      Q => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      R => '0'
    );
\progclk_sel_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => progclk_sel_store
    );
\progclk_sel_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(0),
      Q => \progclk_sel_store_reg_n_0_[0]\,
      R => '0'
    );
\progclk_sel_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(10),
      Q => \progclk_sel_store_reg_n_0_[10]\,
      R => '0'
    );
\progclk_sel_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(11),
      Q => \progclk_sel_store_reg_n_0_[11]\,
      R => '0'
    );
\progclk_sel_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(12),
      Q => \progclk_sel_store_reg_n_0_[12]\,
      R => '0'
    );
\progclk_sel_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(13),
      Q => \progclk_sel_store_reg_n_0_[13]\,
      R => '0'
    );
\progclk_sel_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(14),
      Q => \progclk_sel_store_reg_n_0_[14]\,
      R => '0'
    );
\progclk_sel_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(1),
      Q => \progclk_sel_store_reg_n_0_[1]\,
      R => '0'
    );
\progclk_sel_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(2),
      Q => \progclk_sel_store_reg_n_0_[2]\,
      R => '0'
    );
\progclk_sel_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(3),
      Q => \progclk_sel_store_reg_n_0_[3]\,
      R => '0'
    );
\progclk_sel_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(4),
      Q => \progclk_sel_store_reg_n_0_[4]\,
      R => '0'
    );
\progclk_sel_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(5),
      Q => \progclk_sel_store_reg_n_0_[5]\,
      R => '0'
    );
\progclk_sel_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(6),
      Q => \progclk_sel_store_reg_n_0_[6]\,
      R => '0'
    );
\progclk_sel_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(7),
      Q => \progclk_sel_store_reg_n_0_[7]\,
      R => '0'
    );
\progclk_sel_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(8),
      Q => \progclk_sel_store_reg_n_0_[8]\,
      R => '0'
    );
\progclk_sel_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(9),
      Q => \progclk_sel_store_reg_n_0_[9]\,
      R => '0'
    );
\progdiv_cfg_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in4_in,
      I3 => p_1_in,
      O => progdiv_cfg_store
    );
\progdiv_cfg_store[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF30302000"
    )
        port map (
      I0 => Q(15),
      I1 => cal_on_tx_reset_in_sync,
      I2 => drp_done,
      I3 => p_2_in4_in,
      I4 => p_1_in,
      I5 => \progdiv_cfg_store_reg_n_0_[15]\,
      O => \progdiv_cfg_store[15]_i_1_n_0\
    );
\progdiv_cfg_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(0),
      Q => \progdiv_cfg_store_reg_n_0_[0]\,
      R => '0'
    );
\progdiv_cfg_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(10),
      Q => \progdiv_cfg_store_reg_n_0_[10]\,
      R => '0'
    );
\progdiv_cfg_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(11),
      Q => \progdiv_cfg_store_reg_n_0_[11]\,
      R => '0'
    );
\progdiv_cfg_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(12),
      Q => \progdiv_cfg_store_reg_n_0_[12]\,
      R => '0'
    );
\progdiv_cfg_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(13),
      Q => \progdiv_cfg_store_reg_n_0_[13]\,
      R => '0'
    );
\progdiv_cfg_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(14),
      Q => \progdiv_cfg_store_reg_n_0_[14]\,
      R => '0'
    );
\progdiv_cfg_store_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \progdiv_cfg_store[15]_i_1_n_0\,
      Q => \progdiv_cfg_store_reg_n_0_[15]\,
      R => '0'
    );
\progdiv_cfg_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(1),
      Q => \progdiv_cfg_store_reg_n_0_[1]\,
      R => '0'
    );
\progdiv_cfg_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(2),
      Q => \progdiv_cfg_store_reg_n_0_[2]\,
      R => '0'
    );
\progdiv_cfg_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(3),
      Q => \progdiv_cfg_store_reg_n_0_[3]\,
      R => '0'
    );
\progdiv_cfg_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(4),
      Q => \progdiv_cfg_store_reg_n_0_[4]\,
      R => '0'
    );
\progdiv_cfg_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(5),
      Q => \progdiv_cfg_store_reg_n_0_[5]\,
      R => '0'
    );
\progdiv_cfg_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(6),
      Q => \progdiv_cfg_store_reg_n_0_[6]\,
      R => '0'
    );
\progdiv_cfg_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(7),
      Q => \progdiv_cfg_store_reg_n_0_[7]\,
      R => '0'
    );
\progdiv_cfg_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(8),
      Q => \progdiv_cfg_store_reg_n_0_[8]\,
      R => '0'
    );
\progdiv_cfg_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(9),
      Q => \progdiv_cfg_store_reg_n_0_[9]\,
      R => '0'
    );
\rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => p_2_in4_in,
      I3 => p_4_in,
      I4 => rd_i_2_n_0,
      I5 => rd,
      O => \rd_i_1__0_n_0\
    );
rd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_1_in10_in,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => rd_i_2_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \rd_i_1__0_n_0\,
      Q => rd,
      R => cal_on_tx_reset_in_sync
    );
\repeat_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[0]_i_1_n_0\
    );
\repeat_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[1]_i_1_n_0\
    );
\repeat_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[2]_i_1_n_0\
    );
\repeat_ctr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[3]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      I4 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_2_n_0\
    );
\repeat_ctr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[3]\,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[0]\,
      I3 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_3_n_0\
    );
\repeat_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[0]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[0]\,
      R => '0'
    );
\repeat_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[1]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[1]\,
      R => '0'
    );
\repeat_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[2]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[2]\,
      R => '0'
    );
\repeat_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[3]_i_2_n_0\,
      Q => \repeat_ctr_reg_n_0_[3]\,
      R => '0'
    );
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^user_cplllock_out_reg_0\,
      O => rst_in0
    );
status_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => Q(15),
      I1 => p_1_in5_in,
      I2 => p_1_in10_in,
      I3 => cal_on_tx_reset_in_sync,
      I4 => drp_done,
      I5 => \status_store__0\,
      O => status_store_i_1_n_0
    );
status_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => status_store_i_1_n_0,
      Q => \status_store__0\,
      R => '0'
    );
\txoutclksel_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => txoutclksel_int(2),
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \txoutclksel_int[2]_i_1_n_0\
    );
\txoutclksel_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \txoutclksel_int[2]_i_1_n_0\,
      Q => txoutclksel_int(2),
      R => '0'
    );
txprogdivreset_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \wait_ctr[24]_i_5_n_0\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => txprogdivreset_int,
      O => txprogdivreset_int_i_1_n_0
    );
txprogdivreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txprogdivreset_int_i_1_n_0,
      Q => txprogdivreset_int,
      R => cal_on_tx_reset_in_sync
    );
wait_ctr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => wait_ctr0_carry_n_0,
      CO(6) => wait_ctr0_carry_n_1,
      CO(5) => wait_ctr0_carry_n_2,
      CO(4) => wait_ctr0_carry_n_3,
      CO(3) => wait_ctr0_carry_n_4,
      CO(2) => wait_ctr0_carry_n_5,
      CO(1) => wait_ctr0_carry_n_6,
      CO(0) => wait_ctr0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => wait_ctr0_carry_n_8,
      O(6) => wait_ctr0_carry_n_9,
      O(5) => wait_ctr0_carry_n_10,
      O(4) => wait_ctr0_carry_n_11,
      O(3) => wait_ctr0_carry_n_12,
      O(2) => wait_ctr0_carry_n_13,
      O(1) => wait_ctr0_carry_n_14,
      O(0) => wait_ctr0_carry_n_15,
      S(7) => \wait_ctr_reg_n_0_[8]\,
      S(6) => \wait_ctr_reg_n_0_[7]\,
      S(5) => \wait_ctr_reg_n_0_[6]\,
      S(4) => \wait_ctr_reg_n_0_[5]\,
      S(3) => \wait_ctr_reg_n_0_[4]\,
      S(2) => \wait_ctr_reg_n_0_[3]\,
      S(1) => \wait_ctr_reg_n_0_[2]\,
      S(0) => \wait_ctr_reg_n_0_[1]\
    );
\wait_ctr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => wait_ctr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \wait_ctr0_carry__0_n_0\,
      CO(6) => \wait_ctr0_carry__0_n_1\,
      CO(5) => \wait_ctr0_carry__0_n_2\,
      CO(4) => \wait_ctr0_carry__0_n_3\,
      CO(3) => \wait_ctr0_carry__0_n_4\,
      CO(2) => \wait_ctr0_carry__0_n_5\,
      CO(1) => \wait_ctr0_carry__0_n_6\,
      CO(0) => \wait_ctr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__0_n_8\,
      O(6) => \wait_ctr0_carry__0_n_9\,
      O(5) => \wait_ctr0_carry__0_n_10\,
      O(4) => \wait_ctr0_carry__0_n_11\,
      O(3) => \wait_ctr0_carry__0_n_12\,
      O(2) => \wait_ctr0_carry__0_n_13\,
      O(1) => \wait_ctr0_carry__0_n_14\,
      O(0) => \wait_ctr0_carry__0_n_15\,
      S(7) => \wait_ctr_reg_n_0_[16]\,
      S(6) => \wait_ctr_reg_n_0_[15]\,
      S(5) => \wait_ctr_reg_n_0_[14]\,
      S(4) => \wait_ctr_reg_n_0_[13]\,
      S(3) => \wait_ctr_reg_n_0_[12]\,
      S(2) => \wait_ctr_reg_n_0_[11]\,
      S(1) => \wait_ctr_reg_n_0_[10]\,
      S(0) => \wait_ctr_reg_n_0_[9]\
    );
\wait_ctr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \wait_ctr0_carry__1_n_1\,
      CO(5) => \wait_ctr0_carry__1_n_2\,
      CO(4) => \wait_ctr0_carry__1_n_3\,
      CO(3) => \wait_ctr0_carry__1_n_4\,
      CO(2) => \wait_ctr0_carry__1_n_5\,
      CO(1) => \wait_ctr0_carry__1_n_6\,
      CO(0) => \wait_ctr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__1_n_8\,
      O(6) => \wait_ctr0_carry__1_n_9\,
      O(5) => \wait_ctr0_carry__1_n_10\,
      O(4) => \wait_ctr0_carry__1_n_11\,
      O(3) => \wait_ctr0_carry__1_n_12\,
      O(2) => \wait_ctr0_carry__1_n_13\,
      O(1) => \wait_ctr0_carry__1_n_14\,
      O(0) => \wait_ctr0_carry__1_n_15\,
      S(7) => \wait_ctr_reg_n_0_[24]\,
      S(6) => \wait_ctr_reg_n_0_[23]\,
      S(5) => \wait_ctr_reg_n_0_[22]\,
      S(4) => \wait_ctr_reg_n_0_[21]\,
      S(3) => \wait_ctr_reg_n_0_[20]\,
      S(2) => \wait_ctr_reg_n_0_[19]\,
      S(1) => \wait_ctr_reg_n_0_[18]\,
      S(0) => \wait_ctr_reg_n_0_[17]\
    );
\wait_ctr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[0]\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[0]_i_1_n_0\
    );
\wait_ctr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_14\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[10]_i_1_n_0\
    );
\wait_ctr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_13\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_12\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[12]_i_1_n_0\
    );
\wait_ctr[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_11\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[13]_i_1_n_0\
    );
\wait_ctr[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_10\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[14]_i_1_n_0\
    );
\wait_ctr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_9\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[15]_i_1_n_0\
    );
\wait_ctr[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_8\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[16]_i_1_n_0\
    );
\wait_ctr[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_15\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[17]_i_1_n_0\
    );
\wait_ctr[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_14\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[18]_i_1_n_0\
    );
\wait_ctr[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_13\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[19]_i_1_n_0\
    );
\wait_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_15,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[1]_i_1_n_0\
    );
\wait_ctr[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_12\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[20]_i_1_n_0\
    );
\wait_ctr[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_11\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[21]_i_1_n_0\
    );
\wait_ctr[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_10\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[22]_i_1_n_0\
    );
\wait_ctr[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_9\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[23]_i_1_n_0\
    );
\wait_ctr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202022200000222"
    )
        port map (
      I0 => \wait_ctr[24]_i_2_n_0\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_5_n_0\,
      I3 => \wait_ctr[24]_i_6_n_0\,
      I4 => \wait_ctr[24]_i_7_n_0\,
      I5 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr[24]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      I3 => p_13_in,
      I4 => p_18_in,
      O => \wait_ctr[24]_i_10_n_0\
    );
\wait_ctr[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cpll_cal_state[17]_i_5_n_0\,
      I1 => \wait_ctr_reg_n_0_[22]\,
      I2 => \wait_ctr_reg_n_0_[23]\,
      I3 => \wait_ctr_reg_n_0_[21]\,
      I4 => \wait_ctr_reg_n_0_[24]\,
      I5 => \cpll_cal_state[17]_i_3_n_0\,
      O => \wait_ctr[24]_i_11_n_0\
    );
\wait_ctr[24]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[0]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[2]\,
      O => \wait_ctr[24]_i_12_n_0\
    );
\wait_ctr[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[9]\,
      I1 => \wait_ctr_reg_n_0_[7]\,
      I2 => \wait_ctr_reg_n_0_[8]\,
      I3 => \wait_ctr_reg_n_0_[5]\,
      I4 => \wait_ctr_reg_n_0_[6]\,
      I5 => \wait_ctr_reg_n_0_[10]\,
      O => \wait_ctr[24]_i_13_n_0\
    );
\wait_ctr[24]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[24]\,
      I1 => \wait_ctr_reg_n_0_[21]\,
      I2 => \wait_ctr_reg_n_0_[23]\,
      I3 => \wait_ctr_reg_n_0_[22]\,
      I4 => \cpll_cal_state[17]_i_5_n_0\,
      O => \wait_ctr[24]_i_14_n_0\
    );
\wait_ctr[24]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[16]\,
      I1 => \wait_ctr_reg_n_0_[15]\,
      O => \wait_ctr[24]_i_15_n_0\
    );
\wait_ctr[24]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE000000"
    )
        port map (
      I0 => \wait_ctr[24]_i_17_n_0\,
      I1 => \wait_ctr_reg_n_0_[6]\,
      I2 => \wait_ctr[24]_i_18_n_0\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      O => \wait_ctr[24]_i_16_n_0\
    );
\wait_ctr[24]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[8]\,
      I1 => \wait_ctr_reg_n_0_[7]\,
      I2 => \wait_ctr_reg_n_0_[9]\,
      O => \wait_ctr[24]_i_17_n_0\
    );
\wait_ctr[24]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000015FF"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[0]\,
      I3 => \wait_ctr_reg_n_0_[3]\,
      I4 => \wait_ctr_reg_n_0_[4]\,
      I5 => \wait_ctr_reg_n_0_[5]\,
      O => \wait_ctr[24]_i_18_n_0\
    );
\wait_ctr[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \wait_ctr[24]_i_9_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[24]_i_2_n_0\
    );
\wait_ctr[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_8\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[24]_i_3_n_0\
    );
\wait_ctr[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => p_17_in,
      O => \wait_ctr[24]_i_4_n_0\
    );
\wait_ctr[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AAA"
    )
        port map (
      I0 => \wait_ctr[24]_i_11_n_0\,
      I1 => \wait_ctr[24]_i_12_n_0\,
      I2 => \wait_ctr_reg_n_0_[3]\,
      I3 => \wait_ctr_reg_n_0_[4]\,
      I4 => \wait_ctr[24]_i_13_n_0\,
      O => \wait_ctr[24]_i_5_n_0\
    );
\wait_ctr[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_18_in,
      I1 => p_13_in,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      O => \wait_ctr[24]_i_6_n_0\
    );
\wait_ctr[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111111111"
    )
        port map (
      I0 => \wait_ctr[24]_i_14_n_0\,
      I1 => \wait_ctr[24]_i_15_n_0\,
      I2 => \wait_ctr_reg_n_0_[12]\,
      I3 => \wait_ctr_reg_n_0_[13]\,
      I4 => \wait_ctr[24]_i_16_n_0\,
      I5 => \wait_ctr_reg_n_0_[14]\,
      O => \wait_ctr[24]_i_7_n_0\
    );
\wait_ctr[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_16_in,
      I1 => p_14_in,
      O => \wait_ctr[24]_i_8_n_0\
    );
\wait_ctr[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      I2 => p_17_in,
      I3 => p_15_in,
      I4 => \cpll_cal_state_reg_n_0_[0]\,
      O => \wait_ctr[24]_i_9_n_0\
    );
\wait_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_14,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[2]_i_1_n_0\
    );
\wait_ctr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_13,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[3]_i_1_n_0\
    );
\wait_ctr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_12,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[4]_i_1_n_0\
    );
\wait_ctr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_11,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[5]_i_1_n_0\
    );
\wait_ctr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_10,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[6]_i_1_n_0\
    );
\wait_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_9,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[7]_i_1_n_0\
    );
\wait_ctr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_8,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[8]_i_1_n_0\
    );
\wait_ctr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_15\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_10_n_0\,
      O => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[0]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[0]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[10]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[10]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[11]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[11]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[12]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[12]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[13]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[13]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[14]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[14]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[15]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[15]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[16]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[16]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[17]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[17]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[18]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[18]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[19]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[19]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[1]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[1]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[20]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[20]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[21]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[21]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[22]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[22]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[23]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[23]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[24]_i_3_n_0\,
      Q => \wait_ctr_reg_n_0_[24]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[2]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[2]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[3]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[3]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[4]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[4]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[5]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[5]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[6]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[6]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[7]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[7]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[8]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[8]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[9]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[9]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => drp_done,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => wr,
      O => \wr_i_1__0_n_0\
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \wr_i_1__0_n_0\,
      Q => wr,
      R => cal_on_tx_reset_in_sync
    );
\x0e1_store[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_4_in,
      I2 => drp_done,
      O => \x0e1_store[14]_i_1_n_0\
    );
\x0e1_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(0),
      Q => \x0e1_store_reg_n_0_[0]\,
      R => '0'
    );
\x0e1_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(12),
      Q => \x0e1_store_reg_n_0_[12]\,
      R => '0'
    );
\x0e1_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(13),
      Q => \x0e1_store_reg_n_0_[13]\,
      R => '0'
    );
\x0e1_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(14),
      Q => \x0e1_store_reg_n_0_[14]\,
      R => '0'
    );
\x0e1_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(1),
      Q => \x0e1_store_reg_n_0_[1]\,
      R => '0'
    );
\x0e1_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(2),
      Q => \x0e1_store_reg_n_0_[2]\,
      R => '0'
    );
\x0e1_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(3),
      Q => \x0e1_store_reg_n_0_[3]\,
      R => '0'
    );
\x0e1_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(4),
      Q => \x0e1_store_reg_n_0_[4]\,
      R => '0'
    );
\x0e1_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(5),
      Q => \x0e1_store_reg_n_0_[5]\,
      R => '0'
    );
\x0e1_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(6),
      Q => \x0e1_store_reg_n_0_[6]\,
      R => '0'
    );
\x0e1_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(7),
      Q => \x0e1_store_reg_n_0_[7]\,
      R => '0'
    );
\x0e1_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(8),
      Q => \x0e1_store_reg_n_0_[8]\,
      R => '0'
    );
\x0e1_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(9),
      Q => \x0e1_store_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
md0AksSCeI3fOZtF7nrw91OgSzGoACBon4GH9ENTzaI4jlg22H1uTtXayX2Kz+g4ZH2j52rtMH8H
Xc49HVcThMzO1cRXu+SkL59MRQ87klGca4XtjrTtunJoQ+jyOKRwRBeIMHUdntbk2T1kbXHf9KkB
bNYGEMqSrbiDt7IJUx8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
r6CzxR0T3O2wvZRQe25aX3/CWOx/3d/3vJvvS/XsrKr7v852GNQNqCBn+PKsunj0Ncep8DqHtVie
BE6tKIqZW+3txAUjrhSri5liuFWSnzAk+Drsb4RnvIy7BeOdAK6NhVhn8ZyplkJSHVwaGjN8gtPE
LeWEHPHf5qLnzqGKV7B6oIC7POGV6Vamos1p2z1xv2cEw4udvmtZ5EjzeyCMf+omtxEPxhPi6Z2h
ENlGOmuPMkWGMjP6HQCZ1Mi0uiST/zDo29UDIMmOGcsDMe97imU/z2ekKTPXXwjcV+9q+4zHRgJV
6JWWgjU9cztV5OMaEfpBgRBWae/ijWpPZaGuFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
glFrHilvyO7nq7/OYhnyb9uU9d8UNGJruNnkmJWuTpgvyCDmtx7iVKPBPe1Bj9jUDT/HM9AGxvu0
g7b4TuMdVkegkVPeHhw31IW0HoTL8wPnrLEpzDVK+B7xl953hPKPe0vn+0EQh2UKeL5K8VLxmsSv
gbpEeToeR90yzlSUzDE=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
D4uBhES8Mkd0GCwY2aQOmEzTqz6hO5B9Wa2oyfVBEODkWyt+AHkIXn4tuBN05FcP2FVmgtVbvZX5
K6iog51IoPw5tv+pM5x8+bQBX/aZpf0c4to3qiX6RZuITpuSUWq/7sqQDqtMqDWOFMMnUBpTX+qI
t61NvyIZcfqRWo4yvIUV2Zh1etqYKDlhqRnMoBZKMeHFpVsp19nU4sf5Km7sSlPQ08vYD8qtJqgJ
ZDYC2KWFTHsnT+5anHvc80FgHt4zBHpPrGprgpltQmVmMZxUD6NRC9EvvXf+pBhgfwPHHePWIKUn
elLld/HEVeFw76SlVV8i4LsS4KWWOM+KmMprEg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EW9gHDqS12MVhy+y/xQVscLd4qOim+cNTepYzlas7WzqDJogZthddOuGjpm3a3fS/cMbF/h0O1Hb
Wjow664GIga0y96lkbkcJ3W8x/IGAsvgyrYT6ScsFhyq7tSd1HjvRG81BhhGM1mmpxfzh0Uqbfso
q+uVKPUmPnbQ/Gdu9YRoxmYVJdmUTpXJ5waYOdib8WNMPLdDfIo/FGrYrx2zYQBtpU5DwwVUTMrB
ZasEyxOj++icI5k5lR3Tx+3gdCFTy4XYQfcj2COm4gnVZ8FN/X1/+0ywsVGAc/OKL+mjMYH3NNH3
zfDO/TpYft+HaVl+CfF/U6IgJJeJs4qI4gB4FA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Myfv5Skg7QCxlNBoFiSTLAeIRYS0J0ArRihYk7dGAHZWAFlxJLgqo51W9P9zTVBurMJjZLtonoDJ
19RfxQj5GqhqN1A20s8xOFfLq6+uDG/V39xQFY32O626Kh4MMlH07hNJL5u1NjJWg1yze0XdFEe9
oLwKQz5lSKGMIh+VPXDuCGhShS+KhHwGEdS0lmA/IHPFNlRG1LsK0zQmUiNkG4kQ5OEVkQgvknNC
B6++ZDIYlT9WbZPs5giRY0zAhUepLPaO+N9F3fIBKVGw4ejbZOt0kXKixF86DDfLmF2+dov+PrTX
1MXJaea3YoQdR2c2MSHAk/TTkzg9ayjvxKaXpg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ks9l+EPHXfDNnWd0exs1j0Q9iSNYaIExwQnpsi8TFJimjPtOkX050wFklsLBM83WyfuD+F2KLNnZ
Jg/aiIiGe9o424jOiEFdnAJuzrD0QL9WmhQ3W9iRJ7uPhha6NfR2WGTCCM4TpN8rTKLQDKxenVfv
6x83rnL5NQxvpp9cQh3zMma73qoEJjhTR9MD9cwA4VeKq2u/R0iTWBplX81vYFd9TW2qW5/Qyzzj
A0+pXzczcJKdggV8h8bYcO+PRC3t2XrufhnjvhjMLG2tPHSMW/soDH/v8KorXyWe5N/q12fo5auN
SXr3olNuB5kpiVS3mJAPV0z4UsFfu2A4hLH7MQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
e3AJKDEM9byJqwpkFZqMIMKMQPOR1VrLFkshor7HR0C+ol7Uv3XTGyvQrINdBEArX0eazF0cHWjC
9B4BhDnysAhT6SENcNHIYHUGQE7uiF7zgL7WhCxClwEnIAVj+PU9FmqlvbreEikHQfbeIDPyCLii
NAS97RDxWki/MfR33zvZX4eEolA/oTyRzr1MagBs7LN1UXyGPvnze8JzHxA3zHVedIIrBrZxkfoj
Loqe6tLYRlC45h1Yr3Wa2gh3LJGtOSji+m7E9Xua/pPh8A/CAD+TNBa5d/X7C3a4AWl2bYTi7HBY
Y8vaIjHiSosru5F2UOEQG9xekCbNRK1Apew1UIvntzCmDMMhlAgB78AUOE2YEWKd9GOl+aTZjMS3
GxAYzrtv/bDRkPOYbcG0SNT9xf+izRM3lX1E2vN3i3uU2Qrh73fjU1lk3PIe/A/H56UrNPDnGT9W
TvlJR47bLDtGyX2+dLvfTaZGRP8aepePOXXLIlvqwCJSMVhCB/hIbz7E

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
TfuXOFQtE7YhtTL4354NvKETmBCLSVnb+pbrT8gtzjU7pERE1Hu2ZVzHgVQXwt5RvwG1R/z2je+U
PzszCBhPNqUaXEhuJ0A/q0S/vvOOa6h6tW9MhiB3gnuqEFVWz5pbHZNfgrwh2gT8XyqLI8f1CoJM
xpcB2TbREV/kAAFMxIfH1Dg0KSO2dCeVV1na6N0AiMOQPvXZOB7QpXwNDbYfarWLtF0/l0hi4Fxu
Kgho2ggrUhajP0aKlrCQ9mLsqOyqJELeJldeD+vuUUqhYq4K4RrwtQF+B67lYc4AjznwQ92tUvYJ
ZspFoHJEScNvdFoHFTA2TQ2KToepsqXRiOCL1A==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tmfbBpNtCYJ7zsgNxUzw7Dvn+hNn2PPUBeRfXSci/q2/OcQeF/eAAML8YIN1V+AEoAqZTE2/xRQz
+6zwVOLyAOLynMIBQ7EG7xReDJ9kEEiBjnMGO6NWdAsa/VcreVHrLD1PFtA1+WoVe6yOvNGK+Nbh
HjPkXyycyP6RQ4Rx/PtTxw31LOFVezddSgRlaKHTprKTP4LbjPG//onRBg3fAl8zwU1wYYNLzYCX
jwY7xfMkQyhUSpV2Tx3seqy2IYVl8jjxynFxfyxulvrJiqmc6aaKKBdkoOVbJ5eO2sCXFJB1mKEU
WR2Ee2ozisABzk9IcGILewCW7ghdLP82CRZv4A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GfDCxx9db4ripD5mvQy16BVlwPYfeC7ZobZXaX1my6WUDiKwd69J5SreUXKYD9lvZfI7djLgHkYm
5G247T4NX7zoBwc88bUD+tNvGNmzWFfSVVZqu8hjgd31lZXjy9uYdXA/gsE+T+JqEfRYdV8YoGgm
sREyiJjWRPDbx6kc8um8vlAK/Rjwz0EGVkGUoi/+UvxcnjG1PqCl7GSMOQ3gFMEOaxIflShnF2/c
//ioADxl3WjUGyTstMK54XlP8G1Hk95sSe/7Y+SbaIyoG8t6gGDimDJNuGs4JjDUi1V7Gxfzxk9+
O2J++9clyLkMZ3rRyxSvR+Xyrmn3YxjVC68GXw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1184)
`protect data_block
o3JSvM/eGn/zfkc5SSRspgpBL3fOkd2j+eF6En5xaZu0CEGhLBDeozf5kkMid5v8Ysz/+PRWVetY
WGGxC5dcgaob9cfa64zqEgxixBCd/2iDczmnXZePhzploUqChcFsx7rwheGPlmqp8zktPTEZq3DA
0IRn23yvmUCoxjYrEyOBv+uHQK00yOmDsgfSWOQ9zXnbYzjTiwSkZYb7MST2tCcerP0bV1YNaUie
sOYwriFGCRv406dYhlFsziwf6G8KTV0AY0YyhYQiFJ86kELL4c0lih8s+bmWvJCdTHt7v4gft2Z1
60Tbmg/FpAdhZUYnF3qiLePcfygxsR8OXD7qzS+0o7c/mQupMJgeKSV73NkAV3NkqWkYSOn0mZ4r
qycEEoSQn0ip7eDz4aaL2COjABKHMEppwo0W07aE38eS4Zn6Y8al4y+6uQz8E+AYOXmnA6v67R6I
4ZRKIKNFp0n4M7EHeKdLh7jCgKj2pZPfD9LpyXY4vivIdj6liuvO6+6FQGbTru7viqsrm743lqeW
A2QoN/7VioIZM/cJ6xshIHbeqAIG+Pg6jvi64Dseu3Gyh21cH9q/g4cYnENWVRmxTbbkHuxOJQP5
GRqla+k+5i3Di/yRxVeKJ4yYOj6+VoFp7HaCDpM3lHX9kMe5VXV6lhj3bpB4RaJX+ZiAL9kotI/P
xhwlhvd5AXeDtNOTZFX1WY2qmHrfPXF/tfsWZxfUH/7uThis2E6+0vXpRSOgsAUuptmMf0kVcWvw
kUYIGQ7n5nIrEl1bq30aDk+s6TYBVUls4VCTxcurvNOoSVulOU8qLFy4Oi7SIace4tJu3Ihmis7v
DkZpDD7F348jWpnBn3BxHW9DaQAJK27BAQFaOr9ge17CfKILJwChs7QhfWeqidbVlK/UI/XWnk0a
dQh7dYvpQj0xHnIh4JVJu6XBk57SI0A8nqqvLVFgFiMt/H5gm3A/S1lu0WqMxYkv3XZhKjbdKkq1
Exl2hC2cAJVdggRjRcyOfM3LXD5WRk5W08xRbvsctnuYanKyv93nZHYD5Ni2bNq+85N9YFRI66LP
P6HPLT2sKLKbXxg+f/PlF7CM/5pMxjRqHTe16+twHXUFmeF2/SpHLX2Ewxf8DAE1mSyILBtfAQ1F
p8THmcbvrzWd3+bIHHwCXsmy8+ahpXaI+QSSBil2Tq/guxXu6sAZAmWWS9pR7JI/vD9KPLTw84b/
5IccqXbCehylFjH6pELWKZE/GM3BUpzt807YzPlT8fEzAoUKLf4lFFVPTnGC3Yi6LNYFQtwz6+KF
ovlUUr3EAY2zV/LvgIxgDcNAjDcWw98Pe3rKTmNCgKYWHHIwI6Ajcse4UC9weMMap8/UWgF/OJ2U
Q/R4FVS+IX/0kX8xBoJ9epYihvd0B4VagIj54T5OjZuPDrZx14B3wFdfbC8szl5M508GgRZs4v1i
EYICVh/V68QWnHG5LWW6mc4RmhGkeZ8B7O7JZjfxW6/1rNWDZd5suRUwGXX+8yXEcQSD6G6vboiE
X8T01cG5CBy/wJrYsRHalVQCtsJYWlKpKMa1oX83Q4+HI4hNJHqUB9MEw/Y=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.drpen_ch_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.drpwe_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg : out STD_LOGIC;
    cpllreset_int_reg : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DADDR_O_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DI_O_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal is
  signal \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal bit_synchronizer_drprst_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_drprst_inst_n_2 : STD_LOGIC;
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drdy : STD_LOGIC;
  signal cal_on_tx_drpaddr_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cal_on_tx_drpdi_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drpen_out : STD_LOGIC;
  signal cal_on_tx_drpwe_out : STD_LOGIC;
  signal cal_on_tx_reset_in_sync : STD_LOGIC;
  signal drprst_in_sync : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i_n_2 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i_n_3 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_23 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_24 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_25 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_26 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_27 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_28 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_29 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_31 : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_9\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_9\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_/i_/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 16;
begin
bit_synchronizer_drprst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_50
     port map (
      D(0) => p_1_in(1),
      E(0) => bit_synchronizer_drprst_inst_n_1,
      \addr_i_reg[1]\ => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_23,
      \addr_i_reg[1]_0\ => gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i_n_3,
      drpaddr_in(2 downto 1) => drpaddr_in(5 downto 4),
      drpaddr_in(0) => drpaddr_in(1),
      drpclk_in(0) => drpclk_in(0),
      drpen_in(0) => drpen_in(0),
      drprst_in_sync => drprst_in_sync,
      i_in_out_reg_0(0) => bit_synchronizer_drprst_inst_n_2,
      \timeout_cntr_reg[0]\ => gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i_n_2
    );
gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gte4_drp_arb
     port map (
      D(15 downto 0) => D(15 downto 0),
      \DADDR_O_reg[9]_0\(9 downto 0) => \DADDR_O_reg[9]\(9 downto 0),
      \DI_O_reg[15]_0\(15 downto 0) => \DI_O_reg[15]\(15 downto 0),
      E(0) => bit_synchronizer_drprst_inst_n_1,
      Q(31 downto 16) => cal_on_tx_dout(15 downto 0),
      Q(15 downto 0) => drpdo_out(15 downto 0),
      \addr_i_reg[0]_0\ => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_26,
      \addr_i_reg[27]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \addr_i_reg[2]_0\(0) => bit_synchronizer_drprst_inst_n_2,
      \addr_i_reg[2]_1\(1 downto 0) => p_1_in(2 downto 1),
      \addr_i_reg[3]_0\ => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_29,
      \addr_i_reg[5]_0\ => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_25,
      \addr_i_reg[6]_0\ => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_24,
      \addr_i_reg[7]_0\ => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_28,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      \data_i_reg[15]_0\ => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_27,
      \data_i_reg[47]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      \drp_state_reg[6]_0\ => gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i_n_2,
      drpaddr_in(6 downto 3) => drpaddr_in(9 downto 6),
      drpaddr_in(2 downto 0) => drpaddr_in(4 downto 2),
      \drpaddr_in_reg[6]\ => gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i_n_3,
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(14 downto 0) => drpdi_in(14 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in_sync => drprst_in_sync,
      drpwe_in(0) => drpwe_in(0),
      \gen_gtwizard_gthe4.drpen_ch_int\ => \gen_gtwizard_gthe4.drpen_ch_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.drpwe_ch_int\ => \gen_gtwizard_gthe4.drpwe_ch_int\
    );
gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx
     port map (
      D(16 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 1),
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      S(0) => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_31,
      USER_CPLLLOCK_OUT_reg_0 => USER_CPLLLOCK_OUT_reg,
      \addr_i_reg[6]\ => gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i_n_3,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      cpllpd_int_reg_0 => cpllpd_int_reg,
      cpllreset_int_reg_0 => cpllreset_int_reg,
      \daddr_reg[7]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \di_reg[15]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpaddr_in(7 downto 0) => drpaddr_in(7 downto 0),
      \drpaddr_in_reg[0]\ => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_23,
      \drpaddr_in_reg[1]\ => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_28,
      \drpaddr_in_reg[1]_0\ => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_29,
      \drpaddr_in_reg[2]\(0) => p_1_in(2),
      \drpaddr_in_reg[5]\ => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_24,
      \drpaddr_in_reg[5]_0\ => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_25,
      \drpaddr_in_reg[5]_1\ => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_26,
      \drpaddr_in_reg[5]_2\ => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_27,
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(0) => drpdi_in(15),
      drprst_in_sync => drprst_in_sync,
      drpwe_in(0) => drpwe_in(0),
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2 downto 0) => Q(2 downto 0),
      rst_in0 => rst_in0,
      \testclk_cnt_reg[15]\(7) => \i_/i_/i__carry__0_n_8\,
      \testclk_cnt_reg[15]\(6) => \i_/i_/i__carry__0_n_9\,
      \testclk_cnt_reg[15]\(5) => \i_/i_/i__carry__0_n_10\,
      \testclk_cnt_reg[15]\(4) => \i_/i_/i__carry__0_n_11\,
      \testclk_cnt_reg[15]\(3) => \i_/i_/i__carry__0_n_12\,
      \testclk_cnt_reg[15]\(2) => \i_/i_/i__carry__0_n_13\,
      \testclk_cnt_reg[15]\(1) => \i_/i_/i__carry__0_n_14\,
      \testclk_cnt_reg[15]\(0) => \i_/i_/i__carry__0_n_15\,
      \testclk_cnt_reg[17]\(1) => \i_/i_/i__carry__1_n_14\,
      \testclk_cnt_reg[17]\(0) => \i_/i_/i__carry__1_n_15\,
      txoutclk_out(0) => txoutclk_out(0)
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry_n_0\,
      CO(6) => \i_/i_/i__carry_n_1\,
      CO(5) => \i_/i_/i__carry_n_2\,
      CO(4) => \i_/i_/i__carry_n_3\,
      CO(3) => \i_/i_/i__carry_n_4\,
      CO(2) => \i_/i_/i__carry_n_5\,
      CO(1) => \i_/i_/i__carry_n_6\,
      CO(0) => \i_/i_/i__carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      S(7 downto 1) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(7 downto 1),
      S(0) => gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_31
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry__0_n_0\,
      CO(6) => \i_/i_/i__carry__0_n_1\,
      CO(5) => \i_/i_/i__carry__0_n_2\,
      CO(4) => \i_/i_/i__carry__0_n_3\,
      CO(3) => \i_/i_/i__carry__0_n_4\,
      CO(2) => \i_/i_/i__carry__0_n_5\,
      CO(1) => \i_/i_/i__carry__0_n_6\,
      CO(0) => \i_/i_/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i__carry__0_n_8\,
      O(6) => \i_/i_/i__carry__0_n_9\,
      O(5) => \i_/i_/i__carry__0_n_10\,
      O(4) => \i_/i_/i__carry__0_n_11\,
      O(3) => \i_/i_/i__carry__0_n_12\,
      O(2) => \i_/i_/i__carry__0_n_13\,
      O(1) => \i_/i_/i__carry__0_n_14\,
      O(0) => \i_/i_/i__carry__0_n_15\,
      S(7 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(15 downto 8)
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \i_/i_/i__carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_i_/i_/i__carry__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \i_/i_/i__carry__1_n_14\,
      O(0) => \i_/i_/i__carry__1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 16)
    );
reset_synchronizer_resetin_rx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_51
     port map (
      drpclk_in(0) => drpclk_in(0)
    );
reset_synchronizer_resetin_tx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_52
     port map (
      RESET_IN => RESET_IN,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      drpclk_in(0) => drpclk_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
md0AksSCeI3fOZtF7nrw91OgSzGoACBon4GH9ENTzaI4jlg22H1uTtXayX2Kz+g4ZH2j52rtMH8H
Xc49HVcThMzO1cRXu+SkL59MRQ87klGca4XtjrTtunJoQ+jyOKRwRBeIMHUdntbk2T1kbXHf9KkB
bNYGEMqSrbiDt7IJUx8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
r6CzxR0T3O2wvZRQe25aX3/CWOx/3d/3vJvvS/XsrKr7v852GNQNqCBn+PKsunj0Ncep8DqHtVie
BE6tKIqZW+3txAUjrhSri5liuFWSnzAk+Drsb4RnvIy7BeOdAK6NhVhn8ZyplkJSHVwaGjN8gtPE
LeWEHPHf5qLnzqGKV7B6oIC7POGV6Vamos1p2z1xv2cEw4udvmtZ5EjzeyCMf+omtxEPxhPi6Z2h
ENlGOmuPMkWGMjP6HQCZ1Mi0uiST/zDo29UDIMmOGcsDMe97imU/z2ekKTPXXwjcV+9q+4zHRgJV
6JWWgjU9cztV5OMaEfpBgRBWae/ijWpPZaGuFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
glFrHilvyO7nq7/OYhnyb9uU9d8UNGJruNnkmJWuTpgvyCDmtx7iVKPBPe1Bj9jUDT/HM9AGxvu0
g7b4TuMdVkegkVPeHhw31IW0HoTL8wPnrLEpzDVK+B7xl953hPKPe0vn+0EQh2UKeL5K8VLxmsSv
gbpEeToeR90yzlSUzDE=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
D4uBhES8Mkd0GCwY2aQOmEzTqz6hO5B9Wa2oyfVBEODkWyt+AHkIXn4tuBN05FcP2FVmgtVbvZX5
K6iog51IoPw5tv+pM5x8+bQBX/aZpf0c4to3qiX6RZuITpuSUWq/7sqQDqtMqDWOFMMnUBpTX+qI
t61NvyIZcfqRWo4yvIUV2Zh1etqYKDlhqRnMoBZKMeHFpVsp19nU4sf5Km7sSlPQ08vYD8qtJqgJ
ZDYC2KWFTHsnT+5anHvc80FgHt4zBHpPrGprgpltQmVmMZxUD6NRC9EvvXf+pBhgfwPHHePWIKUn
elLld/HEVeFw76SlVV8i4LsS4KWWOM+KmMprEg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EW9gHDqS12MVhy+y/xQVscLd4qOim+cNTepYzlas7WzqDJogZthddOuGjpm3a3fS/cMbF/h0O1Hb
Wjow664GIga0y96lkbkcJ3W8x/IGAsvgyrYT6ScsFhyq7tSd1HjvRG81BhhGM1mmpxfzh0Uqbfso
q+uVKPUmPnbQ/Gdu9YRoxmYVJdmUTpXJ5waYOdib8WNMPLdDfIo/FGrYrx2zYQBtpU5DwwVUTMrB
ZasEyxOj++icI5k5lR3Tx+3gdCFTy4XYQfcj2COm4gnVZ8FN/X1/+0ywsVGAc/OKL+mjMYH3NNH3
zfDO/TpYft+HaVl+CfF/U6IgJJeJs4qI4gB4FA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Myfv5Skg7QCxlNBoFiSTLAeIRYS0J0ArRihYk7dGAHZWAFlxJLgqo51W9P9zTVBurMJjZLtonoDJ
19RfxQj5GqhqN1A20s8xOFfLq6+uDG/V39xQFY32O626Kh4MMlH07hNJL5u1NjJWg1yze0XdFEe9
oLwKQz5lSKGMIh+VPXDuCGhShS+KhHwGEdS0lmA/IHPFNlRG1LsK0zQmUiNkG4kQ5OEVkQgvknNC
B6++ZDIYlT9WbZPs5giRY0zAhUepLPaO+N9F3fIBKVGw4ejbZOt0kXKixF86DDfLmF2+dov+PrTX
1MXJaea3YoQdR2c2MSHAk/TTkzg9ayjvxKaXpg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ks9l+EPHXfDNnWd0exs1j0Q9iSNYaIExwQnpsi8TFJimjPtOkX050wFklsLBM83WyfuD+F2KLNnZ
Jg/aiIiGe9o424jOiEFdnAJuzrD0QL9WmhQ3W9iRJ7uPhha6NfR2WGTCCM4TpN8rTKLQDKxenVfv
6x83rnL5NQxvpp9cQh3zMma73qoEJjhTR9MD9cwA4VeKq2u/R0iTWBplX81vYFd9TW2qW5/Qyzzj
A0+pXzczcJKdggV8h8bYcO+PRC3t2XrufhnjvhjMLG2tPHSMW/soDH/v8KorXyWe5N/q12fo5auN
SXr3olNuB5kpiVS3mJAPV0z4UsFfu2A4hLH7MQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
e3AJKDEM9byJqwpkFZqMIMKMQPOR1VrLFkshor7HR0C+ol7Uv3XTGyvQrINdBEArX0eazF0cHWjC
9B4BhDnysAhT6SENcNHIYHUGQE7uiF7zgL7WhCxClwEnIAVj+PU9FmqlvbreEikHQfbeIDPyCLii
NAS97RDxWki/MfR33zvZX4eEolA/oTyRzr1MagBs7LN1UXyGPvnze8JzHxA3zHVedIIrBrZxkfoj
Loqe6tLYRlC45h1Yr3Wa2gh3LJGtOSji+m7E9Xua/pPh8A/CAD+TNBa5d/X7C3a4AWl2bYTi7HBY
Y8vaIjHiSosru5F2UOEQG9xekCbNRK1Apew1UIvntzCmDMMhlAgB78AUOE2YEWKd9GOl+aTZjMS3
GxAYzrtv/bDRkPOYbcG0SNT9xf+izRM3lX1E2vN3i3uU2Qrh73fjU1lk3PIe/A/H56UrNPDnGT9W
TvlJR47bLDtGyX2+dLvfTaZGRP8aepePOXXLIlvqwCJSMVhCB/hIbz7E

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
TfuXOFQtE7YhtTL4354NvKETmBCLSVnb+pbrT8gtzjU7pERE1Hu2ZVzHgVQXwt5RvwG1R/z2je+U
PzszCBhPNqUaXEhuJ0A/q0S/vvOOa6h6tW9MhiB3gnuqEFVWz5pbHZNfgrwh2gT8XyqLI8f1CoJM
xpcB2TbREV/kAAFMxIfH1Dg0KSO2dCeVV1na6N0AiMOQPvXZOB7QpXwNDbYfarWLtF0/l0hi4Fxu
Kgho2ggrUhajP0aKlrCQ9mLsqOyqJELeJldeD+vuUUqhYq4K4RrwtQF+B67lYc4AjznwQ92tUvYJ
ZspFoHJEScNvdFoHFTA2TQ2KToepsqXRiOCL1A==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tmfbBpNtCYJ7zsgNxUzw7Dvn+hNn2PPUBeRfXSci/q2/OcQeF/eAAML8YIN1V+AEoAqZTE2/xRQz
+6zwVOLyAOLynMIBQ7EG7xReDJ9kEEiBjnMGO6NWdAsa/VcreVHrLD1PFtA1+WoVe6yOvNGK+Nbh
HjPkXyycyP6RQ4Rx/PtTxw31LOFVezddSgRlaKHTprKTP4LbjPG//onRBg3fAl8zwU1wYYNLzYCX
jwY7xfMkQyhUSpV2Tx3seqy2IYVl8jjxynFxfyxulvrJiqmc6aaKKBdkoOVbJ5eO2sCXFJB1mKEU
WR2Ee2ozisABzk9IcGILewCW7ghdLP82CRZv4A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GfDCxx9db4ripD5mvQy16BVlwPYfeC7ZobZXaX1my6WUDiKwd69J5SreUXKYD9lvZfI7djLgHkYm
5G247T4NX7zoBwc88bUD+tNvGNmzWFfSVVZqu8hjgd31lZXjy9uYdXA/gsE+T+JqEfRYdV8YoGgm
sREyiJjWRPDbx6kc8um8vlAK/Rjwz0EGVkGUoi/+UvxcnjG1PqCl7GSMOQ3gFMEOaxIflShnF2/c
//ioADxl3WjUGyTstMK54XlP8G1Hk95sSe/7Y+SbaIyoG8t6gGDimDJNuGs4JjDUi1V7Gxfzxk9+
O2J++9clyLkMZ3rRyxSvR+Xyrmn3YxjVC68GXw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1776)
`protect data_block
o3JSvM/eGn/zfkc5SSRspgpBL3fOkd2j+eF6En5xaZu0CEGhLBDeozf5kkMid5v8Ysz/+PRWVetY
WGGxC5dcgaob9cfa64zqEgxixBCd/2iDczmnXZePhzploUqChcFsx7rwheGPlmqp8zktPTEZq3DA
0IRn23yvmUCoxjYrEyOBv+uHQK00yOmDsgfSWOQ9qinNhO1cm8yq1EU7/haZlr+F4DLitj726dGZ
NP8UsM7bsm0N/50odZvD+1LMOF+dDpMQPGeKrcLQOQ8R5nZyx9mx2b8ChwMSR502FvbAR97zW6Lz
qI66UpSKsey/IuXeppSrfTFFut3ffx5HXtkCmJzpqLwiLHWqC5ceD41797AQlgXTRlmWALTFa3rT
KmDwqyMLa3GuafniDl41xiZNMCFB89UhbaWEiBwqwTWVU65vXWiK0Euyi958dHooUtO/QKnlbDTn
ux0BvKp1cAdrFcGiwHcQB6d5Z3nElIpSYxjdVzMOo2RjX5OVDsabdS0fjtWkHboGAsyKQjwr4zNd
c4JpZ2OoH4iC2+cUqZjb0aCelaSqiegyhrSpOugLM/mVrDX0o3nyLanIf1pESqLqsSMNv8ffDs0K
hG1bY96A/sLk+Da85/p+jzY176o0lhJyXbzypaQg8fUt9FL1UnS0oNfEo+DxZCF4BSqDsfJZjt3p
5UYU145JR8UhfUrWF4ubGbFacU9lnPUe5LuzbzqpqzItu7QDARG7Vfv68xeTtKcC+zuSUW3in04M
fAkw4dq0b+zx9lW0APHXXrZfBrfGXj7TcABQESdLJEqGatJ7QyY7SyxYJObpWk0pfsECgFtptsaj
lrUDr0DwvCQslT6IS9+UwQ2X6CH6ujRMJSREV/01BuuCUNZPuBcPjSZwsHPPSzKT7IFlO2X4kPnn
sYcatmorXa3ER7dtJV1vNXNgOnKZ/SXqFq43N8mipkJoG7Wk8gV+WqyqVD7RFrJW/hsqUZ7jSJsF
hsLyWOtuZ6DB+iUR+fvAk++Mfr55Gjgwqjn3cle3NzZoFb0KaLl4bdUURTxW78wLDnUI16JSEwTK
9LzSqWtT1/daJbwLTKzGULzTKVLoIAwkeuEOWonYpnlX3LbfAILVRFz0nbkSM5bBbdujW6IYoYjl
9kKIFsgBvrpNTfHN4Hkhr9jF3srQQVv7PrPsA3Sh1memPawHk7OtWN9n8ocrXBVo69c9BsJ0L3R3
vKGx7+SS2Ej/ICGzfKfDTw+dMgi70XW5BwDgC3Ztnrd/+ycz3dYIkLWLWF4iPL4aj/IJ5zX/VnEC
LZIIiVHKTLFzBOl9UYtGccd20fYeNBYTEPYUMbrBSTUIBS/WUbFVrGpyfRZykzywMyY3S0iaLI4+
1y4Y6J5gCOi0I7m/3AwJQwIL0Wvf+kEJXIFUmXA6nx/ml9T8odVjGDUCvOA/E1REjnlLSzdUbVJH
2mFECA6qPEUS6lt3wmmZf3tSUlpJumswlqf3kMwbGw4WLisgEJBz384qeqhVN/WxGz6xqxOi+XSF
pyd6UYl5LpLJvsGajEKMbO2oD3rWQBeJNz+WAmPDdrzHKdrHbPzhdB18h7Hx2O4z3swDaKBT/gIp
C7IltNLvXbSC1Aw8Qx1fKOAqOq6n23LffsDB0H6ejWNMu10auwQOfEi3lP7rAn4yOixyFRrZlEAp
vTjKCMrfUzdNaCSIP9kLrI80MprGKLH0D+FHLLOqaCgoRxEp4bzhT75WomN42lbk3pKEIUps5XGU
UK/QOOYM+hVNSu4Br4mgOGY/15/v0XWE0ApbYYy8HSrQ44CA8XqmgQPaaGotZ6j7J7wO4qUltwfe
sdqd0/tzxT82vqrwzU7DP4bOFmpV3kXByGfNMvj61rR66j+m3ACoYcGltsP7xKHfmRSl4/ZRSfOh
AzIqiafYP7FGTwpsxgsdQsu/VVRA4QNyHdsowQhpO93tvMK2+Y0debTIL5yydbiZ2vwWDBAQlBXd
YduTaSJ2+Bf4TNrmO2V93PMPUlILmuydnYRB+CbipuHyzl5k6UGuoCLVCLL8hC4U65IrSQwoitNW
hIYwDdJ4uxghnnyzg+lUvF5E7OuV33O/kO2hlMkaURd8GRkSnRNV0jPxVi1ZEW5dLkcBU4AYdGi3
pcYTCIDH1k8Ey2ZxNo3hMw1+gD74/+buYejoJjCxl0+Yd0Yh9tX7KTJbtSvYCuNsuu9MsWPQZp7+
EMT0OL8BegoQpd234xX5llqb2zfu2JJ3NHa7gRKiPx0yfCtdd0plpieTXkgvyR6LPrb6k91M9Qbx
3KeTJb5pdONHA8sWbz3WWAIQIkAPmBi1x4bhXbMGyIXlaAKTpZsB7UTA0Z7LcZE5Ic2cIfZrwVK0
tXa9TdNzvTgb
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_gthe4 is
  port (
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_gthe4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_gthe4 is
  signal \^cplllock_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_gtwizard_gthe4.cplllock_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpdo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.drpen_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drprdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpwe_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_13\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_68\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_inst_n_3\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_inst_n_4\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxratemode_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprgdivresetdone_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal rst_in0 : STD_LOGIC;
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^lopt_3\ <= lopt;
  cplllock_out(0) <= \^cplllock_out\(0);
  gtpowergood_out(0) <= \^gtpowergood_out\(0);
  lopt_2 <= lopt_5;
  lopt_3 <= lopt_6;
  lopt_4 <= lopt_1;
  txoutclk_out(0) <= \^txoutclk_out\(0);
\gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gthe4_channel_wrapper
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      Q(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drpen_ch_int\ => \gen_gtwizard_gthe4.drpen_ch_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.drpwe_ch_int\ => \gen_gtwizard_gthe4.drpwe_ch_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ => \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_68\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_inst_n_3\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_inst_n_4\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(9 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(9 downto 0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userdata_rx_out(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => \^lopt\,
      lopt_1 => gtwiz_userclk_tx_reset_in(0),
      lopt_2 => \^lopt_1\,
      lopt_3 => \^lopt_2\,
      lopt_4 => \^lopt_3\,
      lopt_5 => lopt_4,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxdatavalid_out(0) => rxdatavalid_out(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(1 downto 0) => rxheader_out(1 downto 0),
      rxheadervalid_out(0) => rxheadervalid_out(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\,
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txheader_in(1 downto 0) => txheader_in(1 downto 0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_13\,
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      \DADDR_O_reg[9]\(9 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(9 downto 0),
      \DI_O_reg[15]\(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      Q(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      USER_CPLLLOCK_OUT_reg => \^cplllock_out\(0),
      cpllpd_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_inst_n_3\,
      cpllreset_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_inst_n_4\,
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drpwe_in(0) => drpwe_in(0),
      \gen_gtwizard_gthe4.drpen_ch_int\ => \gen_gtwizard_gthe4.drpen_ch_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.drpwe_ch_int\ => \gen_gtwizard_gthe4.drpwe_ch_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      i_in_meta_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\,
      rst_in0 => rst_in0,
      txoutclk_out(0) => \^txoutclk_out\(0)
    );
\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_delay_powergood
     port map (
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_68\,
      \out\ => \^gtpowergood_out\(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_31
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_13\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gtwiz_reset
     port map (
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      cplllock_out(0) => \^cplllock_out\(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtpowergood_out(0) => \^gtpowergood_out\(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxusrclk2_in(0) => rxusrclk2_in(0),
      txusrclk2_in(0) => txusrclk2_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
md0AksSCeI3fOZtF7nrw91OgSzGoACBon4GH9ENTzaI4jlg22H1uTtXayX2Kz+g4ZH2j52rtMH8H
Xc49HVcThMzO1cRXu+SkL59MRQ87klGca4XtjrTtunJoQ+jyOKRwRBeIMHUdntbk2T1kbXHf9KkB
bNYGEMqSrbiDt7IJUx8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
r6CzxR0T3O2wvZRQe25aX3/CWOx/3d/3vJvvS/XsrKr7v852GNQNqCBn+PKsunj0Ncep8DqHtVie
BE6tKIqZW+3txAUjrhSri5liuFWSnzAk+Drsb4RnvIy7BeOdAK6NhVhn8ZyplkJSHVwaGjN8gtPE
LeWEHPHf5qLnzqGKV7B6oIC7POGV6Vamos1p2z1xv2cEw4udvmtZ5EjzeyCMf+omtxEPxhPi6Z2h
ENlGOmuPMkWGMjP6HQCZ1Mi0uiST/zDo29UDIMmOGcsDMe97imU/z2ekKTPXXwjcV+9q+4zHRgJV
6JWWgjU9cztV5OMaEfpBgRBWae/ijWpPZaGuFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
glFrHilvyO7nq7/OYhnyb9uU9d8UNGJruNnkmJWuTpgvyCDmtx7iVKPBPe1Bj9jUDT/HM9AGxvu0
g7b4TuMdVkegkVPeHhw31IW0HoTL8wPnrLEpzDVK+B7xl953hPKPe0vn+0EQh2UKeL5K8VLxmsSv
gbpEeToeR90yzlSUzDE=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
D4uBhES8Mkd0GCwY2aQOmEzTqz6hO5B9Wa2oyfVBEODkWyt+AHkIXn4tuBN05FcP2FVmgtVbvZX5
K6iog51IoPw5tv+pM5x8+bQBX/aZpf0c4to3qiX6RZuITpuSUWq/7sqQDqtMqDWOFMMnUBpTX+qI
t61NvyIZcfqRWo4yvIUV2Zh1etqYKDlhqRnMoBZKMeHFpVsp19nU4sf5Km7sSlPQ08vYD8qtJqgJ
ZDYC2KWFTHsnT+5anHvc80FgHt4zBHpPrGprgpltQmVmMZxUD6NRC9EvvXf+pBhgfwPHHePWIKUn
elLld/HEVeFw76SlVV8i4LsS4KWWOM+KmMprEg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EW9gHDqS12MVhy+y/xQVscLd4qOim+cNTepYzlas7WzqDJogZthddOuGjpm3a3fS/cMbF/h0O1Hb
Wjow664GIga0y96lkbkcJ3W8x/IGAsvgyrYT6ScsFhyq7tSd1HjvRG81BhhGM1mmpxfzh0Uqbfso
q+uVKPUmPnbQ/Gdu9YRoxmYVJdmUTpXJ5waYOdib8WNMPLdDfIo/FGrYrx2zYQBtpU5DwwVUTMrB
ZasEyxOj++icI5k5lR3Tx+3gdCFTy4XYQfcj2COm4gnVZ8FN/X1/+0ywsVGAc/OKL+mjMYH3NNH3
zfDO/TpYft+HaVl+CfF/U6IgJJeJs4qI4gB4FA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Myfv5Skg7QCxlNBoFiSTLAeIRYS0J0ArRihYk7dGAHZWAFlxJLgqo51W9P9zTVBurMJjZLtonoDJ
19RfxQj5GqhqN1A20s8xOFfLq6+uDG/V39xQFY32O626Kh4MMlH07hNJL5u1NjJWg1yze0XdFEe9
oLwKQz5lSKGMIh+VPXDuCGhShS+KhHwGEdS0lmA/IHPFNlRG1LsK0zQmUiNkG4kQ5OEVkQgvknNC
B6++ZDIYlT9WbZPs5giRY0zAhUepLPaO+N9F3fIBKVGw4ejbZOt0kXKixF86DDfLmF2+dov+PrTX
1MXJaea3YoQdR2c2MSHAk/TTkzg9ayjvxKaXpg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ks9l+EPHXfDNnWd0exs1j0Q9iSNYaIExwQnpsi8TFJimjPtOkX050wFklsLBM83WyfuD+F2KLNnZ
Jg/aiIiGe9o424jOiEFdnAJuzrD0QL9WmhQ3W9iRJ7uPhha6NfR2WGTCCM4TpN8rTKLQDKxenVfv
6x83rnL5NQxvpp9cQh3zMma73qoEJjhTR9MD9cwA4VeKq2u/R0iTWBplX81vYFd9TW2qW5/Qyzzj
A0+pXzczcJKdggV8h8bYcO+PRC3t2XrufhnjvhjMLG2tPHSMW/soDH/v8KorXyWe5N/q12fo5auN
SXr3olNuB5kpiVS3mJAPV0z4UsFfu2A4hLH7MQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
e3AJKDEM9byJqwpkFZqMIMKMQPOR1VrLFkshor7HR0C+ol7Uv3XTGyvQrINdBEArX0eazF0cHWjC
9B4BhDnysAhT6SENcNHIYHUGQE7uiF7zgL7WhCxClwEnIAVj+PU9FmqlvbreEikHQfbeIDPyCLii
NAS97RDxWki/MfR33zvZX4eEolA/oTyRzr1MagBs7LN1UXyGPvnze8JzHxA3zHVedIIrBrZxkfoj
Loqe6tLYRlC45h1Yr3Wa2gh3LJGtOSji+m7E9Xua/pPh8A/CAD+TNBa5d/X7C3a4AWl2bYTi7HBY
Y8vaIjHiSosru5F2UOEQG9xekCbNRK1Apew1UIvntzCmDMMhlAgB78AUOE2YEWKd9GOl+aTZjMS3
GxAYzrtv/bDRkPOYbcG0SNT9xf+izRM3lX1E2vN3i3uU2Qrh73fjU1lk3PIe/A/H56UrNPDnGT9W
TvlJR47bLDtGyX2+dLvfTaZGRP8aepePOXXLIlvqwCJSMVhCB/hIbz7E

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
TfuXOFQtE7YhtTL4354NvKETmBCLSVnb+pbrT8gtzjU7pERE1Hu2ZVzHgVQXwt5RvwG1R/z2je+U
PzszCBhPNqUaXEhuJ0A/q0S/vvOOa6h6tW9MhiB3gnuqEFVWz5pbHZNfgrwh2gT8XyqLI8f1CoJM
xpcB2TbREV/kAAFMxIfH1Dg0KSO2dCeVV1na6N0AiMOQPvXZOB7QpXwNDbYfarWLtF0/l0hi4Fxu
Kgho2ggrUhajP0aKlrCQ9mLsqOyqJELeJldeD+vuUUqhYq4K4RrwtQF+B67lYc4AjznwQ92tUvYJ
ZspFoHJEScNvdFoHFTA2TQ2KToepsqXRiOCL1A==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tmfbBpNtCYJ7zsgNxUzw7Dvn+hNn2PPUBeRfXSci/q2/OcQeF/eAAML8YIN1V+AEoAqZTE2/xRQz
+6zwVOLyAOLynMIBQ7EG7xReDJ9kEEiBjnMGO6NWdAsa/VcreVHrLD1PFtA1+WoVe6yOvNGK+Nbh
HjPkXyycyP6RQ4Rx/PtTxw31LOFVezddSgRlaKHTprKTP4LbjPG//onRBg3fAl8zwU1wYYNLzYCX
jwY7xfMkQyhUSpV2Tx3seqy2IYVl8jjxynFxfyxulvrJiqmc6aaKKBdkoOVbJ5eO2sCXFJB1mKEU
WR2Ee2ozisABzk9IcGILewCW7ghdLP82CRZv4A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GfDCxx9db4ripD5mvQy16BVlwPYfeC7ZobZXaX1my6WUDiKwd69J5SreUXKYD9lvZfI7djLgHkYm
5G247T4NX7zoBwc88bUD+tNvGNmzWFfSVVZqu8hjgd31lZXjy9uYdXA/gsE+T+JqEfRYdV8YoGgm
sREyiJjWRPDbx6kc8um8vlAK/Rjwz0EGVkGUoi/+UvxcnjG1PqCl7GSMOQ3gFMEOaxIflShnF2/c
//ioADxl3WjUGyTstMK54XlP8G1Hk95sSe/7Y+SbaIyoG8t6gGDimDJNuGs4JjDUi1V7Gxfzxk9+
O2J++9clyLkMZ3rRyxSvR+Xyrmn3YxjVC68GXw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1200)
`protect data_block
o3JSvM/eGn/zfkc5SSRspgpBL3fOkd2j+eF6En5xaZu0CEGhLBDeozf5kkMid5v8Ysz/+PRWVetY
WGGxC5dcgaob9cfa64zqEgxixBCd/2iDczmnXZePhzploUqChcFsx7rwheGPlmqp8zktPTEZq3DA
0IRn23yvmUCoxjYrEyOBv+uHQK00yOmDsgfSWOQ9qinNhO1cm8yq1EU7/haZli6jA4esnZCrzpbM
CS7WKpH7z4yn+I00qZXqL+lEdobLJoj8NullcCjEIs+FNOCNDgwLWc27QuNGgxhsZt7mZQsm1k0e
ZtXeEgG7PlJwf2O4xo6rZXl05I5uYeZAu+vVFiHIRYkEfnWmMuhixmeUf8lEPLnFljz7v6pee897
ZEYjT/4YIYLJvsR/pnDennnqQRI6fXpdH8HGpZtDEcSKsxDUc5KukNuc6fBI92Tuv+PV0REDd23o
9uYItmsF+lChLPGXpAa9rp9AuedTIen4UAJOtArZHpsfJtZHhx0qixJrUsGqG4CIl5vpu1J6BnMz
1ThXfgdwvRZQZLCV0HGASIyt2qFOe5k1stKmfslS2qNMSu1zBNehnJRuODlQnbsj4IJc7sDgI1Tq
ZfUBZScAMl78+qrdRhWdJJ22uWLPJAyykn6GolYYzxP2EbTP16dvrzqYRewIUPGqKFiO9GrbRTKB
Qza62a1JAkZ7/BJmGPSe2Phlf7tnq15Ru8hjLSqZeyGxZ37AGbwHEsnviW1IZSa+C0UoxtARGyQl
ui6t1B3SiOmszNIYJS6CuovTUWxs4iUnunSTgd5T2V6F+CkZUPzZrJBAlX+aoL5aBRntKznVdZzy
EWP9ITPkHiNg11/XH3mH3zkSeS8o7Cl+niOeEgQrKgpCKtWg9eGREjPF+FzFLo7cTX470+gHmS1+
enO+ym1i4nbvBaTxNm/hdq7hnxTjOrMKZeVRYZGxGBGoofryuctfQVSU3TobzEF9cja/+Y2KBzMm
suXzMntHJnTxSJcOFZdG2qyFH522phAN1PfwO1oVpeiHGIMphSc0t2yMdY+QqdU06IQWepWDDW8D
DAIqEOsjRVVDDEBGLsDdJ0Ja1ZY4eocKyrvM5vLuTSYNwmH1XaUwc27K6uNVYB1Idzpkf4D3edwY
dQNmUEKFBaOfxreQTNCbrmen/zCU2z5RpmegnTVlN0Ai+hPjf11V3GJGMPxj76pKSGN+jDBzyG95
+6lNgTrDT4yI5h0KtfoMx5BGTg3zWa6rUtxC/jXQSHCkpS9PKnZaEOgqVLUNsdtByq1fSnGAA8u0
IZV2pW89RbpwCy6YaTMiLtJ0nRAm6KEdeLtjoiprE08k+eLC01pKF4YmrKoeK30He1P8UgEsejTR
82EuQK0rVm8q9J23HsdsqCoS6W8Ir6pu+ivXoqiG4i54pb/YpVVPApuEV7lx/56JZ7r2S6yLKq1s
1gtPZDkwHYhOgekAcHOSxRHEP3p5oJXBwzV0uw1EOM3WNS/gGDK73bQ7qEb6NM35rsGqIfZNXqiq
UiFMiC/jo91axnqZxfs1irvy1fIWxr0LLRSFj39xDDxUjYsxGA2Et47URz05ZVqnQuvdlegkGUWu
WGkr
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "19.531250";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 32;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 102;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "39.062500";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "125.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 32;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "39.062500";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "39.062500";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "39.062500";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 32;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 102;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "39.062500";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "125.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 64;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "19.531250";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is "39.062500";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top is
begin
\gen_gtwizard_gthe4_top.aurora_64b66b_0_gt_gtwizard_gthe4_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_gthe4
     port map (
      cplllock_out(0) => cplllock_out(0),
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drpwe_in(0) => drpwe_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      gtwiz_userdata_rx_out(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      rxbufstatus_out(0) => rxbufstatus_out(2),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxdatavalid_out(0) => rxdatavalid_out(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(1 downto 0) => rxheader_out(1 downto 0),
      rxheadervalid_out(0) => rxheadervalid_out(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(1),
      txheader_in(1 downto 0) => txheader_in(1 downto 0),
      txoutclk_out(0) => txoutclk_out(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
md0AksSCeI3fOZtF7nrw91OgSzGoACBon4GH9ENTzaI4jlg22H1uTtXayX2Kz+g4ZH2j52rtMH8H
Xc49HVcThMzO1cRXu+SkL59MRQ87klGca4XtjrTtunJoQ+jyOKRwRBeIMHUdntbk2T1kbXHf9KkB
bNYGEMqSrbiDt7IJUx8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
r6CzxR0T3O2wvZRQe25aX3/CWOx/3d/3vJvvS/XsrKr7v852GNQNqCBn+PKsunj0Ncep8DqHtVie
BE6tKIqZW+3txAUjrhSri5liuFWSnzAk+Drsb4RnvIy7BeOdAK6NhVhn8ZyplkJSHVwaGjN8gtPE
LeWEHPHf5qLnzqGKV7B6oIC7POGV6Vamos1p2z1xv2cEw4udvmtZ5EjzeyCMf+omtxEPxhPi6Z2h
ENlGOmuPMkWGMjP6HQCZ1Mi0uiST/zDo29UDIMmOGcsDMe97imU/z2ekKTPXXwjcV+9q+4zHRgJV
6JWWgjU9cztV5OMaEfpBgRBWae/ijWpPZaGuFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
glFrHilvyO7nq7/OYhnyb9uU9d8UNGJruNnkmJWuTpgvyCDmtx7iVKPBPe1Bj9jUDT/HM9AGxvu0
g7b4TuMdVkegkVPeHhw31IW0HoTL8wPnrLEpzDVK+B7xl953hPKPe0vn+0EQh2UKeL5K8VLxmsSv
gbpEeToeR90yzlSUzDE=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
D4uBhES8Mkd0GCwY2aQOmEzTqz6hO5B9Wa2oyfVBEODkWyt+AHkIXn4tuBN05FcP2FVmgtVbvZX5
K6iog51IoPw5tv+pM5x8+bQBX/aZpf0c4to3qiX6RZuITpuSUWq/7sqQDqtMqDWOFMMnUBpTX+qI
t61NvyIZcfqRWo4yvIUV2Zh1etqYKDlhqRnMoBZKMeHFpVsp19nU4sf5Km7sSlPQ08vYD8qtJqgJ
ZDYC2KWFTHsnT+5anHvc80FgHt4zBHpPrGprgpltQmVmMZxUD6NRC9EvvXf+pBhgfwPHHePWIKUn
elLld/HEVeFw76SlVV8i4LsS4KWWOM+KmMprEg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EW9gHDqS12MVhy+y/xQVscLd4qOim+cNTepYzlas7WzqDJogZthddOuGjpm3a3fS/cMbF/h0O1Hb
Wjow664GIga0y96lkbkcJ3W8x/IGAsvgyrYT6ScsFhyq7tSd1HjvRG81BhhGM1mmpxfzh0Uqbfso
q+uVKPUmPnbQ/Gdu9YRoxmYVJdmUTpXJ5waYOdib8WNMPLdDfIo/FGrYrx2zYQBtpU5DwwVUTMrB
ZasEyxOj++icI5k5lR3Tx+3gdCFTy4XYQfcj2COm4gnVZ8FN/X1/+0ywsVGAc/OKL+mjMYH3NNH3
zfDO/TpYft+HaVl+CfF/U6IgJJeJs4qI4gB4FA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Myfv5Skg7QCxlNBoFiSTLAeIRYS0J0ArRihYk7dGAHZWAFlxJLgqo51W9P9zTVBurMJjZLtonoDJ
19RfxQj5GqhqN1A20s8xOFfLq6+uDG/V39xQFY32O626Kh4MMlH07hNJL5u1NjJWg1yze0XdFEe9
oLwKQz5lSKGMIh+VPXDuCGhShS+KhHwGEdS0lmA/IHPFNlRG1LsK0zQmUiNkG4kQ5OEVkQgvknNC
B6++ZDIYlT9WbZPs5giRY0zAhUepLPaO+N9F3fIBKVGw4ejbZOt0kXKixF86DDfLmF2+dov+PrTX
1MXJaea3YoQdR2c2MSHAk/TTkzg9ayjvxKaXpg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ks9l+EPHXfDNnWd0exs1j0Q9iSNYaIExwQnpsi8TFJimjPtOkX050wFklsLBM83WyfuD+F2KLNnZ
Jg/aiIiGe9o424jOiEFdnAJuzrD0QL9WmhQ3W9iRJ7uPhha6NfR2WGTCCM4TpN8rTKLQDKxenVfv
6x83rnL5NQxvpp9cQh3zMma73qoEJjhTR9MD9cwA4VeKq2u/R0iTWBplX81vYFd9TW2qW5/Qyzzj
A0+pXzczcJKdggV8h8bYcO+PRC3t2XrufhnjvhjMLG2tPHSMW/soDH/v8KorXyWe5N/q12fo5auN
SXr3olNuB5kpiVS3mJAPV0z4UsFfu2A4hLH7MQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
e3AJKDEM9byJqwpkFZqMIMKMQPOR1VrLFkshor7HR0C+ol7Uv3XTGyvQrINdBEArX0eazF0cHWjC
9B4BhDnysAhT6SENcNHIYHUGQE7uiF7zgL7WhCxClwEnIAVj+PU9FmqlvbreEikHQfbeIDPyCLii
NAS97RDxWki/MfR33zvZX4eEolA/oTyRzr1MagBs7LN1UXyGPvnze8JzHxA3zHVedIIrBrZxkfoj
Loqe6tLYRlC45h1Yr3Wa2gh3LJGtOSji+m7E9Xua/pPh8A/CAD+TNBa5d/X7C3a4AWl2bYTi7HBY
Y8vaIjHiSosru5F2UOEQG9xekCbNRK1Apew1UIvntzCmDMMhlAgB78AUOE2YEWKd9GOl+aTZjMS3
GxAYzrtv/bDRkPOYbcG0SNT9xf+izRM3lX1E2vN3i3uU2Qrh73fjU1lk3PIe/A/H56UrNPDnGT9W
TvlJR47bLDtGyX2+dLvfTaZGRP8aepePOXXLIlvqwCJSMVhCB/hIbz7E

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
TfuXOFQtE7YhtTL4354NvKETmBCLSVnb+pbrT8gtzjU7pERE1Hu2ZVzHgVQXwt5RvwG1R/z2je+U
PzszCBhPNqUaXEhuJ0A/q0S/vvOOa6h6tW9MhiB3gnuqEFVWz5pbHZNfgrwh2gT8XyqLI8f1CoJM
xpcB2TbREV/kAAFMxIfH1Dg0KSO2dCeVV1na6N0AiMOQPvXZOB7QpXwNDbYfarWLtF0/l0hi4Fxu
Kgho2ggrUhajP0aKlrCQ9mLsqOyqJELeJldeD+vuUUqhYq4K4RrwtQF+B67lYc4AjznwQ92tUvYJ
ZspFoHJEScNvdFoHFTA2TQ2KToepsqXRiOCL1A==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tmfbBpNtCYJ7zsgNxUzw7Dvn+hNn2PPUBeRfXSci/q2/OcQeF/eAAML8YIN1V+AEoAqZTE2/xRQz
+6zwVOLyAOLynMIBQ7EG7xReDJ9kEEiBjnMGO6NWdAsa/VcreVHrLD1PFtA1+WoVe6yOvNGK+Nbh
HjPkXyycyP6RQ4Rx/PtTxw31LOFVezddSgRlaKHTprKTP4LbjPG//onRBg3fAl8zwU1wYYNLzYCX
jwY7xfMkQyhUSpV2Tx3seqy2IYVl8jjxynFxfyxulvrJiqmc6aaKKBdkoOVbJ5eO2sCXFJB1mKEU
WR2Ee2ozisABzk9IcGILewCW7ghdLP82CRZv4A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GfDCxx9db4ripD5mvQy16BVlwPYfeC7ZobZXaX1my6WUDiKwd69J5SreUXKYD9lvZfI7djLgHkYm
5G247T4NX7zoBwc88bUD+tNvGNmzWFfSVVZqu8hjgd31lZXjy9uYdXA/gsE+T+JqEfRYdV8YoGgm
sREyiJjWRPDbx6kc8um8vlAK/Rjwz0EGVkGUoi/+UvxcnjG1PqCl7GSMOQ3gFMEOaxIflShnF2/c
//ioADxl3WjUGyTstMK54XlP8G1Hk95sSe/7Y+SbaIyoG8t6gGDimDJNuGs4JjDUi1V7Gxfzxk9+
O2J++9clyLkMZ3rRyxSvR+Xyrmn3YxjVC68GXw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1232)
`protect data_block
o3JSvM/eGn/zfkc5SSRspgpBL3fOkd2j+eF6En5xaZu0CEGhLBDeozf5kkMid5v8Ysz/+PRWVetY
WGGxC5dcgaob9cfa64zqEgxixBCd/2iDczmnXZePhzploUqChcFsx7rwheGPlmqp8zktPTEZq3DA
0IRn23yvmUCoxjYrEyOBv+uHQK00yOmDsgfSWOQ9qinNhO1cm8yq1EU7/haZlr+F4DLitj726dGZ
NP8UsM41ND1ircknFXbwzOunP7FyXInDe7izfvZrgz2N8aNqTdMc1TjO3X+1JAFsz45Y+QC6CYBw
zFWhsfgoyJkA+RtaZKPTP92O5pK35GscQPz4qzg/IMNmEMxaGv8PYbwCiLbcwnJJoW+VtjcJzITF
cWihfBZhyZzKnfl6Dw61aQddClim9ivaR5qzMw7Dx5EitwCHYE8cEBZwqEpiYL9ELJPiJshYFP4O
j4Vq9mkoAtFgl0zOO/BP/3FNjl7os3iTvc9XQ/GzX3+29PEfaWrc17aW/KgAIhXpS16zDRmFaj8O
lbHe3lEW/ujs+o/P3MO4t9mQqOXpTdQMqOrgedac/f4qJuq0MM9o4TzrKaP6YYFxtZFXYnVaKF0G
9FJpOVI34Er44eRISfYYnBF9nZl3rKsj5Cnib+9hUte2iLPXbFqg0oQEoRECENlkrMpNcu1nqLjh
T+LAJAy0upwzZWrsACs6jQwhzEkwIxmDlgjSOvY5FAryJutUagP4c5E8okacyXGjqxl5iU/cizZB
QMIHEef40tFC7iQl1Q5ZXk8vpR+LfNar3IqD+JD1iKN0AR0O9OazvK/xgMzAfU/92M50wlkWq560
nQRfjF305hoDbwuFge7J3IbNZ30CcY++VFYYxEIN0GN+nHfODcsELDkiq4pA0CyqydQb6++thAz8
9SVLynQ8KqS/JmzQPTeAjIvFTm/v7BPqmL0rkeKIVuokeCKOsBJkksKycNLMfhA5Qpb/di0T9U5I
7gGiJXKBdNDA4ujWhiJuI/ZqOzjvQcGh8nONdo8+JnWAmOafhwhZ0xBUCt+ToCc6yX5YPURYtSRb
jiQW7ztM2yAuAR0+ZpPEQJ7XqD5UggfoptkSmULn2j3HyBNRhlQXuft0wgFyp74VnbZm65Zwh0sj
4CpGa6lQU3VZ0JYZ4plAAokqGAh5vaX0YM17a7CLpL4nmPy7o4Txj1faIxAfO9+qVwoXFtFoZ+mb
CTDLRFiz2e18hfJcbVcR7UOybwVQ94HusGX3VmzdMpoqQCrft7NrFznISpXD1nFxIGhI68WDHqhR
UFKwkbkCZekagiSs9w7wAvIiCiW0Bk/hk9/Lle54AlaccGzyAdkUFErNaRp9nnFW2uju217N82TK
wFmVLdzTP7Nq+qQoht68gXQX4sBSRLTsiGWoicXSXQBv79Pw96BWBvJfjM9nyp1tDMVzT/eNON61
/7In3xG4I9U6n0/n1XeDUKCD1Y830HW1cuRaNrbaVMK0k27H5VITHaNr/42zUFORqtGguyHHbNAb
TRNJtlK1XIfYvAnjVMmaejQvkJ4Vt26mL+PtzCW2JZRvk2MYUlxKVLgvYg4kFw8YPRyOhlL85qNI
J9yR35M9TLrHlxKJBKR/wZXQX5lNMK5VCBSqSSLVeyoRDYI=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt : entity is "aurora_64b66b_0_gt,aurora_64b66b_0_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt : entity is "aurora_64b66b_0_gt_gtwizard_top,Vivado 2024.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt is
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxclkcorcnt_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "19.531250";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 2;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 32;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 102;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "39.062500";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "125.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 32;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "39.062500";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "39.062500";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "39.062500";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 2;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 32;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 102;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "39.062500";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "125.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 2;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 64;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "19.531250";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "39.062500";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"11111",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(0) => NLW_inst_bufgtce_out_UNCONNECTED(0),
      bufgtcemask_out(2 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(2 downto 0),
      bufgtdiv_out(8 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(8 downto 0),
      bufgtreset_out(0) => NLW_inst_bufgtreset_out_UNCONNECTED(0),
      bufgtrstmask_out(2 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(2 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(0) => '0',
      clkrsvd0_in(0) => '0',
      clkrsvd1_in(0) => '0',
      cpllfbclklost_out(0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(0) => cplllock_out(0),
      cplllockdetclk_in(0) => '0',
      cplllocken_in(0) => '1',
      cpllpd_in(0) => '0',
      cpllrefclklost_out(0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      cpllreset_in(0) => '0',
      dmonfiforeset_in(0) => '0',
      dmonitorclk_in(0) => '0',
      dmonitorout_out(15 downto 0) => NLW_inst_dmonitorout_out_UNCONNECTED(15 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_common_in(0) => '0',
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(0) => drpen_in(0),
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(0) => drpwe_in(0),
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(0) => NLW_inst_eyescandataerror_out_UNCONNECTED(0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(0) => '0',
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(0) => '0',
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(0) => '0',
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(0) => '0',
      gtrefclkmonitor_out(0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(15 downto 0) => B"0000000000000000",
      gtrxreset_in(0) => '0',
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(0) => '0',
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(0) => '0',
      gttxreset_in(0) => '0',
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe3_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gtye4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_reset_all_in(0) => '0',
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => '0',
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(0) => '0',
      pcierategen3_out(0) => NLW_inst_pcierategen3_out_UNCONNECTED(0),
      pcierateidle_out(0) => NLW_inst_pcierateidle_out_UNCONNECTED(0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(1 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(1 downto 0),
      pcierstidle_in(0) => '0',
      pciersttxsyncstart_in(0) => '0',
      pciesynctxsyncdone_out(0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(0),
      pcieusergen3rdy_out(0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(0),
      pcieuserphystatusrst_out(0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(0),
      pcieuserratedone_in(0) => '0',
      pcieuserratestart_out(0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      pcsrsvdout_out(15 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(15 downto 0),
      phystatus_out(0) => NLW_inst_phystatus_out_UNCONNECTED(0),
      pinrsrvdas_out(15 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(15 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(0) => '0',
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '0',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '1',
      qpll0refclk_in(0) => '0',
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '1',
      qpll1clk_in(0) => '0',
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(0) => '0',
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(0) => NLW_inst_resetexception_out_UNCONNECTED(0),
      resetovrd_in(0) => '0',
      rstclkentx_in(0) => '0',
      rx8b10ben_in(0) => '0',
      rxafecfoken_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => rxbufstatus_out(2),
      rxbufstatus_out(1 downto 0) => NLW_inst_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_inst_rxbyterealign_out_UNCONNECTED(0),
      rxcdrfreqreset_in(0) => '0',
      rxcdrhold_in(0) => '0',
      rxcdrlock_out(0) => NLW_inst_rxcdrlock_out_UNCONNECTED(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxcdrphdone_out(0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(0),
      rxcdrreset_in(0) => '0',
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(0),
      rxchanisaligned_out(0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(0),
      rxchanrealign_out(0) => NLW_inst_rxchanrealign_out_UNCONNECTED(0),
      rxchbonden_in(0) => '0',
      rxchbondi_in(4 downto 0) => B"00000",
      rxchbondlevel_in(2 downto 0) => B"000",
      rxchbondmaster_in(0) => '0',
      rxchbondo_out(4 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(4 downto 0),
      rxchbondslave_in(0) => '0',
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(6 downto 0) => B"0000000",
      rxclkcorcnt_out(1 downto 0) => NLW_inst_rxclkcorcnt_out_UNCONNECTED(1 downto 0),
      rxcominitdet_out(0) => NLW_inst_rxcominitdet_out_UNCONNECTED(0),
      rxcommadet_out(0) => NLW_inst_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '0',
      rxcomsasdet_out(0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(0),
      rxcomwakedet_out(0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(0),
      rxctrl0_out(15 downto 0) => NLW_inst_rxctrl0_out_UNCONNECTED(15 downto 0),
      rxctrl1_out(15 downto 0) => NLW_inst_rxctrl1_out_UNCONNECTED(15 downto 0),
      rxctrl2_out(7 downto 0) => NLW_inst_rxctrl2_out_UNCONNECTED(7 downto 0),
      rxctrl3_out(7 downto 0) => NLW_inst_rxctrl3_out_UNCONNECTED(7 downto 0),
      rxdata_out(127 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(7 downto 0),
      rxdatavalid_out(1) => NLW_inst_rxdatavalid_out_UNCONNECTED(1),
      rxdatavalid_out(0) => rxdatavalid_out(0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(1 downto 0) => B"01",
      rxdfeagchold_in(0) => '0',
      rxdfeagcovrden_in(0) => '0',
      rxdfecfokfcnum_in(3 downto 0) => B"1101",
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(0) => '0',
      rxdfelfovrden_in(0) => '0',
      rxdfelpmreset_in(0) => '0',
      rxdfetap10hold_in(0) => '0',
      rxdfetap10ovrden_in(0) => '0',
      rxdfetap11hold_in(0) => '0',
      rxdfetap11ovrden_in(0) => '0',
      rxdfetap12hold_in(0) => '0',
      rxdfetap12ovrden_in(0) => '0',
      rxdfetap13hold_in(0) => '0',
      rxdfetap13ovrden_in(0) => '0',
      rxdfetap14hold_in(0) => '0',
      rxdfetap14ovrden_in(0) => '0',
      rxdfetap15hold_in(0) => '0',
      rxdfetap15ovrden_in(0) => '0',
      rxdfetap2hold_in(0) => '0',
      rxdfetap2ovrden_in(0) => '0',
      rxdfetap3hold_in(0) => '0',
      rxdfetap3ovrden_in(0) => '0',
      rxdfetap4hold_in(0) => '0',
      rxdfetap4ovrden_in(0) => '0',
      rxdfetap5hold_in(0) => '0',
      rxdfetap5ovrden_in(0) => '0',
      rxdfetap6hold_in(0) => '0',
      rxdfetap6ovrden_in(0) => '0',
      rxdfetap7hold_in(0) => '0',
      rxdfetap7ovrden_in(0) => '0',
      rxdfetap8hold_in(0) => '0',
      rxdfetap8ovrden_in(0) => '0',
      rxdfetap9hold_in(0) => '0',
      rxdfetap9ovrden_in(0) => '0',
      rxdfeuthold_in(0) => '0',
      rxdfeutovrden_in(0) => '0',
      rxdfevphold_in(0) => '0',
      rxdfevpovrden_in(0) => '0',
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(0) => '1',
      rxdlybypass_in(0) => '1',
      rxdlyen_in(0) => '0',
      rxdlyovrden_in(0) => '0',
      rxdlysreset_in(0) => '0',
      rxdlysresetdone_out(0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(0),
      rxelecidle_out(0) => NLW_inst_rxelecidle_out_UNCONNECTED(0),
      rxelecidlemode_in(1 downto 0) => B"11",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(5 downto 2) => NLW_inst_rxheader_out_UNCONNECTED(5 downto 2),
      rxheader_out(1 downto 0) => rxheader_out(1 downto 0),
      rxheadervalid_out(1) => NLW_inst_rxheadervalid_out_UNCONNECTED(1),
      rxheadervalid_out(0) => rxheadervalid_out(0),
      rxlatclk_in(0) => '0',
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(0) => '0',
      rxlpmgchold_in(0) => '0',
      rxlpmgcovrden_in(0) => '0',
      rxlpmhfhold_in(0) => '0',
      rxlpmhfovrden_in(0) => '0',
      rxlpmlfhold_in(0) => '0',
      rxlpmlfklovrden_in(0) => '0',
      rxlpmoshold_in(0) => '0',
      rxlpmosovrden_in(0) => '0',
      rxmcommaalignen_in(0) => '0',
      rxmonitorout_out(7 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(7 downto 0),
      rxmonitorsel_in(1 downto 0) => B"00",
      rxoobreset_in(0) => '0',
      rxoscalreset_in(0) => '0',
      rxoshold_in(0) => '0',
      rxosintcfg_in(0) => '0',
      rxosintdone_out(0) => NLW_inst_rxosintdone_out_UNCONNECTED(0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(0) => NLW_inst_rxosintstarted_out_UNCONNECTED(0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(0),
      rxosintstrobestarted_out(0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(0) => '0',
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(0),
      rxoutclkpcs_out(0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(0),
      rxoutclksel_in(2 downto 0) => B"010",
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1 downto 0) => B"00",
      rxphalign_in(0) => '0',
      rxphaligndone_out(0) => NLW_inst_rxphaligndone_out_UNCONNECTED(0),
      rxphalignen_in(0) => '0',
      rxphalignerr_out(0) => NLW_inst_rxphalignerr_out_UNCONNECTED(0),
      rxphdlypd_in(0) => '1',
      rxphdlyreset_in(0) => '0',
      rxphovrden_in(0) => '0',
      rxpllclksel_in(1 downto 0) => B"00",
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_inst_rxprbserr_out_UNCONNECTED(0),
      rxprbslocked_out(0) => NLW_inst_rxprbslocked_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxprgdivresetdone_out(0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(0),
      rxprogdivreset_in(0) => '0',
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(2 downto 0) => B"000",
      rxratedone_out(0) => NLW_inst_rxratedone_out_UNCONNECTED(0),
      rxratemode_in(0) => '0',
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(0) => NLW_inst_rxrecclkout_out_UNCONNECTED(0),
      rxresetdone_out(0) => NLW_inst_rxresetdone_out_UNCONNECTED(0),
      rxslide_in(0) => '0',
      rxsliderdy_out(0) => NLW_inst_rxsliderdy_out_UNCONNECTED(0),
      rxslipdone_out(0) => NLW_inst_rxslipdone_out_UNCONNECTED(0),
      rxslipoutclk_in(0) => '0',
      rxslipoutclkrdy_out(0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(0),
      rxslippma_in(0) => '0',
      rxslippmardy_out(0) => NLW_inst_rxslippmardy_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxstatus_out(2 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(2 downto 0),
      rxsyncallin_in(0) => '0',
      rxsyncdone_out(0) => NLW_inst_rxsyncdone_out_UNCONNECTED(0),
      rxsyncin_in(0) => '0',
      rxsyncmode_in(0) => '0',
      rxsyncout_out(0) => NLW_inst_rxsyncout_out_UNCONNECTED(0),
      rxsysclksel_in(1 downto 0) => B"00",
      rxtermination_in(0) => '0',
      rxuserrdy_in(0) => '1',
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => NLW_inst_rxvalid_out_UNCONNECTED(0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(0) => '0',
      tcongpi_in(9 downto 0) => B"0000000000",
      tcongpo_out(9 downto 0) => NLW_inst_tcongpo_out_UNCONNECTED(9 downto 0),
      tconpowerup_in(0) => '0',
      tconreset_in(1 downto 0) => B"00",
      tconrsvdin1_in(1 downto 0) => B"00",
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(19 downto 0) => B"00000000000000000000",
      tx8b10bbypass_in(7 downto 0) => B"00000000",
      tx8b10ben_in(0) => '0',
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(1) => txbufstatus_out(1),
      txbufstatus_out(0) => NLW_inst_txbufstatus_out_UNCONNECTED(0),
      txcomfinish_out(0) => NLW_inst_txcomfinish_out_UNCONNECTED(0),
      txcominit_in(0) => '0',
      txcomsas_in(0) => '0',
      txcomwake_in(0) => '0',
      txctrl0_in(15 downto 0) => B"0000000000000000",
      txctrl1_in(15 downto 0) => B"0000000000000000",
      txctrl2_in(7 downto 0) => B"00000000",
      txdata_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(7 downto 0) => B"00000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(1 downto 0) => B"00",
      txdetectrx_in(0) => '0',
      txdiffctrl_in(4 downto 0) => B"01000",
      txdiffpd_in(0) => '0',
      txdlybypass_in(0) => '1',
      txdlyen_in(0) => '0',
      txdlyhold_in(0) => '0',
      txdlyovrden_in(0) => '0',
      txdlysreset_in(0) => '0',
      txdlysresetdone_out(0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(0),
      txdlyupdown_in(0) => '0',
      txelecidle_in(0) => '0',
      txelforcestart_in(0) => '0',
      txheader_in(5 downto 2) => B"0000",
      txheader_in(1 downto 0) => txheader_in(1 downto 0),
      txinhibit_in(0) => '0',
      txlatclk_in(0) => '0',
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(6 downto 0) => B"0000000",
      txmargin_in(2 downto 0) => B"000",
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(0),
      txoutclksel_in(2 downto 0) => B"010",
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpdelecidlemode_in(0) => '0',
      txphalign_in(0) => '0',
      txphaligndone_out(0) => NLW_inst_txphaligndone_out_UNCONNECTED(0),
      txphalignen_in(0) => '0',
      txphdlypd_in(0) => '1',
      txphdlyreset_in(0) => '0',
      txphdlytstclk_in(0) => '0',
      txphinit_in(0) => '0',
      txphinitdone_out(0) => NLW_inst_txphinitdone_out_UNCONNECTED(0),
      txphovrden_in(0) => '0',
      txpippmen_in(0) => '0',
      txpippmovrden_in(0) => '0',
      txpippmpd_in(0) => '0',
      txpippmsel_in(0) => '0',
      txpippmstepsize_in(4 downto 0) => B"00000",
      txpisopd_in(0) => '0',
      txpllclksel_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(0) => NLW_inst_txprgdivresetdone_out_UNCONNECTED(0),
      txprogdivreset_in(0) => '0',
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(2 downto 0) => B"000",
      txratedone_out(0) => NLW_inst_txratedone_out_UNCONNECTED(0),
      txratemode_in(0) => '0',
      txresetdone_out(0) => NLW_inst_txresetdone_out_UNCONNECTED(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txswing_in(0) => '0',
      txsyncallin_in(0) => '0',
      txsyncdone_out(0) => NLW_inst_txsyncdone_out_UNCONNECTED(0),
      txsyncin_in(0) => '0',
      txsyncmode_in(0) => '0',
      txsyncout_out(0) => NLW_inst_txsyncout_out_UNCONNECTED(0),
      txsysclksel_in(1 downto 0) => B"00",
      txuserrdy_in(0) => '1',
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0),
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
md0AksSCeI3fOZtF7nrw91OgSzGoACBon4GH9ENTzaI4jlg22H1uTtXayX2Kz+g4ZH2j52rtMH8H
Xc49HVcThMzO1cRXu+SkL59MRQ87klGca4XtjrTtunJoQ+jyOKRwRBeIMHUdntbk2T1kbXHf9KkB
bNYGEMqSrbiDt7IJUx8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
r6CzxR0T3O2wvZRQe25aX3/CWOx/3d/3vJvvS/XsrKr7v852GNQNqCBn+PKsunj0Ncep8DqHtVie
BE6tKIqZW+3txAUjrhSri5liuFWSnzAk+Drsb4RnvIy7BeOdAK6NhVhn8ZyplkJSHVwaGjN8gtPE
LeWEHPHf5qLnzqGKV7B6oIC7POGV6Vamos1p2z1xv2cEw4udvmtZ5EjzeyCMf+omtxEPxhPi6Z2h
ENlGOmuPMkWGMjP6HQCZ1Mi0uiST/zDo29UDIMmOGcsDMe97imU/z2ekKTPXXwjcV+9q+4zHRgJV
6JWWgjU9cztV5OMaEfpBgRBWae/ijWpPZaGuFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
glFrHilvyO7nq7/OYhnyb9uU9d8UNGJruNnkmJWuTpgvyCDmtx7iVKPBPe1Bj9jUDT/HM9AGxvu0
g7b4TuMdVkegkVPeHhw31IW0HoTL8wPnrLEpzDVK+B7xl953hPKPe0vn+0EQh2UKeL5K8VLxmsSv
gbpEeToeR90yzlSUzDE=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
D4uBhES8Mkd0GCwY2aQOmEzTqz6hO5B9Wa2oyfVBEODkWyt+AHkIXn4tuBN05FcP2FVmgtVbvZX5
K6iog51IoPw5tv+pM5x8+bQBX/aZpf0c4to3qiX6RZuITpuSUWq/7sqQDqtMqDWOFMMnUBpTX+qI
t61NvyIZcfqRWo4yvIUV2Zh1etqYKDlhqRnMoBZKMeHFpVsp19nU4sf5Km7sSlPQ08vYD8qtJqgJ
ZDYC2KWFTHsnT+5anHvc80FgHt4zBHpPrGprgpltQmVmMZxUD6NRC9EvvXf+pBhgfwPHHePWIKUn
elLld/HEVeFw76SlVV8i4LsS4KWWOM+KmMprEg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EW9gHDqS12MVhy+y/xQVscLd4qOim+cNTepYzlas7WzqDJogZthddOuGjpm3a3fS/cMbF/h0O1Hb
Wjow664GIga0y96lkbkcJ3W8x/IGAsvgyrYT6ScsFhyq7tSd1HjvRG81BhhGM1mmpxfzh0Uqbfso
q+uVKPUmPnbQ/Gdu9YRoxmYVJdmUTpXJ5waYOdib8WNMPLdDfIo/FGrYrx2zYQBtpU5DwwVUTMrB
ZasEyxOj++icI5k5lR3Tx+3gdCFTy4XYQfcj2COm4gnVZ8FN/X1/+0ywsVGAc/OKL+mjMYH3NNH3
zfDO/TpYft+HaVl+CfF/U6IgJJeJs4qI4gB4FA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Myfv5Skg7QCxlNBoFiSTLAeIRYS0J0ArRihYk7dGAHZWAFlxJLgqo51W9P9zTVBurMJjZLtonoDJ
19RfxQj5GqhqN1A20s8xOFfLq6+uDG/V39xQFY32O626Kh4MMlH07hNJL5u1NjJWg1yze0XdFEe9
oLwKQz5lSKGMIh+VPXDuCGhShS+KhHwGEdS0lmA/IHPFNlRG1LsK0zQmUiNkG4kQ5OEVkQgvknNC
B6++ZDIYlT9WbZPs5giRY0zAhUepLPaO+N9F3fIBKVGw4ejbZOt0kXKixF86DDfLmF2+dov+PrTX
1MXJaea3YoQdR2c2MSHAk/TTkzg9ayjvxKaXpg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ks9l+EPHXfDNnWd0exs1j0Q9iSNYaIExwQnpsi8TFJimjPtOkX050wFklsLBM83WyfuD+F2KLNnZ
Jg/aiIiGe9o424jOiEFdnAJuzrD0QL9WmhQ3W9iRJ7uPhha6NfR2WGTCCM4TpN8rTKLQDKxenVfv
6x83rnL5NQxvpp9cQh3zMma73qoEJjhTR9MD9cwA4VeKq2u/R0iTWBplX81vYFd9TW2qW5/Qyzzj
A0+pXzczcJKdggV8h8bYcO+PRC3t2XrufhnjvhjMLG2tPHSMW/soDH/v8KorXyWe5N/q12fo5auN
SXr3olNuB5kpiVS3mJAPV0z4UsFfu2A4hLH7MQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
e3AJKDEM9byJqwpkFZqMIMKMQPOR1VrLFkshor7HR0C+ol7Uv3XTGyvQrINdBEArX0eazF0cHWjC
9B4BhDnysAhT6SENcNHIYHUGQE7uiF7zgL7WhCxClwEnIAVj+PU9FmqlvbreEikHQfbeIDPyCLii
NAS97RDxWki/MfR33zvZX4eEolA/oTyRzr1MagBs7LN1UXyGPvnze8JzHxA3zHVedIIrBrZxkfoj
Loqe6tLYRlC45h1Yr3Wa2gh3LJGtOSji+m7E9Xua/pPh8A/CAD+TNBa5d/X7C3a4AWl2bYTi7HBY
Y8vaIjHiSosru5F2UOEQG9xekCbNRK1Apew1UIvntzCmDMMhlAgB78AUOE2YEWKd9GOl+aTZjMS3
GxAYzrtv/bDRkPOYbcG0SNT9xf+izRM3lX1E2vN3i3uU2Qrh73fjU1lk3PIe/A/H56UrNPDnGT9W
TvlJR47bLDtGyX2+dLvfTaZGRP8aepePOXXLIlvqwCJSMVhCB/hIbz7E

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
TfuXOFQtE7YhtTL4354NvKETmBCLSVnb+pbrT8gtzjU7pERE1Hu2ZVzHgVQXwt5RvwG1R/z2je+U
PzszCBhPNqUaXEhuJ0A/q0S/vvOOa6h6tW9MhiB3gnuqEFVWz5pbHZNfgrwh2gT8XyqLI8f1CoJM
xpcB2TbREV/kAAFMxIfH1Dg0KSO2dCeVV1na6N0AiMOQPvXZOB7QpXwNDbYfarWLtF0/l0hi4Fxu
Kgho2ggrUhajP0aKlrCQ9mLsqOyqJELeJldeD+vuUUqhYq4K4RrwtQF+B67lYc4AjznwQ92tUvYJ
ZspFoHJEScNvdFoHFTA2TQ2KToepsqXRiOCL1A==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tmfbBpNtCYJ7zsgNxUzw7Dvn+hNn2PPUBeRfXSci/q2/OcQeF/eAAML8YIN1V+AEoAqZTE2/xRQz
+6zwVOLyAOLynMIBQ7EG7xReDJ9kEEiBjnMGO6NWdAsa/VcreVHrLD1PFtA1+WoVe6yOvNGK+Nbh
HjPkXyycyP6RQ4Rx/PtTxw31LOFVezddSgRlaKHTprKTP4LbjPG//onRBg3fAl8zwU1wYYNLzYCX
jwY7xfMkQyhUSpV2Tx3seqy2IYVl8jjxynFxfyxulvrJiqmc6aaKKBdkoOVbJ5eO2sCXFJB1mKEU
WR2Ee2ozisABzk9IcGILewCW7ghdLP82CRZv4A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GfDCxx9db4ripD5mvQy16BVlwPYfeC7ZobZXaX1my6WUDiKwd69J5SreUXKYD9lvZfI7djLgHkYm
5G247T4NX7zoBwc88bUD+tNvGNmzWFfSVVZqu8hjgd31lZXjy9uYdXA/gsE+T+JqEfRYdV8YoGgm
sREyiJjWRPDbx6kc8um8vlAK/Rjwz0EGVkGUoi/+UvxcnjG1PqCl7GSMOQ3gFMEOaxIflShnF2/c
//ioADxl3WjUGyTstMK54XlP8G1Hk95sSe/7Y+SbaIyoG8t6gGDimDJNuGs4JjDUi1V7Gxfzxk9+
O2J++9clyLkMZ3rRyxSvR+Xyrmn3YxjVC68GXw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 43920)
`protect data_block
o3JSvM/eGn/zfkc5SSRspgpBL3fOkd2j+eF6En5xaZu0CEGhLBDeozf5kkMid5v8Ysz/+PRWVetY
WGGxC5dcgaob9cfa64zqEgxixBCd/2iDczmnXZePhzploUqChcFsx7rwheGPlmqp8zktPTEZq3DA
0IRn23yvmUCoxjYrEyOBv+uHQK00yOmDsgfSWOQ9qinNhO1cm8yq1EU7/haZlgvkkJZU39NMOcOn
6KYIE5HhCxB6KDizrmIBS/HCf14ta4iH1s1ip4v1NWX2m00dI/ol57JZJzPx5emyk7PkwWlygnpU
ze6WMORN1nfV+IwjyElzLfgmyJW9HlsS1bhtVrFKznKPRdKENVzRu7J5EjIBf9O2g+8dj34S0qGj
HC+dWK58VwdG5FmMKSh7ZYy03A0mCVx20fiPjheMsQ0ArXrkNpuApbmYvSwrkVknmP2UeuDmyc9m
PoYr5EwJLRodF3m+tol8bAKyaxVaBe1hcDJuGQ+k2leSs6xLIXr27WLgNOjxmNXudQEfzk59apm/
qcQzaAkLJBYL5BvG8jbSVuw1ee3WKIW+tohmu0v39woN0kSaBiBfg8qn04Edfl/b+LQcTMhwJYBT
9QKNHe4Jhja2qj8HOK489cn9SgBEINXOCuTXK4uzYRWXQfaEm2+rOnO3hjrYFAFdChMoylXWTT/2
bTnEpYKtP5Qw4D+WQvuNPH7k62LOEOhNhfATpuz7iWe5dCI5o+KzKnaHu5luaxQsoDGktOlc58ZO
VRSlhrTkSMgMulYgZc3Pt+dvN8TP7aUAb9SmczRURc//+R/dcV567L6YfZQ5CPGu8mNSUzkKgNXv
K0XxAonzhckAmFe3Zfx/mUr4bjtrDlkhaOkWtA/lzQVUprnoFgr1stdL35v3gJsISj0XEZt+A0Qp
NxjEmK+aRYRPGjrVkTsH9T2rGjOWutc3k7Eb8ThK3Km9508jmaGGF0JX4dYijagRwTyImOxjJ6ar
YCVNE1GmbGQGG5BVnDAFBcRU8rrjWN37vmjB5GBzAYDRueYOMAv3i1Vamu7we9VxNvkcxpv8aXQF
IikSdgm8qaXXN+aJpw1P0WOlWpYVJlBrTw6X5Sgs2/4P1KroOnzMKbXkFWmms56F9vtDV9HqpHjo
TbeUtNtLrAzcVdty5zOgEoNZZyrJZaItzn1jcpFWWSAJh9zq6SQMEnkLXS1+QQRp+dad+7Zwv+Pc
P+AhnfsCEmzB+e8VvpFH1TQxTPSC4dQBTioNWJ21zFHJFYp1t6i9fNx96MLiuDY/kx9qHxoPae8g
nnvsaTckyUJOjzi/oq1ztuizGp0Stag0dd6YclyrSLpcBst51bLgrBZesLBm0XUec2Ja6I1sHjut
OcCg6K7Ox/raMp8E+9LQARK2Umq9pEdmrf+o6oxicIX+EUaX4M7H+oPOflQnb/yJU1JcViAL2nHS
F9N3ymLwAJ921hrXKOpQo6pbiKA3pjqdH3yWDxa6hZQpDJZLv5O9enuoPbKoM/VIeLYL5oCEWFM3
KI47/6jGiFaCRIhaTofHLGybF+kYBtir1hH+24NpxXf0Ddj3uZ8H2AukSRbKL4rTU6fyze+F2XHx
JcILP7LaPADcD5O4lUakQtelF71sR3RBksbOj+xReOeVxf4Cu1IR6if3/HckizqpoS6bJRjVbjA5
uKpeTypqNM13d1BAmTro9lvBBCrcJ7ZS2lG4zUq5xi4jPYcSIoDTboPFmxhd601Vp2c17AmMyKXC
DAEvF2aP1PFJAKeRaCdCNg41Qp7GQSCO9bD8KUskGtfVVPwwJqjTGNUzdwgTCVXi9UoRzLjQrSy8
cYp6pF8cEWbvqdUNdKTgWNk1KkMBU4BYbzm6MD+y2qeQDb0lF2FX2uuaxeDpxkmHmSjqoBy++KJh
c/hBEemNdJ+4WXsNj3I1llpTLoPQF/1bNPVtCGWWkF1N2Xi1ZzD3yrhaY4UmN653oGWB07WmMb0r
/5ebGFUzU9I2rfZs/pR167BVYxZ470d/Sp03/7Fipi14VaQ8FXHrKX/TMZUcVhhEiCCVL4XdMK1N
s28sQ4y/fJ+v70sXV7IJenT3jw9wrzW+g4rmoy8Zh6h1fYcqh7J1jPrwSrw9LfVXQSEQUZzr0pgD
YaSS89sH1neSqm1K72fChaY+Un0nZ6jBRq1kcRHny7Wa+WmAvpY5oBQ/dB7OwbJqIIH0QzXifq4E
v6wbRqnLymqKJz6zy0gkvZvN9gs3ROFVoOdonMMrFmUSRqjqg6M59IAo4s4ydnzTngrD+IshBPa+
0TUKT8W35/8wxH3142QIbdlj6YgqqXgNXqZlo3le/prmjlZY8Y8KhOXlH2HbAqIUEPjq1LYCXauW
dvpRFj7o1mViJsURoCXOhYZHbXDnHqZTpQr/eQJoEQd4sMiN581IAfD/jVQWQecSjATbkxFQppZ+
s6DMpjG1XUSdyuT+MGQsJvcE58GfbkkPhQzeEIMuOHzlrASTGO/5ziZEsldhbCp48id9/IWZwEnQ
/sqaWyO1EpK9jpIQ/PRScgedrfVhhNzlf33vJD5q+efe0Y0wXhbEDVfy9fO0QRmrmNFtA5plKs9n
uqnNjGo2HtuGBPlQ+PoKLNtvnYwWKV6b7iAIqhCv0pzaT1JWvJJmJjI510GnUC2j5fenoRFNiWvq
3Us+khfghKZAj6iv2xjfF93aBwpa7EUVE2JjQeriYmE3xNNoAcnJ4OMQ8wfdVUMIvRYRZvANAOE+
geBi8LVnttVN6bzzpuU8vGaEt+ypEd+PyGhFxcjAzswi54OxgLdri0nXDBSTErrEFmNMvi27F5WC
zbqgxu8S1UTpN5ZjB8XYkz5KpP5m9n1ladr1c+b+BQOkM/5NfVVKWNnwIvQ0uF9tZqRfm6ZPruOG
YTCRWEBsQbN3KWrLk8mrpp8CTYGWPET1HDgKp1LGqTgNC+twztk5jADJiagsQ9EyLL44rc/WTLDo
4FfP3rYiIqDSI0Q8SDovcV8K8s5LXKQzAbYNTs6X8X6k2xuaCwTxQCL6BRpTAfzG4988+/m/jbPI
SKBY4W1ZLbl177IDwneuXTITQ9+qepmh01QATKwx9evHV2RuMdshKZBNuxy7SCcArHjjvQL6kbX4
mg8YgsiHCJDr7aZHct/JX+PI+mp5dTSc9C4GEsuEGraI+Z9iSipMfQPBbMBaskQf0BeccbZ2CaW9
FjPeA+AYRaZMbPUN0b68EWHwPGuQt63wfwXSWcln6K1TXPg87h6vbwfI59Ai7Hi+k6zEAYxUFNj7
fbtDS8nsCPlC9JjxhaOu7oo+sgZMBsiayaoY3JBiOQ2P/t9B8l+asG3uTPpijAdfKq4Uypl3Gp/0
Ao8rbaEmX8TKQEjyfCScmzd35GNxDuRke1YbIpwyT8b890Wz8Rp54xdE/Gt/B/2gDDQKBnlft91s
ppXzL1EnApiuI+GGgG6gXHFDGiIbN7mAySXv3i3oaKdqGYJ7Vl/CHb+l2+NrapwP46MAPl3cKW4o
/mfSEII9+cKXyYZqza7l32JcFYP4GmLL9l5vekWufT6lKeQ/Q7AVVW/s3R00HBrkCv0APCDqntcM
KeX/C/9gGxofbtb5UVeUPVq6X9gta9BqRscIU/ACJICCZlB2bjfqbl7SZ1r0uThwY+OL+CFlvFA+
fmj4OcBa1qk/yuRZ6d7g408i9grztKw4t1lkjj8zFCSCsyiithW1qu9DMOPdf1NqSAHRuH0M1Crs
F+MlzpEbFmzSPJO2wOgU5f/fLcPkhSDHgJ3U1A4NZ9soOU62cOnGSy0vL4qxjZBwJ5aRPq5PFPIE
UFraECr0gXMvxmbaqG7vmO/jDZG3WRqI2Mv1VmUaLiNFU3ApG1BCs0eB9wxStxK4HDjykT/gaFS0
UnSiW32KHJza1QsZIX2cV7qA9Qfo8RekUc17ZHFQi5LyyUo2jxi+5/mO3py1UsYXrx1yW8ZTKlb3
qJ6AJKfDmqS1XW315HLqc/LI0wdK5L0/Jg4a7Hk+E4pgjnDhY7dGnSQKi5wluQpjYMSwx2lavbz2
VP7u9QDSM9mnlh8D5Vt7zNcZcqu4V3R6Xp1kVNpaxqAnOd1fYKhC2Ke0KimMQbaqvZEbIyyQQRpP
OjqWSr0E/935+IQDSFJ962Whu9gLvmtiY1yeqFKyvHPA9o6WJIb6qd/xjZhrBdHdhQH0Zy9IXxHj
Rf9BigwIxdc59UfA4t2OZHRQfgyrCsjkyYl/tFzxmgCH4tgJqqHwUACAk7oEtqobiJpvVYk4QOup
AvoAHM/2mo0nokfp5/CeXI+JmSIDWIIA8rsb6G3xYwxmjHksuLugSgHAQVNUyIoOzd19Ji6IXlnK
RhX+FXFoN7dy4opJi5u3Q5zO9v3FeFkt00H4lzoHVWzO0BnYVhiwZ+niuqfz3ij9LwrzKIMOIgVx
lvHD/uwPKgMitGsCEu+spEpnE/bYT32fCt2zC6eRRdhw1YFYhL+0WdwC+zPEQV3Z8Mh08wPUCyfz
tqCU0Fy1t/w+sYdtjzz7Aqm8EefCC0kfI9a4EsyFRE1+AciJx0fN5c5L/CvdqEKEQqcB2n1Db/4o
hrE331tHuGmLN62Ct+42rjfxE74fleh6RKzrgMBmFrnb4MDz6M37UnVd+gv3fQGpcVtxJQOP46yn
kzJFhWntS5u+UQtz2jV31tti6wEAvq5uzI6604AxZ9hLAFbRBe1UJl2wLWwd4ZMEiTeuMQrjeyT3
OcJ5JXQBT44/34/zHvEvruEIqxdXhkejcb7OdOJmrINwA1eGLmp2z2umnf+UrJ8SDc++KyVMl5Jw
Jby4WpoTmPO+gRJwIMardXa8juaCMDCz4AWVbo2Op066cUb6Rlp5iqdB6j8O1YFoNCyKWj3iDuFs
HDBAbcFKSNaU1hBealDq5eeiTRfHMHRkCiRO3mIXQuI6pzebApP0Ucv7whzgCvJD0owyh0xgtVxt
gFY/QR6zLCrkY2zJ5Ubob41RDBGLEwBeMbpXWrcx7S/bD1BMX/dSkPmG63pzDq1plXxVEiO5Gllx
eVC1CUlgHEIXHPZGgt9PimOYFbKM4nB0kVfZ0dXb/jkt3HRR5e1V54238qtf5qdA4qr8Xu1arrTf
KuJFh6C7TlvPDHPCjhlQfwB09Aka4O3LC7W6QBrxd1S38PUQ2pDCOlTg9anNTtH+IjLQmIYHBVBd
+A8sOz3aioTBwk9Tsk/a2mdRQBG/DcPltRoIE0M7McX5nCN40tg6doLULfpW18Sr+YoiEU82gZh/
sR+M/nbl70VLsIH2VYs10wKbXXeEnt4yrl1AMRqeHwNRNZJKUo9NBQjetzYICmp8CvYhp5Odz84C
mbMc57ER19C5LWWlHPIbfoBEhRphnK2CvJUaKOf5R2b/rl9RKhL2S7of94a8UFbfF5+5+fNJkepE
rX6HXg0ajN6X7FCjdkGVgUsojWoEorLY0UXnKZ/vB8lTK7fCF/ARKwz7OMtJspOvkXflLxpLowAh
bqgMGxHAnHjzPv9Rv19gVzjYfdKA/2ttqTP5cc/yr4ZwQ64QvKBqPDJ/x8zhMiuTeB8a0qoMNEsb
V40MSCg80pM258dQO7E8/JrmNRnD7ufbXV75NyQxpf7d1ujTJoXyxrIQPO6GV2L+ULpVLaYD6riR
JjKU/fCN5N7nteJEADlQOolkjmAaJP533RX4AXpDGp66wY/O6t8OfhYvwBfFdCukaBd1IYar5Rtw
f7uh54SiIHraI8vXEG5VkytdkKGuKMXMsnVDKHJcZ7WrHI1DvH067mtk7sbiqLGcWKTzHtPTG3pj
YzyYT3qbthzBq0Bcj0+ywyfPb08A9VIouR3WfgbBBfdVadHiXwq6Gx3KwowhBPxOQOntmFIcHyKt
LH/q8DPl+2or2M+2WtAfipQjLaisU6D/J5jxM1HPCLFlGU4oAs3Bds1IbCkypX4AOEVXluUMBC+t
x6/2bM033Q7YIR/+yWzwbxbcaBxRp3SoFSGnbQLPUGyA4bZQMvdYzcYml3iYCuAm/U3SUZPe08N5
6WD5QQgk8ofJkbDt446BSh3iYryv1Wh592ZKZwMs3eHCI1VtrwIVuS06rniuFEs1v8VfmSCONtzu
BgzKItGm+8+pG94Zr7TCeenUGlOlSR1c9qM5KQE60oYYxQxZ2pM9EKz+TnQBe2M1Anb8e8eSSxlC
WNnUgOgwo/QYga6WPCR9mMsmq75Q+G0VqrVzlvx2HCF3RFZkdJR9hSLJn6pHlt4tnLyqgEh2z/iE
ZJTvv/V3lNzB4OsY2NztuVZ9ZT3Vt0iMGlpTkGZ4kz4pctlPtUmxt+mV6kcEFUHcJ//rZRMiD+uT
AQdYOMvpc0JNjrQzJvO+EysSECLVlOuPT+RIF26EaafL5UHrdBruAYaZ5EpaJwvNbzX5Esx8e4cw
dEctfYvqHn7t/251LAdmisTOKsR3qpMLHOTJ/mQuByfwvyyd55+F3IPO8mL1v2cz2Tvv96tAnh+b
9ZZvf7Q2W3yea4bulNqNyGeMQoFzvOp5SP9IvftvnoX1N/4u0gxfss4FxirYQHVUHhP8+XG1FvF7
FZUqpSnbaqjfpu7jGjtsxTA8N9wnv3P1oPD2VcyT2s3T+0q1w1nKvAwf2hMV6v4z8/X32KICTCZ6
fLGeiJ5xRfFTB0V5GW6JgH7pD7gahIDswEmlSXdULcdJ6K61lOvCaGncFnw+0EO75hxQcmRv95ZB
+z4RHty373PGrX9/tt6N5WbD7+CzCbUSUX9oE8ICcQ8rBI/aShWN2SL4jGiXtS4tW/RljNtwSzdG
rlfgkjHe4j+RUobR2AnVeCxECvFs9qjJ6XZMpW0+mtdKQ4Q82wI6Uz8gukPor4181YgpnGXCyp4P
r9LiZHmE0OLnPslUhmmFF0wmztk4ADRhZwd5so9y0jm42hQH4k9fWea6xKBSRVzq332xYHXxceWi
6nFcMKiTC7Xqo46WkfPnbra8acOFnFZFaH+Q9qGUZFaIRzgkwjapkIZcpBTB9jdlTuHQ28eZwoft
oVUP2x6byYMT/d4Pe4hYpcKlMpki/leShK76gClzg5LnYmzu/ZHFIGi9vtcyzIBPHOPt87nwVUtr
TZZ/4PwRtXbXCO0KCJUnk/2d3eOgeaxj5boYS6qhjBlFGmnz4UKEwlVjcyX7imJzK/9w8DIXZkQ/
3LJp/+PIxlpf+Gds3ucNKxUx7TdHb6nLxA9oKcIfN0L2t83RqZHPVDGMTO7UuNxo0zi9EG3h7VEO
yMMr0NNl4Y27pKjO4l9AmZdrg3ybLTOUtBmt5TaPWJLD3Vm0YkqYfNC2Cpcl1lGx11A/N4hUnvQ8
RtBPMhYwcpW8zjcmV1BAFS0iehV2qJdsaX8/2t2lB9d6nL9OmTsed6FhJUq8uOr26HH7Wtv+6lXB
qwO5bNcvQXleHO7+3Yy7mT6/9me8kYWs5UalHazxftu0+trT7wzcmzJokk2WeKnuJY8HcjwkQOjp
yZXsZAPB4h1CEaQVg7T33u8eEz22LlfAatOfc3b8crPC11ffssXbbCdB0xgRAuKFUiEz/TIuBGOk
NBDBQm2N+2MPcjodiErbhA8IjdGsnEecIpyXMuEUxdIVhkunoMSVYWSP+RESdzOKXg4vIOXpr7VC
+lPGDKLe9Lmy1fv+GOxjzlx43Ab/xfRHhjEtfF8v+by1x89U5KWyavyf5Zq1kIfv8vJ7zEgDUyK9
TYOPwnW9duke07V4gL2IfS0sIsGixUQ6XlhROFrRAi6AAO06yuECRwqNvpkLPd2Yq2EXbNOY/FDj
OulN6W8RBp8Hzg7mYHDLkdxn2JDXyOgFYalWEr4ngxJFXkqMS7u+LC+5pBQ62LcqnZkak9eYVt79
87Jhqt6gPG1qrhoEQFNzRuD/eDbSrg64LrFe/dX7ZreJzpVDOYhyc0ujeoPEtrXTYWR936W/Usua
3oOhhBZASDaw/g2VUugRUh/xk7hbio5gAraV/I5MHfDmT9DIoLYu6y6mDnsxb+WhV/UTlHZYWyW+
q1weRaLTuFAAQ79Ox9MBzv646Ln0jmPnj8TIOINBU6bzSOnLNYbfpo0e5Bh0gElK4doseXrK4V/Y
aXBNbzpAJY/BTb4NhqPKpg42RUgNjCMJIlorc/3E5t+KSk9mJ07vgcr046j/HNYicah/pjMNzvBp
86LMVwzs5JRVo3GUoYpQoQx6Jva7z8xho5lKYWjuiV+IvzffGOlr/PfWflHPDaQHtyYAxtXEG3C9
s5sl7unLnoSLgeyBxrXQyPELBfhhlZa56SeMyeDb7DWuEWUNlGj8jGdp+LX6rvV3CSB0BfFSD27J
eULuwN4rwOmMnsWb9ojzxRwJTo3mT82r9Q/MW1r85+rm2x7wJGIGfyVOByrmd8NyMCaUtwY3F0lm
O2VZwbIyQ2z0vWqYqXptZ7n6/Lh51NeZgcEGrNxvyu4DwZxMX+RCD4TqnGk6aiUjKnulbZ0yA1GL
kgJrPrrnhyBkmXnymn/i02AgH76K04NviWp6VlWTLFfZFfTERRz7jYr5lr1J9rmD18hE3Lg944j1
U4tqHJvtgzP7wReGJyJvcYa5bZJK8PKW0+ZzLlPVFTTpRCQUlVHymjNmSWSOo7cKo0YrKem8qSug
TJw8Q51vHaANa/ca/l+xnS/JqmZtNNm/a2N7MEBVWUEXbWNCKxk+3v3pkjKjzTqCMT76N9g3W81G
40Z6XiTQE6xt9p8d4+9YeRfkCLyVCfcUb6T6xC8YSCIcIg/3iDHJ+E9ALQj3g/8cPCEGgTJQYFIQ
mskJc0TWFZa+ygnC7UNbjG3JFZSACss2ccu8593BGfjyUIQvfrkTJq3gnsnPIYwqTi8Ve+c7/WZD
MPzTV14mPUFzc+dM0/+kC3nuEMDkPzUH6iAgvBYpnppHcFiLzIfHHdKN3qv6nGhjsPKXCEInaFry
5+lpuq68hd6XnWT0VS2MYh/Zp4zITsFm1Vi1gewePGFsMrj3YOsRdWt6JKvfJdI0SqHgEfpYtAm2
lEBxLfE0XlZCyxJ5jSsAaPL5xb+byD+oQw+tWi6Sl3EJ+t34wTP44kHTCIq0wJeO7zY/kIgEpd5x
23H1gaIf4KvH4MIloGkFVrjqHare/oBXbRSXUHlQVlxxQ1N5ov1XOB9vl6wQeLI3DHV3Hj1duEWB
9u8jLKcnYwvGqxxStSOO/mzh69d4fS752mUoQIDiUVR2xIwwzfEcCtEPmbJZcYPRVYWWmNkIUEuO
O9Q8JVs3XzY3y8fAOU5xBGOHK2pyT+EgF5yh6kM5u9xr0HAZYEmWofIk1Ke6FJoAymej2waAFyfv
EtdzjJSzzHsHJ67/XiaUlb1JRMLRsVatJ9urcs1qi6EYwoWUxPEwtLUzRp0RmI4OKih6p3Coj0lm
zGnM1BeQo24j0SIZP7U15WykHxdqQ95LBtCq/tUsydRG9HiVJ4EsMtFleFanVzXPLYqJbDOS2kRM
NaW0PQy8Kj8WOn9CNxAnqxdmA7GUBe4YncmmoR5cgMIKscuGYq5dxP+Yl+s266em0GeXeR5AiIia
VNEHo8oY9pBXiCQeJgONpHcbet2EBsC9P1PV4hmyI2+p8DSp0P2RiI/BFAefEY7/ckrqxZKEfJED
+9nbj5NPIdK26iSBPuqU0OQLkTwO0/2U+QF6E2ttnuK4wWvzhkGp9bPLeCPwZxI106Y5P0cA+Hvn
UI07Wur6HqB7d6FJx89f+g8k4ucZwU+B2e7sw65KBRzuKnv97T6GVIstZMoNPhUe7RgT0PwKi2Ur
+wsGFWPJtj7DNmTLjiRTxC4sOV1R7Q49zVzHxxLDwW5KnT97B+mfE6E6tnKz7DmdWS1aKr5xaA5E
b3xehZUYM/zqAn2ZbS3uo6yQ9NXr17C0wguX0wxC4RlxCRsWg+FEWWC0ijgDH2VlceygUFurb5j0
pcBOeex5KULG5XuJwFQ+DonfghtDd5na8Xwd/XL14ECKUfYLle0XsCkbOx/qZ9/YShUnj1uWPqdp
17qQy9gcXG0XxkP4W4Sn0yF//BKn4/xjigDardcmcXnyYpe928dN4ptfuK1mqihMd9O6E1TxNHvC
nsIjkjMQAG4kYX5M2xdXgsctxnRRQegyOBKmjw3uWTE+IfehBDHD6Hx3xWf9aFCw2gM4faz7vZbm
+NxpIfjqDXXwa0Yg/BCXsfRCFdoMZdqlauaJOpdJZTBZa22ID6ghBpRNDDZKLJI/NM5a33WfBYOj
Ug/z9vffoBIruRaIEJui+6UelkV/HR3bJQLrn6/LD9TUDZqV1jtTJXLwR994sFaXQDTahoAbSARu
a+qioAMqUC0eYV6TMAdq/R67yzoHDsnwFXbmKJUKAGB/pYbrYZo1iye4h3Vo/PVfq9jyCHfEOkDl
IwTAEHkq9KqlRgp3vt/prdzMi+aHeQPJDWmqDvssaqrjg2xjON8ms7iyNrEv6Rw0mC344Pv9rEHf
rY5JrdN4veBXC4qA4moI2xRI2zOQ6tz/528h5iy3q75gCcfgmGPNuPm3BgL8wj1PDL6vf6jWTdNK
aB5+ltiLnnRLxoEYkBGsRJd7lq6PvVMzpRcCpK5jMFO8lYdS2dye6bkC4tNWCY32nkSxpXWugFck
asmHAlatn5Jh0qIbsmwH/Gy+2zBAh0LQkw+U/jcn1u7Q5MoUqZbHdo6oQ3cDGzzSjHimTc+Nwkvu
AOFW+vSdB9OZBrqJs+ietNRFvUpS6Z/PAPpf2CX3Wk3gUb8TifzMmVSc7huZ+8XPcFj4kilIcUbo
hdK+tH9u9WUKlgzcyEHewdRPfSs0a98SLqFKhvOY23t866T6UiGeCYdh2VLDKMQyknWnrVqnrTrQ
Iitc/Ccol+hdTJnvwiEOOQB5bZi5Isx8G1KIm9t4l2g+0LLn96nyW/f4JsAyDuFnwa6P6z4kNhc2
RyJr3u62KmBjDiYAy3MBY6lOk4RlKa+yywpOmoHbcMy9d76/GmO+Vp4y4rb5v4NJVtt6SEc3rCJb
toqYIPXvlQfvecL30aDwps2VsM3yaMp363R0hBnxsHM2I2tGpOH3wgXqXakryVzIpVWOeT0KZxD0
GLRciXRw1V3aqbO/wV7MxhwzpMrOJJga0daGaAvbveIu6npUQVexsr7GBkd+0qbK3LnS4/qPTKdj
Dw4vUqzIvWMqzfnWH6Rgd/RLQd1tGHgHmN8O1UIj4Nm4TE5AmUpzV46be0Xi7lvVgo/5E0aFy7Rv
QGUOxO9ssfKvI0UtwZUMqP9CFAdgL/KLAYgigUnw5ZOz86GI6MN5HMgjPi6BAbyiK3xqeWK9d355
o164isCBuopR3L6R55XwAmDQF0BhknMPpwtsMqZwS/YYJ5PG/CSwrGTHV8xiFbC1QkwHlULRGqH2
fk8ShgAv0ydPFP9FMJF3knYRKeqGzAQM2JWuJoTT7zBJ+l4MtcGezKhyBR9fak4XtVkI8OG7DdSb
BvcYVm+yhzG3Sulkhp6IWwF4BmtS3pwqC2Hi+ysigZ7DuBNwJXB5BvxbhqpUhq2wmrP2Hsv1yQBv
mpOD+CP4J4+oo63tVzcEkIYJOr5gvKJ3+7yVXdiGbkf9znfrZugD8NtYsS+3CNcT2RavMP1lyRCU
cgZhiQWc7IQL6u7t2VNUCu/w9SKY6ZetNBz9MImqfy137mXcZlc+5O3RXQlvyt+D0BBxOCDdmBRd
/J5wF9CXSGVmuCCNxLOQuIAGti9Pj+h6rP70QGx8AqKaoH7whYEH4E/Fn2BROffmyqp5c9ihHrTk
4HrQxE1xKwR2FKiXHBM/6k15yS1NSO0HJ4LRv5fK/WgYiMNVY4bX3e5HmI2B7Oc9oF0ozMc7lWAf
jrd/DRv/S/st5uIMjoxuKBlgGe+TNjK8irO/uounwIrofp0wYVyKKGU1+4T7brkizc0cbeNy12xr
sSGo8w6pOmjpzdCOFhuyr4oftugQ1zW8tQDAL8vey/XXthkeSaYkZXZutYDNkhH0QU4AL+EuSa77
YKND0avOR+7N6r53YDarQj6+7OmVvfBBs++//fG9Nst3w02XhIXXzpCXN+NV4mv39V4/h0U4wpWP
64o86aTwYdk1kVA8aFs3ZCyhik1tT1Gs2e0/Sbwd6S6ZH1juqJOKk3iHHH/vaIJePmruRMM4f0I+
D24v15CDh/0W3r7YLQkeM2nqHx2KKJAj+XCpIkGbyLZtoPTjasqqXQp05J5CHg4XpQwkI4hd1W51
bUEQ40hcxUtg+WvHyMJYAyWMniaVxDyTnMTbvpShUpG9YpXMmGNohLtSGnbPGORmVOn/XjMrGDQ4
rqUCapWFpGmwd69vD0I9Fu6essUVEv4MxP59oC2k0qcPLj/8OnOR9cf/M+NH6bzmbOKd+ADrDjOX
GMoHmtnt8R8uauC+YgLHZSUX8yj0dP2cOCWMw6NW26xJGajVUyx9dOhxmh2MXzi8RM9furbjFB96
EA9csmUidoyKGloEfxW1MC2Req07QO3qBdza/LPlnHvgb9r2zcb3SsLw93Wgl3hkrXhuPSkaJtTO
jmFRMZ49s1d05kqfeB+jIGDQNn+ojvdwVFfCG8UY04PfZlX/fi8DZlBeJnrj06B1Chwvjscrh2W9
xse8bjoJ0ZNG+t2yKenFbkhYM2uJjGYozwDHNF86YzQtzVQer3NxTPsruZjWMBVC35V5Z3wwRPGG
Y93mq4RKR3+78xLQTnYNP/4c+Yu4h5GyyBhRGEByYtgcSevtYNT3mqWN0eV9rwXNNx3ei/V3AMFK
zcjkc1uKhiCSgSVm0cH2hjqimNLi5MEh0fdwUtpV9JRh77FuwYRitjWTQzQFbHNEhhbpry7NRlvh
iBhGeQwX+//zk19XKn/v7dKC5/sbm6HAnRbA50H1oz4vOLpmNRAmvzT+75Z8YB6WKCO1NySZh5Xa
lx5KV5bqVTyvAgz/1FmNGDSB3f1wIRlLaUfqexrR70DZq4A7up2R9aDhuP3RFLAGZ4I1oPIK84ER
+BHvXgxRKhkraLrNAuPzEimAX9pOMrINoSidK72jh+ndXZ25aqhQWXbyNXE8iu0Mwm4t2jUsdD1L
jB+UW+iRE3OTwN71YYSLlaS/u3ZXT1sj1dKPOEbMxs1CoQUUzkQuhcT58cVHM0tgRQ/Q+HWAJLyF
AvQCb5xEo8bncy6QPA+/7Ed+xA+y7DPKd6mVUS2VYMJV/BSDkilLID6KM856CGEklZlMzpDGnxDf
HyGNGIUb7zAbrP9InUmL3Jbx3F6MBr1y/w8ZNoWNDIDW0Ek7sHPnvtw2IPfWM4QLo8Oze/Ij6Bzc
2AlwW6u1oTRnoPRNxEwQ20XqbsUDmPdKQ40gDzgvE1VGnsaL210Az5QSgOpjwhp1vsJWIoiTm9x1
rb7OBAdQDQvgzHfOu8vNzBLO5I0+eCDtMgCw7w9HE314klA2BTzQfQOdRAsEHI4RcQ44zZGQybWc
Sq50NltmnQ+kwNMBBMIMKG+eHDcGhLxC+m3XvhW5Xbz48MjA39D5TLIeXlniXqDAxtX2G6oD+n+Y
vixy6XDD2DP966YTEAr+g1Hk+sT3Ct8ZXGyUGh+hKIOe1vyVP2icrf0pIt/xfrFm+W13sm5hp2bE
LufOvmvooO6g6j5bi5rHzc0TC7OEJAxFFGjBpFsWEcA/EFGfouabDHInS4F1Xne6/IDqkh54Araz
gaXYvrta+neB7+e7hfUb6rgEJLIwD+WLg58AaxEK/Axt9/B8Cp7lwSoT2wx11nKzzhKdaNa1oqBc
2JrdvN550v3Lksa5sVWi398AtLVBw1X2GMVxFtiuFFx1P/WGWySmmHB1CAqExoGjxNs5MCEUay3d
2hdT8og+IFX0kuTFPp6AvrZnl/divqp0fzHq3Unur8pcQoF6WT8/ULTQDdKN3DE82lxt180GnfNl
bq0DlwQcJ1bVdMxwhsXc8Jm+j9pSgFX40kKq3biIQ4GSoSGg/mwRbnRL4NAaaExnEUHXPEScR4Ck
fq9mJxeQENxMZIWAt+UFvIo2vH7tG6tt9st54fiA5Xf4HHQFtS/usw9D0z6CP9AN50lD1wcLHrwL
Bh4RBI37P5FtYExsFrEW5XrMi8BciZz/pPo8Yl3PIk17pMjhqueVtnM4jNnFmt2+wDVU2vYM6elf
mbvJcMuHolFoN3ctV6AoeYHc98+PiPWQDr7gpsUYEEd3FYr6fTPeaJf65kmf7B3frMJ92n5KPKGB
BiE4JkfkNpAX+K0M0onTeAqFxakWktM5QZrR9xtmf9Y3FwMZcmE6P03rsJyHgGc1ZEr9i+BVHRKL
LrjHg4ziqnlfhnS4NIvTzHoB/RC/SAesLNX1EQ5wqjeWk+DHJbfOMmpgUeUza6IIbjzjA2xEL0QM
Dyb5+xBhJAqCL05osdOCWTOo1PRivcqFOULoL+iZ5xGTx1Pwz43he/lXQKGsbgAbXVFqJsb11znW
oEWjirR/w2X8VsD4xYqOtFpKjb0iQe2NNoIEEz42wx4lu+6t63twFQwuSTwPNRK+XTtk2NPunWE8
A9xfS0loQIpiTa4MdTldsbWyumSzA2RT5eE+N2CDPpuJHmLqmPEtjD8/fyogDjPaukCvoSE6vTbR
+83j6IPA3mKq8EA2CigQLdTKU5OnNMF9hcEEUoBIjfuiSx6/5UFOcFH7GTMdS1Mt/kg9AN0+9MuB
B8ZtpSbGo+dy1IZZB4p5beeSjeAkRrf1HoVr8wrHgrwqmjx8o8v35RL07PpES7T3nGOcek6Sdbav
hkMcu17WjWBmTPZC5JMrMAt41lD3Tu/+lKuwPBCBdD7B6gaGD8ajIU+Nj7szByhHLSpeq6TCkO7/
Xo+pShDijE1x3MO28bcl/d5Lv+XMVkuwIyC+lq2nhIRsWSQgIFtDdbB0fIJ6t7++oesnlxeyh22+
KomvwOJoBCN1G80ntsTkInvGJ19zL1d9TXtLlY74B2/h+X3gJPhsAr5DhHewCCMjlV3ScQ3Znn/5
7NKgJBYneoMXvhNiUdB+qAg+jzQntUSrbmuKB+PQcHEMF1LS9TEvDAZdc0sREzGv3oGeZ5VZzUZs
8I1zUr9qB4/yoW2EXKSBRW5irJKWe5Wdl8LY9YCWjjamUk0ZVdgOhPoZaQnONGvD8Jpzo9Bf+ULe
0xjrv/LIlscfXgLyvro3ZjavJc8qqExZKJb1oPZved7Czxy0136o/efTxlboXby6HD78A2PEQkK5
lxP1BWEIC0M/uodCbfNsoSyIbNmqJ0r2Q6R57oUJqH8pSTIHxY99KT6vby7P/fuqUrHYTyOJixzk
Q9NYupht9MY2/w4aq/y72BJ/ngGe/SO8coy7aaIJ2cUJ6+WpemqNzEOBlg+vjtl2HC8r53dgfntU
JrmxU+EsVsTATSaQbod4e29AO+ieRSdZN/AytPzjgT7G3/Wn0Xp2oE9zoArtusWr1XWZuIO8D1Go
Mpj0aZDZYZjQiiO3mA6EWsCjSe7XTv1F2MKHDYF+N//cB3lM+CMJQGSfmR/c85M93qyjWwgki+zw
gb11cFvtgkst7Cok5/C7gYX9Rm427caOaWaOiY8iFx65b1leqL7hx+UFUT0VB672GM10C3iiuCW3
c09CCRzjf/wbZ+Q2ROk25vds9OtmZyJr3SlFeMbE+U/AJG19B5OOYayLubNyHKxV2IHDYZ1NLw+D
zCQZxQD2Xh1xnBV3DSSCvtzJwl2R9rnNisltiH1dzjFEucFuwwIcOs2DnmR6ZSbmkzykQDJZ4Oi/
lu4qUBlq8Q0mfvJrIU18zb3ZYMIaaVm3wiX+nl+TX7/1f4Q3ro3kfNHipOx37yzqQCK3Thd/QpNH
RnUMwMB7u5HQEZz2hX2x7aBLXISdghopYOYG0a1cmkUc5LPvmh8aqNAzSjYaoaYKkFDNaRMGFR2h
rUwmq7dhILHu2Lzgc/vY+mAwXFL6iTmcj/1Qz9f+TJDAoUEl/z5VCVa79iMbRcJ3FX+s3kxBp/8y
sETFxDe8kP8K4zZ0sjMuHmyU9BwZ+wYV/n+2ZAS6rcg0OKN6kuo0QjRuW5333T8IF4wkfa+2QX0C
R5xTSrFvbv8GQe/Tk7ML3MzBZIaFxY8dgkAD45JHehq0XfyaxfrVJmafTcpW5A0o9yNV0M7YeqoG
xe8cMAE4dgPZVfLE8rmKvx0qPz3xJ5UptoQ7+nEXLKj4scgDFX4kR0d6r1qeaYcdEFuG50L8hYAI
v+Kn0aTdSHVxpCNijvKEwPNP3iawj8XWL47Z1DdV7hoykoBJ32jOdV0K4jKjif5EIVzNZeQUqN7+
AjvnVaNhsqaGxJ5IuX0CSYHt79V+OL0K9E7Piu2GZb0VO9fBsfBhJ/yoS03UZhdikOKjCCB7H4Mj
ip11AY61kA5SZGHAlbPP4OQ4cLayTD3DwB1aCMoVKFzvgxRYNBxEDZDF1f/Ugoo4TekoCpa9quT6
ZnTJ98NwaqFmTWte4vWCk/RO2ToVDBGQB3TPl7t536qXg54kGJtwgoF+2NusQUutyZ0arNPk0ct7
N7MK36ZwfxiwBA8RnFMzApaTBJX1hRYlQ16dxoWjRRulVcfL2EPBCxSHEnzV6W7mb1I3llPzXIjy
7d19/6Rd4sxPOp9PToritQaHRTxHnRcPMcCNgUvPs6y/rAmrceeVcouSe9ZOAy/7YDz6e10TGDXM
6Cq2sR31pa2iR+Py8G8H7Q9E7yNUGYI6oR4ko9FXr45Mh4hX6mL6IW2Wo7GyR8qQb0m8ye9oZ/8Y
RuGFb/24Mijis1MeBHUy5+9z5ybLOqitKQh2XueCtDn0vUuaRyTxzEcHurGF6TDQfN9vDihYjB0y
RwyPBYXOf44S2r4HJLuZN4Bbfb37bBfX++sFJV+x3SVuVuyJlZY1lxqq8vwA0vrL+Mmz3qMMRutC
U2v51Zd21Dpdm8d42gabtZcZvmloG31SReXE1SbYX4VczkoA5bmcIHbKIAJpfUc1QyNCSFroq+Md
IpdBX1hheENFjP9k3zci1O3VSksVTKDZdANYj98glGDn0kEpxKmjhWm3SbtQdq04JQ4XJMRJlOYj
RHW+fXExOMeRVN0EY+J2HovmcbRdaZhKtuKINJmt/Ag1xeWW+tXgzs8VxpKDfjdFmL622GOkvgp7
qI6q2d84aPYsUVWk4tIhOQHAPAtDwcwvdGYSxxAd4PX+a/Nq6hrFvOgQvpyRqmHafKm+LgQYJvkE
wZGdWiNjyR6xU5VMUAZjjW8906smh0W4ThpMMHJ4k6K4gxxWXwIapDfwSBLX4kaV2DxXkW7N33NO
RqhD2VhPUtr2a5Y6z+NfyQWja+LMtE+ynKIMA09V/ZKoh74uNaSv6P27zvHZAiDf6RAywA/Q8Gfb
Rlfh6m1C7FI71N1ym6ee9HUACSnn2DVPbmsqOW7ORot2ZyuARUS9biwWG4dieTfW8zu82WmyME5V
Qc/WABI/wIS1hpn96g23tS2hJUdNmD6990qxzBpy2zINhn1y+brH9NYzsyIW/D30zGw9mHJtPpjw
B+m+epEfON2KHqj8ZvKbdRTRgOuD5QeD+cRJMymicTptdqIkAccZLxUxSw8Rd8NlU6d/1DjAjHr4
zfj9wU/DMaInVOsARSxFw4+ywQHpT6BIvZxjjcOF+3QpxJCkzJpqQY+3RbnldXww83nz7fM6fCmz
Yx36JG5L5Nnuxgp/JHu41SCDkRHYncEsBLli7wb3oPkbA6m6331T0o6NOSRXts1yDiGWfuqUqL5A
YFlDI6jcYyEePi8/gZzAMMhSbzeaO5OzBPud2dhrFF5DsKiYQOm/AO95nrXH3NeFf/1QuWdsGKyf
gU6kw/mwUMXmJEARgdRBXCBiIWzataMvGxBYlMmoEb6swohYVreCggZyiCxoLSDzISW3gE2B3+gc
Wzk0MVcbqoT/8kCWixuIgSxt4oX3dMALkjDMWGH0y4cbZ7ftqTVoEcW+RYp2qaY2iAUbp8A+DS7P
k1dlMKxhbEEKVXPOoXTU2wHxKzEZKUcHndzepi1vakAftDpHsbiDjmY4ViCNHYcI27+3WyLaed0x
O+8aeqpR1dAkpdC6Rju7bDvNEa5GUzEAFFfEF7w4KVBaSDy8VAUesS6Awm8DfwXBPKvznAW0RhUg
fy2JLKWmUSFCr4EKbpdV1aanvijiOWsJYTJdz9gCvFg//BG6n880kge27J/idkmP0RsPCXZCB3WW
Dyh/XxWe3RDvnrN5S4DHM6h6yqPsVFYFrphVmULsN5LhzfVzn0uRd2PBt1Dd5NSOZzDJ2DwnfU8U
qCD3/GOTlA/jwmu0GMHzgzEDT33h2EokHQnH2C5MPfpirIwQOuWCFSyafnprCpuJ5IOdQ7HY4iXU
I0aF85uM8hzbkAR8avHCzrHKo/E+ZK1cwj6jKcofN6APsFGHFQPkQpomGXIZXyVtx+Q1DtI16ukZ
1l61/Az7qs5tkhZZpyWCcprNqSqgc8Kr5pQRWxiXzueU2XWIPfBEvMKbb+rOsgZ+1uv5XgLHlPP5
aBh/uh4KkqeAaPWqnZf4Vpx7EnAFYZ0PhXWgZC6m0guHLKKVT+0yCdoy7beyfCfmjTuoxPpLbRXX
vhzSMOBYtDTObTHtS1kX2Z6QzVGIE454ajDZjd3P4Av5C5AIFTUZ+Kb6K0G+jFvAI4EEUZ2JnK69
uUdXLFPcQLpaxsLmq+Il+dWCFUzkqg0hHHWBzPbuL9zzDbGj9K+8atfFyJTpyMLGijAJbTjuASFW
Aaqis03/xMlgbSUUb794o9FAb5y+oOn+YFhA0lATmoTJtYvhtxBk9+aWXJ+ehOmiKBjIiZrCknmc
rPdSzN/LDFi3btez0wQdVbfe719xLqVK8dOK1U+92f6yH3IM04cQpjT1jUyyD7MyCR2ZOsBgV93G
YKJKBMSqeF1eKhMEVsZKv0v8x1Y2vVdkAz0hzFfc6myHE9yGBjFZaPdMCODyNwVLToRlMs42bLJG
FfTSJgcGyJs4MQpBRJQchzCm+1hFis6J7/nloqpn0sbJ9IlLo8bxU+UEUcuuREIJtScH31p+8cJU
Oqw/X5hn9u5wxoWoaS1re8rWWzotRieE2g09zn8eSF9mwuMe4d7yqfo8Z1Ulb08qnvEcj7209sRu
4ZfiXCKdW2lkl08yO7c9lwdPU06gF5QLbBqXtZeznTV/N6tNZ+XW20QERH6h8VUu6CF/CErsxV4O
lzBMzUBinfpCSeMAqjEVGgRHZAamMI5AkMg6wh1JHRR3XwrCUkc+ppm3AKAlSvqG8k13NAQNhf7b
9l3dVaX0U6mymqXkP/m7wADOgGqeO6W4IbNBPvItrF2I/cut7lYgKwMhW+qx0YWp9UsTURLwkisr
8mQldLqXps4uNR0eP/k3TUVZFD7iUfah29mV2J8ugMZZ0X80nehh2yv7d7tHkqeGyEcZ6A4/aaml
xgLdIWzeWdA+telg8WMsNMDNSj5ql5zVNBpw7RMSQxRvUX09ivmtn5KWv9GVNzCpm7W3l7cIArPP
I5Nedrf89opc37Dxqim46CBdW1tFq5cPQFGojIggh6G9o0UxuOpo+T8GopPalI5iQcB9MFzeYj71
Ob/EsAcAo0FKenV0s1k8rPdQDJUGkBwKr7uSHqvKp0mfzuiA7tTgC+sALtd1rQ/Z5jfa5UE7doqc
WnBUb+XIVznd49i+uBLdUg0+pqgSzVSLgMpmi64fD2JNSlDwxmQoNWCkzLhSdHZl38BDyALigs5D
x/HCMBW2TKhId3I9A/ZO9Gq16U0IhKutXzwDaVvkOtO0dLVv+NVwVU/X7AJ3TWqoCELSn62IJQyW
J6NfbrzMdf4wzX0aubMGu0rVXDlhCOSx/qzpp17H20Wlnftcl+/y7tnd2vXZyko7ptkYqBH5n2sB
DEFDBLpw11dCCh1VXp14qPbBLL69+ENQ+Cw52yb2NK+o8RnY5EPtCqpcqO6BQRqVB9RQjlyyfy2C
sIua5eC3U5FGNF77Js86aleCqOZ9m3wlgOWGS+zkdbVUqTKoeni2vw1i5/syQ6I5umOqeFesgVT5
1OrCcZclXr30YREASpOQoN1PzFLFxGQXF+yLlqeljCKF0LiBS+C2Bs5h/2T2eJGDPHf1xeTkatDL
DX32u+RCEnWC1PS1beeq4l1o+bY6mSYOwcRdsrXDOtMQ0BYebd5uC2UlkXjEgDL4eKH9c7Ble/xu
QrQ2m8L2tPaWDu9M2+XjJAFcpW7LZ48kcEyZTXkfB6CbtmEqu8NZKpgcgssjuQJMCQplBqtvoarJ
ojijAcWCnrIgANn92/D0rWr+Kwq1ziHT/je4/6vPprYb1xFqoDma9TSTofzVnqw/2vbGMBuIBU+r
uqLBcx1sanuEddGdMkkz8HYKum6cgQYvayyrYD/6iPnNIF9wwVgGDJd9YzTRcqrDUVKVldrx5UND
D12LeMk4aaPcYPu8rh98fwWqgMUJSvUk7DD3xKU+D8rnIs74A/hd+fMBxy0cUe848txq0hOhmqYs
5ZCUKmGJqMQTtrjymNNS2SFmG+89k3efEsZnq+wWnUx1JrBK3LQFI+E8aKh8q7X7AEEF9HxYvtVD
6s99/2kKQS60IBgidKVTZqz1oUjIAIIN2waBCB5yqq7b690Vul5do47ofWu420fj2UjQc55OnbMA
H3j9PKrqGWR+U6tjT2ihCSeIrVgvPuqaJax7eBEabgLicZ2UdsAkuVYyiAAwVUrdiynjTBTgfyjl
puLjjtNy89u7cL2oidOxjJhTwOGraFTTtKf32G+HpNSUXri0mpOCs8pIQkf6ta2TnBWmHQgbtDd2
tWQADFtmP+2az/baKPqHtMBWEQjR2kLLXY+Rbmcg9YX5NUO8v/8lOa2TP7y363XcibTFtWoqYLQz
M+Amwj73h+bKsbCQEQ9+S5ss2XQORD2Q/uw8QAJKA3ZmDOuuZr1amw6g9LsIbMASwrzah1GbUzAn
DDJOm7cpEQ16xPD8Iyfw6PBLPGlu6QeV9hUrA0zWqcbCTCCfTb+qh/wDRHmE6OmefjKpL20nFzwy
o1ug86hSSwtPhR77C1vMataInZnVU53NmDvYYZVvVVkcC6wEWvK+KipR3QJhuN6iqkoDQ8PnUQdV
YartOY2z8W5UuO46dkZ4x6XjydJ5FvYgOXqtN1fABozSP2kSGQDyDOycmJCJlyJyNz5Ckw1YvXy6
nZS1XyTGIurw4CXqfUekHYJK0wwRpZy6+tVNgZlu9LQYYbVu/LsKJZimmTMAKRIF1TenZH7+P0mQ
tX24BkYmxDQiwS5iyjtbTB7ATK+oXES0DgP6k+3o6x4hq5C64ytC+WI3OEcg9x5daDJlkQGDZD8+
j6nSC7SbjhSxL6CDGmDmIjiEvcwTFO0YYIQcfFx2ASyhIwIGUes22NRip+A12Pcrscua+riCdp2x
jr/oFVLcas7U+hOFCrcTZMrYrEOG8M6vsy9bUJIzgfIv7qVqmsRgNerEweF5Fj5+svBSvTbV0R2n
ZDFpTScJzi9ozzfifQSuZUH4fxabYzajdOTBUpqIdfV6xtHYg/+QPDsnD15ZlngkpuGwf9P+4gAg
hQ/79K43D/GB79Qfqjm0xPk0Ct1EJFP+jDnL7iKau3BACp6Dye9VRT3e9RaQvqRDFtoaV5xk0dUo
BDqB0xuxk+UsokWOttXYcstiU/9TKHfGHwfYIPty9RJ4A5DYg9vQnesn1YTpW59q0pLRGKJFYCt0
ltKQw6u7jw7qIE32uT55Obn7qV6cK/8vzsYM/YnlBff/k6Cr5HlK23fcMq0ZrinC3HlsnMLfqzzm
iJNLmXAuR8CZriVF+hL/1MD1sn6sp3aPvK0tkHVQLp6YjM36ZeqIEZlzO88mjAxbaq2K77PkaqHN
4cJ0XyMJ4XFAwvYVNVt6uiAhtrLPv7Ex/T6n/96/kz2a45x6mjDHGAuf61EDM1WUWtC0rBy9MFdq
dtrB4pDmaGxxzpx/G4J3Y3AeONqJv2prnMS0Wv+4T8xksyX5bkDBPz70zCPDHWsOm5QktDSpzpmy
BKCZM2n0TCXPyldhPYAfIHcDl6L9Q8bcG0gC+HymqiMAMVEQJ0FGBQ5myVulYFiGOTbpAvdwzUzT
/7/E+S+cpOGC4uKX5Xnagm29PR75y9VxH+FdeZTEnhqklE8PTV9Mim5WWsjs90IOwqkXX1Agqxtm
ez+mfnFc7FVZTAThHIm3Aww7wQ67dpBlx0YKPJJYF8B84nt/PqPVbYPHbVxQewlpdeco4Ft1matH
OiZgIFAir3NT6Gcia0MK3EF5W51rTKRAoiys1530P7rnmtWYtIRoXKm3lNi79t2U34HNO9Dfqz/d
DhotWwAe82KiNVkQcqnB9w+qyUTvnKlJQpxX73Pqr2Kn+gDOggWWJWIMySyiiqDErwRfFH/2zW1p
MhO1gvPneswIEhK4YRCLkvgdm/RXBuJMIGxgHZgZQNgD4MqzbwBo2GChYzuFXkXulmuYJp711Vla
zI33sirgD1MRrM2strVNTEtX7guas8l5aFp6nJ+V3xktlZYwXtTN/giCK50QRg+hB2eKFkZgZWrf
iK89enWbtFyHjT2/+n0STxv40HoJJ2r7MqSx9iK/tU8QuQ4aFvDxSnHoHWGG8dBsJ4UH90XEn21L
qReQjsW3qvBUIV9koLdY2jNEguv/0XsHXgbEaGLeQfAG8gEUO8AWTYuqhgJwot+gG1HtSn7yrx+H
tUEu8VnULPS9AolpV2kdY/+RQI92WDhuQspaAvGC2WsMXKv0Lqtn5WTEi1VJQIcVCKwKA57jmmwu
eP0OLr3OX84m5sBxqeA4Hqczwir0v1ZfFdMwFmYddqphzElcpmiHd19A+NgXvYtFhzQ9m53t7bYH
SgOkn+sWwk0CMufMyv7ek0tXnoJHgNVw0tlxo4n+2yNhRGGZYLMisxmoJCB9cnaDd4sGQjVCllyF
WHnybbod0UCqV4VJsnqSrpB5nHDGuNtgKmf6sQlASIqAFHiY/OxB7g94MKlpC1O8/3P1HEVO+0WM
hne7TH/+9r4xczjKUi94s6eIri1evvBkylAd9ipC7jHj0dkMKR3P39tLpX5v+QzHz6tCBBKi4oDW
HyqtFzsQLtagWkPlbkGB7D5fVFs5FKEMWHFp51MqP6gUoLShsXjqUVX5LIPAsdmyPgqo/m5dVqes
uOSnB2wcbJtS1hVNYuteSYRJy0NskFDjlUk1nIT4YxP5WZSrVRPb5yoe4291tQCtbwuqkngQkgen
SF3j7Xi+gQBp0DLi9jdQ2n0Q+XQVutx5Jq1v8ajlY3D8ifzf0f9oB735c3nWMOOYaGyFfGsOpdVI
amQxUC7wCqsKwQDAmC7cJ7dtzJLqlHiCdW51JiO/BKAl2+RWsoYub+DK4GM85Z//725PoMS2Hrkv
ZyiJKrkL3qg3g904eZBPLoLRCzI0G0aeGDBgxXi3xVk/u8ynid5Q/sRuEpvhV6i8nYVYeBe9/9CI
2zbYw4LbqPq35Bk7rj/AOR4qOcZqDQaDjgyp/blD70E2UXq95tYNC7vBvATsR1zDAx86YKY0wFwc
Af5bukoK07T0bReIcgmTDsmuQuU7+cwXVwbFlQ/v7mjuDTSafb9FlR1ThgfpxWApvK0Gq0S4yD+r
32yzTtX4Or+OtPXv0glS+isfVNcCjI7HrYaFwPz2WYDlorPUziR1sWneWWiv2rML9PtQ01m9OMA3
DGxVh0Q4o/sy8+CU5dzRKJRewObaCFf+TORuHx0TN9wZ2RLfiHs+SqF4/lYM8eyhefwUhYkd9U4M
V4DYpR5aOaW6PzsBepnOEE59lE1FXPbvLbRa6mJzVSAN4BClaesz7JABpljGb/PrGyl59amVow8M
LfEnyB7Ujf9T250Ghj7Cw9BrZbp4ubFv2GaGwleyL/di7EUsewVI8r0zzZ2jXJm70csNhYrYP6vs
uBOmG0UETqvenV5M4/FiUIRuQLNsJaxPdDlNep96oZSCOozSa8PtqBoLjVeR+k6HjXFd2QAufeOz
j9Bwk/rmf7oYu7kolelQwaSY40oBfGD2UKZknsypXBcZ2lZpf3zEeTRVYvzmaVwkEclr5v3yRa3P
BlaoVBsgSFmTWAKPOdf2IqzvVqfJm5TCamO/cYSFYdHplvDpqfn3PPJ4BbzgPHj/WMx9erma/tGw
QP5tfyktCnA8tJxJk30zV3tamR6CL11Q9G9fMIZ/tm05W3C6Os7P9uaof67wZPOXzLCCkUaNwf1J
kkBXbtpww3aL6f/UGsS/VAmppCUBsrYCl0sPZ/ZsdjytHHLWwSfVD+y6GON9YJl5fMBzob+LnJ6t
XbfKWPN3IKLAQ4APZy3OvHodSXSIBAFlRnge0bgsr0SqKuUeQ3QY0AtJ1kBTX/0LNlX29dKRiIL1
8ZdAmKGzUg351wlHM4wO93VQdbzNoB+mkFGJi5Dd5YhdFE8Psi8vCaeAePlS50GEm6RRe80+53ZD
ARfGEIh1Rrpe3QNC6b02XD9+dp4uXSyY/Z49ToVJ/BuXZE7S4vj95wqAfDUoCjpo39nqARK1/IUG
sqZqC3M/QUU28nxX+tmYRCe+2GmfCZJrJMdP6IbpmKSXa9Tcqj11FU3ib1Jxb7wt/WUDRt97EoCO
xmGNyx/s0niA//M2r7FKwsAbVBQTsMDr1DE89wAzidJc4rVkLK0aKdrxsONG979aqXF3Zt2zNsWI
bG9FizwDnHLO90aHu43UTNgfIlJE5dTmPkk0P8LSKeG8JzXpM0Lan5tXj3zJ2IKY3Ign4fDOMX2k
jDhXNCNdVw8myyVdvRTSuPPUHkRxaILaBOVxb9tBT/BD25cWOhzS49DNBnxtHes1w7sbuvoYmt4O
QKZeL+ncK3A+naTvMaqIvuR55lc066YBKGI3FkhlGDRkyZGYjgBR7NyNxmITYzIOLbG1YvrM4J3+
vhNT+oQGEsHcps9OY9sq6EANOX7n0pFmd4okupjjuqpIXgPjoVkahRo16QBdY82QKqm2eVHbEo78
Xfusfwz7fSc/I3T9g1RXTr2O5xwyUaFFt13oqmEPY0Iwi53hZaAp0YVvsVMMsu72lo8fXuZdJ+iX
VUcIxEuD4Kh7mlpeaP5vV9SSr2O/1+WcdCzQ6U12nf7BlnwsOZQFK/dUq7cLchQp9KGvZtIoqjw7
R8Q6GgvG+a3qOUyuffeCjW4ada3E95wXy42IJDe+2U/uUUDE6KcMf2WO1I/eMhsGWpmhQcWb42FS
IP0KCYVap+J/ipg3bO5V4KpP4NzIym8COCMxt/GoLd9KBBPWam901YKhrdaIvoTHuNzUrCwhBKwt
kmAFYx+CVfStskI77uS2CTV2Yl+m6y65VjL01HsH+8bbDbDuRGPBkO5vTGTtHN7HVv8k+7RsJJtD
7+6J0oMsSU90Hedta4bonCsPwGnIWRUGuLs5AJ0dNgiEjl2QWlkG9BhbjEEEFt7N53nOfkQv2Wxm
77nTEukqcQjp3eCBPJC2AQedNSHHANzZ+9S8UwG1cb4FvemWzW774ncox+TmeL0QDpr5pEsUo62g
adbTOKCB8FOeH4/QwmAxcUcVJ66+5Lw6GkNp9koCZGXTNy7FDsiT7GzLRseaP9GTFthPVxzIHijn
baLsqnRs4z7NYLDMrcY9eSbUqZOpKxdhlBkHAsf3s+YFVj0Op2ndkd1clSFX0FC6CDOwYZhrUEQe
QZ4HD/I4pDmamXkUE9GcCig3MsQFoxUbw3nGbXVXpkWWzn7WrUTVzcU+OpACtsYE5rSPscRmZZH+
mXpUkWmePMi29B0ia2Bg+fpowEKawyvRsh7U/7YuYC/bqj+LGxf2VA3YlC2AwCcA42tzyRy2KX+K
3EHJkyG2NIVuWBb6jWYZWsQAP609AbdMcOEq+4r0Bo6bkMbPnVnrawFMo3bdvldZlwGy+GJGZhmG
qE3j178y/hFQO/qwE4jn+iDClqLKxBEZi7VKqH7jsOvmAZvYdD5jNScfyRkmpi9f6HuWfZcpg5XM
vbPkHRgFVoPSJQwahGnoNyxz1tEUiYuWpOCZqjE0NHhWrUg1/ZbzpXxTi7d2CHJgy/LgsDaqFETY
oVBBVU2/lMVfv37Pn9T/U+ohyYIGYyYNVA5SsdfjXtk74VXfSrC0DKiOLGSruo/g3eXjNfaFJZY2
rYJGweFaPfJ+741HwVdMJlbH2r1mKNYprf5jYCC/1w5MeHJvP2t7byMURHjrUH6UdbzivK14mIpC
G2CL7XWKhQG3YWd1yql9RP2bLPK+xz4RKxYE6vTUVIf/pow8v21CYxvG3fBr1J4K59s2pU9utVuC
Frzpx5aS0DATBwN/opgPlma21enn4E9IlvILy/57dD5Q9scFXzuhH6GQ2ujpjyht06dSSIJ27maX
lRroaDmgXozHfJWHU0KtosF3+IFU3mqMydjl5FxBjzKC5QNbWQ6wrZVVFNUSndkkN2noouOnF8fu
gXHrQX3AnExh7HtFTjZdQeveUkcsVfgWHNdCRoD9wkdeRL3thY70ZaXQwo7rM/VW5pMMN+HNtoUw
SMknKf0N0RjGpAmL7cfNz/NPY8TiGfHljtTydK2HrtUm7aB3yYeYmkmoZulQVXGa21l6cm/FcdA8
HvxvfO8M9YZ+Fv3wSynJBgFsQ7XgxNQbLfuFuzi3XHTOU74StlVmsVm3DvagUTaYpCbybiKLC6or
ZKqgQgcwetFhMjeyl5bI4qkfX6zEMeuS0VwCI0iQaSWEL+32yq+9KMkEsEimJqEL7nG25fXDXl6C
WHa+Wece1W6ct6REIIwiBa0jbbdWiOifo+ml46UK0M1XgvBe1U6Js5/lerIQ84syoKMqceveBf04
2oK+XqxX9CSFJBSG2yiULjVoP2ICXLQO08L1LCWgf0orfoVwAL2wlWv51jFQyaSnsncY4KaE91LI
Esk8ciLrikkHNeqzakPgvatemdU+1AGochfa0zyxE/0PZOMMunUmBsSuOSjGIyk2leAen2+tW4Sz
YQcjOua12Zt0eK7FbGbO2PGr+LHJtZLM5coFIbl0eXJ/KqBvMDE9yrZKwmolCNUROT5jdHkXMNcV
sFxgLjsXEM6FnFpYHpHLiBpxYPvC211TetZIApTWJI+sSHp9iP0Xrtrragt+PebEQncjAIbnzPgt
lR8u6mfMqWbJPPXEzlxF2+7z8FMkMfkUVdP4SbniZvvVD+s02oIyRGtS3UBLopEGQv7uRXvDUTlQ
IjkaT1HpAdtQbl5mbA3hY2+E5ZhkxyGrJIbSDpCqEYXLIhigTWrdeW+YEQQnBtPhHkBbemBxdHMm
R3107MijdC8iWQEWNcC83mi9TyXcI5NJdfOvd+394rO/ZvKVESo+e4djKK7JkGNwLqjxfnM9PrFf
BllrpIIqiigC2n+5PrsKC+D44DMiPGWJPSsTXa4ifYa8DF54o4TNVdKzDTcCoQfvRN4C3ipZ125U
FAHxdLDHLFXVK0kimBdzcEX3DpXb0/EeGkvxXGwghUnR0cYeXqN8j0aHzQJYnxsvFO7sTlirI4up
FcajQC8Ng2wPAVKhkDXmGzSfKQwU/mis0T8BJzjtalROVrzjf3tyMk4zZMzVB8iJwW3US0Pl0njc
dJRtmuzvXFe3NKWlv4uf8tkP9BzlVauVV7VGLxbkw4ozkajclPv+pvpiZCbDh7iI6J1Eo8Ks10+P
mujnkz3ayMikz7iTeylkqZtu/1h3gIY51qkOsAJjFWfBwkID5wBfYq3bzQNHIoQALjkFQbqx0f+n
kXNPKsfPyDT9cUJjVVsp/euUWi1IGF3EfoMu1VHSPL6MFwicrOOlVsY+f2ja/4yLlMfsJ8TzcZGs
gv6WEhD19LI4KKXFbf/6PG6+GMFEEBYOA6lNZrrVeuADYQSuFUibysGqg7w51IKq8r84svJ/Rege
SeiqwBQMo0xEHsOLOFgKsB3Q7GF7jJJFYYRkM9iZkbtBeWX2E3nlTEY0t3MfkT/XZvIAVg+UUyhS
IH9kkhNZH+/cclhcFmeYb+4pxWmrJUPJoEizziwFWZs/MeKR7wsNpx+O8KycjSAJnzX7v24e1C4O
mfXXY8vx2Ik7NdaSgd6x5VyQ6J75psKRHOjAL44CdK2Ftbv3W8rxHdfi4IG3NfLKcpvtbzyqgIPk
rBcPUYLGR9AJgyZNHHcQpYvFGUB2JiN1WeDIqrxVJWNuIMXWuRIimW24NGxhnkySu+9AGJTfq/vZ
71+ePQeci61mr1kApyvB4k8kXqU+NMvsqPLojIzQQENdiqKn6WV7xKxqTljizRzF5WGK3Try6B+o
YatSTywiVVDF1OPojI+CFufCaQ9nviEGaSE5yER6uuh+rnCbcqDjJtbTdHPLdoVWjcqJM9aH7Jhl
r6gSoPtGKdw1YOh0bZOsHAJYn5esxy9h1zaiN34hVJJE7cyO7/T8XbPtp+PN6q8geIwXgw9TZPyi
fNNkQI/et2YF4TvATrekIueyVfhvm842sVLoLId++f6NkhYR2M8gUGh0PZYY6wWjwfBWQzx/TWqm
varSQ/eo8w9nMp35DrL9jRUq9RVY7YEMt1B7cgkjgVvQjDs/dJgmKRJEbUfJCgesoPmRhzAtjClh
a0aPecnWjvG3vvCMmcNNWkXyiBeqMdWgdodyfqMN9WzsW+d0jP7MkpGAqeV1jxWv4LXl9rfFLTiZ
1ESj3Lx7STzClCP8V0iV9kPI7eeg33rJE3lFWbDve6nsYbYn9TgPvh54ceEQMyEuWturopUIL+xF
V/t9SA6kRFBB8N7MLV3WrV5dJd6bkdOfYeAW5jYdiQtUXc7w0w/0x8aMidXHgcc4rnnTIWQnNlkH
yhfkrrPmE/4o7tOQowXIf0s/GEJGL5C4g7LpWHYxn8eDe549/FJ6hiUJ5s4rdW+GZO84m91KIcvG
a6g+ky32pGn+S8u6PAP/+B96OMb8THD1Tpy/uEvVVL6QT+n4MfxoDJ23fphje+aTNDEHwIIXAkG7
O/OrewXbbbw2X07Vw+YO8Kgp0KtTgQLQMPcWpx5Gzdekt6koKgo3rCzk7Cr+hMKphpapEwjDlQ1r
CikWsTjOUMGqs0I/HiOmyYY0EeivZDhf5RTDxlzBQolGXwKUq5lipKmPIdE59Mv7rqnu+YYPGtC5
UjPJunKdFEaSe+BIgSaDRKX/V/0Z7nmjEOsmx/XAN0DA251BgUSfkOZxoLakfnWjQGYpjeJ4ce78
SKSRudDARKkj6pO4BvjQt4pwU7TzJJ66BtD9J6sbX2JdHBQgBEdAZNQ8RndJ3Of+9L5Gjarq4aNZ
z7CHLpCDTiVPSQDMc5DvTp/uF+daUlqp0sX/N0WwlIrP2Vwnp115epx7y1yv5F5gXcuBipxFPN3+
XV3MbwGj4nA612Z8tLnujomV5nEnmlX7ek+lXsm/TiJYDB08gEByvmxVWEdwqmUYVpA8I/AhLSU1
glzULER6Yiic6CFyHff9Im8WU5o7te9lTrqBHR4WEmhxqxyzfEDkUnAXUk8REn8KtW7akuAihF+C
gtG5achp5iTSM7LKIi6RQn6P3GKkz18ikMmMVGixD5zBuUTUBFDlrCiw6dYnhU172xHol8fpSDC8
Vv9hq0+puglFf/C7JgwQaZb+2VF0K+xuWj+JvUXB01rbbZttKK8Z3OiaZEDK29DoApGy02R+VtIT
cZzagcx6uASOSaI5XffLQRUFS3tlIEi00kXUJnLsP9j8n7GGfIYVPrA8u9onotKMBgytuqfSNYBB
A010zjInfX1qRED+fQa0Ea4NdZBSWn0uK8CMvWxERObYOH4pR7XpVeYhfeUiRoC2Q3EhUqwTMSpf
9O/V6eRJNeqbOUVoYF/jF7ZkP8W8T7t1CsuJGjVrHH1vWq/cRNLIsMHWXEBNYJ/QreyFP4B7L84K
KYu+v2cm+2XVKwX5pIBfsrXc/pN3jkwIg+Srsp2WVo6YSHgxJHBNdQFpcc+dkAomSg4wwfpBDTwr
u88d0vizuubvP6FOACj7d4S25+6pWnz+wXuCaunqpaH7WhpH8aneuaySgcCe7ioGOGogTtVnUTMI
AXH4PZ8m9Oda2pjr2hPbCB2wOj3pTIfBTOvfV7lrcmZU9lytkd8ZdRJnHqM1f/qFrvOyZUfELMzg
YFJUK0O90yK+iwobgZN/a8aSQuY3MTLKHcEpsFJqtGA5mui0uzmG5XzK1L8rVP6gBQ2HR62dxnDm
MVj4pXm34NThbESg78+Qd/4Rc2/RSgGTtmX9Z7vYO5PEawQwQQEt4woBLYthIU47tii/RmLjaEGd
2Zm8WVWTaQ4dbD6lB8xG7KsNH8Fpym9NGtb3kCgHS11HqWLDajoRRXAUlEiI2b5CbcQkG0Y0UyRJ
dGAlo8YejIyGUjMonFPfGxjV7DQtOJL84taK3cpx1fquamKS08rc7gHezdFyHvaii/mo23N8gO1q
VwYaDZu5h0QnBMBp8VSof2zPu75kZPATt5ycqODTeDGD6oB+D3Tub0c7ssO4FCV/rRJ7ExDyqYdu
n0ofFoT3NlAwbS3yLptUJZtFbg43Q90xs0wyr7aacb5FxhoiP7Hh+5QHa5AV8I9MGllAkkc9Lme/
BWR60YJTBhPzzD1XM0FkZeuA/pilGO2cViUhjpOgkLPG3xzRKOI/K6oZrKsNDIREh7S/0CShcggH
OIYGoa7q2nSAre5ycona0ebhA9DJCXN9ec/F3GHOjRmErjOOEp7KsCI/1Em5mz2r8V0KWUwxEJfq
Eeumow1vuc+ClW28Dj/df+g1CS/RJ+Ytme4qF5qsJ3TPc4q/gbWEOiBg0l3vwoZ8HbIFAB4FjfYI
EfJrZFiG15f/rGQqQCLhO5yL6/al6vVZ4FHBcvOO6yPvaIZX3q0shsmE17uCsRe7eiaAub8zd9RO
QDK8tvOwjc0C3yeLDFQjFA0ojuyqNIntLUIZTi0QlwlPW6ol8+dsk0G992riTuZCF0isyL6S7lxT
UWTP8H57Uu4QYGWIJdFPgFskoMifjWltjUQVzZC/UC5qAGHGnf3gjstXk/UQkhIMs2+Vob5cQj/m
Nv9Yo8ytL6nzBk3qhVxRVwdZYrKUEebfolmI1AmaATYFJxEE30WiKrNG51g7tpQ0WlmZ6/V/gDba
NR4xT/dobUNmUBeHNGPTmnkO81mDjiZSUXDLqvCwPakst44id+91mBoPEXC4tzctzum1YA32NAwS
nBjljNiMLjewLqRevXWLStaYxTr8iIUX1V5Z+SDscv6Hf7ZWo3Qhne0LUrhaMRJJV8PVhhah10W8
ffV2NMHdULUTmeGAbs93/pgabvzSsKjZNy+KNWzD0z4NQLsF20alSdFHLv058LFH0WJlsVRTkCX3
aHdCUpYYuDPNVVIuiJ5VTCClTlcfGDJ+efbn/weDtOpag/G0AhPKI1jTxyoUBehyiPYuswg5FfKh
tPu2F0e8erso7wKV0+wlGobja0isJ+m979SSAEtwSWMCsK+GMhxEzQR4zXNsJKNv3T3TrFfuVVeQ
Iwj3teAdtGv81reAG9VkJyolPALnTCMhJYiLw+ebvE04HADF01xYu2rIXDHWuLX0xABr43HV1Xll
RT3Ge/KwxXk+X2L6Ai+y/BsrTqZrtb4Gdj/wNbpx5aWlRPz5Fdmc88bShzgB2f6RnTTb15IeC/bn
ZkJL7WsMvkiVt7ASmrR1e8jHq+eQDdW+niltqi5kAy9CzyNS4eepRg7N0ZzY5KyGBzhI6QP1GgjD
0P7jaZtQMFcP2pUDRpShH/Qa29BfZK9NcBWZUfhCIrtwu5RLq30dw97w8QZ2XYAA/mFVWWZto9EF
rQXzEjkz84LaVujRjbalimX66ZD6NGEm/jL330LfhNvAKGEn/83uXZ/6jt9MCPZpUWnSy3n7zCwe
PuDMVjfVOYHxEfY2d4QaUh9CiJnzGo+HhLjGGbW4UIoOPCDWJwpXn6RhE1Z8GXZYVYlSXD58O+3b
dajA7wTCQ7z+kujdNBXhvad8qrIK+ZwKRgJCDDcx33cPPmm74JdwSWZ9VsG0jUSsyx74JhEejAUM
o4JrGGk4cnD2Gq8heqfZZbUG/WyznwvRanZkuoFmWtE9J3J0WPHlVTW1HVz4jppaAwV4HVOhk/tL
QsZmrqOQ3BaD65BNpBG874IOmuGiTLAlSO/vNAHlsMaOlHAXakSs0ISiSAHYZUV5N5HLuyNLbMQ/
oAQkFoX9FKurU08u5dnp6mA6Ziy/ZuzH/FFl8wX81pkIBaXAr24C8BDBblq7xsosT7gfofpbyXd+
jL10iwHs6mV6yNATWwpc1Y88pj2NwSlJfsnxsO/73p9hjJ83blIZFA/c7xwsfcFsRjpj5Ie3LQ2g
FaVL9rtbceZIbAEnftoTuSGFeKk9ahOOS2OqzTutA28xWgoNBelCOJPGab7EYmm2Rg+IBjS/ru72
m74JadsA0ixEMk91SZl2KcgG03J9se8IMhCyfLvINF64yl2m/+3wDemSNSqyVMyUo2/EuLjfoG+P
vnLnXUBXUmpzt/vw4H3UfcPYYQktGCOe6l9aciBzfViriolQOlUznb0KKObMSpkBwAT7jr4u50dW
1SeM/ojCKUa5S1NqwUnEvKBBV0g5MY+W/gSYjpvpiS8+wKNZ4nTjFsF5vIeNHpXabUysCsG60qgx
6B589o3GP0vqjn7kcZo3koB43QebKzF0OL7OOWkOt2kKWe7s3B3kwryLFYjR/aKrDvuubhlqiPIr
rKlNM3LfMEhRScj2qOvqsRTngvJXk8BJvJ4/Nfk0baoiAcX4zNjUE/0LYbUIcCM0p/zotQ0U+dkR
5wNOrd6KFLXjjKbBosqQkp2R5BkeUjROSJbq6bhx1SBTMBYqPeK7eObz2/PyXJ94T5ctm7RNalQl
+gfCcFn26kXOvJKgHWdqCbfaBPGKaszu1qtbucZfMUXtojoH07lcJ92Q3yLcCb9iq/sulQicB2in
fuuu/aBc58Q9tCjqdjWr99tdcTsnD+A8awI9WObzQy6kqwSpkSrzKOukGUffmIiRYvHSmhLOr0li
OvoDkeDlYXW+gW8JVOr2tSPSFbv8wQoth8VVpgSWNKPkVpAFPQyne+OHVirx9UmcspQfS8SaQe1K
yWy/M6PMMHmm8QYH4WSVRVzTYA9Jxxm5hMozJ/4YqeyWGpj/3LdpHVCD0NT98jp8Y4QmnB8AEwzg
awc1z1O70/kguMBJsVJjMg3dTsJ9xXkV9TNq/4ZiCn8ZCwZdN1gd6gDfEGOx4BCe3J0q+OOZsayR
GSG4XnbRBbkx7WgVNbmfz/H4PrJyFGI5gTW6yxH7yxxdmN02E2GtUka8MmoavHbxWSOlXrdAB77a
222LT9inlR0ove06XdLvHJw6U/p2WHr4OtJqvDo//NY62Z6UPaYzvdx7EThcqK+QcXgkkfwmiyK9
um5jL/MUpfV+Uql+m2W2wd4IUP3+Dmhe0FWbIUHU1bmF1/sIriPGfCFnyaoQGqLw80+rVTSI7Uuf
3b6cEW27wQmnYjNc8XzgDvbfKTgBOUfU1oSNvrEFNt1nmzXHlr9FupRRY4sEw5gMD8LIFXFEqkS9
4qzs4Gh1gG1p060pJGJ2YWzOAb51PdKmRq059zra2xuF8mtqL2gMC54mrph3FoMF/Zr8knJTbUTM
DErV+ytDYMFN2iK8f/MFwvfZ2imx3V0IA5yAqCVGI3+HvQ2qTPzFiUhUpE8evxG7pOt7fHQHFpOe
xZHVAC70Rjahc+Rdk2PpLQ0qEuma2BAcVfkGGfQRBbPpJRMP+zTx+KZHrBupSTVVhGRIITSb2dwo
RbWEQQMxiYBhEEPNUlN4GUA6VUY0nnP2Mq3xDiY2+SWXTPN94nZofNZ1Gp1lXQFmvoQSLaQe3I3T
xd9rqwRPgsXbuWn+aCMB6ZSS26feyTaeBH2uAHVDRbVLcu1vJrxr9nTKIdycEZ6XD2/3bLMqwYbQ
o3NmOWV2lgqTgO6n5sUoq522Lui4QkMVZgQxpyjd6FFw9vNmu85VSMRUHAem78JtRpqHuceA2S5y
ZGl7N4X26WZVmEcTyNzLLcELzeKebTFbGTvwHW1Ju6iDgPRqGKS6Gq1DFn2uqSgQcN8umGP0Ea0j
T1w6Vm0Y1PVZUyLdzVnPB1RpOYj7XnMucxCaaV8hWEh7i7FSu+d+pghYhMS86QAOsZjoVwAbc2Yr
hG/TxJM8fyTv/kKuy1+9B8ZCsiSItBFjgOaPdmE9IQI9g4KLu6Lmxe8Qq8qUE/pvCR+LEmRoE3yC
qOHC8jvWfay4s4S3NVXWE+KcH+Clddjx9PxLCmLNLC7WAnfuTTwNaux3OSUlKHkF2mRsrsQfwNKb
OwF1CNVY268VDQ/3BVHs3iSZlm7QF9Mf6elsbJrkDb7CvGMw/Nu53laaT9RkJ1DFabGW9FshAvBS
9NtUIBPb+RG4L9RCnudbMBAQ70zTRCD2ikUcb8PWMviS83FChsRmZQVPqrOXLyjHwa6iWiuOls3y
yNjYRfmeRx2RNaf30ErC6jdv0D/CODs5/lrZhZl051B08KAAkWfckTr/GZQbkoqIEAIqIB991GdD
UE9JouHdwbXh0cp6i7d6wSDmF8SE88WwjsyN6rjuz/lBLx9JWxxi2o86LgyHPDKRPO6uM/IxTDNn
femlSVVJQwEpblpiPGO4bAeYQ1/eCgLMvb39fjZ27FR5KeLhMasCkpslN80yJr+90rN9n0CWmXo5
GNLhn0No2Qdu00lwLDUKMBjhIRuyew8pmTRxo77K3HL+8Jzqq2Q05t3ewmI3SW0zxWAgNuqAzjWR
1Qv3CKt/JsIPX4R7W8UTUNoxyUX6CAJT8Y9ymclydMqSXMBJfEVXVGhGMmEmAxDIMurwQD6hD5oh
0ikV1yUc+FPQncSnlH3M0E7SUPDoP51cK4I1Cz/R4/ybnAoW3nUZsuDplQf5TIF2SPvCPXd8J7Kh
lpH6UWxiuzuxOP7rSTe32bpoplhheZGY7aOGVHeswHBjl0Dsbcd3x2smYjC7lLREEyJXDjcP74xY
YrtovqtBRdGNfmLVjIX2QXkKG0joJ3Hhx6Sc/M06AYyJhLe8VQht4IsUk0Ngw4BavZE6ecr3P/PJ
aVzEeWTw7leag9L+Aaxac/xfph/3wDyMlFmoBut0nTheVpTBeCzGY269JLZiZaYnqwg3qm2xJiye
lMlwZKI1P6ItOmmPhxSx+4otTLJwiYP59Lrxu6KmpcEYfC6xWYpFQr8eGsg3TBSmMjJjp2n/YQ9C
yNcGxR1VJjVpQFLoacpURYODTNSUkovxX9Tpkuqaib47KF2XjeD/MHJYSdACJA7s4uMhfzV9yLIz
8Ebi+POFbdDIP9BIUzlcjTn8qTQb3muE+e6K0K4rEaVbiL+XdS5AuLNNANq/FKIekHStjAhvpDUk
s5+ix49Bcf23tod0k9Yexwm97VC34685gEKAgCDlLXoi3kHGSK+tfVn1FLGvseEoWfFml59yfNIo
I6VB9lPUgw5s2197B4n8jNEHTmBmBik93JxWdFSNnvoPin4A7FRIUq3KKUZd8v0ImLUNn56smqJY
X50b4rUeArpV0ZXA9oQj6MBfKJ1HELBL0BLhUERoKzEz7UmLjQ5yDzrwbjHxadZcgf6uyPiZAnul
kuxJPO7/7+OnCcPk9kRoHTg12Y4QA11aCfRPVuoX78RIKa5z/hmTGFq2ofd2PQ8HeNJicAxQJle0
JvyiAkYbCFglQiefIMpGT+yiiqodoBJuSM/KNggwjt4PgjT4IroL3LZvuCXZvxT2Fnv0otd1GiMj
TbWgbfrcpMSQ5HcGbbEjp85suv51fkQAD0S/x6m5qt7LwzpkZNyECHfmlAzQuSlIAEObYkvv+Qs1
QDs426BrUrlAcod8HWxtS0yWfrAAtir/nRdbc57z63wUBELPgvVVSzNsvFN9cQ3u6tCQOv8Q5zw/
9Ys9oIOiZDI3thOR9mKJDiFBzFHDSRAvVixlfwgRPTuXxAjt/IG58PJCKiji9hCc5VwKLFDBqAnC
sASCEfN6TekbQ8LaOk4Zf+OkL/5PTSaA0iS5f3zFVc++fFMPi9cdTZmY7YjWMOfYMQU7dT5DDsKG
18Vqn1JNRAQCcysh5f4M9Etd4MDhkyi9BoL0ITmweGsb2WPXwUoT3QkBbltO8souUlyi0KDezpNu
pgI0CM71hb4FaY+GatD/V95I49z5c8FJNQ6vwbpwcpgjUqdpLieZg29r+YKTbnaConITgGUy3xkw
XootNZXQoTW0v5cokClStcLdFh/M2wjWH5dgNH2xZJbkPJ1v+0H8Ll4x6HJgCJCihKmwR2+ONu8I
qamQYZPCbPx6qij890izizhC0RPvosp0vFmjNsXg/BSVYFTVFeAndci13CThy5M1IGiZCl50YXf1
6qyRnJcV6kTXQ9fuMPELnVlmuP6eb0xzvo8dU8lq3mQoWulQBVieIfqmL2rvaOT8c/i+uSovgeY9
mmiHkezv5xYro+28WWovI8kvbQ+hogpW6SBFTmIIxy1z/lBm1iworrVDwIA+fOOFchBsnHN/Pjy2
aEkYuSSHniN646PUK8V1Jl7kYPexnsqkJAo6H26iNtBhd1koOeZG3s2zdZCAYM4k1FKR4EQHTkAD
0L40YCduLphQoHnXohrW7kdwK8M+6AQYU7FPBt2RQTkyuzvsuU6/c60Z65RQ6dedI/IX5FqPoq/M
PGQ+lLE3Oa34EdnZcMQ/oi9jkpXm9/LG+SLLW9UgH+gprfBDCi/rPM/l2WEEq6NIIZeidbLwhw+N
3YbRT6cDM6KHIFSZqVdoxin4RKvlYmfP+QnfKJP3q623zqxGUcNDQo/OcmpjBJ/4iyoA2YDc10eW
szI7CKSn6YTqoZWXCmCmOY6d5q+r8b/nrwJfnuXieHEakPH4bKkoMBPT4pKSJKJAe0dk73/VawyU
REcv2+qJaIPQvbRqJOHaWC8pEtefzrjrnaIJmFAbqLGQMvF37wtOxDnP18NJL066y2OK7PjOPIwv
ISis/jz1qXyxGOza4JCGE3XHGyGUmjKOMvMbB0aZ1YW8lZBpjT3bFY2UdX+kYYborTiqiT5GFCI6
spgWsAFK9ZSjVBNUJ6t7go5BDHHHuFMr+UPCKXRCQ1IqFiWT7SVVWcHxNS1gRdqyMZPBNzNSaxHN
Bkck9v+aV3eg1WkpmYv52RTv6zmw2aBV8nkm2InKPAhRAwGnALc6MbkwSkmkAynbmY7OmiDJ/zO/
fPUgYKQQNxAj9/OK9H2oYDHY4EZFF0+YI2bxk/oMrlUy7T551UZiZVFDGXMBcpxJkSBLdmm2FFyf
tQWdJhjeJJMU6NLq1w8F7Nzjzz4B8t+KEZzHIy0sKvYBIl2fEM40zMjTsIGIFvkSP9iNeVdaX0sh
myGf4U2G6Eb8feyEZrmVnEQo6uKSucnRFbPiz6vMyZWmlkrKduJt7g86w1Lo/7L6BZFG/Idl2nHh
eVi81AIK9cqYOG/6GtvELGEj8JrlEZm63+OvrmhF9Ttr2PuKyNeSD7W70fJ1wPGZeXhAkA8WKY9m
sYrhL/XRM25KOXil6OxhSCTpYj0UqlXoGvls4hUTq7c1EAvmfOL9R7wtocjhJHzzjc4+x3IoZ55j
Dg/S9cxmhIF3wc7j6tM0hEcFGwtaPDyHjUnhtMtpceBX76BNPmU823mfnIO7zrJ1M3uzCveXMB4x
XX1TkmeMj2LZBxkf4AFEnF3cSPQCuTXKdphEkkmKKo/74REwsdlWu6KOc9BwRI1D3Ux6/Dsh8T9e
qB6uRCMXsy0D4zQI7Oo6HSOKC2aZ92LosmmUDdU07nk5KG6gm1dGKFGTNg1J3MqIyi/D0629g7Dy
RYfyJH2mM/Dr0ohz2KOLAI+QwallYvm4Wrvl6fQAxo5iXQP2XghrgklmC2uZTx2OT9uThFLTaTni
6HSOs0PKIkQNhIEgBb8EKhXiMXZoynCC/ZnRBr9WV4xoLFH35GmhIRNSaPzqvFrE7qJBb5I9GqMV
ekMQQXDvlKFDWvtN5rwnWPqPglJCuPqOBGKdDyUqYU7KdJFi8qRvCxczNh1CQwE03Uwg1Dwa0NW4
NoWYnhqITIGIDEVgGkpMXhbCaowVmByu0ITyM6BJoAWm+yfkA9XLCo0Qh1xQspTWlt4qWok2iCls
jDiTsw26xgG/dhOD3fUwEWGwIa1kl4Yl+p+RX47QdVUqw7ctyzeZaoXhNGIDT2ZmMzF/n4VP8MX+
gudU2eumwbZklrFbJ1qzCQrFBIFEnhRIHZbYXhj5XUJoCYmgMvp6I206hUSDDNPazXBsI0YCV6Ic
Nvt12QyjufRHDv6PIiLevRMfD85TU33DLXstY31xCKbEc1kbaOWE3VwA+d+uF7Hc/690rMUOGmR0
v7cEUFlp2KrRt6rx2x3+WUb+O3Kv/4Ot9rPExAftcpK1IMBLCuf9Ohn2a1gCeRNO79t78owZsI57
JNbHkb5/8shmDI8K8NKSkv7KcBLJfPErGbfrri74Qas8jEIQu35PrElxAOULD7k3y7isIHA1UnZn
lV4ta64oF/XwWhX/pmDJgVPcosU9GbAzwzn9lxKrZXnH7Eaz7muL1wPZXuxh0OtksccA8LUH/YaQ
lpOagp4I2l1MzJ63644AV3HWlnI78rQQ5uYQqWoYR4mWEZdXFWB0Gh3JPhFI56fFTT1nN8pgZc4C
pdCUgO0xn2ttkEFJ9Dfz4S4d7aeh5Vm1WCnlhitprN/QteQrv04CHHp/xyVNHa3qruJ+wh6HG96K
8vSzki2NA2X+P5tdGkEIoACP4009DTYAx7vzbCJC410SRl2sKNn9aAG8MR826fnc76tjBS84TNfU
2+4ognbQGHln5IxXEApT1NAUK2hxsjl0PbkbHCr5izjv4X7izMfg41gFofOWMlSUVHmqgxPUgh4b
kT/WSzXwclncCQ6d/xyTMXJed6a0FEOdjoEeR5BnzM5V1arwS+pI9F1Sg8AQ+damh76eogjNQa92
sjKST3bn55X+pbF2se6fTorjOVQSM8hsWqoeQl/swB3NK/uxqeQ793Yac4okzglwkXdVLqvVxzS+
O++88DcRYG51eo7fOtgUmy8TvmwPnMKwdYe727MeOQb9EKGEDQ3BAurjJvNAiNlpQ/fVIOBQ9+vo
vKtqW4GwVNh0ss41hBz0tMcOGiSDQVFBTPZmOY//3/ww7pbsVppW9sR8t4+Yev4J20lkYOoI2/v/
7l/7iPpSw8v/8Jbxe9d2YxqcC0NnY6hS6HSQEmK/NA8jpQ1uLeuiT48lIJNvlvE0IiRvYOjRMsBY
aiTHJuba30a6zP8UOGfZ7XkOm+07PaypQ+5eC6vpOj/zS2eD1WyBIP805aPkqh1gc+28q0ExAf16
yf1eflU1U9LzZdXWWARLNcWle0a3tAVdrd8RBtt66mhBZFwYKcxx/SvC5BOp9E9iqcFLxXeJNokm
Rt1UOL7YbL2nRjnRjxyWNbyypwdkPibhbsUghGBIjsHvMeMCRtHmnyKie624Ng/Ac77ZKcgIvi9J
aArH3xNUEU8U3qM34Nj6W5xfOn7+y9NKe4XPXo6MSAX5l3xJ8JdNkFHjB0jh0xH0jWtKuw838WMa
0WqCSoyXvGYAOSwHVp9Ti/c2OGtEszTxaeEG+GsZkK8u+Au1rgqov/+5gtX1G5cs73oj9QXrBm4a
+N5dipsbJdPLY/9fndBD/33xf2wN3nP1kzjUMLIwcpI82xRFfFyd5pziVfJAdxYW1/Xjy1bGaRh3
SpsOJ59eXCSiQJ3brfsL8MACB8FZkpTN7nHi/LejAS6CgaU9IP3Lf7G7utBiS2UvIzjTUEonZTuY
z/uUl7NOVOoJalZGA/N/bhLQOiigDgg+vdqNTVaHlavqop2n460FjoD9WCWCLuTJr4J206HaFPRl
52jqpF0Hp7t57ShPEHH6AuxsjiTHWO9EiRuSobh707JLumhCZzIWtELQJ2wheiWhY8JLqHDfNNOK
AHROzuezwCcdGYmHmcsqIwAR5pck7Y0D+8TYaG+NxIfj4GkGqhZ9c2ROdgX7zPaDM60QjzeQ7N2q
3mn43Z5SpLCDn2eeUrIHOH6c/bRvyhT1j4+um7ga008NwxJSrm6GDmVjXdo7iAcwungZ/L+jZUGF
Y9INuX9Zmn2zyQnG1lzXg1NGayx1D21alHzuuezcdbiwqAJNkMQxNVhM9IkmCerfm6JMBHfEwynP
9OWBbr3u08LxSCg8hv40BBEL1PjVKWe2+jRK9S+Ri6fDD5Y1HtmriG3GH7osVCSVYphHGRhCXP6C
eLMBaTGZ4o+fAI5b+5vgufYShn0x7A5G8FfxAPOoNcbnhaJ5mQiA+sO60dEXJ7WIl3s/as21dBJc
4RwRLZHwjTP4Y5D5XYqMq3eHZmMLTzUT10kFuQQZuarWMP3t9hhL/30oY4q7Tm3v+lIMnAKYYo2e
puYeR+Fb60z5nZ3fISguvbQ6jIu7v2D1Wh6y2vsmQPhHFg3vJdhu/jv5xkUcLeR8cifwnjOQKQJp
pWgdwoMVWhLiQMh9DxFTKc2W3NBusvmFXrD0UbOgpQDjSK6GJegANtY6kS3yentgwhPe4rrerE5P
zEAOVK3Efi4wImTPpuq9MdMg//ZnwcueQyrXPIhj2YA8TqK/5IqgK+clrzlCPbbGPnR49EYE3GHO
d6KdAvuCbozq4JVz1+HtU0vfQVP+QNqPp2KSAFud2gPMTpRgta0FNYnh2QdSvjH5JB0Zszc/2H7M
fFdbp+W/VYYynB8cGDIRVeou7KghiaQZpuq2ODNLs5BnTB9DbgrJRBe3asvBuNevfeIAW1BrxM3B
T9PlG4H0m6di9bZB65lwPzE9iIWuYgNnDEmTxWXCUniokSYAgccjVNDQ9ZUSv5+YZ7kp9Ce5K0jY
Wfn6DW6pPgeL/OE5QQI/WNxKvdwGzHJDpPU7GqZsBiPtq29JVsi8A5DjpXrMlQAlYUiW4Xqcwtn7
JCTv+v75TPo9Od3GCEZH+rY5G1GCmpNulxEfrxP1yDmPxW8re+XYJ6EqjrKfi6dJaMaVZPoHeDsB
nIbg9zHPxKxJU40OjQt6+hRzsEqTabTDPz4glDgtaOatSqw+jAKXRpyhu4NQqvBYLW8FhqCQlEA7
tjPGD9KXeUxohAPFYy3O3ECiXxMkPa/jWUwOURdArrORUWAhxM4n68Y0XZNd3uDY2MvvwCtdbN5c
kQcXb5k8N+iGLBhWcqi1PW0rQ93ze4XhtBtvKO9svHBLXxvRgt3tlkQDQAOluH8pVt8aHqRP5mIl
FzIiZNG4cTpjI107EY2zN8wDJAwuUXxZ65X0wPXBYhsa1alK4/J+GysI90F8ZvvDw/qeI2MRIMZO
Ooba59WtzzZWlBIkbjTpsHNCFwX++njVobQE3SkInrV64f6DI17bsHXFNoskIDz5EqJ1z3PnBm4O
rmOnuykZTVBwf9LUW9VO3wnfkgOIZma9YXQjHgTZm7J+p2zxc7vfQgJBDUGmi4Wj2+3W4bxlYNwI
b9ReffNSBa3hn/7EPbjXyxzBfsmiknW/om1K7RvRcKIyJIk+Q8qZ7bPAO9jQvn0l15H1L0ntlgkF
X8mKsLN/hfJl4sYeqOWHSIvFwj+T8hlIa4kcYvJdtm+hmJVZVk5PdWm+mFLuHWfCRBtTEUx8icnZ
jPdHvSj98iEi1+uim0u1GhK/8zbtylBRuA7EdQ8hgrWIlcjn9n6Q95v95Jy2kcOk6K+E3cFobn2/
0OYxGV6P6T200ZptZhrIXfFd4sInDsW8EyYmJWpqio0PxAqVBj3tnBqa+8w0LDwm51zJORdVSu2X
J1xIsuRPxlD+vw7Z7QnZFT7BONm99i8giftv5pAn20sTvoGvgiYHA5TMgoi0VjI7H6ZUrfSDVIJf
f5gIewqtMrdyQghn9SsH/XwhAM2eFOP5JeD0tfJ9oC2XOycuerPZnc5jvi4Qctk8AVATMxoeaYVb
2kBb82sEkj+gy7IWzfcfixYzosPTgfdlyDl0pqXy6tXF8UfX3pBRwp75Zug8F8xm/jxouuPKhWI/
aDfgMp+YEBbLFOs9v7NYIiIOtvvWTJmXFTdpqOeIUvlHTRGj37Xr7bAzzJOwN/97WAclHBDVfOV/
1GdOjfyUh3kIMYSgXbcLSp8ans9SacgqeH3btxGTmv8SrtZiF+69s5Z4JwmMxf3n80Fs0b/nxaVT
KnMlgE3XS51eDMMU1GUiOCxTr2aG95W94lsRYY48a6L5Uye+fVOI9YWSUy8WrKO7lLstExxNeR32
NfW1pMQaupmb/MzqZhaHjfz1g4sjkmVrF8cI/bldMNBH0vMNRFlcvPZXK4sx+LU8PDiRFW+KhpGT
AK4HHJHkqY4oebLEkrsNMzTbKiDRCqSyOo+RMCJYpLg46X4ZLF7DlMmTwz52P7/qbrXCM//SrGaW
EjTJ1QxAXRD0QTKPG1ApT6TokP5eHE64sZuD3pveOyFHZpMkA1MvpeZq3JdoyrAgMAk1jgEwIIgQ
puA3yznQ9F/9h0UBXjURjmMSRk+kgXwefnfaXSU2uZ0Bg25Zez+Y8wLaPS8KWGaAoo8h//BEgYnj
gYa2CZBgn9kvk57AfDc1akHPtT00CFOzZe0+/gRA1ejHbUy0P/GUfasnptZ8j8wXm6r5IJYWLYC6
1BRwQV5/WQt8p7S0jvHTNhtcVBQVzdJf8n4HeFZwqLWbgN6MuL6WcHt0DQ1SkX1WInVqCMXIhPM5
p6n1RKr8pHYX0fizoATP0+/qMD/2XVNyJBd+8gqa6kDtPNc61c6oJqFpZ/094xDnRQOEIt5DP7Fe
3mdmwD7Sol6ZEkVfO/Thu/4kGt4ovGnXbloYeAV6JFBxyFb+M2KXeCuI0srTxHhWZIfM1Kn/i/Ko
ykTFFWVAJO5IB2WLwnazYl6BYlj2XPIZDsq00nQf694ZsUjijG67pUWqAYKVYC5sJt5+dN08hT90
Q8phf1klZihbrWrWVNur52lbSsoKv4CGc8meTVFQ7b3qnKFRwvB2fL8j+Ok10JdDitYOfCRiA+9h
88T8CVfN+2ojxynEsTO5LTH7dxSzcDIKRm2cbuZaSi2gGw7QmkUSEWIhkaNqVK+TMT2Asksq2zlK
QfXf5fsBHI2K2Kak3P0NQl+EqF8oWHUAbWc3joSLB5aj0r2eYccHNbj4FIp7Xoe5FHe9tEWE8gHD
2YwD2yXaK6wbHLAFEcbAaiqZBFmnkdIMigZkHyHePe9pNM+sRdkaE5IctNalvInFamj7O7HEFcIF
Vf8cQjx8vjl7Elup6U5HLk1s5Jk8BXu4pZW3BArjTg6uL0w+r1BRwoiB6hFCoAepiG1diF4L7r8r
WAkaBmW1HA1l5U5i6k5YNuk+wRc05eegFzc+w56GaX1nN0xf+nOXHYlQwGRXBJRtxgim8XJ5qG1X
Axu3QVgYgo1hS54Cy5xuDi5iCdzjj5UDRmKIjRrYWSNmNGQRyOVL6nINdMTysSp9OYSEEAzBeSjG
Ba3sozh3tdpsbOul7Szurrq3hPFdMlWao3ku1znXR1bBobPJ2MH6shMaF5wM/uUlXR5ZKiuQ8wVF
hm7+b6M2dl1yx4mFH4LIJINMvInMAR4GDUbcPKwKBC/Lu1uICng57zftoZ+ABeVcjCdEXkgAzCY6
Gv0cBo+Z/Uz8MuXTKfXcgpsU4s4Qtmwzx1BhwE/sB7DLnU5J0xNDvJXrnpIu57tI6UZ5HV6MLZZM
sLL0k+vlPimSRgd85y+BiqyeqZUWOHfzO0RSP7YWcj09YsUe/e2WFmWksmjcVcB074TJCiewG+L/
1c7/5gKp8ksXzAh+oDYGX1RxVPHkUpM1VQyztlIazXgUvDsy1fUeg5aCjxVHLedXyYKuEU+d5PiH
gRuba5QIcRheOLk6RvFGctzra/9h8Dzuu72pe/GoJ9fO39/pSlsdTE/XUTv8NUIAn6yLUw1BAFNI
lTnqjubNyUD8hZbZrVzG8MzFD190uXHKC50fvbp04uzUvhcVpvwMtNA/2PXK+gFzDDY3ePJXHprs
HtyampcDLabycXBRADg2e2oA/P/cq61AMP72auvpkqpXj9oSzjhqHFvMyVoD/0a+CRo9pkMt2stT
LNhn42c2SwJB2XYMWnil1eN4Du9lTazHHp/x7FpZYy/ruso3wBB6pA9GDlrBE4TNCwSKrkJECbAj
3zJYkQYDOOFfsFUc3o6OwzGI8+pfDJ/qcuLU7jI779A6xW26w4YEZusiHA7NsHOmZJkTC40UnljC
Y1RcEnGNS0XhgiB12DkwcmU7vPwXMw+/43okZjajfINEd+LbuTjV5LfBblhxsowpkhkxBoZGuCfj
K3aBSvFUxli668drXyqWnqicwH0mqCEjuBmaLzPFhp0pwlt1/r109/flpxFJf35usEL+qAdPppb9
/wg4xuo1cHS1OuF9ccuOa4Yf9GVlKTREouVID14K7JkcyY75/INObWjpbotsk1XycTAOXxC4iAvW
Wy43aEV/bDEgQTilIk44WwAX6QYAzt8MCiX6CffWvuiBxz4xXcs6Dn+DQWNt72plzvVU4A6mo9Qg
F8rDKWO//vIiVkZB+7Y+16cE/hKuGUEbz7ZD1iDX3cSlvSCM4o+ce5IRQrCBLMsB6uuvZVDDD7Tt
ulNXAwjUT8BcuJs9ydkdl80QnMjvt2+DDiaRlxX6LHiHvO3Kl6lD61T1C1+iF6BZsiLuCgojTcuR
BK1txKb8h3Hz8WVHCP9aKyUYkiEuY68unKU6yY9nMaTD8tEa6HiT2I3WLWIZT/LJtKMowgz6l0Zc
X3bxOJO7Eow73hnguNGHL31jkkSZjHEIuuhrmLC+sEpWosUgXyVAOmmkd2LU3QVuGUnsA0C845zl
H/LdZIa9GO12Kkz+EDgho8+CcjtG/jb5wjrWLZJwYUVjwc20IeYuOri9sa1x4G79G+7vNKURO7Hn
2Fvk4lTPnvQOzwowK/wEfh2ZNgebsmzhxj9NTAHrXhhyOgFbn7Ic5dWWjxfwZWTJSOL4qesxaIxY
Pf63/Dsu9crtWcMbbn6ihUa8nbFx81L+GqVv+AYfsSxuXeVIXEPKto64gSGK4p+KKIiWFLQoegmT
hdC7UYCMBjtyKDQppx64rQajnmMTTbL4emasLErIsOpZKZOl99nHj8No22KDYM3I94cD4P5UFIPT
VfRSaea6iFAuA9O1vGZiHY7Qbqy/E6DuOg6i3E8ZMwUPiN8YGc8GzhE2qX5qYDUteMQBBLwBzpnT
jyNz0MgwkmdqQU3hYTCa1R4mR86DOhsxzrN3ieHeXSGTZ3kiJ5KZ4tMgh52Z7FhyN8IzK3rmdC8S
mml8o1B/P/b9E5AuzEUjBuUzyOJv+z+RDSp3WFWHVonuIyvF2Sm+p0IsY+C+/RakjG5XxeQ/UrNL
wubTvzFvUrN+1gm/ZqmIvY9qrmGiO+bRtfmf3PxZBzLeqB6BhNLEDmoaoU3LMSlBIp4ym3wVbZtW
IGPCuWxw1N6TjkEt65MgSoLVLC1P/XuSbTZCJlSSWVHD2q3JRTM49hUgfCRfjWxf/P/I+Kg+/gbl
UiIo38aL3eqDbDtA9qjChyodJtGgKK1ok0hTo17gBjLy+TuMkDcLoTGaFyNqaKK4rp/cghgQ0xm4
fEu1s3i576Ht3qhh7m4hIhdn96afNXlKijT84TieER5G1/T2jZ8JviNFF6ZppBxBTKViVXYhlytl
wdZ2G03c30ORV84GOYSFEXsC7eD0B7ensgVTBXUkm/JzKAd6tpXrMmPU1nvMt+Ci/p4t2z9fRnOm
d1/XiXRsxhmTmM817lxHjl1elKgVexbAcHsY4d1ZgNS1dR+vT+8SyUhNCBPrXtGXP0cl/DC9S3mn
V80nwe6zuwxhaGy108VOrwqMJduEqpsfgrJjXNplnBEyqVWVgfrMKhTWuJQc9YdrrB9oeZwLwUOg
92p3iALBlzbcDHG2gg4YLVo1QCPqOLL+v3U2MG0SpjIAT5A0hDN2AimQyQJyl3dOGl0fhJe/5DsD
kXBRIJmyce0rs5gITgteDhsf8Fa/hG+WjyeXHUJlD2u8mlze1tKY1khymNEbOvXsxYeSWcbC8pff
4HiBAySqER7I+RcAEQqka+YEivCJiKDA+1jZ3mpCj+0pSS3oSQ9gurmRptrE+6ffG2zkWYlzzuAJ
9yAh+oWzyw+JE69vJ8NiPTCQ/48cruKRtfJEpWX4Pf6bvcTNLqRjytdxIfRnLkphxyxCR58AtIpf
6XuHyo66clpi+BbkdyS41rScFjMVYMdOWio95pywlYqdFgYv3nQ00Nkfu3+/nSI9UfoTGtyFcJpi
oY5zZ5DWartLyTQgtgIQFHSk8GNT4phbA4PS4deZApFRlcJq1slCV8KCl0Xo9TWZb6nD8SFLIPn0
2lQhS8sG8LQYiQ0uZoKsP1ofekY1ph8f+fGLmmB5B9eqOuhGUMfsHtzX6sY0q560wqSS5cdTVf2o
/M0tbnDyWIazlYa72Pjoofj8lF7wLPN0oo54Lww6fZCD8lI/gR2Ql9dLAx2b9isojF6KXmjPcygd
QgE5EBtWG7ZHmNBUF2E5PeQxzQgyirF025BIdc2fDi8GnGUdvKxbgO/jNxHHCcF6d/EXvc/FDhO8
KBi2RHMoZ2WXHsvbh+/Z0f1diTWZQoxKlX91a1/vYo/hysaOXej5mU15Z3bnd2BcGCxFXo3kLFEV
TlehIYtmtY8HEVMnUKlb4z8npo790UB2kCCK7tYijdUjBAkrsIu8hvWD/bfRXxn3baVtx8+YEZyJ
6emuiDPT2nkr3EKceCh/NdOzATtI75Q5mNJj7R16KkK7zE8Q9iLBDrOx6HHfB3482drxDpr/Iu8j
Yy1aGQ1gPwfXMpbYF7GXV1yGYN4kwo1In2fwzNNmvCb9gQuJUKct86lDiNB0PYlJCTlAPh4u3tF/
2/UpnvE+mS9adnih9+3hrWidRqpaA7v11A87q1gUroalxM0RbttYkrcWx94WeP6uxTNKJcomitBW
lKgmFx1Auu39uGASZe56EHqBcvgf3HQ34AxSQMejRJJQrdAAGUr1Moij5JhNb1lf6OLrM1FHJW7+
tJ2NMgIYDBm6DHkj8Els8shIaQ+gqK3WRhfLWU+OfCOysddP0Gxe9qm9nwIR3M/jqmCLPRexBR3x
GPMg9QA9IgUohXlA1hB/c/tkC5iyNG3nwSK62Vrbi1UMe3nTHhRPOhe65iAnOfRlqxGhwO88arcY
yU+SGCnKoU19dyinib0joOUur5dnDQW2c6Sl5HlKRLN1d+KpsdVsIWmnWwW2FJjvj4l79l00iNRi
OgrGrLAXJxxzIo8Z92XsTuQaKzuUGM1HnWFf5Qw7fuxDOWmtpSKTzIktKQTTQNRWBzreB2mPZWLX
uACyoUBGjyZixvN1BOtVn92Xyk01MJnm0aZf+oPJlo8kBDLohEpBpwol38WhpAe0JLJG5bu+cWbA
IZNmhLh5Fkk57ytEgYK5mcYSvA3NuwGfXYmJ8/kopQ4otTYYBOR5jLL4tbbnig13RS9EdkIqfqoZ
H4eG1SS0kgX5pQ1sCCgCCRAjYGwjUp9dMrg0qdag2dkn3pARJYJW4XpqxuL8o+Nija0yeavXS1FL
DIiBgGQf6yKlDA7XbAer4Rg/9eC1aW8omwOvd91r1S66pbizpsCVs/uTLMui52qKlBEDgUWlQ1lT
v1e+TcR0tjmrkqSHHYzqO6eI01yEHrj+6opspt9QZZPuZQUkaJrwx42IP36SfXhVlxDAyfuuTiJW
gQkvWLgsLvfTpz1C63hyxSt5nrYDSY+4Y/0urgPsPRhh/KP4ywgd0sFOSrS7P9gfSOrAg0DRjUtc
Jugol/JS5JSTcFPTOrRPN5vkXMp5EWMBVEbgNd0SNHC37d5zRaAVw6fVBb1fzrWP4pVpDvQ31cPq
XvBKu+uZuQFjZhpokrosH/pXlF9CYZurq6S97w95y8tEthJvT9I0mhYxrwHNvJPzT3RgomYVwH/L
PqRyImtqMwvU8xXZeXlwihXLckkcBUnfSsU6pfA4NBSf9nME83+0PKH/PtvO5HAHi5nDBEWZhKfC
6RCHoupZRKF39QsJ3wVnEyv1wu9OczsyAbppz0skFm/S0mqn5hJ2zRo88NBm0L+HYQ/Ura11Zff+
3/8nG6PDopbrTDdApE+nCp9Nx+kP8U/tjLJAHpUlo/i0R2boNpNIk/nba0/ppwDBISfSLsJ71DPE
jFG+3pless8Lca/KwYN1h7s5vqiJQFuk5H0TRMAB3trcHVKQlFmrbio1zPsJxnXgZxbg4q/ZXz4F
Jca9z095da1i3zN8Vo4UJJFisxh5I/Bwsi2dLPBgjkvjBTP+qUeqraq21HeMumiSGpPOYLFdIpyN
7wbCx5DyMesc8y5oQA9JpbLcEAK95SYmv5oaB/usrJ+zvZG3fHNezaGfeLsX+on6Lxflp4Xbet9K
7QI50PQCVC3bJbRdcwETLtZ/kpa5Zvsh7yOnM8sAsQ1iIgObtC6QMpaj0lt8YkApjQGtcVl4lFzm
Z4JtDBZA0lsP9np+xty03rNb9CpoBH4+LGcCjk/aaTNvgHdIhoyHGXJM2pnsBEpHi3A/azDRMlEF
uURWHQ01NPDTDkwylO7d0rewLMdWKq/U9RQFmNf8u6sVLd5LWFM+jmUMY8JAsJ3cga56SXs2f7rp
OKpafhx6YRbGG1o6g8OJMq9h5v7M7TAtWdVLUlNBED0i1SPGNg5jdj8VDBE786/fKay39U39sYAn
0Y4TcOU4lTdasMfjGDkJ7+b+tVeMzoS6uySvgk6a3Pl//fzzyaqD0MqIPZU1trKmEpPW3rWEHRDw
5U6mX2TdZs5xPA1iIFCuX3K+k04erupDj2othnpsqC4UIVlLD0C3OVc6UiJFsqNxvZkt3fNJhNiq
lfrGaaJCBtzKaPKf0F8HqIO30NvU1i4dZ5x44px6/x3XqNRYkVmWUMLTa/hNAhmtjR1io6mZljuM
pGo0vJi7j9YT7jqtjwedjneV9+hu64J5Qc7sLWi+2BIKJnvDgPRSkBxbfyMU9w1fOg80VI3zhH/r
tCT5Nz2hBcPuVXb7ufxl8x7tPH9D/gAjv1S7pHiMsh6EpX2cNxmf7Q4jlf+Mn+BN53Vvnc3L8qlD
Xaf0e3qTdtsjHg23pl0nRnA1EWnvA5zq32SaiApww2XyFgB/OqabsyEZ5JVk4NCwXJ1GhiGn3LcZ
jPQeWZ/xpsaSCtZA4D5NH798J7ClWPsFLLvflDy0sWcVKCLbnWR4OC6bZw/FDAsScX9tzQIl9gFV
4wOSFCX8EEcQbFquRqRlH0Zz3L4KZePM9ZAYjwpc1LniOkfKKdNxZptUV7XO0uNNkk8vfZBLdbeb
QU9MPIHDmX75MohOv65xzSoaUTjrLo1pi0t0NB0uy0s1Y54rvRK2BiGYCkFVLXq/+sSm+7cD5HvS
cd3hmr6AUVIlUt9L1gY6OXXs5A83c2Z9gvPraLXT/MhKCvj5iLnZrDrJJ0Ehr7DZ//jfg1MdpkDo
a1DCLTlHAuWwzcB9UfuyQGN0ObCcA86pcWxtGHnPzp1M787f64kxys53QXcjgEqi2uCVyd7UATdb
86oL2El77As/L3nMo74nj/fHqApgDQCQra3RsucUHZI/mNzQnvseUJvD3YPVVSh8vQ/Uvu1eSnQo
nGo/1+jM79Ke1gvQXK921DMu8tL/6GLKS/izJuKepcqat3H9Tz1s7DUW3Gigz5dn/Bak5grCmCkm
/VYBKQuXp/KDY3RfTQjP7+t5UnHACso99t7iZ/ukekpkC0ZFZLwFAO4p4zcU7iXvKon/6fbdccRl
4r9OmVDDIxieE7MND6DOMtiw/XX8lXTbtq05/IOLlxDjqyDJrxvUuY2Rfry77TsnNN9qRC30EdtT
8gnjSz8S03hIOqyLT8hRwHyJPKpyBC9j1u5/9TeaGaaL4bV+WwyYHHKln/QakbMIRPphrd3NyAFs
v7cv8joJdszK7EsvIC+TqbKEddt6MT+Yb6mQjCVQK0XEYtB8wl3YdhHJWN2hejCEqElsDrZxGC6C
ijWHWoekbCHb1gK0pgOn+8UyFzKOiVGJzhflpLUJ31YeMR1EXOt4zvm0BiZ8X8Ooi/93GNRD5TIX
bvF344OWJextgUtx76HG6eh0jLTRJ8vXCt3qN9IR9Dkw3aMa71tRdzeH2HxvzlXxZY59m1fWFfR6
qRYjq8SeOKD/USKQ7btlOHypLC0tGEOq10sXT2tklJYWdMleBwPCdOIvTMClJBin1QCD6t9tDFkI
zpsSFqhjr0/y2rtAjFX/PDJoOsj7l4MjAPEk/zzQ5qXXoq28+dgj6boJ2gc/EJDXInrXDjt5j1pI
tUGo/yKARWSbkWRURoPnCiHYl5nAYEdCphzqI4McuMUk+7X+Pl0dx757ae6mPUYItTrwJm2L/BaA
ZWDbvjLzkJXm0so3OTsU3LqKMnRRwg3n3ue57xJderbL0XgrKV0t/Fh+si3sVcPopLu/FBqLkNJQ
6UcSnWyNPKz6qf0eqkCqNkX42XkWBcTn2kgGuCmCkjJ0OnEt6F+bEcTR+PHaXJJcO3oBh/VfysZ1
q1OxmJSMhfHX1Pdh279440ZVVm1rRZxLndWCgS2yHiJqhzR9rAsHFoUqbfQGYsk6cVU7zygRvTy7
1nC6EN6oLThTyIHr0MdL7pBc+N4cLc1DCa1QVb+OdMwc2pfG7v8uf0GCzvHrLM1dVVAwARj69ZtM
P80fVnDSsBD2Du/KiJFvJZnNTrHh7UICKeXJ2mB1qiBamt8r88cvl6bFLHYYJ/w5Kz9gyOYnD3mH
eVuR2+PuMk7TlZ89HvZRoXtidv8qvs6joYLlrPqNBHcXiwCX559+m4T7iA+xm1tB91ULRKxBM0Yi
93CNRHcz1l74IQn9U3Z+WPo0KAVYRxhSLAE1MuvLecHeuPSfJLGI6k9Qov0izbhVBouP3JPbllEr
WtKKyzIhqWtENtkSlaW8btwFqKSMqa/t1UYZ1GZ/9bzoLfVpC/wMwuCTNZNQillYVT0qK/mMmZRX
qjcwudbjRepJjT92wKD4W3k8aw0om8EjiLesY2X+YAGRW+K7UeoJGCjDLiRTEPHK/TlUqBNCQ74+
U7YcM2jW8M1kanEDj/mdUOmhPIROhZrue1RKZlcEXO8j2AznD9MMEyy3jbyL7j9jh72+Ct4J/zGc
OvlLA3UiLqoNA3cqOmuCpJUPIgPvxwQh84s8GdOiIkY+9rFcvmoR1YFfTFx8VRxUbBIuUsOaASzb
e5gRSECCXIYNDg7509XtQJuvrRcF4KD01GsNmLfEJrlZdG5+nWq/t0Wjlv1BUqC5yfCbcCxVaFq0
tXjdoMTqAIgRJnXQPahb+uTiX8HTDhvGO89TwNK2abJKP9g7VGdiLCZ94OxZUsGq4hNqGFmu4+uK
DFLaGlkvYGmu/6sNIjLTrkqII8/f0S5jA9iim2aPqhmwijwZCBXg8YHZXsbxWAvFzypf8uYMTcZ7
KnEY+I/H10pSzJZHhKjYfOERo3JnTBZ2n2nKUdsZIC+IXZ80yDXG1Q+wFz4eySfKhNgexfSRP2lP
xzCUc6Ljc7Abx6XV3UPa+0UDdh/0hfaaR/2J3EJ7F6GHag/wIq3aS+QauUkju30L0bqWwwfrbYF3
sQk12fNgrtJr5GJRj9uxWx7xC5l26X1RMjAzkjLPGHUmhC/8FT3OyPLKl7y38x5ncHvaiVCeLm8U
BjiZChXPezcFE9ORum7/sXuOi+fL9DsBLm6YaPUz8hEJW6OWQ+Qg40X+UayIOQNUZwvAeMdCVKKE
POw7KMui1rI7QnVYh64Q4mRrOl24vPphMlxNpTDs6s16bk9qDtQhiGr0JteW5pqMpo6FCw0r8rXq
jaXX8LsUwtSalMEjd2ZSORrnWpI3ftD7yPKMmN2TMdjrDFuUR1g/UcUO9UICuLW7e5j7ZpGDR5qU
a5Cs0LxzNHd/hckpahke4Ww77Glx+dEJfGlS+22kSswIC1sUfI1klUVu4xCK2zXiZICyeYwxPZKn
0KgOc7p/QDreauyoxbcpRo5+qg9I9gL2xkDVBxYaQwYmky6fuohXqB+NrIC49oY0705NCfJrkOma
oNCjbIqNL8zPtBuy8eeZxUVjQIRF4GQ7tlhUM/l5j3GXyJepHCqfCgBEiSxw0waircMCWUI1thTV
SjzkJ5hhfdpiyyHzjWH0zN24agX+AZZJXoyP/eeUBOSuUDEQYs8WkwX1Ktn0y7ZAX4w4lKrhcDXu
v1s06nbJYae3/MYQvrH7ho0VDaePVba1waaRWQmBHnjb+CJIR3QrhBepAnn+vHXOReerhJkKmpKj
K37usnnzi9YKfouDuZ++ovQmF6ljbB7LivKOHFqTpBbGetNp6x/iZE11yR2v7/IMg9flqBcElVI4
zGBrye0w/qQQGp8/M2aB1yDideXiFowcAO293fahgPNh+OPXegE9P3GaWUHS8QPBF+0tHEfmtTj+
AxOBww6T25bl+KiM/7BvW2VZIRfwmrfp+zv8+efJrAZZah4RFQ2HQyt2LrXZTCZAiG6ntXfZXo66
0NKz5DjxfM4XZpEoYXEqoOM0C3NWjYixF+nEkkVNlKApSMrPxWi+EYErWdDXXFgMpMZovSSGQ7FF
N17rj1AhEU9h+RPUV74HyqJrFFrw+EtB6POr14obKz4ULtzrcCIamfEJhALy3P4NAgoBuR5ggEGr
ToSIMeI/uQVgUo7tX6TenITgqvHh684kSkl2d0uoVO1hzqDRE2nAwpJFgR/xtdlnmmAiSS49DuSG
GcoArRsBqltoy4pBEYLza9YeVXyrrym1d/iko2twYikAyS/mUaTg6V6cm62uEocIyoGfllq6xN+A
GBwTx3QjOukHfk1EzGLW1FQxjtYo5+OP6I4LSWtzhd57VqsILzWOVQ0+x1E5BL89ZubOvNgqD+TT
UfgkzYhsydcH57GhcnrMWHE8W/ALAS6bo8rtJpjT7jtG68cP+7U4X3mXkuxG7+uEDXb/LnlLpMH4
nd3PAAsIh5HkfTnKAygIOAATYCqmBTkJO8U55Kx03BdkchDVTPKypIzxIYuZSgeJDa01LjATZQop
shjhJ4YjKP6xrbwAd36CyW7YGbJeC8YB9t/Nl0SQWibKq52wUj3G4EcfMJb51fpp93dDKA2HPLzV
j8zfimkc0d3FxVacyKtH39hYHRD3Be1x2qUPitd0TnDLzvhg+K9BHjLvcfd53HOYCCXoEC2jpZgf
IvbNneR3M0IfGpIdIWDQ7gPjqY2g9hxkJsRbMr8mJv/7F0qKYPJdqsk/qwuWPhwRvbexHdMnzQBU
lPmI6753z4rYq2aYHbGGHGx5J2OaHWtg6GEvqdw8pgbjU5a8lXUTy9mmP5YFrjdOI/WrDHQ1TJx2
mWhjCANyc8ZZkM8NnOnk+mlaPk3XLC4lxp1qsUjJ54eW1WOjgQMmJt/KiC6C/UuEnFg5IVDq3RST
7Zs16Lz9ra6S4g3viQGs/py7kucfXM0T4hCPwX2ikEi330XVTEFnYV6vaP9hqjGyjfCds5zJJDqo
pUP7tZg6+I7rVuA5jIqTvPo1QUc8YLP54k8dHxphhFR3WDH8ggpJXZo8ui1iYqxtQvgyGjL4yl83
vBA92d5cQriRa8ZGCkaOM0YwsBVf2TpzC3TkqxZnero+mnL1GqJWnRs5Z6oqRlpLL71EfE+yaU5z
MCnwd/blb6zwL72gyH0siwk2X8cSllSCoqCJwPURj4qHZFNAKrQ5SFOx/lLs10+KCTEwD56Nkzso
U02qLMF77MDvhyJlvkas2kfIkXkLLVQVDWYtZYcZKfpBzEg3K/zFrR99WtmEH6JSJohJrZmyjKwt
3hGDGGbsxRW9hzOFD03VkUqFYKxnxZLKUD3qFhvJsjSULAq/lE4XSTYN8SXoBjawpeZPoaj803Xa
nS3IzwRcGxBiUYgLfTg91D9ylq0QdZBh0BmMSRltaqthq89BY9C5reAZXT0ENzRxtXeb9BQAKB8P
2C77x1P3SuDudQlYk6w3sPrvgxvwgFXUcNk46KtKcdcylZo9HyqcVaJSGZ9STE/16hwV66Bsqlnm
B8ar4LyVbr+acm4hmJtsQEmnS2w2YM0GxR12HOaLaPeJmcYzHZZTrjyhaQ68R+Z4RfFjeOYtGizi
TQqrLZ4zrlNrRuYaVu0y0qy69ZIzGkEyl0X3DkaV7XMrey8flIBcXEK7d2k58xF+CtE2/ewMOf7w
v1MNQLtUeADEPa0yiAhBVqpS01FAlNsFbOHx8JvDqL3Ac3mnkUPzpUCMO0xSh02/rFV5RRF43jO+
Ym4RoyJljjcJoF+me09gjBHHiCUCCNOz0RrkmamFN/yhTi8CMkXWc8rX2rWTBkBurkY2veeRza7H
jurFs/gY5wsz8XKFVyI9BQ3lvS31MvRzVMxChWzn46ZD+acMN4tip9nPH9QXmLSq37uOMXxCfrAa
E0Qf9FQKCpvs1Ci3/eX8PI/82OQJVd1NeH0qmZymadUhY5rx/KiOerb+ZYVfwdCHtaT60eyFFdsA
UUiLw0XYLhfqYa1fNyCnOr/E8Rl8A4cgEQYNVHoHFiRQ7PRt/H6zg8F0cAXktgIC8QhH+zzbvCF0
RASZrBE5yr9YxgvtE6duCSfTKwIb4Q+Rh//jDbETUVmXTPNA+BvWs5ZL9elFPNSFQNJ4sOuAWqT/
mtvW6p5HQGM2UkHFWhjULlbq08Q5LhudhxYwsrBump7dh8SLsekvFU6EF4tGVK6J7sMAfOzAxAyQ
5nLsAaompej4Z6c/tcURSg8K4IWO9yHhhpK/2G40O5irj34DlfouoNVFpNS5SqaZAVbl9wQb3eir
koC5UCRryUDAYLWvU4Ze+mwM8IqYnNDc+GAv9d91aTt23Qx1ubgJN7tyvV1ypyazRnOwukpKjg16
HvJURWd1EdnLlNogTtQtwIgoLbt7WW5gJXekydVhHpXRZz5TA5bYJKXVNDuajM3Am3HKWTE2ewKL
TMYzIlvAZAV27xGPdcOgRyJkE76bvjn1kuldCKzUVHvVfiOUKewrdzZPE+hQ3FzGmDCgysnhGZcy
cwhP0RHvFFHHTWLZ1Na71I7f5LGwFz3beiX2RW+D07P5F5dUQ0xdzXxCF8tilqDqevhVqwNct3Va
fUoPeReiTmNMB3fMEG1B761O5VaxRV+qXOJAMsRYry+C1FKQ03vmKQFPP0XwZaFm5c3eAAIt+RCK
pUCCqw481D5bzFHrYkFkchMn3eq6YqeNu2WkqrYF8SYGOpVU+pP3ZXq/9GhzpryVxA2O2/VDe5yl
IIvMur98aH0Z0QY62AWptpEwOQAs+3LdTrgCfYOm2V8yurZm19obh6QvXRHjbK1WuT6FfvO9rxmA
rnnnY1EU2KEYdKIKaTKibOH6lfVpWcBgrb8EzX2A+g1fQ9Kl1KnKiPAyBYcgHlClWGqmPcKOhie8
cXKhl8KUzx7Th3l7dRmIVPDjMhBL17EjVdgnb7b9DZHes5NdAIuMpEbmg+7zg2oDbgdnzxIqo8c7
D8ZV/pmoVMADBNMpNpFXuInLILmMsulArPR9RTpJMISO65GI7rGYZZuxUyB2PpJJSEWylBQXwaMw
yDTksYnrGm3P35gR9/kiYM1c6yReKIPjgvsC4sQ5sJXSNyLSWibH+JUHGJTYAK1yI0G/Ett6r8aV
M9rSPQ+IzrP743GeEkVBWTr9sQN5ldpmRcXBwZdLRXhccESNj/qVHi/rewumI4YhGIn7iVveCmhM
v0n98D7Lb2vDUlEqA+Yi6HZYrLezIFaYsCwq77nwXvomGVjelNZshCsAWte50h4InoeqT58qT6Qs
B07+xz0eHpcI1uQIOd7VNPM09eZ3TOQ/mF0lOXPZlzaPIu/bA+tPoNR1oJHoxIece49S8loMoScl
BhtyNK2438D+mNfGcKcdQ5HV3kt/U+xG9D4iqx3tdbRmMP0K4deOheqK8/WRfIiSxsf8Gb1vH3cA
kcqj4vV0ppy3nnJpVWE0aaRfwQSplg938SL13JnBaQEr4pikGH5AEc4V8/WWIfXGOfeRjl7lMvTW
e+RNJP5Cqa2CMtcLDifnHH/1HzWBkScxEo8m1KqZrvrBM3tJyrQkw5uBbSMH/XaaphbceNzkoRsO
IpTVMDRJ/cEVbZ4icCnOoEQ0cRN/fr25miLEMt0ubFkhRJJRzCJNMHvEhzqqedKS3xoSFdsB+0/G
g6+UOhj5C2XITDVCifNDBLKbaIfi/s/tqSOZmlwKRi/oyZv6rEKm4+Gd+N5he8pmZkZD5z/disFt
2KHfzXoK6ot1OIzPzCImcve/jM/oCLHV/WDrIhYNb1pDfBc2OzUmMN+QIkMbkRFJ/uA06M2XreiR
pxKAeIRDev4BSt1/VT2FWNmCDi3W2nzzQNKFqHrobidJMQ7PEWMSQ3JhDfhYsTNPIHOm8W9I3SH7
CCYJuAD2Sqe7Yl5bTAf+AxX3JIrFRHVTj8T28VaNC2f0xEbHPbVLut49o/54XO7RiIRxSybl6gpW
VcBhf2HWCdkUHp2qxcNmn6RKJ8t7w9Ti8z/6farUYCj7RNi3O75+ibPZ2SnglJ781MlNCqJSHLYb
DpgWW7i89zoxFPCt4QSt4r7n8lTh9CW/7Il4DG6F7L27bQIOTbgN8rvTNR8BuB78APXT28xzy/1b
kjuUPioLOCO3mmZlmJzHN0P+++En/DRbF9ariPn/ZvVHSYIuU5imUWU1kSmsWXS6yQo8PrzbRvU4
aS7N0piVZBJHQNcLm1ps++Ilqrc0Rn1vt/+CNiINHXOHj+vF3hNQ4/QK2WvAkCmpYM0dyXPt6aaP
X6W37EiyT+BDzpoosuVVqPjwl7v/Z6Jtfw3nnvmzQBeBsEfvYBttx8rWYDkivtauY8Z0qUAKAxB5
k0Iyh6kXeO4K2lVQbSuA2JMgo5ViFNNwMOSobP3R6j02PXbR5h+mWuteWUj9yia03ZzGgBR5PJS5
x2S2FM8r1MKzJjS/sjs5zbwMSgQ5SPZJaylvyrAC4hGgCc238vLH1EpAb+Jq6Iebj+aZnbqK81D+
iqgBOH1qGLAwwMK7BBb0LCbgn7lj/rGIAXjCQTsI/10C8IUH8RNlPFlvRLGxXs/WYCP7+H/1G1bX
/YILfNvWJfsHkN29webbsAbsVEWyPj78+QbsYUXZH5vx8rmcykAkcgjJ9jgO/5WKRzVGeuP022J8
sUd/X3owYJxNEqJvNzGyr5X8861VF0PE5MKB8JltpBCVgczXxV5I0MVbKsaIdYPxqocZUFXfYDIq
IidwjHNWh79yFaifBU8OTdgtb293YPmhpdat43/GrCaDhYndlJ9B6VqOMnPCtVXAS+pocPo721AC
KKoYqaFhmft9NgK35RGDjsIFFNdi8G3tiQt7cEpK0l6D7UB1mvxFTgZIQHOql4BT39YyGuKNFvFp
ZGhDyHFpVjr4r8EkBjU79BdajPvUju5pW+DNyytmSyw04QyvmKktSrzwO58aOUq5aZvdxkaF1FTt
1XEnmc+EkJtDHYNNwh1Yu47TnQqjKYFSP3dMUjNwyMdWv8SS1FiE3EIMLn4yuFMoLdlFWLgQEvLR
HkauyQEngP5iTxciXqSXsZekO9SfMAjHLL3xWYas+RFrFN1NnXg1utrg1sVbi4QXpmzi9MweRfGX
yzr1vuSon6gvN/gbDe4Ug0tYJ607Op7NE5glx5xjgE9CkUsBq4rPOSL9uDwZDbTC7Ndks9r2Y7L/
Czg1lMBUQ5cAT7LMQE95tfpjNFdCrARXlOWX/k5BPfYOtSb3V/zz4p+dQefLqMVOHgdPTodGv8lX
XW2UxWvTw0wfQjiR9wCI9BDGSUTk77XFSPPoGTRSuUhcDb2NfdSxrPNn3db4whqjoULJwYSiBSpP
KFlSxSlp+vj+HKxyTmvr0d7+yHSrrW+uxOxU+IsZhN/LTtRZcXdBpg4eeIJai5lnPapI8se7PEG2
r7rd5a/+6r/4MVFRkoan0Y9FUrU0vZdt9OEfw6YKYn9u/n9OciYG9w+w5gNWhIi7kccNqflExcNs
uQgMvjVH21qZplAe3HsqArrNXvp7J7EYhN7AmF9K1WJqN2BD2zLNKvcG+uEcYkGqNMsJWr0uKKwj
Ru7ayv8yW0Fm/x1PoiccDYONwFZ+gP5z+qPSm5BIWPdhX0uhTSRrBO1NInSttCm4sSCxEpz48DRm
WKGDrNxwbWnUQ+vm6WRLez1won42XaVDRCEa5qKyyGwfpjxwMDzVW3qK8+35kNx779HEx7rzVQPM
UxYF98X3Hdu7VM/8ihnuI5a1g2Nk0RCePKrGYGO8N6s8VXgP3ZhxeCOWv3app5iCXGjKiOsSQw5C
LTQAT2bGV3X1YHbwgYPIhf3P6U+jTluJhZrwUxuRX9SM05FO1Xq7AY8Urs2QtvRwKSgJuCPHQREU
b/Bx3rBDfJLTpirAdLNyr310b+f0ykFbXy4qjr/MBQkC4zvNb34L0V6n2oU3RAXA46QXIFdhGTqK
PBIEiWQSvMwdLxFMRYuSCijtt8hY3v8T9r3tPXInYKSL00yBIc+KslTcYg17RsgaviO591XUBa9c
y8xyV4MX9G7LFKW8KEE2VRqfus99m8/+98nz9dFfrGxZ7a8n3JOLHxSqNdVLH6Y6QjnxADYiF9mM
oJqIv114oRblogUsvP1BJk1Qs/CN8K8zEOb6mvA3hFRENwZI/Pgr7CLgrImeJGRYlbd5pwKd5o+5
+U1o+Az/3QJChRMRz9HKe4oN7lUVSSibWb4YsuQEE4KDTsrFjocOIh9dVvDRzmQiyL+vy27jbERz
I+1qpBYfQLqIzwre2iJY516u4Luewphy/Fb5t1FP
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_MULTI_GT is
  port (
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    DRPDO_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DRPRDY_OUT : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_out_clk : out STD_LOGIC;
    bufg_gt_clr_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_drp : in STD_LOGIC;
    rst_in_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DRPADDR_IN : in STD_LOGIC_VECTOR ( 9 downto 0 );
    init_clk : in STD_LOGIC;
    DRPDI_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_rxcdrovrden_in : in STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ : in STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    mmcm_not_locked : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_MULTI_GT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_MULTI_GT is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aurora_64b66b_0_gt_i_n_86 : STD_LOGIC;
  signal aurora_64b66b_0_gt_i_n_87 : STD_LOGIC;
  signal \^bufg_gt_clr_out\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal gtwiz_userclk_rx_active_out : STD_LOGIC;
  signal gtwiz_userclk_rx_reset_in : STD_LOGIC;
  signal gtwiz_userclk_rx_reset_in_r : STD_LOGIC;
  signal \^gtwiz_userclk_rx_usrclk_out\ : STD_LOGIC;
  signal gtwiz_userclk_tx_active_in : STD_LOGIC;
  signal gtx_rx_pcsreset_comb : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpmaresetdone_out : STD_LOGIC;
  signal ultrascale_rx_userclk_n_1 : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal NLW_aurora_64b66b_0_gt_i_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_aurora_64b66b_0_gt_i_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_0_gt_i_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_aurora_64b66b_0_gt_i_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_aurora_64b66b_0_gt_i_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_aurora_64b66b_0_gt_i_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_aurora_64b66b_0_gt_i_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_0_gt_i_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_0_gt_i_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_aurora_64b66b_0_gt_i_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_0_gt_i_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_0_gt_i_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_aurora_64b66b_0_gt_i_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of aurora_64b66b_0_gt_i : label is "aurora_64b66b_0_gt,aurora_64b66b_0_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of aurora_64b66b_0_gt_i : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of aurora_64b66b_0_gt_i : label is "aurora_64b66b_0_gt_gtwizard_top,Vivado 2024.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[7]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[8]_i_1\ : label is "soft_lutpair75";
  attribute inverted : string;
  attribute inverted of \fabric_pcs_rst_extend_cntr_reg[9]_inv\ : label is "yes";
  attribute DowngradeIPIdentifiedWarnings of ultrascale_rx_userclk : label is "yes";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of ultrascale_rx_userclk : label is "soft";
  attribute P_CONTENTS : integer;
  attribute P_CONTENTS of ultrascale_rx_userclk : label is 0;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK : integer;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK of ultrascale_rx_userclk : label is 1;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 : integer;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 of ultrascale_rx_userclk : label is 1;
  attribute P_USRCLK2_DIV : string;
  attribute P_USRCLK2_DIV of ultrascale_rx_userclk : label is "3'b000";
  attribute P_USRCLK2_INT_DIV : integer;
  attribute P_USRCLK2_INT_DIV of ultrascale_rx_userclk : label is 0;
  attribute P_USRCLK_DIV : string;
  attribute P_USRCLK_DIV of ultrascale_rx_userclk : label is "3'b000";
  attribute P_USRCLK_INT_DIV : integer;
  attribute P_USRCLK_INT_DIV of ultrascale_rx_userclk : label is 0;
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[7]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[7]_i_2\ : label is "soft_lutpair80";
begin
  E(0) <= \^e\(0);
  bufg_gt_clr_out <= \^bufg_gt_clr_out\;
  gtwiz_userclk_rx_usrclk_out <= \^gtwiz_userclk_rx_usrclk_out\;
  \out\(0) <= \^out\(0);
aurora_64b66b_0_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt
     port map (
      cplllock_out(0) => cplllock_out(0),
      dmonitorout_out(15 downto 0) => NLW_aurora_64b66b_0_gt_i_dmonitorout_out_UNCONNECTED(15 downto 0),
      drpaddr_in(9 downto 0) => DRPADDR_IN(9 downto 0),
      drpclk_in(0) => init_clk,
      drpdi_in(15 downto 0) => DRPDI_IN(15 downto 0),
      drpdo_out(15 downto 0) => DRPDO_OUT(15 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => DRPRDY_OUT,
      drpwe_in(0) => drpwe_in(0),
      eyescandataerror_out(0) => NLW_aurora_64b66b_0_gt_i_eyescandataerror_out_UNCONNECTED(0),
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      gthrxn_in(0) => rxn,
      gthrxp_in(0) => rxp,
      gthtxn_out(0) => txn,
      gthtxp_out(0) => txp,
      gtpowergood_out(0) => gt_powergood(0),
      gtrefclk0_in(0) => gt_refclk1,
      gtwiz_reset_all_in(0) => '0',
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_aurora_64b66b_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => rst_in_out_reg,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => rst_drp,
      gtwiz_reset_tx_datapath_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => \^out\(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in,
      gtwiz_userclk_tx_reset_in(0) => \^bufg_gt_clr_out\,
      gtwiz_userdata_rx_out(31 downto 0) => D(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => Q(63 downto 0),
      loopback_in(2 downto 0) => loopback(2 downto 0),
      lopt => lopt,
      lopt_1 => gtwiz_userclk_rx_reset_in_r,
      lopt_2 => lopt_1,
      lopt_3 => lopt_2,
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => rxbufstatus_out(0),
      rxbufstatus_out(1 downto 0) => NLW_aurora_64b66b_0_gt_i_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxcdrhold_in(0) => '0',
      rxcdrovrden_in(0) => gt_rxcdrovrden_in,
      rxdatavalid_out(1) => NLW_aurora_64b66b_0_gt_i_rxdatavalid_out_UNCONNECTED(1),
      rxdatavalid_out(0) => rxdatavalid_out(0),
      rxdfelpmreset_in(0) => '0',
      rxgearboxslip_in(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\(0),
      rxheader_out(5 downto 2) => NLW_aurora_64b66b_0_gt_i_rxheader_out_UNCONNECTED(5 downto 2),
      rxheader_out(1 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\(1 downto 0),
      rxheadervalid_out(1) => NLW_aurora_64b66b_0_gt_i_rxheadervalid_out_UNCONNECTED(1),
      rxheadervalid_out(0) => rxheadervalid_out(0),
      rxlpmen_in(0) => '0',
      rxoutclk_out(0) => aurora_64b66b_0_gt_i_n_86,
      rxpcsreset_in(0) => '0',
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => aurora_64b66b_0_gt_i_n_87,
      rxpolarity_in(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\,
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_aurora_64b66b_0_gt_i_rxprbserr_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxresetdone_out(0) => NLW_aurora_64b66b_0_gt_i_rxresetdone_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => NLW_aurora_64b66b_0_gt_i_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxusrclk2_in(0) => ultrascale_rx_userclk_n_1,
      rxusrclk_in(0) => \^gtwiz_userclk_rx_usrclk_out\,
      txbufstatus_out(1) => txbufstatus_out(0),
      txbufstatus_out(0) => NLW_aurora_64b66b_0_gt_i_txbufstatus_out_UNCONNECTED(0),
      txdiffctrl_in(4 downto 0) => B"01000",
      txheader_in(5 downto 2) => B"0000",
      txheader_in(1 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\(1 downto 0),
      txinhibit_in(0) => '0',
      txoutclk_out(0) => tx_out_clk,
      txoutclkfabric_out(0) => NLW_aurora_64b66b_0_gt_i_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_aurora_64b66b_0_gt_i_txoutclkpcs_out_UNCONNECTED(0),
      txpcsreset_in(0) => '0',
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => txpmaresetdone_out,
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txresetdone_out(0) => NLW_aurora_64b66b_0_gt_i_txresetdone_out_UNCONNECTED(0),
      txsequence_in(6 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(6 downto 0),
      txusrclk2_in(0) => user_clk,
      txusrclk_in(0) => sync_clk
    );
bufg_gt_clr_out_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txpmaresetdone_out,
      O => \^bufg_gt_clr_out\
    );
\fabric_pcs_rst_extend_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\fabric_pcs_rst_extend_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      O => p_0_in(1)
    );
\fabric_pcs_rst_extend_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      O => p_0_in(2)
    );
\fabric_pcs_rst_extend_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      O => p_0_in(3)
    );
\fabric_pcs_rst_extend_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      I4 => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\,
      O => p_0_in(4)
    );
\fabric_pcs_rst_extend_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I4 => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\,
      I5 => \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\,
      O => p_0_in(5)
    );
\fabric_pcs_rst_extend_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      O => p_0_in(6)
    );
\fabric_pcs_rst_extend_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\,
      O => p_0_in(7)
    );
\fabric_pcs_rst_extend_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      I1 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\,
      O => p_0_in(8)
    );
\fabric_pcs_rst_extend_cntr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I4 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I5 => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\,
      O => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\
    );
\fabric_pcs_rst_extend_cntr[9]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\,
      I1 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\,
      O => p_0_in(9)
    );
\fabric_pcs_rst_extend_cntr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      CLR => mmcm_not_locked,
      D => p_0_in(0),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\
    );
\fabric_pcs_rst_extend_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      CLR => mmcm_not_locked,
      D => p_0_in(1),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\
    );
\fabric_pcs_rst_extend_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      CLR => mmcm_not_locked,
      D => p_0_in(2),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\
    );
\fabric_pcs_rst_extend_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      CLR => mmcm_not_locked,
      D => p_0_in(3),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\
    );
\fabric_pcs_rst_extend_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      CLR => mmcm_not_locked,
      D => p_0_in(4),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\
    );
\fabric_pcs_rst_extend_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      CLR => mmcm_not_locked,
      D => p_0_in(5),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\
    );
\fabric_pcs_rst_extend_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      CLR => mmcm_not_locked,
      D => p_0_in(6),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\
    );
\fabric_pcs_rst_extend_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      CLR => mmcm_not_locked,
      D => p_0_in(7),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\
    );
\fabric_pcs_rst_extend_cntr_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      CLR => mmcm_not_locked,
      D => p_0_in(8),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\
    );
\fabric_pcs_rst_extend_cntr_reg[9]_inv\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => p_0_in(9),
      PRE => mmcm_not_locked,
      Q => \^e\(0)
    );
gtwiz_userclk_rx_reset_in_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aurora_64b66b_0_gt_i_n_87,
      O => gtwiz_userclk_rx_reset_in
    );
gtwiz_userclk_rx_reset_in_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => gtwiz_userclk_rx_reset_in,
      Q => gtwiz_userclk_rx_reset_in_r,
      R => '0'
    );
ultrascale_rx_userclk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ultrascale_rx_userclk
     port map (
      gtwiz_reset_clk_freerun_in => '0',
      gtwiz_userclk_rx_active_out => gtwiz_userclk_rx_active_out,
      gtwiz_userclk_rx_reset_in => gtwiz_userclk_rx_reset_in_r,
      gtwiz_userclk_rx_srcclk_in => aurora_64b66b_0_gt_i_n_86,
      gtwiz_userclk_rx_usrclk2_out => ultrascale_rx_userclk_n_1,
      gtwiz_userclk_rx_usrclk_out => \^gtwiz_userclk_rx_usrclk_out\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2
    );
\usrclk_rx_active_in_extend_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      O => \p_0_in__7\(0)
    );
\usrclk_rx_active_in_extend_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      O => \p_0_in__7\(1)
    );
\usrclk_rx_active_in_extend_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      O => \p_0_in__7\(2)
    );
\usrclk_rx_active_in_extend_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      O => \p_0_in__7\(3)
    );
\usrclk_rx_active_in_extend_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      I4 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \p_0_in__7\(4)
    );
\usrclk_rx_active_in_extend_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I4 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\,
      I5 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\,
      O => \p_0_in__7\(5)
    );
\usrclk_rx_active_in_extend_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__7\(6)
    );
\usrclk_rx_active_in_extend_cntr[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => gtx_rx_pcsreset_comb
    );
\usrclk_rx_active_in_extend_cntr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__7\(7)
    );
\usrclk_rx_active_in_extend_cntr[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gtwiz_userclk_rx_active_out,
      O => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\
    );
\usrclk_rx_active_in_extend_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I4 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I5 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\
    );
\usrclk_rx_active_in_extend_cntr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__7\(0),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\
    );
\usrclk_rx_active_in_extend_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__7\(1),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\
    );
\usrclk_rx_active_in_extend_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__7\(2),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\
    );
\usrclk_rx_active_in_extend_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__7\(3),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\
    );
\usrclk_rx_active_in_extend_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__7\(4),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\
    );
\usrclk_rx_active_in_extend_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__7\(5),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\
    );
\usrclk_rx_active_in_extend_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__7\(6),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\
    );
\usrclk_rx_active_in_extend_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__7\(7),
      Q => \^out\(0)
    );
\usrclk_tx_active_in_extend_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\usrclk_tx_active_in_extend_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\usrclk_tx_active_in_extend_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      O => \p_0_in__0\(2)
    );
\usrclk_tx_active_in_extend_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      O => \p_0_in__0\(3)
    );
\usrclk_tx_active_in_extend_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      I4 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \p_0_in__0\(4)
    );
\usrclk_tx_active_in_extend_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I4 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\,
      I5 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\,
      O => \p_0_in__0\(5)
    );
\usrclk_tx_active_in_extend_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__0\(6)
    );
\usrclk_tx_active_in_extend_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^e\(0),
      I1 => gtwiz_userclk_tx_active_in,
      O => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\
    );
\usrclk_tx_active_in_extend_cntr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__0\(7)
    );
\usrclk_tx_active_in_extend_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I4 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I5 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\
    );
\usrclk_tx_active_in_extend_cntr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked,
      D => \p_0_in__0\(0),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\
    );
\usrclk_tx_active_in_extend_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked,
      D => \p_0_in__0\(1),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\
    );
\usrclk_tx_active_in_extend_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked,
      D => \p_0_in__0\(2),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\
    );
\usrclk_tx_active_in_extend_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked,
      D => \p_0_in__0\(3),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\
    );
\usrclk_tx_active_in_extend_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked,
      D => \p_0_in__0\(4),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\
    );
\usrclk_tx_active_in_extend_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked,
      D => \p_0_in__0\(5),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\
    );
\usrclk_tx_active_in_extend_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked,
      D => \p_0_in__0\(6),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\
    );
\usrclk_tx_active_in_extend_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked,
      D => \p_0_in__0\(7),
      Q => gtwiz_userclk_tx_active_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_fifo_gen_master is
  port (
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    full : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    underflow : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_fifo_gen_master : entity is "aurora_64b66b_0_fifo_gen_master,fifo_generator_v13_2_11,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_fifo_gen_master : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_fifo_gen_master : entity is "fifo_generator_v13_2_11,Vivado 2024.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_fifo_gen_master;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_fifo_gen_master is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 71 downto 66 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 72;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 72;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 1;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 12;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 13;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 1;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 450;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 449;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_mode : string;
  attribute x_interface_mode of rd_clk : signal is "slave read_clk";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_mode of rd_en : signal is "slave FIFO_READ";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_mode of wr_clk : signal is "slave write_clk";
  attribute x_interface_parameter of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute x_interface_info of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute x_interface_mode of din : signal is "slave FIFO_WRITE";
  attribute x_interface_info of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_11
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 69) => NLW_U0_dout_UNCONNECTED(71 downto 69),
      dout(68) => dout(68),
      dout(67 downto 66) => NLW_U0_dout_UNCONNECTED(67 downto 66),
      dout(65 downto 0) => dout(65 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => overflow,
      prog_empty => prog_empty,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    do_rd_en_i : out STD_LOGIC;
    rx_lossofsync_i : out STD_LOGIC;
    CC_detect_dlyd1 : out STD_LOGIC;
    valid_btf_detect_dlyd1 : out STD_LOGIC;
    bit_err_chan_bond_i : out STD_LOGIC;
    master_do_rd_en_q_reg_0 : out STD_LOGIC;
    rx_header_1_i : out STD_LOGIC;
    hold_reg_reg_0 : out STD_LOGIC;
    rd_err_q_reg_0 : out STD_LOGIC;
    hard_err_usr0 : out STD_LOGIC;
    rxdatavalid_i : out STD_LOGIC;
    rxfsm_reset_i : out STD_LOGIC;
    \LINK_RESET_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LINK_RESET_OUT0 : out STD_LOGIC;
    final_gater_for_fifo_din_i : out STD_LOGIC;
    hold_reg_reg_1 : out STD_LOGIC;
    START_CB_WRITES_OUT : out STD_LOGIC;
    ANY_VLD_BTF_FLAG : out STD_LOGIC;
    srst : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    in0 : in STD_LOGIC;
    UNSCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    stg5 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_btf_detect_c : in STD_LOGIC;
    CB_detect0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_for_reset_r_reg[23]_0\ : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    illegal_btf_i : in STD_LOGIC;
    HARD_ERR_reg : in STD_LOGIC;
    txbufstatus_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err_usr_reg : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    rst_drp : in STD_LOGIC;
    LINK_RESET_OUT_reg : in STD_LOGIC;
    hard_err_rst_int : in STD_LOGIC;
    FINAL_GATER_FOR_FIFO_DIN_reg_0 : in STD_LOGIC;
    \wr_monitor_flag_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \valid_btf_detect_extend_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    START_CB_WRITES_OUT_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING is
  signal \^any_vld_btf_flag\ : STD_LOGIC;
  signal ANY_VLD_BTF_FLAG_i_1_n_0 : STD_LOGIC;
  signal CB_detect : STD_LOGIC;
  signal CB_detect_dlyd0p5 : STD_LOGIC;
  signal CB_detect_dlyd1 : STD_LOGIC;
  signal CB_detect_dlyd10 : STD_LOGIC;
  signal CB_detect_dlyd1p0 : STD_LOGIC;
  signal CC_detect_pulse_r : STD_LOGIC;
  signal FINAL_GATER_FOR_FIFO_DIN0 : STD_LOGIC;
  signal FINAL_GATER_FOR_FIFO_DIN_i_1_n_0 : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT1__15\ : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_3_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0 : STD_LOGIC;
  signal \LINK_RESET[0]_i_2_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_3_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_4_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_5_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_6_n_0\ : STD_LOGIC;
  signal \^start_cb_writes_out\ : STD_LOGIC;
  signal START_CB_WRITES_OUT_i_1_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_1_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_3_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_4_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_5_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_6_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_7_n_0 : STD_LOGIC;
  signal bit80_prsnt : STD_LOGIC;
  signal \^bit_err_chan_bond_i\ : STD_LOGIC;
  signal buffer_too_empty_c : STD_LOGIC;
  signal cb_fifo_din_detect_q : STD_LOGIC;
  signal \count_for_reset_r[0]_i_3_n_0\ : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \count_for_reset_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal do_rd_en : STD_LOGIC;
  signal \^do_rd_en_i\ : STD_LOGIC;
  signal do_wr_en : STD_LOGIC;
  signal do_wr_en_i_1_n_0 : STD_LOGIC;
  signal en32_fifo_din_i : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \^final_gater_for_fifo_din_i\ : STD_LOGIC;
  signal first_cb_to_write_to_fifo : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_2_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_3_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_4_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_5_n_0 : STD_LOGIC;
  signal hold_reg : STD_LOGIC;
  signal hold_reg_i_1_n_0 : STD_LOGIC;
  signal link_reset_0 : STD_LOGIC;
  signal link_reset_0_c : STD_LOGIC;
  signal master_do_rd_en_q : STD_LOGIC;
  signal \master_fifo.data_fifo_n_6\ : STD_LOGIC;
  signal \master_fifo.data_fifo_n_7\ : STD_LOGIC;
  signal mod_do_wr_en : STD_LOGIC;
  signal new_do_wr_en : STD_LOGIC;
  signal new_do_wr_en_i_1_n_0 : STD_LOGIC;
  signal new_underflow_flag_c : STD_LOGIC;
  signal new_underflow_flag_c0 : STD_LOGIC;
  signal overflow_flag_c : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \raw_data_r_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal raw_data_srl_out : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal rd_err_c : STD_LOGIC;
  signal rd_err_pre : STD_LOGIC;
  signal rxbuferr_out_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdatavalid_lookahead_i : STD_LOGIC;
  signal soft_err_detect0 : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_0 : STD_LOGIC;
  signal u_rst_sync_btf_sync_n_0 : STD_LOGIC;
  signal underflow_flag_c : STD_LOGIC;
  signal underflow_flag_r1 : STD_LOGIC;
  signal underflow_flag_r10 : STD_LOGIC;
  signal underflow_flag_r2 : STD_LOGIC;
  signal underflow_flag_r3 : STD_LOGIC;
  signal valid_btf_detect : STD_LOGIC;
  signal valid_btf_detect_extend_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal valid_btf_detect_extend_r2 : STD_LOGIC;
  signal valid_btf_detect_extend_r20_n_0 : STD_LOGIC;
  signal wait_for_rd_en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wait_for_rd_en[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[2]_i_2_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en[5]_i_1_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wait_for_wr_en_wr3_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_wr4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wdth_conv_1stage : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal wdth_conv_2stage : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal \wdth_conv_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \wdth_conv_count_reg_n_0_[0]\ : STD_LOGIC;
  signal wr_err_c : STD_LOGIC;
  signal wr_err_rd_clk_pre : STD_LOGIC;
  signal wr_monitor_flag : STD_LOGIC;
  signal wr_monitor_flag_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRLC32E_inst_4_Q31_UNCONNECTED : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_master_fifo.data_fifo_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_fifo.data_fifo_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 71 downto 66 );
  signal \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FINAL_GATER_FOR_FIFO_DIN_i_1 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of FIRST_CB_BITERR_CB_RESET_OUT_i_3 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of FIRST_CB_BITERR_CB_RESET_OUT_i_4 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_onehot_cdr_reset_fsm_r[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of RXDATAVALID_IN_REG_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of RX_HEADER_0_REG_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of RX_HEADER_1_REG_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of SOFT_ERR_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of SOFT_ERR_i_2 : label is "soft_lutpair94";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_4 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_4 : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of do_wr_en_i_2 : label is "soft_lutpair92";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of master_do_rd_en_q_reg : label is "no";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \master_fifo.data_fifo\ : label is "aurora_64b66b_0_fifo_gen_master,fifo_generator_v13_2_11,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \master_fifo.data_fifo\ : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \master_fifo.data_fifo\ : label is "fifo_generator_v13_2_11,Vivado 2024.2";
  attribute inverted : string;
  attribute inverted of new_underflow_flag_c_reg_inv : label is "yes";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of rxfsm_reset_i_inferred_i_1 : label is "soft_lutpair95";
  attribute BOX_TYPE of \srlc32e[0].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[10].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[11].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[12].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[13].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[14].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[15].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[16].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[17].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[18].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[19].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[1].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[20].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[21].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[22].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[23].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[24].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[25].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[26].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[26].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[27].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[27].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[28].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[28].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[29].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[29].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[2].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[2].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[30].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[31].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[32].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[33].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[33].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[34].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[3].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[3].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[4].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[4].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[5].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[5].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[6].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[7].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[7].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[8].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[8].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[9].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[9].SRLC32E_inst_1 ";
  attribute SOFT_HLUTNM of \sym_dec_i/RX_DATA_REG[63]_i_1\ : label is "soft_lutpair100";
  attribute SHREG_EXTRACT of valid_btf_detect_reg : label is "no";
  attribute SOFT_HLUTNM of \wait_for_rd_en[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \wait_for_rd_en[2]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \wait_for_wr_en[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \wait_for_wr_en[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \wait_for_wr_en[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \wait_for_wr_en[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \wait_for_wr_en[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \wait_for_wr_en[5]_i_2\ : label is "soft_lutpair89";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[2]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[2]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[2]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[3]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[3]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[3]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[4]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[4]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[4]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[5]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[5]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3 ";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[35]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[36]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[37]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[38]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[39]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[35]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[36]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[37]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[38]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[39]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[35]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[36]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[37]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[38]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[39]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of \wdth_conv_count[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \wdth_conv_count[1]_i_2\ : label is "soft_lutpair96";
  attribute SHREG_EXTRACT of wr_err_rd_clk_sync_reg : label is "no";
  attribute SOFT_HLUTNM of \wr_monitor_flag[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \wr_monitor_flag[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \wr_monitor_flag[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \wr_monitor_flag[3]_i_2\ : label is "soft_lutpair90";
begin
  ANY_VLD_BTF_FLAG <= \^any_vld_btf_flag\;
  START_CB_WRITES_OUT <= \^start_cb_writes_out\;
  bit_err_chan_bond_i <= \^bit_err_chan_bond_i\;
  do_rd_en_i <= \^do_rd_en_i\;
  final_gater_for_fifo_din_i <= \^final_gater_for_fifo_din_i\;
ANY_VLD_BTF_FLAG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => any_vld_btf_fifo_din_detect_dlyd,
      I2 => \^any_vld_btf_flag\,
      O => ANY_VLD_BTF_FLAG_i_1_n_0
    );
ANY_VLD_BTF_FLAG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => ANY_VLD_BTF_FLAG_i_1_n_0,
      Q => \^any_vld_btf_flag\,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
CB_detect_dlyd0p5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CB_detect0,
      Q => CB_detect_dlyd0p5,
      R => SR(0)
    );
CB_detect_dlyd1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CB_detect_dlyd1p0,
      I1 => CB_detect_dlyd0p5,
      O => CB_detect_dlyd10
    );
CB_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CB_detect_dlyd10,
      Q => CB_detect_dlyd1,
      R => SR(0)
    );
CB_detect_dlyd1p0_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CB_detect_dlyd0p5,
      Q => CB_detect_dlyd1p0,
      R => SR(0)
    );
CC_RXLOSSOFSYNC_OUT_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_0,
      Q => rx_lossofsync_i,
      S => stg5
    );
CC_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_c,
      Q => CC_detect_dlyd1,
      R => SR(0)
    );
CC_detect_pulse_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => D(0),
      Q => CC_detect_pulse_r,
      R => '0'
    );
FINAL_GATER_FOR_FIFO_DIN_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => FINAL_GATER_FOR_FIFO_DIN_reg_0,
      I1 => cb_fifo_din_detect_q,
      I2 => p_0_in0_in,
      I3 => \^final_gater_for_fifo_din_i\,
      O => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0
    );
FINAL_GATER_FOR_FIFO_DIN_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0,
      Q => \^final_gater_for_fifo_din_i\,
      R => SR(0)
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E22E"
    )
        port map (
      I0 => \^bit_err_chan_bond_i\,
      I1 => new_do_wr_en,
      I2 => \FIRST_CB_BITERR_CB_RESET_OUT1__15\,
      I3 => FIRST_CB_BITERR_CB_RESET_OUT_i_3_n_0,
      I4 => FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0,
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => en32_fifo_din_i(58),
      I1 => en32_fifo_din_i(57),
      I2 => en32_fifo_din_i(56),
      I3 => FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0,
      I4 => FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0,
      I5 => FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0,
      O => \FIRST_CB_BITERR_CB_RESET_OUT1__15\
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(2),
      I2 => wr_monitor_flag_reg(1),
      I3 => wr_monitor_flag_reg(3),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_3_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEAEAEB"
    )
        port map (
      I0 => \wr_monitor_flag_reg[3]_0\(0),
      I1 => wr_monitor_flag_reg(2),
      I2 => wr_monitor_flag_reg(3),
      I3 => wr_monitor_flag_reg(0),
      I4 => wr_monitor_flag_reg(1),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => en32_fifo_din_i(61),
      I1 => en32_fifo_din_i(62),
      I2 => en32_fifo_din_i(60),
      I3 => en32_fifo_din_i(59),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => en32_fifo_din_i(66),
      I1 => en32_fifo_din_i(65),
      I2 => en32_fifo_din_i(64),
      I3 => en32_fifo_din_i(63),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => en32_fifo_din_i(67),
      I1 => en32_fifo_din_i(68),
      I2 => en32_fifo_din_i(69),
      I3 => en32_fifo_din_i(70),
      I4 => en32_fifo_din_i(71),
      I5 => en32_fifo_din_i(76),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0,
      Q => \^bit_err_chan_bond_i\,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => link_reset_0_c,
      I1 => rst_drp,
      I2 => hard_err_rst_int,
      O => \LINK_RESET_reg[0]_0\(0)
    );
HARD_ERR_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => rxbuferr_out_i(0),
      I1 => HARD_ERR_reg,
      I2 => rxbuferr_out_i(1),
      I3 => enable_err_detect_i,
      I4 => txbufstatus_out(0),
      O => rd_err_q_reg_0
    );
\LINK_RESET[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8000000000000"
    )
        port map (
      I0 => \LINK_RESET[0]_i_2_n_0\,
      I1 => count_for_reset_r_reg(1),
      I2 => count_for_reset_r_reg(2),
      I3 => \LINK_RESET[0]_i_3_n_0\,
      I4 => \LINK_RESET[0]_i_4_n_0\,
      I5 => \LINK_RESET[0]_i_5_n_0\,
      O => link_reset_0
    );
\LINK_RESET[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => count_for_reset_r_reg(3),
      I1 => count_for_reset_r_reg(6),
      I2 => count_for_reset_r_reg(7),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(4),
      O => \LINK_RESET[0]_i_2_n_0\
    );
\LINK_RESET[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => count_for_reset_r_reg(6),
      I1 => count_for_reset_r_reg(7),
      I2 => count_for_reset_r_reg(4),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(3),
      I5 => count_for_reset_r_reg(0),
      O => \LINK_RESET[0]_i_3_n_0\
    );
\LINK_RESET[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => count_for_reset_r_reg(10),
      I1 => count_for_reset_r_reg(11),
      I2 => count_for_reset_r_reg(8),
      I3 => count_for_reset_r_reg(9),
      I4 => \LINK_RESET[0]_i_6_n_0\,
      O => \LINK_RESET[0]_i_4_n_0\
    );
\LINK_RESET[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(20),
      I1 => count_for_reset_r_reg(21),
      I2 => count_for_reset_r_reg(18),
      I3 => count_for_reset_r_reg(19),
      I4 => count_for_reset_r_reg(23),
      I5 => count_for_reset_r_reg(22),
      O => \LINK_RESET[0]_i_5_n_0\
    );
\LINK_RESET[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(14),
      I1 => count_for_reset_r_reg(15),
      I2 => count_for_reset_r_reg(12),
      I3 => count_for_reset_r_reg(13),
      I4 => count_for_reset_r_reg(17),
      I5 => count_for_reset_r_reg(16),
      O => \LINK_RESET[0]_i_6_n_0\
    );
LINK_RESET_OUT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => LINK_RESET_OUT_reg,
      I1 => link_reset_0_c,
      O => LINK_RESET_OUT0
    );
\LINK_RESET_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => link_reset_0,
      Q => link_reset_0_c,
      R => '0'
    );
RXDATAVALID_IN_REG_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => master_do_rd_en_q,
      I1 => p_0_in4_in,
      O => rxdatavalid_i
    );
RX_HEADER_0_REG_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_reg,
      I1 => \master_fifo.data_fifo_n_7\,
      O => hold_reg_reg_0
    );
RX_HEADER_1_REG_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_reg,
      I1 => \master_fifo.data_fifo_n_6\,
      O => rx_header_1_i
    );
SOFT_ERR_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => master_do_rd_en_q,
      I1 => p_0_in4_in,
      I2 => enable_err_detect_i,
      I3 => soft_err_detect0,
      O => master_do_rd_en_q_reg_0
    );
SOFT_ERR_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD7"
    )
        port map (
      I0 => hold_reg,
      I1 => \master_fifo.data_fifo_n_7\,
      I2 => \master_fifo.data_fifo_n_6\,
      I3 => illegal_btf_i,
      O => soft_err_detect0
    );
SRLC32E_inst_4: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00010",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => rxdatavalid_to_fifo_i,
      Q => rxdatavalid_lookahead_i,
      Q31 => NLW_SRLC32E_inst_4_Q31_UNCONNECTED
    );
START_CB_WRITES_OUT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => START_CB_WRITES_OUT_reg_0,
      I1 => cb_fifo_din_detect_q,
      I2 => p_0_in0_in,
      I3 => \^start_cb_writes_out\,
      O => START_CB_WRITES_OUT_i_1_n_0
    );
START_CB_WRITES_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => START_CB_WRITES_OUT_i_1_n_0,
      Q => \^start_cb_writes_out\,
      R => SR(0)
    );
any_vld_btf_fifo_din_detect_dlyd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => any_vld_btf_fifo_din_detect_dlyd_i_3_n_0,
      I1 => SR(0),
      I2 => wait_for_wr_en_wr4(3),
      I3 => wait_for_wr_en_wr4(1),
      O => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[18]\,
      I1 => \raw_data_r_r_reg_n_0_[17]\,
      I2 => \raw_data_r_r_reg_n_0_[16]\,
      I3 => any_vld_btf_fifo_din_detect_dlyd_i_4_n_0,
      I4 => any_vld_btf_fifo_din_detect_dlyd_i_5_n_0,
      O => any_vld_btf_fifo_din_detect
    );
any_vld_btf_fifo_din_detect_dlyd_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => wait_for_wr_en_wr4(2),
      I1 => wait_for_wr_en_wr4(4),
      I2 => wait_for_wr_en_wr4(5),
      I3 => wait_for_wr_en_wr4(0),
      O => any_vld_btf_fifo_din_detect_dlyd_i_3_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[19]\,
      I1 => \raw_data_r_r_reg_n_0_[20]\,
      I2 => \raw_data_r_r_reg_n_0_[22]\,
      I3 => \raw_data_r_r_reg_n_0_[21]\,
      I4 => any_vld_btf_fifo_din_detect_dlyd_i_6_n_0,
      O => any_vld_btf_fifo_din_detect_dlyd_i_4_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[31]\,
      I1 => \raw_data_r_r_reg_n_0_[32]\,
      I2 => \raw_data_r_r_reg_n_0_[33]\,
      I3 => p_0_in0_in,
      I4 => any_vld_btf_fifo_din_detect_dlyd_i_7_n_0,
      O => any_vld_btf_fifo_din_detect_dlyd_i_5_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[26]\,
      I1 => \raw_data_r_r_reg_n_0_[25]\,
      I2 => \raw_data_r_r_reg_n_0_[24]\,
      I3 => \raw_data_r_r_reg_n_0_[23]\,
      O => any_vld_btf_fifo_din_detect_dlyd_i_6_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[30]\,
      I1 => \raw_data_r_r_reg_n_0_[29]\,
      I2 => \raw_data_r_r_reg_n_0_[28]\,
      I3 => \raw_data_r_r_reg_n_0_[27]\,
      O => any_vld_btf_fifo_din_detect_dlyd_i_7_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => any_vld_btf_fifo_din_detect_dlyd,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
cb_fifo_din_detect_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => cb_fifo_din_detect_q,
      R => SR(0)
    );
\count_for_reset_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_for_reset_r_reg(0),
      O => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_15\,
      Q => count_for_reset_r_reg(0),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \count_for_reset_r_reg[0]_i_2_n_0\,
      CO(6) => \count_for_reset_r_reg[0]_i_2_n_1\,
      CO(5) => \count_for_reset_r_reg[0]_i_2_n_2\,
      CO(4) => \count_for_reset_r_reg[0]_i_2_n_3\,
      CO(3) => \count_for_reset_r_reg[0]_i_2_n_4\,
      CO(2) => \count_for_reset_r_reg[0]_i_2_n_5\,
      CO(1) => \count_for_reset_r_reg[0]_i_2_n_6\,
      CO(0) => \count_for_reset_r_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \count_for_reset_r_reg[0]_i_2_n_8\,
      O(6) => \count_for_reset_r_reg[0]_i_2_n_9\,
      O(5) => \count_for_reset_r_reg[0]_i_2_n_10\,
      O(4) => \count_for_reset_r_reg[0]_i_2_n_11\,
      O(3) => \count_for_reset_r_reg[0]_i_2_n_12\,
      O(2) => \count_for_reset_r_reg[0]_i_2_n_13\,
      O(1) => \count_for_reset_r_reg[0]_i_2_n_14\,
      O(0) => \count_for_reset_r_reg[0]_i_2_n_15\,
      S(7 downto 1) => count_for_reset_r_reg(7 downto 1),
      S(0) => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_13\,
      Q => count_for_reset_r_reg(10),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_12\,
      Q => count_for_reset_r_reg(11),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_11\,
      Q => count_for_reset_r_reg(12),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_10\,
      Q => count_for_reset_r_reg(13),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_9\,
      Q => count_for_reset_r_reg(14),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_8\,
      Q => count_for_reset_r_reg(15),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_15\,
      Q => count_for_reset_r_reg(16),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_for_reset_r_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \count_for_reset_r_reg[16]_i_1_n_1\,
      CO(5) => \count_for_reset_r_reg[16]_i_1_n_2\,
      CO(4) => \count_for_reset_r_reg[16]_i_1_n_3\,
      CO(3) => \count_for_reset_r_reg[16]_i_1_n_4\,
      CO(2) => \count_for_reset_r_reg[16]_i_1_n_5\,
      CO(1) => \count_for_reset_r_reg[16]_i_1_n_6\,
      CO(0) => \count_for_reset_r_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \count_for_reset_r_reg[16]_i_1_n_8\,
      O(6) => \count_for_reset_r_reg[16]_i_1_n_9\,
      O(5) => \count_for_reset_r_reg[16]_i_1_n_10\,
      O(4) => \count_for_reset_r_reg[16]_i_1_n_11\,
      O(3) => \count_for_reset_r_reg[16]_i_1_n_12\,
      O(2) => \count_for_reset_r_reg[16]_i_1_n_13\,
      O(1) => \count_for_reset_r_reg[16]_i_1_n_14\,
      O(0) => \count_for_reset_r_reg[16]_i_1_n_15\,
      S(7 downto 0) => count_for_reset_r_reg(23 downto 16)
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_14\,
      Q => count_for_reset_r_reg(17),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_13\,
      Q => count_for_reset_r_reg(18),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_12\,
      Q => count_for_reset_r_reg(19),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_14\,
      Q => count_for_reset_r_reg(1),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_11\,
      Q => count_for_reset_r_reg(20),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_10\,
      Q => count_for_reset_r_reg(21),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_9\,
      Q => count_for_reset_r_reg(22),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_8\,
      Q => count_for_reset_r_reg(23),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_13\,
      Q => count_for_reset_r_reg(2),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_12\,
      Q => count_for_reset_r_reg(3),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_11\,
      Q => count_for_reset_r_reg(4),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_10\,
      Q => count_for_reset_r_reg(5),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_9\,
      Q => count_for_reset_r_reg(6),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_8\,
      Q => count_for_reset_r_reg(7),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_15\,
      Q => count_for_reset_r_reg(8),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_for_reset_r_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \count_for_reset_r_reg[8]_i_1_n_0\,
      CO(6) => \count_for_reset_r_reg[8]_i_1_n_1\,
      CO(5) => \count_for_reset_r_reg[8]_i_1_n_2\,
      CO(4) => \count_for_reset_r_reg[8]_i_1_n_3\,
      CO(3) => \count_for_reset_r_reg[8]_i_1_n_4\,
      CO(2) => \count_for_reset_r_reg[8]_i_1_n_5\,
      CO(1) => \count_for_reset_r_reg[8]_i_1_n_6\,
      CO(0) => \count_for_reset_r_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \count_for_reset_r_reg[8]_i_1_n_8\,
      O(6) => \count_for_reset_r_reg[8]_i_1_n_9\,
      O(5) => \count_for_reset_r_reg[8]_i_1_n_10\,
      O(4) => \count_for_reset_r_reg[8]_i_1_n_11\,
      O(3) => \count_for_reset_r_reg[8]_i_1_n_12\,
      O(2) => \count_for_reset_r_reg[8]_i_1_n_13\,
      O(1) => \count_for_reset_r_reg[8]_i_1_n_14\,
      O(0) => \count_for_reset_r_reg[8]_i_1_n_15\,
      S(7 downto 0) => count_for_reset_r_reg(15 downto 8)
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_14\,
      Q => count_for_reset_r_reg(9),
      R => \count_for_reset_r_reg[23]_0\
    );
do_rd_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => cbcc_fifo_reset_rd_clk,
      I1 => wait_for_rd_en(2),
      I2 => wait_for_rd_en(1),
      O => do_rd_en
    );
do_rd_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => new_underflow_flag_c,
      Q => \^do_rd_en_i\,
      R => do_rd_en
    );
do_wr_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => FINAL_GATER_FOR_FIFO_DIN0,
      I1 => p_1_in,
      I2 => overflow_flag_c,
      I3 => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0,
      I4 => \^final_gater_for_fifo_din_i\,
      O => do_wr_en_i_1_n_0
    );
do_wr_en_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => cb_fifo_din_detect_q,
      I2 => FINAL_GATER_FOR_FIFO_DIN_reg_0,
      O => FINAL_GATER_FOR_FIFO_DIN0
    );
do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => do_wr_en_i_1_n_0,
      Q => do_wr_en,
      R => '0'
    );
first_cb_to_write_to_fifo_dlyd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[18]\,
      I1 => \raw_data_r_reg_n_0_[17]\,
      I2 => \raw_data_r_reg_n_0_[16]\,
      I3 => first_cb_to_write_to_fifo_dlyd_i_2_n_0,
      I4 => first_cb_to_write_to_fifo_dlyd_i_3_n_0,
      O => first_cb_to_write_to_fifo
    );
first_cb_to_write_to_fifo_dlyd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[19]\,
      I1 => \raw_data_r_reg_n_0_[20]\,
      I2 => \raw_data_r_reg_n_0_[22]\,
      I3 => \raw_data_r_reg_n_0_[21]\,
      I4 => first_cb_to_write_to_fifo_dlyd_i_4_n_0,
      O => first_cb_to_write_to_fifo_dlyd_i_2_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[31]\,
      I1 => \raw_data_r_reg_n_0_[32]\,
      I2 => \raw_data_r_reg_n_0_[33]\,
      I3 => p_1_in,
      I4 => first_cb_to_write_to_fifo_dlyd_i_5_n_0,
      O => first_cb_to_write_to_fifo_dlyd_i_3_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[26]\,
      I1 => \raw_data_r_reg_n_0_[25]\,
      I2 => \raw_data_r_reg_n_0_[24]\,
      I3 => \raw_data_r_reg_n_0_[23]\,
      O => first_cb_to_write_to_fifo_dlyd_i_4_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[30]\,
      I1 => \raw_data_r_reg_n_0_[29]\,
      I2 => \raw_data_r_reg_n_0_[28]\,
      I3 => \raw_data_r_reg_n_0_[27]\,
      O => first_cb_to_write_to_fifo_dlyd_i_5_n_0
    );
first_cb_to_write_to_fifo_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => first_cb_to_write_to_fifo,
      Q => first_cb_to_write_to_fifo_dlyd,
      R => SR(0)
    );
hard_err_usr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
        port map (
      I0 => hard_err_usr_reg,
      I1 => rxbuferr_out_i(0),
      I2 => HARD_ERR_reg,
      I3 => rxbuferr_out_i(1),
      I4 => channel_up_tx_if,
      I5 => txbufstatus_out(0),
      O => hard_err_usr0
    );
hold_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^do_rd_en_i\,
      I1 => hold_reg,
      O => hold_reg_i_1_n_0
    );
hold_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => hold_reg_i_1_n_0,
      Q => hold_reg,
      R => stg5
    );
master_do_rd_en_q_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \out\,
      Q => master_do_rd_en_q,
      R => cbcc_fifo_reset_rd_clk
    );
\master_fifo.data_fifo\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_fifo_gen_master
     port map (
      din(71 downto 32) => en32_fifo_din_i(79 downto 40),
      din(31 downto 0) => en32_fifo_din_i(31 downto 0),
      dout(71 downto 69) => \NLW_master_fifo.data_fifo_dout_UNCONNECTED\(71 downto 69),
      dout(68) => p_0_in4_in,
      dout(67 downto 66) => \NLW_master_fifo.data_fifo_dout_UNCONNECTED\(67 downto 66),
      dout(65) => \master_fifo.data_fifo_n_6\,
      dout(64) => \master_fifo.data_fifo_n_7\,
      dout(63 downto 0) => dout(63 downto 0),
      empty => underflow_flag_c,
      full => overflow_flag_c,
      overflow => wr_err_c,
      prog_empty => buffer_too_empty_c,
      prog_full => \NLW_master_fifo.data_fifo_prog_full_UNCONNECTED\,
      rd_clk => user_clk,
      rd_en => \out\,
      rd_rst_busy => \NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED\,
      srst => srst,
      underflow => rd_err_c,
      wr_clk => gtwiz_userclk_rx_usrclk_out,
      wr_en => new_do_wr_en,
      wr_rst_busy => \NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED\
    );
new_do_wr_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0,
      O => new_do_wr_en_i_1_n_0
    );
new_do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => new_do_wr_en_i_1_n_0,
      Q => new_do_wr_en,
      R => '0'
    );
new_underflow_flag_c_inv_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => underflow_flag_r3,
      I1 => buffer_too_empty_c,
      I2 => underflow_flag_c,
      O => new_underflow_flag_c0
    );
new_underflow_flag_c_reg_inv: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => new_underflow_flag_c0,
      Q => new_underflow_flag_c,
      R => cbcc_fifo_reset_rd_clk
    );
\raw_data_r_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[0]\,
      Q => \raw_data_r_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[10]\,
      Q => \raw_data_r_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[11]\,
      Q => \raw_data_r_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[12]\,
      Q => \raw_data_r_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[13]\,
      Q => \raw_data_r_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[14]\,
      Q => \raw_data_r_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[15]\,
      Q => \raw_data_r_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[16]\,
      Q => \raw_data_r_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[17]\,
      Q => \raw_data_r_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[18]\,
      Q => \raw_data_r_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[19]\,
      Q => \raw_data_r_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[1]\,
      Q => \raw_data_r_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[20]\,
      Q => \raw_data_r_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[21]\,
      Q => \raw_data_r_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[22]\,
      Q => \raw_data_r_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[23]\,
      Q => \raw_data_r_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[24]\,
      Q => \raw_data_r_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[25]\,
      Q => \raw_data_r_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[26]\,
      Q => \raw_data_r_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[27]\,
      Q => \raw_data_r_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[28]\,
      Q => \raw_data_r_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[29]\,
      Q => \raw_data_r_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[2]\,
      Q => \raw_data_r_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[30]\,
      Q => \raw_data_r_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[31]\,
      Q => \raw_data_r_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[32]\,
      Q => \raw_data_r_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[33]\,
      Q => \raw_data_r_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_1_in,
      Q => p_0_in0_in,
      R => '0'
    );
\raw_data_r_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[3]\,
      Q => \raw_data_r_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[4]\,
      Q => \raw_data_r_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[5]\,
      Q => \raw_data_r_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[6]\,
      Q => \raw_data_r_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[7]\,
      Q => \raw_data_r_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[8]\,
      Q => \raw_data_r_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[9]\,
      Q => \raw_data_r_r_reg_n_0_[9]\,
      R => '0'
    );
\raw_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(0),
      Q => \raw_data_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(10),
      Q => \raw_data_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(11),
      Q => \raw_data_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(12),
      Q => \raw_data_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(13),
      Q => \raw_data_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(14),
      Q => \raw_data_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(15),
      Q => \raw_data_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(16),
      Q => \raw_data_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(17),
      Q => \raw_data_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(18),
      Q => \raw_data_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(19),
      Q => \raw_data_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(1),
      Q => \raw_data_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(20),
      Q => \raw_data_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(21),
      Q => \raw_data_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(22),
      Q => \raw_data_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(23),
      Q => \raw_data_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(24),
      Q => \raw_data_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(25),
      Q => \raw_data_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(26),
      Q => \raw_data_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(27),
      Q => \raw_data_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(28),
      Q => \raw_data_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(29),
      Q => \raw_data_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(2),
      Q => \raw_data_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(30),
      Q => \raw_data_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(31),
      Q => \raw_data_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(32),
      Q => \raw_data_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(33),
      Q => \raw_data_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(34),
      Q => p_1_in,
      R => '0'
    );
\raw_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(3),
      Q => \raw_data_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(4),
      Q => \raw_data_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(5),
      Q => \raw_data_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(6),
      Q => \raw_data_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(7),
      Q => \raw_data_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(8),
      Q => \raw_data_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(9),
      Q => \raw_data_r_reg_n_0_[9]\,
      R => '0'
    );
rd_err_pre_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rd_err_c,
      Q => rd_err_pre,
      R => do_rd_en
    );
rd_err_q_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rd_err_pre,
      Q => rxbuferr_out_i(0),
      R => do_rd_en
    );
rxfsm_reset_i_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_drp,
      I1 => LINK_RESET_OUT_reg,
      I2 => link_reset_0_c,
      I3 => hard_err_rst_int,
      O => rxfsm_reset_i
    );
\srlc32e[0].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(0),
      Q => raw_data_srl_out(0),
      Q31 => \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[10].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(10),
      Q => raw_data_srl_out(10),
      Q31 => \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[11].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(11),
      Q => raw_data_srl_out(11),
      Q31 => \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[12].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(12),
      Q => raw_data_srl_out(12),
      Q31 => \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[13].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(13),
      Q => raw_data_srl_out(13),
      Q31 => \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[14].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(14),
      Q => raw_data_srl_out(14),
      Q31 => \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[15].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(15),
      Q => raw_data_srl_out(15),
      Q31 => \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[16].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(16),
      Q => raw_data_srl_out(16),
      Q31 => \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[17].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(17),
      Q => raw_data_srl_out(17),
      Q31 => \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[18].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(18),
      Q => raw_data_srl_out(18),
      Q31 => \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[19].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(19),
      Q => raw_data_srl_out(19),
      Q31 => \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[1].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(1),
      Q => raw_data_srl_out(1),
      Q31 => \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[20].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(20),
      Q => raw_data_srl_out(20),
      Q31 => \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[21].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(21),
      Q => raw_data_srl_out(21),
      Q31 => \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[22].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(22),
      Q => raw_data_srl_out(22),
      Q31 => \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[23].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(23),
      Q => raw_data_srl_out(23),
      Q31 => \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[24].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(24),
      Q => raw_data_srl_out(24),
      Q31 => \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[25].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(25),
      Q => raw_data_srl_out(25),
      Q31 => \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[26].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(26),
      Q => raw_data_srl_out(26),
      Q31 => \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[27].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(27),
      Q => raw_data_srl_out(27),
      Q31 => \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[28].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(28),
      Q => raw_data_srl_out(28),
      Q31 => \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[29].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(29),
      Q => raw_data_srl_out(29),
      Q31 => \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[2].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(2),
      Q => raw_data_srl_out(2),
      Q31 => \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[30].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(30),
      Q => raw_data_srl_out(30),
      Q31 => \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[31].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(31),
      Q => raw_data_srl_out(31),
      Q31 => \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[32].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => Q(0),
      Q => raw_data_srl_out(32),
      Q31 => \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[33].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => Q(1),
      Q => raw_data_srl_out(33),
      Q31 => \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[34].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => rxdatavalid_to_fifo_i,
      Q => raw_data_srl_out(34),
      Q31 => \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[3].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(3),
      Q => raw_data_srl_out(3),
      Q31 => \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[4].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(4),
      Q => raw_data_srl_out(4),
      Q31 => \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[5].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(5),
      Q => raw_data_srl_out(5),
      Q31 => \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[6].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(6),
      Q => raw_data_srl_out(6),
      Q31 => \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[7].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(7),
      Q => raw_data_srl_out(7),
      Q31 => \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[8].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(8),
      Q => raw_data_srl_out(8),
      Q31 => \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[9].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(9),
      Q => raw_data_srl_out(9),
      Q31 => \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\sym_dec_i/RX_DATA_REG[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_reg,
      O => hold_reg_reg_1
    );
u_cdc_overflow_flag_c: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized3\
     port map (
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      full => overflow_flag_c,
      user_clk => user_clk
    );
u_cdc_rxlossofsync_in: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_28\
     port map (
      in0 => in0,
      s_level_out_d5_reg_0 => u_cdc_rxlossofsync_in_n_0,
      user_clk => user_clk
    );
u_cdc_wr_err_rd_clk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized3_29\
     port map (
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      \out\ => wr_err_rd_clk_pre,
      overflow => wr_err_c,
      user_clk => user_clk
    );
u_rst_sync_btf_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_30\
     port map (
      in0 => valid_btf_detect_extend_r2,
      init_clk => init_clk,
      stg5_reg_0 => u_rst_sync_btf_sync_n_0
    );
underflow_flag_r1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => underflow_flag_c,
      I1 => buffer_too_empty_c,
      O => underflow_flag_r10
    );
underflow_flag_r1_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r10,
      Q => underflow_flag_r1,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r2_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r1,
      Q => underflow_flag_r2,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r3_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r2,
      Q => underflow_flag_r3,
      S => cbcc_fifo_reset_rd_clk
    );
valid_btf_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_btf_sync_n_0,
      Q => valid_btf_detect_dlyd1,
      R => '0'
    );
valid_btf_detect_extend_r20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => valid_btf_detect_extend_r(0),
      I1 => valid_btf_detect_extend_r(3),
      I2 => valid_btf_detect_extend_r(4),
      I3 => valid_btf_detect_extend_r(1),
      I4 => valid_btf_detect_extend_r(2),
      O => valid_btf_detect_extend_r20_n_0
    );
valid_btf_detect_extend_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r20_n_0,
      Q => valid_btf_detect_extend_r2,
      R => '0'
    );
\valid_btf_detect_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(1),
      Q => valid_btf_detect_extend_r(0),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(2),
      Q => valid_btf_detect_extend_r(1),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(3),
      Q => valid_btf_detect_extend_r(2),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(4),
      Q => valid_btf_detect_extend_r(3),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect,
      Q => valid_btf_detect_extend_r(4),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
valid_btf_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_c,
      Q => valid_btf_detect,
      R => '0'
    );
\wait_for_rd_en[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_rd_en(0),
      O => \wait_for_rd_en[0]_i_1_n_0\
    );
\wait_for_rd_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      O => \wait_for_rd_en[1]_i_1_n_0\
    );
\wait_for_rd_en[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => wait_for_rd_en(1),
      I1 => wait_for_rd_en(2),
      O => \wait_for_rd_en[2]_i_1_n_0\
    );
\wait_for_rd_en[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(2),
      O => \wait_for_rd_en[2]_i_2_n_0\
    );
\wait_for_rd_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \wait_for_rd_en[2]_i_1_n_0\,
      D => \wait_for_rd_en[0]_i_1_n_0\,
      Q => wait_for_rd_en(0),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \wait_for_rd_en[2]_i_1_n_0\,
      D => \wait_for_rd_en[1]_i_1_n_0\,
      Q => wait_for_rd_en(1),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \wait_for_rd_en[2]_i_1_n_0\,
      D => \wait_for_rd_en[2]_i_2_n_0\,
      Q => wait_for_rd_en(2),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_wr_en[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_wr_en_reg(0),
      O => \p_0_in__5\(0)
    );
\wait_for_wr_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wait_for_wr_en_reg(0),
      I1 => wait_for_wr_en_reg(1),
      O => \p_0_in__5\(1)
    );
\wait_for_wr_en[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wait_for_wr_en_reg(0),
      I1 => wait_for_wr_en_reg(1),
      I2 => wait_for_wr_en_reg(2),
      O => \p_0_in__5\(2)
    );
\wait_for_wr_en[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wait_for_wr_en_reg(1),
      I1 => wait_for_wr_en_reg(0),
      I2 => wait_for_wr_en_reg(2),
      I3 => wait_for_wr_en_reg(3),
      O => \p_0_in__5\(3)
    );
\wait_for_wr_en[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wait_for_wr_en_reg(2),
      I1 => wait_for_wr_en_reg(0),
      I2 => wait_for_wr_en_reg(1),
      I3 => wait_for_wr_en_reg(3),
      I4 => wait_for_wr_en_reg(4),
      O => \p_0_in__5\(4)
    );
\wait_for_wr_en[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_wr_en_reg(5),
      O => \wait_for_wr_en[5]_i_1_n_0\
    );
\wait_for_wr_en[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => wait_for_wr_en_reg(3),
      I1 => wait_for_wr_en_reg(1),
      I2 => wait_for_wr_en_reg(0),
      I3 => wait_for_wr_en_reg(2),
      I4 => wait_for_wr_en_reg(4),
      O => \p_0_in__5\(5)
    );
\wait_for_wr_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__5\(0),
      Q => wait_for_wr_en_reg(0),
      R => SR(0)
    );
\wait_for_wr_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__5\(1),
      Q => wait_for_wr_en_reg(1),
      R => SR(0)
    );
\wait_for_wr_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__5\(2),
      Q => wait_for_wr_en_reg(2),
      R => SR(0)
    );
\wait_for_wr_en_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__5\(3),
      Q => wait_for_wr_en_reg(3),
      R => SR(0)
    );
\wait_for_wr_en_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__5\(4),
      Q => wait_for_wr_en_reg(4),
      R => SR(0)
    );
\wait_for_wr_en_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__5\(5),
      Q => wait_for_wr_en_reg(5),
      R => SR(0)
    );
\wait_for_wr_en_wr3_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(0),
      Q => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(1),
      Q => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(2),
      Q => \wait_for_wr_en_wr3_reg[2]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(3),
      Q => \wait_for_wr_en_wr3_reg[3]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(4),
      Q => \wait_for_wr_en_wr3_reg[4]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(5),
      Q => \wait_for_wr_en_wr3_reg[5]_srl3_n_0\
    );
\wait_for_wr_en_wr4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(0),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(1),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[2]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(2),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[3]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(3),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[4]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(4),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[5]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(5),
      R => '0'
    );
\wdth_conv_1stage[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CB_detect_dlyd0p5,
      I1 => CB_detect0,
      O => CB_detect
    );
\wdth_conv_1stage[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F0F0F0F0"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => cb_fifo_din_detect_q,
      I2 => do_wr_en,
      I3 => first_cb_to_write_to_fifo_dlyd,
      I4 => p_1_in,
      I5 => FINAL_GATER_FOR_FIFO_DIN_reg_0,
      O => mod_do_wr_en
    );
\wdth_conv_1stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[0]\,
      Q => wdth_conv_1stage(0),
      R => SR(0)
    );
\wdth_conv_1stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[10]\,
      Q => wdth_conv_1stage(10),
      R => SR(0)
    );
\wdth_conv_1stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[11]\,
      Q => wdth_conv_1stage(11),
      R => SR(0)
    );
\wdth_conv_1stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[12]\,
      Q => wdth_conv_1stage(12),
      R => SR(0)
    );
\wdth_conv_1stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[13]\,
      Q => wdth_conv_1stage(13),
      R => SR(0)
    );
\wdth_conv_1stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[14]\,
      Q => wdth_conv_1stage(14),
      R => SR(0)
    );
\wdth_conv_1stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[15]\,
      Q => wdth_conv_1stage(15),
      R => SR(0)
    );
\wdth_conv_1stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[16]\,
      Q => wdth_conv_1stage(16),
      R => SR(0)
    );
\wdth_conv_1stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[17]\,
      Q => wdth_conv_1stage(17),
      R => SR(0)
    );
\wdth_conv_1stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[18]\,
      Q => wdth_conv_1stage(18),
      R => SR(0)
    );
\wdth_conv_1stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[19]\,
      Q => wdth_conv_1stage(19),
      R => SR(0)
    );
\wdth_conv_1stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[1]\,
      Q => wdth_conv_1stage(1),
      R => SR(0)
    );
\wdth_conv_1stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[20]\,
      Q => wdth_conv_1stage(20),
      R => SR(0)
    );
\wdth_conv_1stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[21]\,
      Q => wdth_conv_1stage(21),
      R => SR(0)
    );
\wdth_conv_1stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[22]\,
      Q => wdth_conv_1stage(22),
      R => SR(0)
    );
\wdth_conv_1stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[23]\,
      Q => wdth_conv_1stage(23),
      R => SR(0)
    );
\wdth_conv_1stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[24]\,
      Q => wdth_conv_1stage(24),
      R => SR(0)
    );
\wdth_conv_1stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[25]\,
      Q => wdth_conv_1stage(25),
      R => SR(0)
    );
\wdth_conv_1stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[26]\,
      Q => wdth_conv_1stage(26),
      R => SR(0)
    );
\wdth_conv_1stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[27]\,
      Q => wdth_conv_1stage(27),
      R => SR(0)
    );
\wdth_conv_1stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[28]\,
      Q => wdth_conv_1stage(28),
      R => SR(0)
    );
\wdth_conv_1stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[29]\,
      Q => wdth_conv_1stage(29),
      R => SR(0)
    );
\wdth_conv_1stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[2]\,
      Q => wdth_conv_1stage(2),
      R => SR(0)
    );
\wdth_conv_1stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[30]\,
      Q => wdth_conv_1stage(30),
      R => SR(0)
    );
\wdth_conv_1stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[31]\,
      Q => wdth_conv_1stage(31),
      R => SR(0)
    );
\wdth_conv_1stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[32]\,
      Q => wdth_conv_1stage(32),
      R => SR(0)
    );
\wdth_conv_1stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[33]\,
      Q => wdth_conv_1stage(33),
      R => SR(0)
    );
\wdth_conv_1stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => rxdatavalid_lookahead_i,
      Q => wdth_conv_1stage(34),
      R => SR(0)
    );
\wdth_conv_1stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => CC_detect_pulse_r,
      Q => wdth_conv_1stage(35),
      R => SR(0)
    );
\wdth_conv_1stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => p_0_in0_in,
      Q => wdth_conv_1stage(36),
      R => SR(0)
    );
\wdth_conv_1stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => CB_detect_dlyd1,
      Q => wdth_conv_1stage(37),
      R => SR(0)
    );
\wdth_conv_1stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => CB_detect,
      Q => wdth_conv_1stage(38),
      R => SR(0)
    );
\wdth_conv_1stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => D(0),
      Q => wdth_conv_1stage(39),
      R => SR(0)
    );
\wdth_conv_1stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[3]\,
      Q => wdth_conv_1stage(3),
      R => SR(0)
    );
\wdth_conv_1stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[4]\,
      Q => wdth_conv_1stage(4),
      R => SR(0)
    );
\wdth_conv_1stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[5]\,
      Q => wdth_conv_1stage(5),
      R => SR(0)
    );
\wdth_conv_1stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[6]\,
      Q => wdth_conv_1stage(6),
      R => SR(0)
    );
\wdth_conv_1stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[7]\,
      Q => wdth_conv_1stage(7),
      R => SR(0)
    );
\wdth_conv_1stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[8]\,
      Q => wdth_conv_1stage(8),
      R => SR(0)
    );
\wdth_conv_1stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[9]\,
      Q => wdth_conv_1stage(9),
      R => SR(0)
    );
\wdth_conv_2stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(0),
      Q => en32_fifo_din_i(0),
      R => SR(0)
    );
\wdth_conv_2stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(10),
      Q => en32_fifo_din_i(10),
      R => SR(0)
    );
\wdth_conv_2stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(11),
      Q => en32_fifo_din_i(11),
      R => SR(0)
    );
\wdth_conv_2stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(12),
      Q => en32_fifo_din_i(12),
      R => SR(0)
    );
\wdth_conv_2stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(13),
      Q => en32_fifo_din_i(13),
      R => SR(0)
    );
\wdth_conv_2stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(14),
      Q => en32_fifo_din_i(14),
      R => SR(0)
    );
\wdth_conv_2stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(15),
      Q => en32_fifo_din_i(15),
      R => SR(0)
    );
\wdth_conv_2stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(16),
      Q => en32_fifo_din_i(16),
      R => SR(0)
    );
\wdth_conv_2stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(17),
      Q => en32_fifo_din_i(17),
      R => SR(0)
    );
\wdth_conv_2stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(18),
      Q => en32_fifo_din_i(18),
      R => SR(0)
    );
\wdth_conv_2stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(19),
      Q => en32_fifo_din_i(19),
      R => SR(0)
    );
\wdth_conv_2stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(1),
      Q => en32_fifo_din_i(1),
      R => SR(0)
    );
\wdth_conv_2stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(20),
      Q => en32_fifo_din_i(20),
      R => SR(0)
    );
\wdth_conv_2stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(21),
      Q => en32_fifo_din_i(21),
      R => SR(0)
    );
\wdth_conv_2stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(22),
      Q => en32_fifo_din_i(22),
      R => SR(0)
    );
\wdth_conv_2stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(23),
      Q => en32_fifo_din_i(23),
      R => SR(0)
    );
\wdth_conv_2stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(24),
      Q => en32_fifo_din_i(24),
      R => SR(0)
    );
\wdth_conv_2stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(25),
      Q => en32_fifo_din_i(25),
      R => SR(0)
    );
\wdth_conv_2stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(26),
      Q => en32_fifo_din_i(26),
      R => SR(0)
    );
\wdth_conv_2stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(27),
      Q => en32_fifo_din_i(27),
      R => SR(0)
    );
\wdth_conv_2stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(28),
      Q => en32_fifo_din_i(28),
      R => SR(0)
    );
\wdth_conv_2stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(29),
      Q => en32_fifo_din_i(29),
      R => SR(0)
    );
\wdth_conv_2stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(2),
      Q => en32_fifo_din_i(2),
      R => SR(0)
    );
\wdth_conv_2stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(30),
      Q => en32_fifo_din_i(30),
      R => SR(0)
    );
\wdth_conv_2stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(31),
      Q => en32_fifo_din_i(31),
      R => SR(0)
    );
\wdth_conv_2stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(32),
      Q => wdth_conv_2stage(32),
      R => SR(0)
    );
\wdth_conv_2stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(33),
      Q => wdth_conv_2stage(33),
      R => SR(0)
    );
\wdth_conv_2stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(34),
      Q => wdth_conv_2stage(34),
      R => SR(0)
    );
\wdth_conv_2stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(35),
      Q => wdth_conv_2stage(35),
      R => SR(0)
    );
\wdth_conv_2stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(36),
      Q => wdth_conv_2stage(36),
      R => SR(0)
    );
\wdth_conv_2stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(37),
      Q => wdth_conv_2stage(37),
      R => SR(0)
    );
\wdth_conv_2stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(38),
      Q => wdth_conv_2stage(38),
      R => SR(0)
    );
\wdth_conv_2stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(39),
      Q => wdth_conv_2stage(39),
      R => SR(0)
    );
\wdth_conv_2stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(3),
      Q => en32_fifo_din_i(3),
      R => SR(0)
    );
\wdth_conv_2stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(4),
      Q => en32_fifo_din_i(4),
      R => SR(0)
    );
\wdth_conv_2stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(5),
      Q => en32_fifo_din_i(5),
      R => SR(0)
    );
\wdth_conv_2stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(6),
      Q => en32_fifo_din_i(6),
      R => SR(0)
    );
\wdth_conv_2stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(7),
      Q => en32_fifo_din_i(7),
      R => SR(0)
    );
\wdth_conv_2stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(8),
      Q => en32_fifo_din_i(8),
      R => SR(0)
    );
\wdth_conv_2stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(9),
      Q => en32_fifo_din_i(9),
      R => SR(0)
    );
\wdth_conv_3stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(0),
      Q => en32_fifo_din_i(40),
      R => SR(0)
    );
\wdth_conv_3stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(10),
      Q => en32_fifo_din_i(50),
      R => SR(0)
    );
\wdth_conv_3stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(11),
      Q => en32_fifo_din_i(51),
      R => SR(0)
    );
\wdth_conv_3stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(12),
      Q => en32_fifo_din_i(52),
      R => SR(0)
    );
\wdth_conv_3stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(13),
      Q => en32_fifo_din_i(53),
      R => SR(0)
    );
\wdth_conv_3stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(14),
      Q => en32_fifo_din_i(54),
      R => SR(0)
    );
\wdth_conv_3stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(15),
      Q => en32_fifo_din_i(55),
      R => SR(0)
    );
\wdth_conv_3stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(16),
      Q => en32_fifo_din_i(56),
      R => SR(0)
    );
\wdth_conv_3stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(17),
      Q => en32_fifo_din_i(57),
      R => SR(0)
    );
\wdth_conv_3stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(18),
      Q => en32_fifo_din_i(58),
      R => SR(0)
    );
\wdth_conv_3stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(19),
      Q => en32_fifo_din_i(59),
      R => SR(0)
    );
\wdth_conv_3stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(1),
      Q => en32_fifo_din_i(41),
      R => SR(0)
    );
\wdth_conv_3stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(20),
      Q => en32_fifo_din_i(60),
      R => SR(0)
    );
\wdth_conv_3stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(21),
      Q => en32_fifo_din_i(61),
      R => SR(0)
    );
\wdth_conv_3stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(22),
      Q => en32_fifo_din_i(62),
      R => SR(0)
    );
\wdth_conv_3stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(23),
      Q => en32_fifo_din_i(63),
      R => SR(0)
    );
\wdth_conv_3stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(24),
      Q => en32_fifo_din_i(64),
      R => SR(0)
    );
\wdth_conv_3stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(25),
      Q => en32_fifo_din_i(65),
      R => SR(0)
    );
\wdth_conv_3stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(26),
      Q => en32_fifo_din_i(66),
      R => SR(0)
    );
\wdth_conv_3stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(27),
      Q => en32_fifo_din_i(67),
      R => SR(0)
    );
\wdth_conv_3stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(28),
      Q => en32_fifo_din_i(68),
      R => SR(0)
    );
\wdth_conv_3stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(29),
      Q => en32_fifo_din_i(69),
      R => SR(0)
    );
\wdth_conv_3stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(2),
      Q => en32_fifo_din_i(42),
      R => SR(0)
    );
\wdth_conv_3stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(30),
      Q => en32_fifo_din_i(70),
      R => SR(0)
    );
\wdth_conv_3stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(31),
      Q => en32_fifo_din_i(71),
      R => SR(0)
    );
\wdth_conv_3stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(32),
      Q => en32_fifo_din_i(72),
      R => SR(0)
    );
\wdth_conv_3stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(33),
      Q => en32_fifo_din_i(73),
      R => SR(0)
    );
\wdth_conv_3stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(34),
      Q => en32_fifo_din_i(74),
      R => SR(0)
    );
\wdth_conv_3stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(35),
      Q => en32_fifo_din_i(75),
      R => SR(0)
    );
\wdth_conv_3stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(36),
      Q => en32_fifo_din_i(76),
      R => SR(0)
    );
\wdth_conv_3stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(37),
      Q => en32_fifo_din_i(77),
      R => SR(0)
    );
\wdth_conv_3stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(38),
      Q => en32_fifo_din_i(78),
      R => SR(0)
    );
\wdth_conv_3stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(39),
      Q => en32_fifo_din_i(79),
      R => SR(0)
    );
\wdth_conv_3stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(3),
      Q => en32_fifo_din_i(43),
      R => SR(0)
    );
\wdth_conv_3stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(4),
      Q => en32_fifo_din_i(44),
      R => SR(0)
    );
\wdth_conv_3stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(5),
      Q => en32_fifo_din_i(45),
      R => SR(0)
    );
\wdth_conv_3stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(6),
      Q => en32_fifo_din_i(46),
      R => SR(0)
    );
\wdth_conv_3stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(7),
      Q => en32_fifo_din_i(47),
      R => SR(0)
    );
\wdth_conv_3stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(8),
      Q => en32_fifo_din_i(48),
      R => SR(0)
    );
\wdth_conv_3stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(9),
      Q => en32_fifo_din_i(49),
      R => SR(0)
    );
\wdth_conv_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => mod_do_wr_en,
      I2 => \wdth_conv_count_reg_n_0_[0]\,
      O => \p_2_in__0\(0)
    );
\wdth_conv_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => mod_do_wr_en,
      O => \wdth_conv_count[1]_i_1_n_0\
    );
\wdth_conv_count[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => mod_do_wr_en,
      I1 => bit80_prsnt,
      I2 => \wdth_conv_count_reg_n_0_[0]\,
      O => \p_2_in__0\(1)
    );
\wdth_conv_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wdth_conv_count[1]_i_1_n_0\,
      D => \p_2_in__0\(0),
      Q => \wdth_conv_count_reg_n_0_[0]\,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
\wdth_conv_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wdth_conv_count[1]_i_1_n_0\,
      D => \p_2_in__0\(1),
      Q => bit80_prsnt,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
wr_err_rd_clk_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => wr_err_rd_clk_pre,
      Q => rxbuferr_out_i(1),
      R => do_rd_en
    );
\wr_monitor_flag[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      O => \p_0_in__6\(0)
    );
\wr_monitor_flag[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      O => \p_0_in__6\(1)
    );
\wr_monitor_flag[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(2),
      O => \p_0_in__6\(2)
    );
\wr_monitor_flag[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222A2A2A"
    )
        port map (
      I0 => new_do_wr_en,
      I1 => wr_monitor_flag_reg(3),
      I2 => wr_monitor_flag_reg(2),
      I3 => wr_monitor_flag_reg(0),
      I4 => wr_monitor_flag_reg(1),
      O => wr_monitor_flag
    );
\wr_monitor_flag[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_monitor_flag_reg(1),
      I1 => wr_monitor_flag_reg(0),
      I2 => wr_monitor_flag_reg(2),
      I3 => wr_monitor_flag_reg(3),
      O => \p_0_in__6\(3)
    );
\wr_monitor_flag_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__6\(0),
      Q => wr_monitor_flag_reg(0),
      R => \wr_monitor_flag_reg[3]_0\(0)
    );
\wr_monitor_flag_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__6\(1),
      Q => wr_monitor_flag_reg(1),
      R => \wr_monitor_flag_reg[3]_0\(0)
    );
\wr_monitor_flag_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__6\(2),
      Q => wr_monitor_flag_reg(2),
      R => \wr_monitor_flag_reg[3]_0\(0)
    );
\wr_monitor_flag_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__6\(3),
      Q => wr_monitor_flag_reg(3),
      R => \wr_monitor_flag_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_WRAPPER is
  port (
    DRPDO_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DRPRDY_OUT : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_out_clk : out STD_LOGIC;
    bufg_gt_clr_out : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt_pll_lock : out STD_LOGIC;
    rx_lossofsync_i : out STD_LOGIC;
    LINK_RESET_OUT_reg_0 : out STD_LOGIC;
    stg3_reg : out STD_LOGIC;
    RX_NEG_OUT_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    extend_cc_r_reg : out STD_LOGIC;
    txdatavalid_i : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    txdatavalid_symgen_i : out STD_LOGIC;
    master_do_rd_en_q_reg : out STD_LOGIC;
    rx_header_1_i : out STD_LOGIC;
    hold_reg_reg : out STD_LOGIC;
    rd_err_q_reg : out STD_LOGIC;
    rxdatavalid_i : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC;
    hold_reg_reg_0 : out STD_LOGIC;
    rst_drp : in STD_LOGIC;
    DRPADDR_IN : in STD_LOGIC_VECTOR ( 9 downto 0 );
    init_clk : in STD_LOGIC;
    DRPDI_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_rxcdrovrden_in : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    in0 : in STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg : in STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg : in STD_LOGIC;
    tx_reset_i : in STD_LOGIC;
    tx_data_i : in STD_LOGIC_VECTOR ( 57 downto 0 );
    extend_cc_r : in STD_LOGIC;
    extend_cc_r_reg_0 : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    illegal_btf_i : in STD_LOGIC;
    hard_err_usr_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    \TX_DATA_reg[50]\ : in STD_LOGIC;
    \TX_DATA_reg[50]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mmcm_not_locked : in STD_LOGIC;
    \SCRAMBLED_DATA_OUT_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_WRAPPER;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_WRAPPER is
  signal ANY_VLD_BTF_FLAG : STD_LOGIC;
  signal CB_detect0 : STD_LOGIC;
  signal CC_detect_dlyd1 : STD_LOGIC;
  signal CC_detect_pulse_i : STD_LOGIC;
  signal FSM_RESETDONE_j : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\ : STD_LOGIC;
  signal HPCNT_RESET_IN : STD_LOGIC;
  signal LINK_RESET_OUT0 : STD_LOGIC;
  signal \^rx_neg_out_reg_0\ : STD_LOGIC;
  signal START_CB_WRITES_OUT : STD_LOGIC;
  signal \TX_DATA[63]_i_3_n_0\ : STD_LOGIC;
  signal all_start_cb_writes_i : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of all_start_cb_writes_i : signal is "true";
  signal all_vld_btf_flag_i : STD_LOGIC;
  attribute RTL_KEEP of all_vld_btf_flag_i : signal is "true";
  signal allow_block_sync_propagation : STD_LOGIC;
  signal allow_block_sync_propagation_reg_n_0 : STD_LOGIC;
  signal bit_err_chan_bond_i : STD_LOGIC;
  attribute RTL_KEEP of bit_err_chan_bond_i : signal is "true";
  signal blocksync_all_lanes_inrxclk_q : STD_LOGIC;
  signal blocksync_out_i : STD_LOGIC;
  signal cb_bit_err_out : STD_LOGIC;
  signal cbcc_data_srst : STD_LOGIC;
  signal cbcc_fifo_reset_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk : STD_LOGIC;
  signal cbcc_fifo_reset_wr_clk : STD_LOGIC;
  signal cbcc_reset_cbstg2_rd_clk : STD_LOGIC;
  signal cdr_reset_fsm_cntr_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cdr_reset_fsm_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset_i_1_n_0 : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset_reg_n_0 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_35 : STD_LOGIC;
  signal do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of do_rd_en_i : signal is "true";
  signal final_gater_for_fifo_din_i : STD_LOGIC;
  attribute RTL_KEEP of final_gater_for_fifo_din_i : signal is "true";
  signal fsm_resetdone_initclk : STD_LOGIC;
  signal fsm_resetdone_to_rxreset_in : STD_LOGIC;
  signal gt_cplllock_i : STD_LOGIC;
  signal gt_cplllock_j : STD_LOGIC;
  signal gtwiz_userclk_rx_active_in : STD_LOGIC;
  signal hard_err_cntr_r : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_6_n_0\ : STD_LOGIC;
  signal hard_err_cntr_r_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hard_err_rst_int : STD_LOGIC;
  signal hard_err_rst_int_i_3_n_0 : STD_LOGIC;
  signal hard_err_usr : STD_LOGIC;
  signal hard_err_usr0 : STD_LOGIC;
  signal int_gt_rxbufstatus : STD_LOGIC_VECTOR ( 2 to 2 );
  signal master_do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of master_do_rd_en_i : signal is "true";
  signal new_gtx_rx_pcsreset_comb : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 52 to 52 );
  signal pos_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pos_rxdatavalid_i : STD_LOGIC;
  signal pos_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pos_rxheadervalid_i : STD_LOGIC;
  signal pre_r1_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_r1_rxdatavalid_i : STD_LOGIC;
  signal pre_r1_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_r1_rxheadervalid_i : STD_LOGIC;
  signal pre_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_rxdatavalid_i : STD_LOGIC;
  signal pre_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_rxheadervalid_i : STD_LOGIC;
  signal reset_initclk : STD_LOGIC;
  signal rx_elastic_buf_err : STD_LOGIC;
  signal rx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of rx_fsm_resetdone_i : signal is "true";
  signal rx_fsm_resetdone_i_i : STD_LOGIC;
  signal rx_fsm_resetdone_ii : STD_LOGIC;
  attribute RTL_KEEP of rx_fsm_resetdone_ii : signal is "true";
  signal rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdata_to_fifo_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdatavalid_i_1 : STD_LOGIC;
  signal rxdatavalid_to_fifo_i : STD_LOGIC;
  signal rxfsm_reset_i : STD_LOGIC;
  attribute RTL_KEEP of rxfsm_reset_i : signal is "true";
  signal rxgearboxslip_i : STD_LOGIC;
  signal rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheader_to_fifo_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheadervalid_i : STD_LOGIC;
  signal rxlossofsync_out_i : STD_LOGIC;
  signal rxlossofsync_out_q : STD_LOGIC;
  signal rxreset_for_lanes_q : STD_LOGIC;
  signal rxusrclk_out : STD_LOGIC;
  signal scrambled_data_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sel : STD_LOGIC;
  signal stableclk_gtx_reset_comb : STD_LOGIC;
  signal \^stg3_reg\ : STD_LOGIC;
  signal stg5 : STD_LOGIC;
  signal sync_rx_polarity_r : STD_LOGIC;
  signal tx_buf_err_i : STD_LOGIC;
  signal tx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of tx_fsm_resetdone_i : signal is "true";
  signal tx_fsm_resetdone_ii : STD_LOGIC;
  attribute RTL_KEEP of tx_fsm_resetdone_ii : signal is "true";
  signal tx_hdr_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txdatavalid_i\ : STD_LOGIC;
  signal \txseq_counter_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[6]_i_4_n_0\ : STD_LOGIC;
  signal txseq_counter_i_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_cdc__check_polarity_n_0\ : STD_LOGIC;
  signal u_cdc_hard_err_init_n_0 : STD_LOGIC;
  signal u_rst_sync_blocksyncall_initclk_sync_n_0 : STD_LOGIC;
  signal u_rst_sync_fsm_resetdone_initclk_n_1 : STD_LOGIC;
  signal u_rst_sync_fsm_resetdone_n_0 : STD_LOGIC;
  signal u_rst_sync_gtx_reset_comb_n_0 : STD_LOGIC;
  signal unscrambled_data_i052_out : STD_LOGIC;
  signal valid_btf_detect_c : STD_LOGIC;
  signal valid_btf_detect_dlyd1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_cdr_reset_fsm_r[2]_i_3\ : label is "soft_lutpair149";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[0]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[1]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[2]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute SOFT_HLUTNM of \TX_DATA[63]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \TX_DATA[63]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of TX_HEADER_1_i_2 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[7]_i_4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of datavalid_in_r_i_1 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_5\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_6\ : label is "soft_lutpair147";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of pos_rxdatavalid_i_reg : label is "no";
  attribute SHREG_EXTRACT of \pos_rxheader_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxheader_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of pos_rxheadervalid_i_reg : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of pre_r1_rxdatavalid_i_reg : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxheader_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxheader_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of pre_r1_rxheadervalid_i_reg : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of rxdatavalid_i_reg : label is "no";
  attribute SHREG_EXTRACT of \rxheader_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rxheader_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of rxheadervalid_i_reg : label is "no";
  attribute SOFT_HLUTNM of \txseq_counter_i[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \txseq_counter_i[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \txseq_counter_i[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \txseq_counter_i[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \txseq_counter_i[6]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \txseq_counter_i[6]_i_4\ : label is "soft_lutpair146";
begin
  RX_NEG_OUT_reg_0 <= \^rx_neg_out_reg_0\;
  stg3_reg <= \^stg3_reg\;
  txdatavalid_i <= \^txdatavalid_i\;
FSM_RESETDONE_j_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^stg3_reg\,
      Q => FSM_RESETDONE_j,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => allow_block_sync_propagation,
      I1 => cdr_reset_fsm_lnkreset,
      O => \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I1 => cdr_reset_fsm_cntr_r(7),
      I2 => cdr_reset_fsm_cntr_r(6),
      I3 => cdr_reset_fsm_cntr_r(4),
      I4 => cdr_reset_fsm_cntr_r(5),
      O => \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0\
    );
\FSM_onehot_cdr_reset_fsm_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => u_rst_sync_blocksyncall_initclk_sync_n_0,
      D => '0',
      Q => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      S => p_2_in
    );
\FSM_onehot_cdr_reset_fsm_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => u_rst_sync_blocksyncall_initclk_sync_n_0,
      D => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      Q => cdr_reset_fsm_lnkreset,
      R => p_2_in
    );
\FSM_onehot_cdr_reset_fsm_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => u_rst_sync_blocksyncall_initclk_sync_n_0,
      D => \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\,
      Q => allow_block_sync_propagation,
      R => p_2_in
    );
LINK_RESET_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => LINK_RESET_OUT0,
      Q => LINK_RESET_OUT_reg_0,
      R => '0'
    );
PLLLKDET_OUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => gt_cplllock_i,
      I1 => rx_fsm_resetdone_ii,
      I2 => tx_fsm_resetdone_ii,
      O => gt_pll_lock
    );
RX_NEG_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => \u_cdc__check_polarity_n_0\,
      Q => \^rx_neg_out_reg_0\,
      R => '0'
    );
\TX_DATA[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFF0000FEFF"
    )
        port map (
      I0 => rst_pma_init_usrclk,
      I1 => \TX_DATA[63]_i_3_n_0\,
      I2 => txseq_counter_i_reg(0),
      I3 => txseq_counter_i_reg(1),
      I4 => \TX_DATA_reg[50]\,
      I5 => \TX_DATA_reg[50]_0\,
      O => stg5_reg_0
    );
\TX_DATA[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => rst_pma_init_usrclk,
      I1 => \TX_DATA[63]_i_3_n_0\,
      I2 => txseq_counter_i_reg(0),
      I3 => txseq_counter_i_reg(1),
      O => stg5_reg
    );
\TX_DATA[63]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => txseq_counter_i_reg(5),
      I1 => txseq_counter_i_reg(4),
      I2 => txseq_counter_i_reg(2),
      I3 => txseq_counter_i_reg(3),
      I4 => txseq_counter_i_reg(6),
      O => \TX_DATA[63]_i_3_n_0\
    );
TX_HEADER_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => txseq_counter_i_reg(1),
      I1 => txseq_counter_i_reg(0),
      I2 => \TX_DATA[63]_i_3_n_0\,
      O => txdatavalid_symgen_i
    );
allow_block_sync_propagation_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => cdr_reset_fsm_lnkreset_i_1_n_0,
      D => allow_block_sync_propagation,
      Q => allow_block_sync_propagation_reg_n_0,
      R => p_2_in
    );
aurora_64b66b_0_multi_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_MULTI_GT
     port map (
      D(31 downto 0) => pre_rxdata_from_gtx_i(31 downto 0),
      DRPADDR_IN(9 downto 0) => DRPADDR_IN(9 downto 0),
      DRPDI_IN(15 downto 0) => DRPDI_IN(15 downto 0),
      DRPDO_OUT(15 downto 0) => DRPDO_OUT(15 downto 0),
      DRPRDY_OUT => DRPRDY_OUT,
      E(0) => sel,
      Q(63 downto 0) => scrambled_data_i(63 downto 0),
      bufg_gt_clr_out => bufg_gt_clr_out,
      cplllock_out(0) => gt_cplllock_j,
      drpen_in(0) => drpen_in(0),
      drpwe_in(0) => drpwe_in(0),
      gt_powergood(0) => gt_powergood(0),
      gt_refclk1 => gt_refclk1,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\(1 downto 0) => pre_rxheader_from_gtx_i(1 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\(0) => rxgearboxslip_i,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ => sync_rx_polarity_r,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\(1 downto 0) => tx_hdr_r(1 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(6 downto 0) => txseq_counter_i_reg(6 downto 0),
      gtwiz_reset_rx_done_out(0) => rx_fsm_resetdone_i,
      gtwiz_reset_tx_done_out(0) => tx_fsm_resetdone_i,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      init_clk => init_clk,
      loopback(2 downto 0) => loopback(2 downto 0),
      mmcm_not_locked => mmcm_not_locked,
      \out\(0) => gtwiz_userclk_rx_active_in,
      rst_drp => rst_drp,
      rst_in_out_reg => rxfsm_reset_i,
      rxbufstatus_out(0) => int_gt_rxbufstatus(2),
      rxdatavalid_out(0) => pre_rxdatavalid_i,
      rxheadervalid_out(0) => pre_rxheadervalid_i,
      rxn => rxn,
      rxp => rxp,
      sync_clk => sync_clk,
      tx_out_clk => tx_out_clk,
      txbufstatus_out(0) => tx_buf_err_i,
      txn => txn,
      txp => txp,
      user_clk => user_clk
    );
block_sync_sm_gtx0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_BLOCK_SYNC_SM
     port map (
      D(0) => rxgearboxslip_i,
      Q(1 downto 0) => rxheader_from_gtx_i(1 downto 0),
      SR(0) => new_gtx_rx_pcsreset_comb,
      blocksync_out_i => blocksync_out_i,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      rxheadervalid_i => rxheadervalid_i
    );
blocksync_all_lanes_inrxclk_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_out,
      CE => '1',
      D => blocksync_out_i,
      Q => blocksync_all_lanes_inrxclk_q,
      R => '0'
    );
cbcc_gtx0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
     port map (
      ANY_VLD_BTF_FLAG => ANY_VLD_BTF_FLAG,
      CB_detect0 => CB_detect0,
      CC_detect_dlyd1 => CC_detect_dlyd1,
      D(0) => CC_detect_pulse_i,
      FINAL_GATER_FOR_FIFO_DIN_reg_0 => all_start_cb_writes_i,
      HARD_ERR_reg => rx_elastic_buf_err,
      LINK_RESET_OUT0 => LINK_RESET_OUT0,
      LINK_RESET_OUT_reg => cdr_reset_fsm_lnkreset_reg_n_0,
      \LINK_RESET_reg[0]_0\(0) => p_2_in,
      Q(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      SR(0) => cbcc_fifo_reset_wr_clk,
      START_CB_WRITES_OUT => START_CB_WRITES_OUT,
      START_CB_WRITES_OUT_reg_0 => all_vld_btf_flag_i,
      UNSCRAMBLED_DATA_OUT(31 downto 0) => rxdata_to_fifo_i(31 downto 0),
      bit_err_chan_bond_i => bit_err_chan_bond_i,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      channel_up_tx_if => channel_up_tx_if,
      \count_for_reset_r_reg[23]_0\ => u_rst_sync_fsm_resetdone_initclk_n_1,
      do_rd_en_i => do_rd_en_i,
      dout(63 downto 0) => dout(63 downto 0),
      enable_err_detect_i => enable_err_detect_i,
      final_gater_for_fifo_din_i => final_gater_for_fifo_din_i,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      hard_err_rst_int => hard_err_rst_int,
      hard_err_usr0 => hard_err_usr0,
      hard_err_usr_reg => hard_err_usr_reg_0,
      hold_reg_reg_0 => hold_reg_reg,
      hold_reg_reg_1 => hold_reg_reg_0,
      illegal_btf_i => illegal_btf_i,
      in0 => rxlossofsync_out_q,
      init_clk => init_clk,
      master_do_rd_en_q_reg_0 => master_do_rd_en_q_reg,
      \out\ => master_do_rd_en_i,
      rd_err_q_reg_0 => rd_err_q_reg,
      rst_drp => rst_drp,
      rx_header_1_i => rx_header_1_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rxdatavalid_i => rxdatavalid_i,
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      rxfsm_reset_i => rxfsm_reset_i,
      srst => cbcc_data_srst,
      stg5 => stg5,
      txbufstatus_out(0) => tx_buf_err_i,
      user_clk => user_clk,
      valid_btf_detect_c => valid_btf_detect_c,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1,
      \valid_btf_detect_extend_r_reg[4]_0\(0) => new_gtx_rx_pcsreset_comb,
      \wr_monitor_flag_reg[3]_0\(0) => cbcc_fifo_reset_to_fifo_wr_clk
    );
\cdr_reset_fsm_cntr_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(0),
      O => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(0),
      I1 => cdr_reset_fsm_cntr_r(1),
      I2 => cdr_reset_fsm_cntr_r(2),
      I3 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(2),
      I2 => cdr_reset_fsm_cntr_r(1),
      I3 => cdr_reset_fsm_cntr_r(0),
      I4 => cdr_reset_fsm_cntr_r(3),
      O => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_cntr_r(3),
      I3 => cdr_reset_fsm_cntr_r(2),
      I4 => cdr_reset_fsm_cntr_r(4),
      I5 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(4),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I3 => cdr_reset_fsm_cntr_r(5),
      O => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(5),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I3 => cdr_reset_fsm_cntr_r(4),
      I4 => cdr_reset_fsm_cntr_r(6),
      O => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      I1 => allow_block_sync_propagation,
      I2 => \cdr_reset_fsm_cntr_r[7]_i_3_n_0\,
      O => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(4),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I3 => cdr_reset_fsm_cntr_r(5),
      I4 => cdr_reset_fsm_cntr_r(6),
      I5 => cdr_reset_fsm_cntr_r(7),
      O => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(5),
      I2 => cdr_reset_fsm_cntr_r(4),
      I3 => cdr_reset_fsm_cntr_r(6),
      I4 => cdr_reset_fsm_cntr_r(7),
      I5 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      O => \cdr_reset_fsm_cntr_r[7]_i_3_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_cntr_r(3),
      I3 => cdr_reset_fsm_cntr_r(2),
      O => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\
    );
\cdr_reset_fsm_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(0),
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(1),
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(2),
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(3),
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(4),
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(5),
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(6),
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      Q => cdr_reset_fsm_cntr_r(7),
      R => p_2_in
    );
cdr_reset_fsm_lnkreset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      I2 => allow_block_sync_propagation,
      O => cdr_reset_fsm_lnkreset_i_1_n_0
    );
cdr_reset_fsm_lnkreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => cdr_reset_fsm_lnkreset_i_1_n_0,
      D => cdr_reset_fsm_lnkreset,
      Q => cdr_reset_fsm_lnkreset_reg_n_0,
      R => p_2_in
    );
common_logic_cbcc_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_common_logic_cbcc
     port map (
      ANY_VLD_BTF_FLAG => ANY_VLD_BTF_FLAG,
      CLK => rxusrclk_out,
      SR(0) => cbcc_fifo_reset_wr_clk,
      START_CB_WRITES_OUT => START_CB_WRITES_OUT,
      all_vld_btf_flag_i => all_vld_btf_flag_i,
      cb_bit_err_out => cb_bit_err_out,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      in0 => all_start_cb_writes_i,
      master_do_rd_en_i => master_do_rd_en_i,
      master_do_rd_en_out_reg_0 => do_rd_en_i,
      \out\ => bit_err_chan_bond_i,
      user_clk => user_clk
    );
common_reset_cbcc_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_common_reset_cbcc
     port map (
      SR(0) => cbcc_fifo_reset_wr_clk,
      cb_bit_err_out => cb_bit_err_out,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      srst => cbcc_data_srst,
      stg1_aurora_64b66b_0_cdc_to_reg(0) => new_gtx_rx_pcsreset_comb,
      stg5 => stg5,
      stg9_reg(0) => cbcc_fifo_reset_to_fifo_wr_clk,
      user_clk => user_clk
    );
datavalid_in_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => txseq_counter_i_reg(0),
      I1 => txseq_counter_i_reg(1),
      I2 => \TX_DATA[63]_i_3_n_0\,
      O => \^txdatavalid_i\
    );
descrambler_64b66b_gtx0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_DESCRAMBLER_64B66B
     port map (
      CB_detect0 => CB_detect0,
      CC_detect_dlyd1 => CC_detect_dlyd1,
      D(0) => CC_detect_pulse_i,
      E(0) => rxdatavalid_i_1,
      Q(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      UNSCRAMBLED_DATA_OUT(31 downto 0) => rxdata_to_fifo_i(31 downto 0),
      descrambler(1) => descrambler_64b66b_gtx0_i_n_35,
      descrambler(0) => poly(52),
      \descrambler_reg[31]_0\(31 downto 0) => rxdata_from_gtx_i(31 downto 0),
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in0 => rxlossofsync_out_q,
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      tempData(0) => unscrambled_data_i052_out,
      valid_btf_detect_c => valid_btf_detect_c
    );
extend_cc_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^txdatavalid_i\,
      I1 => extend_cc_r,
      I2 => extend_cc_r_reg_0,
      O => extend_cc_r_reg
    );
\hard_err_cntr_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hard_err_cntr_r_reg(0),
      O => \p_0_in__1\(0)
    );
\hard_err_cntr_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hard_err_cntr_r_reg(0),
      I1 => hard_err_cntr_r_reg(1),
      O => \p_0_in__1\(1)
    );
\hard_err_cntr_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      O => \p_0_in__1\(2)
    );
\hard_err_cntr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hard_err_cntr_r_reg(2),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(1),
      I3 => hard_err_cntr_r_reg(3),
      O => \p_0_in__1\(3)
    );
\hard_err_cntr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hard_err_cntr_r_reg(3),
      I1 => hard_err_cntr_r_reg(1),
      I2 => hard_err_cntr_r_reg(0),
      I3 => hard_err_cntr_r_reg(2),
      I4 => hard_err_cntr_r_reg(4),
      O => \p_0_in__1\(4)
    );
\hard_err_cntr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      I3 => hard_err_cntr_r_reg(3),
      I4 => hard_err_cntr_r_reg(4),
      I5 => hard_err_cntr_r_reg(5),
      O => \p_0_in__1\(5)
    );
\hard_err_cntr_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \hard_err_cntr_r[7]_i_6_n_0\,
      I1 => hard_err_cntr_r_reg(4),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(6),
      O => \p_0_in__1\(6)
    );
\hard_err_cntr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \hard_err_cntr_r[7]_i_6_n_0\,
      I1 => hard_err_cntr_r_reg(5),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(4),
      I4 => hard_err_cntr_r_reg(6),
      I5 => hard_err_cntr_r_reg(7),
      O => \p_0_in__1\(7)
    );
\hard_err_cntr_r[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => hard_err_cntr_r_reg(6),
      I1 => hard_err_cntr_r_reg(4),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(7),
      O => \hard_err_cntr_r[7]_i_4_n_0\
    );
\hard_err_cntr_r[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => hard_err_cntr_r_reg(3),
      I1 => hard_err_cntr_r_reg(6),
      I2 => hard_err_cntr_r_reg(7),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(4),
      O => \hard_err_cntr_r[7]_i_5_n_0\
    );
\hard_err_cntr_r[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      O => \hard_err_cntr_r[7]_i_6_n_0\
    );
\hard_err_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__1\(0),
      Q => hard_err_cntr_r_reg(0),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__1\(1),
      Q => hard_err_cntr_r_reg(1),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__1\(2),
      Q => hard_err_cntr_r_reg(2),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__1\(3),
      Q => hard_err_cntr_r_reg(3),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__1\(4),
      Q => hard_err_cntr_r_reg(4),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__1\(5),
      Q => hard_err_cntr_r_reg(5),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__1\(6),
      Q => hard_err_cntr_r_reg(6),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__1\(7),
      Q => hard_err_cntr_r_reg(7),
      R => HPCNT_RESET_IN
    );
hard_err_rst_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
        port map (
      I0 => hard_err_cntr_r_reg(2),
      I1 => hard_err_cntr_r_reg(6),
      I2 => hard_err_cntr_r_reg(4),
      I3 => hard_err_cntr_r_reg(3),
      I4 => hard_err_cntr_r_reg(5),
      I5 => hard_err_cntr_r_reg(7),
      O => hard_err_rst_int_i_3_n_0
    );
hard_err_rst_int_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => u_cdc_hard_err_init_n_0,
      Q => hard_err_rst_int,
      R => '0'
    );
hard_err_usr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => hard_err_usr0,
      Q => hard_err_usr,
      R => '0'
    );
new_gtx_rx_pcsreset_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxusrclk_out,
      CE => '1',
      D => u_rst_sync_fsm_resetdone_n_0,
      Q => new_gtx_rx_pcsreset_comb,
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(0),
      Q => pos_rxdata_from_gtx_i(0),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(10),
      Q => pos_rxdata_from_gtx_i(10),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(11),
      Q => pos_rxdata_from_gtx_i(11),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(12),
      Q => pos_rxdata_from_gtx_i(12),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(13),
      Q => pos_rxdata_from_gtx_i(13),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(14),
      Q => pos_rxdata_from_gtx_i(14),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(15),
      Q => pos_rxdata_from_gtx_i(15),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(16),
      Q => pos_rxdata_from_gtx_i(16),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(17),
      Q => pos_rxdata_from_gtx_i(17),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(18),
      Q => pos_rxdata_from_gtx_i(18),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(19),
      Q => pos_rxdata_from_gtx_i(19),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(1),
      Q => pos_rxdata_from_gtx_i(1),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(20),
      Q => pos_rxdata_from_gtx_i(20),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(21),
      Q => pos_rxdata_from_gtx_i(21),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(22),
      Q => pos_rxdata_from_gtx_i(22),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(23),
      Q => pos_rxdata_from_gtx_i(23),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(24),
      Q => pos_rxdata_from_gtx_i(24),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(25),
      Q => pos_rxdata_from_gtx_i(25),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(26),
      Q => pos_rxdata_from_gtx_i(26),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(27),
      Q => pos_rxdata_from_gtx_i(27),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(28),
      Q => pos_rxdata_from_gtx_i(28),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(29),
      Q => pos_rxdata_from_gtx_i(29),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(2),
      Q => pos_rxdata_from_gtx_i(2),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(30),
      Q => pos_rxdata_from_gtx_i(30),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(31),
      Q => pos_rxdata_from_gtx_i(31),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(3),
      Q => pos_rxdata_from_gtx_i(3),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(4),
      Q => pos_rxdata_from_gtx_i(4),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(5),
      Q => pos_rxdata_from_gtx_i(5),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(6),
      Q => pos_rxdata_from_gtx_i(6),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(7),
      Q => pos_rxdata_from_gtx_i(7),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(8),
      Q => pos_rxdata_from_gtx_i(8),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(9),
      Q => pos_rxdata_from_gtx_i(9),
      R => '0'
    );
pos_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_r1_rxdatavalid_i,
      Q => pos_rxdatavalid_i,
      R => '0'
    );
\pos_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxheadervalid_i,
      D => pre_r1_rxheader_from_gtx_i(0),
      Q => pos_rxheader_from_gtx_i(0),
      R => '0'
    );
\pos_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => pre_r1_rxheadervalid_i,
      D => pre_r1_rxheader_from_gtx_i(1),
      Q => pos_rxheader_from_gtx_i(1),
      R => '0'
    );
pos_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_r1_rxheadervalid_i,
      Q => pos_rxheadervalid_i,
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(0),
      Q => pre_r1_rxdata_from_gtx_i(0),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(10),
      Q => pre_r1_rxdata_from_gtx_i(10),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(11),
      Q => pre_r1_rxdata_from_gtx_i(11),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(12),
      Q => pre_r1_rxdata_from_gtx_i(12),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(13),
      Q => pre_r1_rxdata_from_gtx_i(13),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(14),
      Q => pre_r1_rxdata_from_gtx_i(14),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(15),
      Q => pre_r1_rxdata_from_gtx_i(15),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(16),
      Q => pre_r1_rxdata_from_gtx_i(16),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(17),
      Q => pre_r1_rxdata_from_gtx_i(17),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(18),
      Q => pre_r1_rxdata_from_gtx_i(18),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(19),
      Q => pre_r1_rxdata_from_gtx_i(19),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(1),
      Q => pre_r1_rxdata_from_gtx_i(1),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(20),
      Q => pre_r1_rxdata_from_gtx_i(20),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(21),
      Q => pre_r1_rxdata_from_gtx_i(21),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(22),
      Q => pre_r1_rxdata_from_gtx_i(22),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(23),
      Q => pre_r1_rxdata_from_gtx_i(23),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(24),
      Q => pre_r1_rxdata_from_gtx_i(24),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(25),
      Q => pre_r1_rxdata_from_gtx_i(25),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(26),
      Q => pre_r1_rxdata_from_gtx_i(26),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(27),
      Q => pre_r1_rxdata_from_gtx_i(27),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(28),
      Q => pre_r1_rxdata_from_gtx_i(28),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(29),
      Q => pre_r1_rxdata_from_gtx_i(29),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(2),
      Q => pre_r1_rxdata_from_gtx_i(2),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(30),
      Q => pre_r1_rxdata_from_gtx_i(30),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(31),
      Q => pre_r1_rxdata_from_gtx_i(31),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(3),
      Q => pre_r1_rxdata_from_gtx_i(3),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(4),
      Q => pre_r1_rxdata_from_gtx_i(4),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(5),
      Q => pre_r1_rxdata_from_gtx_i(5),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(6),
      Q => pre_r1_rxdata_from_gtx_i(6),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(7),
      Q => pre_r1_rxdata_from_gtx_i(7),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(8),
      Q => pre_r1_rxdata_from_gtx_i(8),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdata_from_gtx_i(9),
      Q => pre_r1_rxdata_from_gtx_i(9),
      R => '0'
    );
pre_r1_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxdatavalid_i,
      Q => pre_r1_rxdatavalid_i,
      R => '0'
    );
\pre_r1_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxheader_from_gtx_i(0),
      Q => pre_r1_rxheader_from_gtx_i(0),
      R => '0'
    );
\pre_r1_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxheader_from_gtx_i(1),
      Q => pre_r1_rxheader_from_gtx_i(1),
      R => '0'
    );
pre_r1_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pre_rxheadervalid_i,
      Q => pre_r1_rxheadervalid_i,
      R => '0'
    );
\rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(0),
      Q => rxdata_from_gtx_i(0),
      R => '0'
    );
\rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(10),
      Q => rxdata_from_gtx_i(10),
      R => '0'
    );
\rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(11),
      Q => rxdata_from_gtx_i(11),
      R => '0'
    );
\rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(12),
      Q => rxdata_from_gtx_i(12),
      R => '0'
    );
\rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(13),
      Q => rxdata_from_gtx_i(13),
      R => '0'
    );
\rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(14),
      Q => rxdata_from_gtx_i(14),
      R => '0'
    );
\rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(15),
      Q => rxdata_from_gtx_i(15),
      R => '0'
    );
\rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(16),
      Q => rxdata_from_gtx_i(16),
      R => '0'
    );
\rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(17),
      Q => rxdata_from_gtx_i(17),
      R => '0'
    );
\rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(18),
      Q => rxdata_from_gtx_i(18),
      R => '0'
    );
\rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(19),
      Q => rxdata_from_gtx_i(19),
      R => '0'
    );
\rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(1),
      Q => rxdata_from_gtx_i(1),
      R => '0'
    );
\rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(20),
      Q => rxdata_from_gtx_i(20),
      R => '0'
    );
\rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(21),
      Q => rxdata_from_gtx_i(21),
      R => '0'
    );
\rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(22),
      Q => rxdata_from_gtx_i(22),
      R => '0'
    );
\rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(23),
      Q => rxdata_from_gtx_i(23),
      R => '0'
    );
\rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(24),
      Q => rxdata_from_gtx_i(24),
      R => '0'
    );
\rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(25),
      Q => rxdata_from_gtx_i(25),
      R => '0'
    );
\rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(26),
      Q => rxdata_from_gtx_i(26),
      R => '0'
    );
\rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(27),
      Q => rxdata_from_gtx_i(27),
      R => '0'
    );
\rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(28),
      Q => rxdata_from_gtx_i(28),
      R => '0'
    );
\rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(29),
      Q => rxdata_from_gtx_i(29),
      R => '0'
    );
\rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(2),
      Q => rxdata_from_gtx_i(2),
      R => '0'
    );
\rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(30),
      Q => rxdata_from_gtx_i(30),
      R => '0'
    );
\rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(31),
      Q => rxdata_from_gtx_i(31),
      R => '0'
    );
\rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(3),
      Q => rxdata_from_gtx_i(3),
      R => '0'
    );
\rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(4),
      Q => rxdata_from_gtx_i(4),
      R => '0'
    );
\rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(5),
      Q => rxdata_from_gtx_i(5),
      R => '0'
    );
\rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(6),
      Q => rxdata_from_gtx_i(6),
      R => '0'
    );
\rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(7),
      Q => rxdata_from_gtx_i(7),
      R => '0'
    );
\rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(8),
      Q => rxdata_from_gtx_i(8),
      R => '0'
    );
\rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdata_from_gtx_i(9),
      Q => rxdata_from_gtx_i(9),
      R => '0'
    );
rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxdatavalid_i,
      Q => rxdatavalid_i_1,
      R => '0'
    );
rxdatavalid_to_fifo_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => rxdatavalid_i_1,
      Q => rxdatavalid_to_fifo_i,
      R => '0'
    );
\rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxheader_from_gtx_i(0),
      Q => rxheader_from_gtx_i(0),
      R => '0'
    );
\rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxheader_from_gtx_i(1),
      Q => rxheader_from_gtx_i(1),
      R => '0'
    );
\rxheader_to_fifo_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => rxheader_from_gtx_i(0),
      Q => rxheader_to_fifo_i(0),
      R => '0'
    );
\rxheader_to_fifo_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => rxheader_from_gtx_i(1),
      Q => rxheader_to_fifo_i(1),
      R => '0'
    );
rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => pos_rxheadervalid_i,
      Q => rxheadervalid_i,
      R => '0'
    );
rxlossofsync_out_q_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk_out,
      CE => '1',
      D => rxlossofsync_out_i,
      Q => rxlossofsync_out_q,
      R => '0'
    );
rxreset_for_lanes_q_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_reset_i,
      Q => rxreset_for_lanes_q,
      R => '0'
    );
scrambler_64b66b_gtx0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SCRAMBLER_64B66B
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      SCRAMBLED_DATA_OUT(63 downto 0) => scrambled_data_i(63 downto 0),
      \SCRAMBLED_DATA_OUT_reg[0]_0\ => \TX_DATA[63]_i_3_n_0\,
      \SCRAMBLED_DATA_OUT_reg[0]_1\(1 downto 0) => txseq_counter_i_reg(1 downto 0),
      \SCRAMBLED_DATA_OUT_reg[5]_0\(5 downto 0) => \SCRAMBLED_DATA_OUT_reg[5]\(5 downto 0),
      tx_data_i(57 downto 0) => tx_data_i(57 downto 0),
      user_clk => user_clk
    );
\tx_hdr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => tx_hdr_r(0),
      R => '0'
    );
\tx_hdr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(1),
      Q => tx_hdr_r(1),
      R => '0'
    );
\txseq_counter_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txseq_counter_i_reg(0),
      O => \txseq_counter_i[0]_i_1_n_0\
    );
\txseq_counter_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => txseq_counter_i_reg(0),
      I1 => txseq_counter_i_reg(1),
      O => \txseq_counter_i[1]_i_1_n_0\
    );
\txseq_counter_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => txseq_counter_i_reg(0),
      I1 => txseq_counter_i_reg(1),
      I2 => txseq_counter_i_reg(2),
      O => \txseq_counter_i[2]_i_1_n_0\
    );
\txseq_counter_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => txseq_counter_i_reg(1),
      I1 => txseq_counter_i_reg(0),
      I2 => txseq_counter_i_reg(2),
      I3 => txseq_counter_i_reg(3),
      O => \txseq_counter_i[3]_i_1_n_0\
    );
\txseq_counter_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => txseq_counter_i_reg(2),
      I1 => txseq_counter_i_reg(0),
      I2 => txseq_counter_i_reg(1),
      I3 => txseq_counter_i_reg(3),
      I4 => txseq_counter_i_reg(4),
      O => \txseq_counter_i[4]_i_1_n_0\
    );
\txseq_counter_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => txseq_counter_i_reg(3),
      I1 => txseq_counter_i_reg(1),
      I2 => txseq_counter_i_reg(0),
      I3 => txseq_counter_i_reg(2),
      I4 => txseq_counter_i_reg(4),
      I5 => txseq_counter_i_reg(5),
      O => \txseq_counter_i[5]_i_1_n_0\
    );
\txseq_counter_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => txseq_counter_i_reg(4),
      I1 => txseq_counter_i_reg(2),
      I2 => \txseq_counter_i[6]_i_4_n_0\,
      I3 => txseq_counter_i_reg(3),
      I4 => txseq_counter_i_reg(5),
      I5 => txseq_counter_i_reg(6),
      O => \txseq_counter_i[6]_i_2_n_0\
    );
\txseq_counter_i[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => txseq_counter_i_reg(6),
      I1 => txseq_counter_i_reg(5),
      I2 => txseq_counter_i_reg(4),
      I3 => txseq_counter_i_reg(3),
      O => \txseq_counter_i[6]_i_3_n_0\
    );
\txseq_counter_i[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => txseq_counter_i_reg(1),
      I1 => txseq_counter_i_reg(0),
      O => \txseq_counter_i[6]_i_4_n_0\
    );
\txseq_counter_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \txseq_counter_i[0]_i_1_n_0\,
      Q => txseq_counter_i_reg(0),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \txseq_counter_i[1]_i_1_n_0\,
      Q => txseq_counter_i_reg(1),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \txseq_counter_i[2]_i_1_n_0\,
      Q => txseq_counter_i_reg(2),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \txseq_counter_i[3]_i_1_n_0\,
      Q => txseq_counter_i_reg(3),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \txseq_counter_i[4]_i_1_n_0\,
      Q => txseq_counter_i_reg(4),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \txseq_counter_i[5]_i_1_n_0\,
      Q => txseq_counter_i_reg(5),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \txseq_counter_i[6]_i_2_n_0\,
      Q => txseq_counter_i_reg(6),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\u_cdc__check_polarity\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync_7
     port map (
      Q(1 downto 0) => rxheader_from_gtx_i(1 downto 0),
      RX_NEG_OUT_reg => \^rx_neg_out_reg_0\,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in0 => in0,
      \rxheader_from_gtx_i_reg[0]\ => \u_cdc__check_polarity_n_0\,
      rxheadervalid_i => rxheadervalid_i
    );
u_cdc_gt_cplllock_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0\
     port map (
      cplllock_out(0) => gt_cplllock_j,
      init_clk => init_clk,
      \out\ => gt_cplllock_i
    );
u_cdc_hard_err_init: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_8\
     port map (
      E(0) => hard_err_cntr_r,
      Q(2 downto 0) => hard_err_cntr_r_reg(2 downto 0),
      fsm_resetdone_initclk => fsm_resetdone_initclk,
      \hard_err_cntr_r_reg[0]\ => \hard_err_cntr_r[7]_i_4_n_0\,
      \hard_err_cntr_r_reg[0]_0\ => \hard_err_cntr_r[7]_i_5_n_0\,
      hard_err_rst_int => hard_err_rst_int,
      hard_err_rst_int_reg => cdr_reset_fsm_lnkreset_reg_n_0,
      hard_err_rst_int_reg_0 => hard_err_rst_int_i_3_n_0,
      in0 => hard_err_usr,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      reset_initclk => reset_initclk,
      rst_drp => rst_drp,
      stg5_reg => u_cdc_hard_err_init_n_0
    );
u_cdc_rx_elastic_buferr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized1\
     port map (
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      \out\ => rx_elastic_buf_err,
      rxbufstatus_out(0) => int_gt_rxbufstatus(2),
      user_clk => user_clk
    );
u_cdc_rx_fsm_resetdone_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_9\
     port map (
      init_clk => init_clk,
      \out\ => rx_fsm_resetdone_i,
      rx_fsm_resetdone_ii => rx_fsm_resetdone_ii
    );
\u_cdc_rxpolarity_\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized2\
     port map (
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      \out\ => sync_rx_polarity_r,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 => s_level_out_d1_aurora_64b66b_0_cdc_to_reg
    );
u_cdc_tx_fsm_resetdone_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_10\
     port map (
      init_clk => init_clk,
      \out\ => tx_fsm_resetdone_i,
      tx_fsm_resetdone_ii => tx_fsm_resetdone_ii
    );
u_rst_done_sync_rx: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0\
     port map (
      \out\ => rx_fsm_resetdone_i,
      stg3_reg_0 => rx_fsm_resetdone_i_i,
      user_clk => user_clk
    );
u_rst_done_sync_rx1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_11\
     port map (
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      \out\ => rx_fsm_resetdone_i
    );
u_rst_done_sync_tx: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_12\
     port map (
      FSM_RESETDONE_j_reg => rx_fsm_resetdone_i_i,
      \out\ => tx_fsm_resetdone_i,
      stg3_reg_0 => \^stg3_reg\,
      user_clk => user_clk
    );
u_rst_done_sync_tx1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_13\
     port map (
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      \out\ => tx_fsm_resetdone_i
    );
u_rst_sync_blocksyncall_initclk_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1\
     port map (
      E(0) => u_rst_sync_blocksyncall_initclk_sync_n_0,
      \FSM_onehot_cdr_reset_fsm_r_reg[0]\ => \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0\,
      Q(2) => allow_block_sync_propagation,
      Q(1) => cdr_reset_fsm_lnkreset,
      Q(0) => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      in0 => blocksync_all_lanes_inrxclk_q,
      init_clk => init_clk
    );
u_rst_sync_blocksyncprop_inrxclk_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_14\
     port map (
      blocksync_out_i => blocksync_out_i,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in0 => allow_block_sync_propagation_reg_n_0,
      rxlossofsync_out_i => rxlossofsync_out_i
    );
u_rst_sync_fsm_resetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_15\
     port map (
      fsm_resetdone_to_rxreset_in => fsm_resetdone_to_rxreset_in,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in0 => FSM_RESETDONE_j,
      \out\(0) => gtwiz_userclk_rx_active_in,
      stg5_reg_0 => u_rst_sync_fsm_resetdone_n_0
    );
u_rst_sync_fsm_resetdone_initclk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_16\
     port map (
      \count_for_reset_r_reg[23]\ => cdr_reset_fsm_lnkreset_reg_n_0,
      fsm_resetdone_initclk => fsm_resetdone_initclk,
      in0 => FSM_RESETDONE_j,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      reset_initclk => reset_initclk,
      rst_drp => rst_drp,
      stg5_reg_0 => u_rst_sync_fsm_resetdone_initclk_n_1,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1
    );
u_rst_sync_gtx_reset_comb: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_17\
     port map (
      Q(2 downto 0) => txseq_counter_i_reg(2 downto 0),
      SR(0) => u_rst_sync_gtx_reset_comb_n_0,
      in0 => stableclk_gtx_reset_comb,
      \txseq_counter_i_reg[0]\ => \txseq_counter_i[6]_i_3_n_0\,
      user_clk => user_clk
    );
u_rst_sync_reset_initclk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_18\
     port map (
      SR(0) => HPCNT_RESET_IN,
      fsm_resetdone_initclk => fsm_resetdone_initclk,
      \hard_err_cntr_r_reg[7]\ => cdr_reset_fsm_lnkreset_reg_n_0,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      reset_initclk => reset_initclk,
      rst_drp => rst_drp,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => stg1_aurora_64b66b_0_cdc_to_reg
    );
u_rst_sync_rxreset_in: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_19\
     port map (
      fsm_resetdone_to_rxreset_in => fsm_resetdone_to_rxreset_in,
      gtwiz_userclk_rx_usrclk_out => rxusrclk_out,
      in0 => rxreset_for_lanes_q
    );
u_rst_sync_txusrclk_gtx_reset_comb: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_20\
     port map (
      E(0) => sel,
      in0 => stableclk_gtx_reset_comb,
      init_clk => init_clk
    );
\unscrambled_data_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(52),
      I1 => rxdata_from_gtx_i(13),
      I2 => descrambler_64b66b_gtx0_i_n_35,
      O => unscrambled_data_i052_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_core is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 7 );
    s_axi_tx_tlast : in STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 7 );
    m_axi_rx_tlast : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC;
    crc_pass_fail_n : out STD_LOGIC;
    crc_valid : out STD_LOGIC;
    mmcm_not_locked : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    sysreset_to_core : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pma_init : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_pll_lock : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    bufg_gt_clr_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute BACKWARD_COMP_MODE1 : string;
  attribute BACKWARD_COMP_MODE1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_core : entity is "1'b0";
  attribute BACKWARD_COMP_MODE2 : string;
  attribute BACKWARD_COMP_MODE2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_core : entity is "1'b0";
  attribute BACKWARD_COMP_MODE3 : string;
  attribute BACKWARD_COMP_MODE3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_core : entity is "1'b0";
  attribute CC_FREQ_FACTOR : string;
  attribute CC_FREQ_FACTOR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_core : entity is "5'b11000";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_core : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_core : entity is 0;
  attribute INTER_CB_GAP : string;
  attribute INTER_CB_GAP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_core : entity is "5'b01001";
  attribute SIM_GTXRESET_SPEEDUP : integer;
  attribute SIM_GTXRESET_SPEEDUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_core : entity is 0;
  attribute wait_for_fifo_wr_rst_busy_value : string;
  attribute wait_for_fifo_wr_rst_busy_value of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_core : entity is "6'b100000";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_core is
  signal aurora_64b66b_0_wrapper_i_n_103 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_105 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_107 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_109 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_110 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_112 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_113 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_22 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_23 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_24 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_25 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_26 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_27 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_28 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_29 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_30 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_31 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_32 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_33 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_34 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_35 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_36 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_37 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_38 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_39 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_40 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_41 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_42 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_43 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_44 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_45 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_46 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_47 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_48 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_49 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_50 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_51 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_52 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_53 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_54 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_55 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_56 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_57 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_58 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_59 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_60 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_61 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_62 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_63 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_64 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_65 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_66 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_67 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_68 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_69 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_70 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_71 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_72 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_73 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_74 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_75 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_76 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_77 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_78 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_79 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_80 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_81 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_82 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_83 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_84 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_85 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_88 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_91 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_92 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_93 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_94 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_95 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_96 : STD_LOGIC;
  signal aurora_lane_0_i_n_154 : STD_LOGIC;
  signal aurora_lane_0_i_n_68 : STD_LOGIC;
  signal aurora_lane_0_i_n_69 : STD_LOGIC;
  signal aurora_lane_0_i_n_70 : STD_LOGIC;
  signal aurora_lane_0_i_n_71 : STD_LOGIC;
  signal aurora_lane_0_i_n_72 : STD_LOGIC;
  signal aurora_lane_0_i_n_73 : STD_LOGIC;
  signal aurora_lane_0_i_n_74 : STD_LOGIC;
  signal aurora_lane_0_i_n_75 : STD_LOGIC;
  signal \channel_init_sm_i/reset_lanes_c\ : STD_LOGIC;
  signal \channel_init_sm_i/wait_for_lane_up_r0\ : STD_LOGIC;
  signal \^channel_up\ : STD_LOGIC;
  signal channel_up_tx_if : STD_LOGIC;
  signal check_polarity_i : STD_LOGIC;
  signal core_reset_logic_i_n_1 : STD_LOGIC;
  signal crc_c : STD_LOGIC;
  signal data_r : STD_LOGIC;
  signal do_cc_i : STD_LOGIC;
  signal drpaddr_in_i : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal drpdi_in_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_out_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpen_in_i : STD_LOGIC;
  signal drprdy_out_i : STD_LOGIC;
  signal drpwe_in_i : STD_LOGIC;
  signal enable_err_detect_i : STD_LOGIC;
  signal fsm_resetdone : STD_LOGIC;
  signal gen_cc_i : STD_LOGIC;
  signal gen_ch_bond_i : STD_LOGIC;
  signal gen_na_idles_i : STD_LOGIC;
  signal gen_sep7_i : STD_LOGIC;
  signal gen_sep_i : STD_LOGIC;
  signal global_logic_i_n_12 : STD_LOGIC;
  signal global_logic_i_n_7 : STD_LOGIC;
  signal got_cc_i : STD_LOGIC;
  signal got_idles_i : STD_LOGIC;
  signal hard_err_i : STD_LOGIC;
  signal illegal_btf_i : STD_LOGIC;
  signal \lane_init_sm_i/ready_r_reg0\ : STD_LOGIC;
  signal \lane_init_sm_i/reset_count_r0\ : STD_LOGIC;
  signal \^lane_up\ : STD_LOGIC;
  signal m_axi_rx_tdata_ds_crc_i : STD_LOGIC_VECTOR ( 0 to 63 );
  signal m_axi_rx_tdata_us_r : STD_LOGIC_VECTOR ( 48 to 63 );
  signal m_axi_rx_tkeep_ds_crc_i : STD_LOGIC_VECTOR ( 0 to 7 );
  signal m_axi_rx_tlast_ds_crc_i : STD_LOGIC;
  signal m_axi_rx_tlast_us_r : STD_LOGIC;
  signal m_axi_rx_tvalid_ds_crc_i : STD_LOGIC;
  signal new_pkt_r : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in37_in : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal p_44_in : STD_LOGIC;
  signal remote_ready_i : STD_LOGIC;
  signal reset_crc_block : STD_LOGIC;
  signal reset_crc_block_0 : STD_LOGIC;
  signal reset_lanes_i : STD_LOGIC;
  signal rst_drp : STD_LOGIC;
  signal rx_crc_axi_i_n_1 : STD_LOGIC;
  signal rx_crc_axi_i_n_11 : STD_LOGIC;
  signal rx_crc_axi_i_n_12 : STD_LOGIC;
  signal rx_crc_axi_i_n_13 : STD_LOGIC;
  signal rx_crc_axi_i_n_14 : STD_LOGIC;
  signal rx_crc_axi_i_n_31 : STD_LOGIC;
  signal rx_crc_axi_i_n_32 : STD_LOGIC;
  signal rx_crc_axi_i_n_33 : STD_LOGIC;
  signal rx_crc_axi_i_n_34 : STD_LOGIC;
  signal rx_crc_axi_i_n_35 : STD_LOGIC;
  signal rx_crc_axi_i_n_36 : STD_LOGIC;
  signal rx_crc_axi_i_n_37 : STD_LOGIC;
  signal rx_crc_axi_i_n_38 : STD_LOGIC;
  signal rx_header_1_i : STD_LOGIC;
  signal \rx_ll_datapath_i/pipe1_rx_pdu_in_progress_c\ : STD_LOGIC;
  signal \rx_ll_datapath_i/rx_pe_data_v_c\ : STD_LOGIC;
  signal \rx_ll_datapath_i/rx_sep_c\ : STD_LOGIC;
  signal rx_ll_i_n_117 : STD_LOGIC;
  signal rx_ll_i_n_118 : STD_LOGIC;
  signal rx_ll_i_n_119 : STD_LOGIC;
  signal rx_ll_i_n_12 : STD_LOGIC;
  signal rx_ll_i_n_120 : STD_LOGIC;
  signal rx_ll_i_n_121 : STD_LOGIC;
  signal rx_ll_i_n_122 : STD_LOGIC;
  signal rx_ll_i_n_17 : STD_LOGIC;
  signal rx_ll_i_n_2 : STD_LOGIC;
  signal rx_ll_i_n_21 : STD_LOGIC;
  signal rx_ll_i_n_22 : STD_LOGIC;
  signal rx_ll_i_n_23 : STD_LOGIC;
  signal rx_ll_i_n_24 : STD_LOGIC;
  signal rx_ll_i_n_25 : STD_LOGIC;
  signal rx_ll_i_n_26 : STD_LOGIC;
  signal rx_ll_i_n_27 : STD_LOGIC;
  signal rx_ll_i_n_28 : STD_LOGIC;
  signal rx_ll_i_n_29 : STD_LOGIC;
  signal rx_ll_i_n_30 : STD_LOGIC;
  signal rx_ll_i_n_31 : STD_LOGIC;
  signal rx_ll_i_n_32 : STD_LOGIC;
  signal rx_ll_i_n_33 : STD_LOGIC;
  signal rx_ll_i_n_34 : STD_LOGIC;
  signal rx_ll_i_n_35 : STD_LOGIC;
  signal rx_ll_i_n_36 : STD_LOGIC;
  signal rx_ll_i_n_37 : STD_LOGIC;
  signal rx_ll_i_n_38 : STD_LOGIC;
  signal rx_ll_i_n_39 : STD_LOGIC;
  signal rx_ll_i_n_40 : STD_LOGIC;
  signal rx_ll_i_n_41 : STD_LOGIC;
  signal rx_ll_i_n_42 : STD_LOGIC;
  signal rx_ll_i_n_43 : STD_LOGIC;
  signal rx_ll_i_n_44 : STD_LOGIC;
  signal rx_ll_i_n_45 : STD_LOGIC;
  signal rx_ll_i_n_46 : STD_LOGIC;
  signal rx_ll_i_n_47 : STD_LOGIC;
  signal rx_ll_i_n_48 : STD_LOGIC;
  signal rx_ll_i_n_49 : STD_LOGIC;
  signal rx_ll_i_n_50 : STD_LOGIC;
  signal rx_ll_i_n_51 : STD_LOGIC;
  signal rx_ll_i_n_52 : STD_LOGIC;
  signal rx_lossofsync_i : STD_LOGIC;
  signal rx_neg_i : STD_LOGIC;
  signal rx_pe_data_i : STD_LOGIC_VECTOR ( 0 to 63 );
  signal rx_polarity_i : STD_LOGIC;
  signal rx_sep7_i : STD_LOGIC;
  signal rx_sep_i : STD_LOGIC;
  signal rxdatavalid_i : STD_LOGIC;
  signal rxdatavalid_to_ll_i : STD_LOGIC;
  signal s_axi_tx_tdata_ds_crc_i : STD_LOGIC_VECTOR ( 0 to 63 );
  signal s_axi_tx_tkeep_ds_crc_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axi_tx_tlast_ds_crc_i : STD_LOGIC;
  signal s_axi_tx_tready_ds_crc_i : STD_LOGIC;
  signal s_axi_tx_tvalid_ds_crc_i : STD_LOGIC;
  signal sc_frame_r : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_153_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_157_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_161_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_165_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_169_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_173_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData0\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData012_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData016_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData020_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData04_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData08_out\ : STD_LOGIC;
  signal sof_ds_c : STD_LOGIC;
  signal sof_ds_r : STD_LOGIC;
  signal sof_eof_c : STD_LOGIC;
  signal sof_r : STD_LOGIC;
  signal \sym_gen_i/p_5_in\ : STD_LOGIC;
  signal \sym_gen_i/rst_pma_init_usrclk\ : STD_LOGIC;
  signal \sym_gen_i/txdata_c1__2\ : STD_LOGIC;
  signal \^sys_reset_out\ : STD_LOGIC;
  signal sysreset_to_core_sync : STD_LOGIC;
  signal tkeep_out0 : STD_LOGIC;
  signal tx_crc_axi_i_n_73 : STD_LOGIC;
  signal tx_crc_axi_i_n_76 : STD_LOGIC;
  signal tx_data_i : STD_LOGIC_VECTOR ( 0 to 57 );
  signal tx_header_0_i : STD_LOGIC;
  signal tx_header_1_i : STD_LOGIC;
  signal \tx_ll_control_sm_i/R0\ : STD_LOGIC;
  signal \tx_ll_control_sm_i/channel_full_c\ : STD_LOGIC;
  signal \tx_ll_control_sm_i/datavalid_in_r\ : STD_LOGIC;
  signal \tx_ll_control_sm_i/do_cc_r_reg0\ : STD_LOGIC;
  signal \tx_ll_control_sm_i/extend_cc_r\ : STD_LOGIC;
  signal \tx_ll_control_sm_i/full_data_r\ : STD_LOGIC;
  signal \tx_ll_control_sm_i/gen_sep_nb_c\ : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \tx_ll_control_sm_i/next_full_data_c\ : STD_LOGIC;
  signal \tx_ll_control_sm_i/next_partial_data_c\ : STD_LOGIC;
  signal \tx_ll_control_sm_i/p_17_in\ : STD_LOGIC;
  signal \tx_ll_control_sm_i/sep0_lane0_r\ : STD_LOGIC;
  signal \tx_ll_control_sm_i/tlast_txdv_coincide_r0\ : STD_LOGIC;
  signal \tx_ll_control_sm_i/wait_for_sep0_tx__3\ : STD_LOGIC;
  signal \tx_ll_datapath_i/in_frame_c\ : STD_LOGIC;
  signal tx_ll_i_n_10 : STD_LOGIC;
  signal tx_ll_i_n_11 : STD_LOGIC;
  signal tx_ll_i_n_12 : STD_LOGIC;
  signal tx_ll_i_n_13 : STD_LOGIC;
  signal tx_ll_i_n_14 : STD_LOGIC;
  signal tx_ll_i_n_15 : STD_LOGIC;
  signal tx_ll_i_n_16 : STD_LOGIC;
  signal tx_ll_i_n_17 : STD_LOGIC;
  signal tx_ll_i_n_18 : STD_LOGIC;
  signal tx_ll_i_n_19 : STD_LOGIC;
  signal tx_ll_i_n_20 : STD_LOGIC;
  signal tx_ll_i_n_22 : STD_LOGIC;
  signal tx_ll_i_n_23 : STD_LOGIC;
  signal tx_ll_i_n_24 : STD_LOGIC;
  signal tx_ll_i_n_25 : STD_LOGIC;
  signal tx_ll_i_n_26 : STD_LOGIC;
  signal tx_ll_i_n_27 : STD_LOGIC;
  signal tx_ll_i_n_28 : STD_LOGIC;
  signal tx_ll_i_n_29 : STD_LOGIC;
  signal tx_ll_i_n_30 : STD_LOGIC;
  signal tx_ll_i_n_31 : STD_LOGIC;
  signal tx_ll_i_n_32 : STD_LOGIC;
  signal tx_ll_i_n_33 : STD_LOGIC;
  signal tx_ll_i_n_34 : STD_LOGIC;
  signal tx_ll_i_n_35 : STD_LOGIC;
  signal tx_ll_i_n_36 : STD_LOGIC;
  signal tx_ll_i_n_37 : STD_LOGIC;
  signal tx_ll_i_n_38 : STD_LOGIC;
  signal tx_ll_i_n_39 : STD_LOGIC;
  signal tx_ll_i_n_40 : STD_LOGIC;
  signal tx_ll_i_n_41 : STD_LOGIC;
  signal tx_ll_i_n_42 : STD_LOGIC;
  signal tx_ll_i_n_43 : STD_LOGIC;
  signal tx_ll_i_n_44 : STD_LOGIC;
  signal tx_ll_i_n_45 : STD_LOGIC;
  signal tx_ll_i_n_46 : STD_LOGIC;
  signal tx_ll_i_n_47 : STD_LOGIC;
  signal tx_ll_i_n_48 : STD_LOGIC;
  signal tx_ll_i_n_49 : STD_LOGIC;
  signal tx_ll_i_n_50 : STD_LOGIC;
  signal tx_ll_i_n_51 : STD_LOGIC;
  signal tx_ll_i_n_52 : STD_LOGIC;
  signal tx_ll_i_n_53 : STD_LOGIC;
  signal tx_ll_i_n_54 : STD_LOGIC;
  signal tx_ll_i_n_55 : STD_LOGIC;
  signal tx_ll_i_n_56 : STD_LOGIC;
  signal tx_ll_i_n_57 : STD_LOGIC;
  signal tx_ll_i_n_58 : STD_LOGIC;
  signal tx_ll_i_n_59 : STD_LOGIC;
  signal tx_ll_i_n_60 : STD_LOGIC;
  signal tx_ll_i_n_61 : STD_LOGIC;
  signal tx_ll_i_n_62 : STD_LOGIC;
  signal tx_ll_i_n_63 : STD_LOGIC;
  signal tx_ll_i_n_64 : STD_LOGIC;
  signal tx_ll_i_n_65 : STD_LOGIC;
  signal tx_ll_i_n_66 : STD_LOGIC;
  signal tx_ll_i_n_67 : STD_LOGIC;
  signal tx_ll_i_n_68 : STD_LOGIC;
  signal tx_ll_i_n_69 : STD_LOGIC;
  signal tx_ll_i_n_70 : STD_LOGIC;
  signal tx_ll_i_n_71 : STD_LOGIC;
  signal tx_ll_i_n_73 : STD_LOGIC;
  signal tx_ll_i_n_74 : STD_LOGIC;
  signal tx_ll_i_n_75 : STD_LOGIC;
  signal tx_ll_i_n_76 : STD_LOGIC;
  signal tx_ll_i_n_77 : STD_LOGIC;
  signal tx_ll_i_n_78 : STD_LOGIC;
  signal tx_ll_i_n_8 : STD_LOGIC;
  signal tx_ll_i_n_9 : STD_LOGIC;
  signal tx_reset_i : STD_LOGIC;
  signal txdatavalid_i : STD_LOGIC;
  signal txdatavalid_symgen_i : STD_LOGIC;
begin
  channel_up <= \^channel_up\;
  lane_up <= \^lane_up\;
  sys_reset_out <= \^sys_reset_out\;
aurora_64b66b_0_wrapper_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_WRAPPER
     port map (
      D(1) => tx_header_1_i,
      D(0) => tx_header_0_i,
      DRPADDR_IN(9 downto 0) => drpaddr_in_i(9 downto 0),
      DRPDI_IN(15 downto 0) => drpdi_in_i(15 downto 0),
      DRPDO_OUT(15 downto 0) => drpdo_out_i(15 downto 0),
      DRPRDY_OUT => drprdy_out_i,
      LINK_RESET_OUT_reg_0 => aurora_64b66b_0_wrapper_i_n_88,
      Q(11) => aurora_64b66b_0_wrapper_i_n_91,
      Q(10) => aurora_64b66b_0_wrapper_i_n_92,
      Q(9) => aurora_64b66b_0_wrapper_i_n_93,
      Q(8) => aurora_64b66b_0_wrapper_i_n_94,
      Q(7) => aurora_64b66b_0_wrapper_i_n_95,
      Q(6) => aurora_64b66b_0_wrapper_i_n_96,
      Q(5) => \scrambler_64b66b_gtx0_i/p_173_in\,
      Q(4) => \scrambler_64b66b_gtx0_i/p_169_in\,
      Q(3) => \scrambler_64b66b_gtx0_i/p_165_in\,
      Q(2) => \scrambler_64b66b_gtx0_i/p_161_in\,
      Q(1) => \scrambler_64b66b_gtx0_i/p_157_in\,
      Q(0) => \scrambler_64b66b_gtx0_i/p_153_in\,
      RX_NEG_OUT_reg_0 => rx_neg_i,
      \SCRAMBLED_DATA_OUT_reg[5]\(5) => \scrambler_64b66b_gtx0_i/tempData020_out\,
      \SCRAMBLED_DATA_OUT_reg[5]\(4) => \scrambler_64b66b_gtx0_i/tempData016_out\,
      \SCRAMBLED_DATA_OUT_reg[5]\(3) => \scrambler_64b66b_gtx0_i/tempData012_out\,
      \SCRAMBLED_DATA_OUT_reg[5]\(2) => \scrambler_64b66b_gtx0_i/tempData08_out\,
      \SCRAMBLED_DATA_OUT_reg[5]\(1) => \scrambler_64b66b_gtx0_i/tempData04_out\,
      \SCRAMBLED_DATA_OUT_reg[5]\(0) => \scrambler_64b66b_gtx0_i/tempData0\,
      \TX_DATA_reg[50]\ => tx_ll_i_n_24,
      \TX_DATA_reg[50]_0\ => tx_ll_i_n_22,
      bufg_gt_clr_out => bufg_gt_clr_out,
      channel_up_tx_if => channel_up_tx_if,
      dout(63) => aurora_64b66b_0_wrapper_i_n_22,
      dout(62) => aurora_64b66b_0_wrapper_i_n_23,
      dout(61) => aurora_64b66b_0_wrapper_i_n_24,
      dout(60) => aurora_64b66b_0_wrapper_i_n_25,
      dout(59) => aurora_64b66b_0_wrapper_i_n_26,
      dout(58) => aurora_64b66b_0_wrapper_i_n_27,
      dout(57) => aurora_64b66b_0_wrapper_i_n_28,
      dout(56) => aurora_64b66b_0_wrapper_i_n_29,
      dout(55) => aurora_64b66b_0_wrapper_i_n_30,
      dout(54) => aurora_64b66b_0_wrapper_i_n_31,
      dout(53) => aurora_64b66b_0_wrapper_i_n_32,
      dout(52) => aurora_64b66b_0_wrapper_i_n_33,
      dout(51) => aurora_64b66b_0_wrapper_i_n_34,
      dout(50) => aurora_64b66b_0_wrapper_i_n_35,
      dout(49) => aurora_64b66b_0_wrapper_i_n_36,
      dout(48) => aurora_64b66b_0_wrapper_i_n_37,
      dout(47) => aurora_64b66b_0_wrapper_i_n_38,
      dout(46) => aurora_64b66b_0_wrapper_i_n_39,
      dout(45) => aurora_64b66b_0_wrapper_i_n_40,
      dout(44) => aurora_64b66b_0_wrapper_i_n_41,
      dout(43) => aurora_64b66b_0_wrapper_i_n_42,
      dout(42) => aurora_64b66b_0_wrapper_i_n_43,
      dout(41) => aurora_64b66b_0_wrapper_i_n_44,
      dout(40) => aurora_64b66b_0_wrapper_i_n_45,
      dout(39) => aurora_64b66b_0_wrapper_i_n_46,
      dout(38) => aurora_64b66b_0_wrapper_i_n_47,
      dout(37) => aurora_64b66b_0_wrapper_i_n_48,
      dout(36) => aurora_64b66b_0_wrapper_i_n_49,
      dout(35) => aurora_64b66b_0_wrapper_i_n_50,
      dout(34) => aurora_64b66b_0_wrapper_i_n_51,
      dout(33) => aurora_64b66b_0_wrapper_i_n_52,
      dout(32) => aurora_64b66b_0_wrapper_i_n_53,
      dout(31) => aurora_64b66b_0_wrapper_i_n_54,
      dout(30) => aurora_64b66b_0_wrapper_i_n_55,
      dout(29) => aurora_64b66b_0_wrapper_i_n_56,
      dout(28) => aurora_64b66b_0_wrapper_i_n_57,
      dout(27) => aurora_64b66b_0_wrapper_i_n_58,
      dout(26) => aurora_64b66b_0_wrapper_i_n_59,
      dout(25) => aurora_64b66b_0_wrapper_i_n_60,
      dout(24) => aurora_64b66b_0_wrapper_i_n_61,
      dout(23) => aurora_64b66b_0_wrapper_i_n_62,
      dout(22) => aurora_64b66b_0_wrapper_i_n_63,
      dout(21) => aurora_64b66b_0_wrapper_i_n_64,
      dout(20) => aurora_64b66b_0_wrapper_i_n_65,
      dout(19) => aurora_64b66b_0_wrapper_i_n_66,
      dout(18) => aurora_64b66b_0_wrapper_i_n_67,
      dout(17) => aurora_64b66b_0_wrapper_i_n_68,
      dout(16) => aurora_64b66b_0_wrapper_i_n_69,
      dout(15) => aurora_64b66b_0_wrapper_i_n_70,
      dout(14) => aurora_64b66b_0_wrapper_i_n_71,
      dout(13) => aurora_64b66b_0_wrapper_i_n_72,
      dout(12) => aurora_64b66b_0_wrapper_i_n_73,
      dout(11) => aurora_64b66b_0_wrapper_i_n_74,
      dout(10) => aurora_64b66b_0_wrapper_i_n_75,
      dout(9) => aurora_64b66b_0_wrapper_i_n_76,
      dout(8) => aurora_64b66b_0_wrapper_i_n_77,
      dout(7) => aurora_64b66b_0_wrapper_i_n_78,
      dout(6) => aurora_64b66b_0_wrapper_i_n_79,
      dout(5) => aurora_64b66b_0_wrapper_i_n_80,
      dout(4) => aurora_64b66b_0_wrapper_i_n_81,
      dout(3) => aurora_64b66b_0_wrapper_i_n_82,
      dout(2) => aurora_64b66b_0_wrapper_i_n_83,
      dout(1) => aurora_64b66b_0_wrapper_i_n_84,
      dout(0) => aurora_64b66b_0_wrapper_i_n_85,
      drpen_in(0) => drpen_in_i,
      drpwe_in(0) => drpwe_in_i,
      enable_err_detect_i => enable_err_detect_i,
      extend_cc_r => \tx_ll_control_sm_i/extend_cc_r\,
      extend_cc_r_reg => aurora_64b66b_0_wrapper_i_n_103,
      extend_cc_r_reg_0 => do_cc_i,
      gt_pll_lock => gt_pll_lock,
      gt_powergood(0) => gt_powergood(0),
      gt_refclk1 => gt_refclk1,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      hard_err_usr_reg_0 => \^channel_up\,
      hold_reg_reg => aurora_64b66b_0_wrapper_i_n_109,
      hold_reg_reg_0 => aurora_64b66b_0_wrapper_i_n_113,
      illegal_btf_i => illegal_btf_i,
      in0 => check_polarity_i,
      init_clk => init_clk,
      loopback(2 downto 0) => loopback(2 downto 0),
      master_do_rd_en_q_reg => aurora_64b66b_0_wrapper_i_n_107,
      mmcm_not_locked => mmcm_not_locked,
      rd_err_q_reg => aurora_64b66b_0_wrapper_i_n_110,
      rst_drp => rst_drp,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rx_header_1_i => rx_header_1_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rxdatavalid_i => rxdatavalid_i,
      rxn => rxn,
      rxp => rxp,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg => rx_polarity_i,
      stg1_aurora_64b66b_0_cdc_to_reg => \^sys_reset_out\,
      stg3_reg => fsm_resetdone,
      stg5_reg => aurora_64b66b_0_wrapper_i_n_105,
      stg5_reg_0 => aurora_64b66b_0_wrapper_i_n_112,
      sync_clk => sync_clk,
      tx_data_i(57) => tx_data_i(0),
      tx_data_i(56) => tx_data_i(1),
      tx_data_i(55) => tx_data_i(2),
      tx_data_i(54) => tx_data_i(3),
      tx_data_i(53) => tx_data_i(4),
      tx_data_i(52) => tx_data_i(5),
      tx_data_i(51) => tx_data_i(6),
      tx_data_i(50) => tx_data_i(7),
      tx_data_i(49) => tx_data_i(8),
      tx_data_i(48) => tx_data_i(9),
      tx_data_i(47) => tx_data_i(10),
      tx_data_i(46) => tx_data_i(11),
      tx_data_i(45) => tx_data_i(12),
      tx_data_i(44) => tx_data_i(13),
      tx_data_i(43) => tx_data_i(14),
      tx_data_i(42) => tx_data_i(15),
      tx_data_i(41) => tx_data_i(16),
      tx_data_i(40) => tx_data_i(17),
      tx_data_i(39) => tx_data_i(18),
      tx_data_i(38) => tx_data_i(19),
      tx_data_i(37) => tx_data_i(20),
      tx_data_i(36) => tx_data_i(21),
      tx_data_i(35) => tx_data_i(22),
      tx_data_i(34) => tx_data_i(23),
      tx_data_i(33) => tx_data_i(24),
      tx_data_i(32) => tx_data_i(25),
      tx_data_i(31) => tx_data_i(26),
      tx_data_i(30) => tx_data_i(27),
      tx_data_i(29) => tx_data_i(28),
      tx_data_i(28) => tx_data_i(29),
      tx_data_i(27) => tx_data_i(30),
      tx_data_i(26) => tx_data_i(31),
      tx_data_i(25) => tx_data_i(32),
      tx_data_i(24) => tx_data_i(33),
      tx_data_i(23) => tx_data_i(34),
      tx_data_i(22) => tx_data_i(35),
      tx_data_i(21) => tx_data_i(36),
      tx_data_i(20) => tx_data_i(37),
      tx_data_i(19) => tx_data_i(38),
      tx_data_i(18) => tx_data_i(39),
      tx_data_i(17) => tx_data_i(40),
      tx_data_i(16) => tx_data_i(41),
      tx_data_i(15) => tx_data_i(42),
      tx_data_i(14) => tx_data_i(43),
      tx_data_i(13) => tx_data_i(44),
      tx_data_i(12) => tx_data_i(45),
      tx_data_i(11) => tx_data_i(46),
      tx_data_i(10) => tx_data_i(47),
      tx_data_i(9) => tx_data_i(48),
      tx_data_i(8) => tx_data_i(49),
      tx_data_i(7) => tx_data_i(50),
      tx_data_i(6) => tx_data_i(51),
      tx_data_i(5) => tx_data_i(52),
      tx_data_i(4) => tx_data_i(53),
      tx_data_i(3) => tx_data_i(54),
      tx_data_i(2) => tx_data_i(55),
      tx_data_i(1) => tx_data_i(56),
      tx_data_i(0) => tx_data_i(57),
      tx_out_clk => tx_out_clk,
      tx_reset_i => tx_reset_i,
      txdatavalid_i => txdatavalid_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      txn => txn,
      txp => txp,
      user_clk => user_clk
    );
aurora_lane_0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_AURORA_LANE
     port map (
      D(73) => rx_pe_data_i(0),
      D(72) => rx_pe_data_i(1),
      D(71) => rx_pe_data_i(2),
      D(70) => rx_pe_data_i(3),
      D(69) => rx_pe_data_i(4),
      D(68) => rx_pe_data_i(5),
      D(67) => rx_pe_data_i(6),
      D(66) => rx_pe_data_i(7),
      D(65) => rx_pe_data_i(8),
      D(64) => rx_pe_data_i(9),
      D(63) => rx_pe_data_i(10),
      D(62) => rx_pe_data_i(11),
      D(61) => rx_pe_data_i(12),
      D(60) => rx_pe_data_i(13),
      D(59) => rx_pe_data_i(14),
      D(58) => rx_pe_data_i(15),
      D(57) => rx_pe_data_i(16),
      D(56) => rx_pe_data_i(17),
      D(55) => rx_pe_data_i(18),
      D(54) => rx_pe_data_i(19),
      D(53) => rx_pe_data_i(20),
      D(52) => rx_pe_data_i(21),
      D(51) => rx_pe_data_i(22),
      D(50) => rx_pe_data_i(23),
      D(49) => rx_pe_data_i(24),
      D(48) => rx_pe_data_i(25),
      D(47) => rx_pe_data_i(26),
      D(46) => rx_pe_data_i(27),
      D(45) => rx_pe_data_i(28),
      D(44) => rx_pe_data_i(29),
      D(43) => rx_pe_data_i(30),
      D(42) => rx_pe_data_i(31),
      D(41) => rx_pe_data_i(32),
      D(40) => rx_pe_data_i(33),
      D(39) => rx_pe_data_i(34),
      D(38) => rx_pe_data_i(35),
      D(37) => rx_pe_data_i(36),
      D(36) => rx_pe_data_i(37),
      D(35) => rx_pe_data_i(38),
      D(34) => rx_pe_data_i(39),
      D(33) => rx_pe_data_i(40),
      D(32) => rx_pe_data_i(41),
      D(31) => rx_pe_data_i(42),
      D(30) => rx_pe_data_i(43),
      D(29) => rx_pe_data_i(44),
      D(28) => rx_pe_data_i(45),
      D(27) => rx_pe_data_i(46),
      D(26) => rx_pe_data_i(47),
      D(25) => rx_pe_data_i(48),
      D(24) => rx_pe_data_i(49),
      D(23) => rx_pe_data_i(50),
      D(22) => rx_pe_data_i(51),
      D(21) => rx_pe_data_i(52),
      D(20) => rx_pe_data_i(53),
      D(19) => rx_pe_data_i(54),
      D(18) => rx_pe_data_i(55),
      D(17) => rx_pe_data_i(56),
      D(16) => rx_pe_data_i(57),
      D(15) => rx_pe_data_i(58),
      D(14) => rx_pe_data_i(59),
      D(13) => rx_pe_data_i(60),
      D(12) => rx_pe_data_i(61),
      D(11) => rx_pe_data_i(62),
      D(10) => rx_pe_data_i(63),
      D(9) => aurora_lane_0_i_n_68,
      D(8) => aurora_lane_0_i_n_69,
      D(7) => aurora_lane_0_i_n_70,
      D(6) => aurora_lane_0_i_n_71,
      D(5) => aurora_lane_0_i_n_72,
      D(4) => aurora_lane_0_i_n_73,
      D(3) => aurora_lane_0_i_n_74,
      D(2) => aurora_lane_0_i_n_75,
      D(1) => rx_sep_i,
      D(0) => rx_sep7_i,
      E(0) => \rx_ll_datapath_i/pipe1_rx_pdu_in_progress_c\,
      HARD_ERR_reg => aurora_64b66b_0_wrapper_i_n_110,
      Q(11) => aurora_64b66b_0_wrapper_i_n_91,
      Q(10) => aurora_64b66b_0_wrapper_i_n_92,
      Q(9) => aurora_64b66b_0_wrapper_i_n_93,
      Q(8) => aurora_64b66b_0_wrapper_i_n_94,
      Q(7) => aurora_64b66b_0_wrapper_i_n_95,
      Q(6) => aurora_64b66b_0_wrapper_i_n_96,
      Q(5) => \scrambler_64b66b_gtx0_i/p_173_in\,
      Q(4) => \scrambler_64b66b_gtx0_i/p_169_in\,
      Q(3) => \scrambler_64b66b_gtx0_i/p_165_in\,
      Q(2) => \scrambler_64b66b_gtx0_i/p_161_in\,
      Q(1) => \scrambler_64b66b_gtx0_i/p_157_in\,
      Q(0) => \scrambler_64b66b_gtx0_i/p_153_in\,
      RESET => rst_drp,
      RX_CC_reg => \^sys_reset_out\,
      \RX_DATA_REG_reg[0]\ => aurora_64b66b_0_wrapper_i_n_113,
      RX_HEADER_0_REG_reg => aurora_64b66b_0_wrapper_i_n_109,
      SOFT_ERR_reg => aurora_lane_0_i_n_154,
      SOFT_ERR_reg_0 => aurora_64b66b_0_wrapper_i_n_107,
      \TX_DATA_reg[0]\ => aurora_64b66b_0_wrapper_i_n_105,
      \TX_DATA_reg[0]_0\ => tx_ll_i_n_71,
      \TX_DATA_reg[10]\ => tx_ll_i_n_61,
      \TX_DATA_reg[11]\ => tx_ll_i_n_60,
      \TX_DATA_reg[12]\ => tx_ll_i_n_59,
      \TX_DATA_reg[13]\ => tx_ll_i_n_58,
      \TX_DATA_reg[14]\ => tx_ll_i_n_57,
      \TX_DATA_reg[15]\ => tx_ll_i_n_56,
      \TX_DATA_reg[16]\ => tx_ll_i_n_55,
      \TX_DATA_reg[17]\ => tx_ll_i_n_54,
      \TX_DATA_reg[18]\ => tx_ll_i_n_53,
      \TX_DATA_reg[19]\ => tx_ll_i_n_52,
      \TX_DATA_reg[1]\ => tx_ll_i_n_70,
      \TX_DATA_reg[20]\ => tx_ll_i_n_51,
      \TX_DATA_reg[21]\ => tx_ll_i_n_50,
      \TX_DATA_reg[22]\ => tx_ll_i_n_49,
      \TX_DATA_reg[23]\ => tx_ll_i_n_48,
      \TX_DATA_reg[24]\ => tx_ll_i_n_47,
      \TX_DATA_reg[25]\ => tx_ll_i_n_46,
      \TX_DATA_reg[26]\ => tx_ll_i_n_45,
      \TX_DATA_reg[27]\ => tx_ll_i_n_44,
      \TX_DATA_reg[28]\ => tx_ll_i_n_43,
      \TX_DATA_reg[29]\ => tx_ll_i_n_42,
      \TX_DATA_reg[2]\ => tx_ll_i_n_69,
      \TX_DATA_reg[30]\ => tx_ll_i_n_41,
      \TX_DATA_reg[31]\ => tx_ll_i_n_40,
      \TX_DATA_reg[32]\ => tx_ll_i_n_39,
      \TX_DATA_reg[33]\ => tx_ll_i_n_38,
      \TX_DATA_reg[34]\ => tx_ll_i_n_37,
      \TX_DATA_reg[35]\ => tx_ll_i_n_36,
      \TX_DATA_reg[36]\ => tx_ll_i_n_35,
      \TX_DATA_reg[37]\ => tx_ll_i_n_34,
      \TX_DATA_reg[38]\ => tx_ll_i_n_33,
      \TX_DATA_reg[39]\ => tx_ll_i_n_32,
      \TX_DATA_reg[3]\ => tx_ll_i_n_68,
      \TX_DATA_reg[40]\ => tx_ll_i_n_31,
      \TX_DATA_reg[41]\ => tx_ll_i_n_30,
      \TX_DATA_reg[42]\ => tx_ll_i_n_29,
      \TX_DATA_reg[43]\ => tx_ll_i_n_28,
      \TX_DATA_reg[44]\(5) => \scrambler_64b66b_gtx0_i/tempData020_out\,
      \TX_DATA_reg[44]\(4) => \scrambler_64b66b_gtx0_i/tempData016_out\,
      \TX_DATA_reg[44]\(3) => \scrambler_64b66b_gtx0_i/tempData012_out\,
      \TX_DATA_reg[44]\(2) => \scrambler_64b66b_gtx0_i/tempData08_out\,
      \TX_DATA_reg[44]\(1) => \scrambler_64b66b_gtx0_i/tempData04_out\,
      \TX_DATA_reg[44]\(0) => \scrambler_64b66b_gtx0_i/tempData0\,
      \TX_DATA_reg[44]_0\ => tx_ll_i_n_27,
      \TX_DATA_reg[45]\ => tx_ll_i_n_26,
      \TX_DATA_reg[46]\ => tx_ll_i_n_25,
      \TX_DATA_reg[47]\ => tx_ll_i_n_23,
      \TX_DATA_reg[48]\ => tx_ll_i_n_76,
      \TX_DATA_reg[49]\ => tx_ll_i_n_77,
      \TX_DATA_reg[4]\ => tx_ll_i_n_67,
      \TX_DATA_reg[50]\ => aurora_64b66b_0_wrapper_i_n_112,
      \TX_DATA_reg[50]_0\ => tx_ll_i_n_78,
      \TX_DATA_reg[5]\ => tx_ll_i_n_66,
      \TX_DATA_reg[63]\(57) => tx_data_i(0),
      \TX_DATA_reg[63]\(56) => tx_data_i(1),
      \TX_DATA_reg[63]\(55) => tx_data_i(2),
      \TX_DATA_reg[63]\(54) => tx_data_i(3),
      \TX_DATA_reg[63]\(53) => tx_data_i(4),
      \TX_DATA_reg[63]\(52) => tx_data_i(5),
      \TX_DATA_reg[63]\(51) => tx_data_i(6),
      \TX_DATA_reg[63]\(50) => tx_data_i(7),
      \TX_DATA_reg[63]\(49) => tx_data_i(8),
      \TX_DATA_reg[63]\(48) => tx_data_i(9),
      \TX_DATA_reg[63]\(47) => tx_data_i(10),
      \TX_DATA_reg[63]\(46) => tx_data_i(11),
      \TX_DATA_reg[63]\(45) => tx_data_i(12),
      \TX_DATA_reg[63]\(44) => tx_data_i(13),
      \TX_DATA_reg[63]\(43) => tx_data_i(14),
      \TX_DATA_reg[63]\(42) => tx_data_i(15),
      \TX_DATA_reg[63]\(41) => tx_data_i(16),
      \TX_DATA_reg[63]\(40) => tx_data_i(17),
      \TX_DATA_reg[63]\(39) => tx_data_i(18),
      \TX_DATA_reg[63]\(38) => tx_data_i(19),
      \TX_DATA_reg[63]\(37) => tx_data_i(20),
      \TX_DATA_reg[63]\(36) => tx_data_i(21),
      \TX_DATA_reg[63]\(35) => tx_data_i(22),
      \TX_DATA_reg[63]\(34) => tx_data_i(23),
      \TX_DATA_reg[63]\(33) => tx_data_i(24),
      \TX_DATA_reg[63]\(32) => tx_data_i(25),
      \TX_DATA_reg[63]\(31) => tx_data_i(26),
      \TX_DATA_reg[63]\(30) => tx_data_i(27),
      \TX_DATA_reg[63]\(29) => tx_data_i(28),
      \TX_DATA_reg[63]\(28) => tx_data_i(29),
      \TX_DATA_reg[63]\(27) => tx_data_i(30),
      \TX_DATA_reg[63]\(26) => tx_data_i(31),
      \TX_DATA_reg[63]\(25) => tx_data_i(32),
      \TX_DATA_reg[63]\(24) => tx_data_i(33),
      \TX_DATA_reg[63]\(23) => tx_data_i(34),
      \TX_DATA_reg[63]\(22) => tx_data_i(35),
      \TX_DATA_reg[63]\(21) => tx_data_i(36),
      \TX_DATA_reg[63]\(20) => tx_data_i(37),
      \TX_DATA_reg[63]\(19) => tx_data_i(38),
      \TX_DATA_reg[63]\(18) => tx_data_i(39),
      \TX_DATA_reg[63]\(17) => tx_data_i(40),
      \TX_DATA_reg[63]\(16) => tx_data_i(41),
      \TX_DATA_reg[63]\(15) => tx_data_i(42),
      \TX_DATA_reg[63]\(14) => tx_data_i(43),
      \TX_DATA_reg[63]\(13) => tx_data_i(44),
      \TX_DATA_reg[63]\(12) => tx_data_i(45),
      \TX_DATA_reg[63]\(11) => tx_data_i(46),
      \TX_DATA_reg[63]\(10) => tx_data_i(47),
      \TX_DATA_reg[63]\(9) => tx_data_i(48),
      \TX_DATA_reg[63]\(8) => tx_data_i(49),
      \TX_DATA_reg[63]\(7) => tx_data_i(50),
      \TX_DATA_reg[63]\(6) => tx_data_i(51),
      \TX_DATA_reg[63]\(5) => tx_data_i(52),
      \TX_DATA_reg[63]\(4) => tx_data_i(53),
      \TX_DATA_reg[63]\(3) => tx_data_i(54),
      \TX_DATA_reg[63]\(2) => tx_data_i(55),
      \TX_DATA_reg[63]\(1) => tx_data_i(56),
      \TX_DATA_reg[63]\(0) => tx_data_i(57),
      \TX_DATA_reg[63]_0\(12) => tx_ll_i_n_8,
      \TX_DATA_reg[63]_0\(11) => tx_ll_i_n_9,
      \TX_DATA_reg[63]_0\(10) => tx_ll_i_n_10,
      \TX_DATA_reg[63]_0\(9) => tx_ll_i_n_11,
      \TX_DATA_reg[63]_0\(8) => tx_ll_i_n_12,
      \TX_DATA_reg[63]_0\(7) => tx_ll_i_n_13,
      \TX_DATA_reg[63]_0\(6) => tx_ll_i_n_14,
      \TX_DATA_reg[63]_0\(5) => tx_ll_i_n_15,
      \TX_DATA_reg[63]_0\(4) => tx_ll_i_n_16,
      \TX_DATA_reg[63]_0\(3) => tx_ll_i_n_17,
      \TX_DATA_reg[63]_0\(2) => tx_ll_i_n_18,
      \TX_DATA_reg[63]_0\(1) => tx_ll_i_n_19,
      \TX_DATA_reg[63]_0\(0) => tx_ll_i_n_20,
      \TX_DATA_reg[6]\ => tx_ll_i_n_65,
      \TX_DATA_reg[7]\ => tx_ll_i_n_64,
      \TX_DATA_reg[8]\ => tx_ll_i_n_63,
      \TX_DATA_reg[9]\ => tx_ll_i_n_62,
      TX_HEADER_1_reg(1) => tx_header_1_i,
      TX_HEADER_1_reg(0) => tx_header_0_i,
      TX_HEADER_1_reg_0 => tx_ll_i_n_75,
      channel_up_tx_if => channel_up_tx_if,
      dout(63) => aurora_64b66b_0_wrapper_i_n_22,
      dout(62) => aurora_64b66b_0_wrapper_i_n_23,
      dout(61) => aurora_64b66b_0_wrapper_i_n_24,
      dout(60) => aurora_64b66b_0_wrapper_i_n_25,
      dout(59) => aurora_64b66b_0_wrapper_i_n_26,
      dout(58) => aurora_64b66b_0_wrapper_i_n_27,
      dout(57) => aurora_64b66b_0_wrapper_i_n_28,
      dout(56) => aurora_64b66b_0_wrapper_i_n_29,
      dout(55) => aurora_64b66b_0_wrapper_i_n_30,
      dout(54) => aurora_64b66b_0_wrapper_i_n_31,
      dout(53) => aurora_64b66b_0_wrapper_i_n_32,
      dout(52) => aurora_64b66b_0_wrapper_i_n_33,
      dout(51) => aurora_64b66b_0_wrapper_i_n_34,
      dout(50) => aurora_64b66b_0_wrapper_i_n_35,
      dout(49) => aurora_64b66b_0_wrapper_i_n_36,
      dout(48) => aurora_64b66b_0_wrapper_i_n_37,
      dout(47) => aurora_64b66b_0_wrapper_i_n_38,
      dout(46) => aurora_64b66b_0_wrapper_i_n_39,
      dout(45) => aurora_64b66b_0_wrapper_i_n_40,
      dout(44) => aurora_64b66b_0_wrapper_i_n_41,
      dout(43) => aurora_64b66b_0_wrapper_i_n_42,
      dout(42) => aurora_64b66b_0_wrapper_i_n_43,
      dout(41) => aurora_64b66b_0_wrapper_i_n_44,
      dout(40) => aurora_64b66b_0_wrapper_i_n_45,
      dout(39) => aurora_64b66b_0_wrapper_i_n_46,
      dout(38) => aurora_64b66b_0_wrapper_i_n_47,
      dout(37) => aurora_64b66b_0_wrapper_i_n_48,
      dout(36) => aurora_64b66b_0_wrapper_i_n_49,
      dout(35) => aurora_64b66b_0_wrapper_i_n_50,
      dout(34) => aurora_64b66b_0_wrapper_i_n_51,
      dout(33) => aurora_64b66b_0_wrapper_i_n_52,
      dout(32) => aurora_64b66b_0_wrapper_i_n_53,
      dout(31) => aurora_64b66b_0_wrapper_i_n_54,
      dout(30) => aurora_64b66b_0_wrapper_i_n_55,
      dout(29) => aurora_64b66b_0_wrapper_i_n_56,
      dout(28) => aurora_64b66b_0_wrapper_i_n_57,
      dout(27) => aurora_64b66b_0_wrapper_i_n_58,
      dout(26) => aurora_64b66b_0_wrapper_i_n_59,
      dout(25) => aurora_64b66b_0_wrapper_i_n_60,
      dout(24) => aurora_64b66b_0_wrapper_i_n_61,
      dout(23) => aurora_64b66b_0_wrapper_i_n_62,
      dout(22) => aurora_64b66b_0_wrapper_i_n_63,
      dout(21) => aurora_64b66b_0_wrapper_i_n_64,
      dout(20) => aurora_64b66b_0_wrapper_i_n_65,
      dout(19) => aurora_64b66b_0_wrapper_i_n_66,
      dout(18) => aurora_64b66b_0_wrapper_i_n_67,
      dout(17) => aurora_64b66b_0_wrapper_i_n_68,
      dout(16) => aurora_64b66b_0_wrapper_i_n_69,
      dout(15) => aurora_64b66b_0_wrapper_i_n_70,
      dout(14) => aurora_64b66b_0_wrapper_i_n_71,
      dout(13) => aurora_64b66b_0_wrapper_i_n_72,
      dout(12) => aurora_64b66b_0_wrapper_i_n_73,
      dout(11) => aurora_64b66b_0_wrapper_i_n_74,
      dout(10) => aurora_64b66b_0_wrapper_i_n_75,
      dout(9) => aurora_64b66b_0_wrapper_i_n_76,
      dout(8) => aurora_64b66b_0_wrapper_i_n_77,
      dout(7) => aurora_64b66b_0_wrapper_i_n_78,
      dout(6) => aurora_64b66b_0_wrapper_i_n_79,
      dout(5) => aurora_64b66b_0_wrapper_i_n_80,
      dout(4) => aurora_64b66b_0_wrapper_i_n_81,
      dout(3) => aurora_64b66b_0_wrapper_i_n_82,
      dout(2) => aurora_64b66b_0_wrapper_i_n_83,
      dout(1) => aurora_64b66b_0_wrapper_i_n_84,
      dout(0) => aurora_64b66b_0_wrapper_i_n_85,
      enable_err_detect_i => enable_err_detect_i,
      gen_na_idles_i => gen_na_idles_i,
      got_cc_i => got_cc_i,
      got_idles_i => got_idles_i,
      hard_err_i => hard_err_i,
      illegal_btf_i => illegal_btf_i,
      in0 => check_polarity_i,
      lane_up_flop_i => \^lane_up\,
      ready_r_reg0 => \lane_init_sm_i/ready_r_reg0\,
      remote_ready_i => remote_ready_i,
      reset_count_r0 => \lane_init_sm_i/reset_count_r0\,
      reset_lanes_c => \channel_init_sm_i/reset_lanes_c\,
      reset_lanes_i => reset_lanes_i,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rx_header_1_i => rx_header_1_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_pe_data_v_c => \rx_ll_datapath_i/rx_pe_data_v_c\,
      rx_pe_data_v_r_reg => \^channel_up\,
      rx_polarity_r_reg => rx_polarity_i,
      rxdatavalid_i => rxdatavalid_i,
      rxdatavalid_to_ll_i => rxdatavalid_to_ll_i,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg => rx_neg_i,
      tx_reset_i => tx_reset_i,
      \txdata_c1__2\ => \sym_gen_i/txdata_c1__2\,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
axi_to_drp_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_AXI_TO_DRP
     port map (
      D(15 downto 0) => drpdo_out_i(15 downto 0),
      DRPRDY_OUT => drprdy_out_i,
      Q(9 downto 0) => drpaddr_in_i(9 downto 0),
      RESET => rst_drp,
      \drpdi_in_reg[15]_0\(15 downto 0) => drpdi_in_i(15 downto 0),
      drpen_in(0) => drpen_in_i,
      drpwe_in(0) => drpwe_in_i,
      init_clk => init_clk,
      s_axi_araddr(9 downto 0) => s_axi_araddr(11 downto 2),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(9 downto 0) => s_axi_awaddr(11 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(15 downto 0) => s_axi_rdata(15 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(15 downto 0) => s_axi_wdata(15 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
core_reset_logic_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RESET_LOGIC
     port map (
      SYSTEM_RESET_reg_0 => \^sys_reset_out\,
      SYSTEM_RESET_reg_1 => core_reset_logic_i_n_1,
      channel_up_tx_if => channel_up_tx_if,
      hard_err_i => hard_err_i,
      lane_up => \^lane_up\,
      power_down => power_down,
      ready_r_reg0 => \lane_init_sm_i/ready_r_reg0\,
      reset_count_r0 => \lane_init_sm_i/reset_count_r0\,
      reset_crc_block => reset_crc_block,
      stg1_aurora_64b66b_0_cdc_to_reg => fsm_resetdone,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => aurora_64b66b_0_wrapper_i_n_88,
      sysreset_to_core_sync => sysreset_to_core_sync,
      tx_reset_i => tx_reset_i,
      user_clk => user_clk,
      wait_for_lane_up_r0 => \channel_init_sm_i/wait_for_lane_up_r0\
    );
global_logic_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_GLOBAL_LOGIC
     port map (
      CHANNEL_UP_RX_IF_reg => \^channel_up\,
      CHANNEL_UP_RX_IF_reg_0 => \^sys_reset_out\,
      CHANNEL_UP_TX_IF_reg => global_logic_i_n_7,
      CHANNEL_UP_TX_IF_reg_0 => global_logic_i_n_12,
      D(0) => rx_sep_i,
      R0 => \tx_ll_control_sm_i/R0\,
      SR => p_0_in,
      channel_up_tx_if => channel_up_tx_if,
      datavalid_in_r => \tx_ll_control_sm_i/datavalid_in_r\,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      gen_sep7_i => gen_sep7_i,
      gen_sep_i => gen_sep_i,
      got_idles_i => got_idles_i,
      hard_err => hard_err,
      hard_err_i => hard_err_i,
      p_5_in => \sym_gen_i/p_5_in\,
      remote_ready_i => remote_ready_i,
      reset_crc_block => reset_crc_block_0,
      reset_lanes_c => \channel_init_sm_i/reset_lanes_c\,
      reset_lanes_i => reset_lanes_i,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rx_sep_c => \rx_ll_datapath_i/rx_sep_c\,
      s_axi_tx_tready_ds_crc_i => s_axi_tx_tready_ds_crc_i,
      user_clk => user_clk,
      wait_for_lane_up_r0 => \channel_init_sm_i/wait_for_lane_up_r0\
    );
gt_reset_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync
     port map (
      RESET => rst_drp,
      init_clk => init_clk,
      pma_init => pma_init
    );
reset_pb_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_0
     port map (
      sysreset_to_core => sysreset_to_core,
      sysreset_to_core_sync => sysreset_to_core_sync,
      user_clk => user_clk
    );
rx_crc_axi_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rx_crc_axi
     port map (
      D(2) => rx_ll_i_n_120,
      D(1) => rx_ll_i_n_121,
      D(0) => rx_ll_i_n_122,
      E(0) => rx_ll_i_n_12,
      Q(7) => m_axi_rx_tkeep_ds_crc_i(0),
      Q(6) => m_axi_rx_tkeep_ds_crc_i(1),
      Q(5) => m_axi_rx_tkeep_ds_crc_i(2),
      Q(4) => m_axi_rx_tkeep_ds_crc_i(3),
      Q(3) => m_axi_rx_tkeep_ds_crc_i(4),
      Q(2) => m_axi_rx_tkeep_ds_crc_i(5),
      Q(1) => m_axi_rx_tkeep_ds_crc_i(6),
      Q(0) => m_axi_rx_tkeep_ds_crc_i(7),
      \count_reg[0]_0\ => rx_crc_axi_i_n_1,
      \count_reg[0]_1\ => rx_ll_i_n_2,
      crc_c => crc_c,
      crc_pass_fail_n => crc_pass_fail_n,
      crc_valid => crc_valid,
      data_r => data_r,
      \data_width_reg[1]\ => rx_ll_i_n_17,
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      \m_axi_rx_tdata_us_r_reg[0]_0\(63) => m_axi_rx_tdata_ds_crc_i(0),
      \m_axi_rx_tdata_us_r_reg[0]_0\(62) => m_axi_rx_tdata_ds_crc_i(1),
      \m_axi_rx_tdata_us_r_reg[0]_0\(61) => m_axi_rx_tdata_ds_crc_i(2),
      \m_axi_rx_tdata_us_r_reg[0]_0\(60) => m_axi_rx_tdata_ds_crc_i(3),
      \m_axi_rx_tdata_us_r_reg[0]_0\(59) => m_axi_rx_tdata_ds_crc_i(4),
      \m_axi_rx_tdata_us_r_reg[0]_0\(58) => m_axi_rx_tdata_ds_crc_i(5),
      \m_axi_rx_tdata_us_r_reg[0]_0\(57) => m_axi_rx_tdata_ds_crc_i(6),
      \m_axi_rx_tdata_us_r_reg[0]_0\(56) => m_axi_rx_tdata_ds_crc_i(7),
      \m_axi_rx_tdata_us_r_reg[0]_0\(55) => m_axi_rx_tdata_ds_crc_i(8),
      \m_axi_rx_tdata_us_r_reg[0]_0\(54) => m_axi_rx_tdata_ds_crc_i(9),
      \m_axi_rx_tdata_us_r_reg[0]_0\(53) => m_axi_rx_tdata_ds_crc_i(10),
      \m_axi_rx_tdata_us_r_reg[0]_0\(52) => m_axi_rx_tdata_ds_crc_i(11),
      \m_axi_rx_tdata_us_r_reg[0]_0\(51) => m_axi_rx_tdata_ds_crc_i(12),
      \m_axi_rx_tdata_us_r_reg[0]_0\(50) => m_axi_rx_tdata_ds_crc_i(13),
      \m_axi_rx_tdata_us_r_reg[0]_0\(49) => m_axi_rx_tdata_ds_crc_i(14),
      \m_axi_rx_tdata_us_r_reg[0]_0\(48) => m_axi_rx_tdata_ds_crc_i(15),
      \m_axi_rx_tdata_us_r_reg[0]_0\(47) => m_axi_rx_tdata_ds_crc_i(16),
      \m_axi_rx_tdata_us_r_reg[0]_0\(46) => m_axi_rx_tdata_ds_crc_i(17),
      \m_axi_rx_tdata_us_r_reg[0]_0\(45) => m_axi_rx_tdata_ds_crc_i(18),
      \m_axi_rx_tdata_us_r_reg[0]_0\(44) => m_axi_rx_tdata_ds_crc_i(19),
      \m_axi_rx_tdata_us_r_reg[0]_0\(43) => m_axi_rx_tdata_ds_crc_i(20),
      \m_axi_rx_tdata_us_r_reg[0]_0\(42) => m_axi_rx_tdata_ds_crc_i(21),
      \m_axi_rx_tdata_us_r_reg[0]_0\(41) => m_axi_rx_tdata_ds_crc_i(22),
      \m_axi_rx_tdata_us_r_reg[0]_0\(40) => m_axi_rx_tdata_ds_crc_i(23),
      \m_axi_rx_tdata_us_r_reg[0]_0\(39) => m_axi_rx_tdata_ds_crc_i(24),
      \m_axi_rx_tdata_us_r_reg[0]_0\(38) => m_axi_rx_tdata_ds_crc_i(25),
      \m_axi_rx_tdata_us_r_reg[0]_0\(37) => m_axi_rx_tdata_ds_crc_i(26),
      \m_axi_rx_tdata_us_r_reg[0]_0\(36) => m_axi_rx_tdata_ds_crc_i(27),
      \m_axi_rx_tdata_us_r_reg[0]_0\(35) => m_axi_rx_tdata_ds_crc_i(28),
      \m_axi_rx_tdata_us_r_reg[0]_0\(34) => m_axi_rx_tdata_ds_crc_i(29),
      \m_axi_rx_tdata_us_r_reg[0]_0\(33) => m_axi_rx_tdata_ds_crc_i(30),
      \m_axi_rx_tdata_us_r_reg[0]_0\(32) => m_axi_rx_tdata_ds_crc_i(31),
      \m_axi_rx_tdata_us_r_reg[0]_0\(31) => m_axi_rx_tdata_ds_crc_i(32),
      \m_axi_rx_tdata_us_r_reg[0]_0\(30) => m_axi_rx_tdata_ds_crc_i(33),
      \m_axi_rx_tdata_us_r_reg[0]_0\(29) => m_axi_rx_tdata_ds_crc_i(34),
      \m_axi_rx_tdata_us_r_reg[0]_0\(28) => m_axi_rx_tdata_ds_crc_i(35),
      \m_axi_rx_tdata_us_r_reg[0]_0\(27) => m_axi_rx_tdata_ds_crc_i(36),
      \m_axi_rx_tdata_us_r_reg[0]_0\(26) => m_axi_rx_tdata_ds_crc_i(37),
      \m_axi_rx_tdata_us_r_reg[0]_0\(25) => m_axi_rx_tdata_ds_crc_i(38),
      \m_axi_rx_tdata_us_r_reg[0]_0\(24) => m_axi_rx_tdata_ds_crc_i(39),
      \m_axi_rx_tdata_us_r_reg[0]_0\(23) => m_axi_rx_tdata_ds_crc_i(40),
      \m_axi_rx_tdata_us_r_reg[0]_0\(22) => m_axi_rx_tdata_ds_crc_i(41),
      \m_axi_rx_tdata_us_r_reg[0]_0\(21) => m_axi_rx_tdata_ds_crc_i(42),
      \m_axi_rx_tdata_us_r_reg[0]_0\(20) => m_axi_rx_tdata_ds_crc_i(43),
      \m_axi_rx_tdata_us_r_reg[0]_0\(19) => m_axi_rx_tdata_ds_crc_i(44),
      \m_axi_rx_tdata_us_r_reg[0]_0\(18) => m_axi_rx_tdata_ds_crc_i(45),
      \m_axi_rx_tdata_us_r_reg[0]_0\(17) => m_axi_rx_tdata_ds_crc_i(46),
      \m_axi_rx_tdata_us_r_reg[0]_0\(16) => m_axi_rx_tdata_ds_crc_i(47),
      \m_axi_rx_tdata_us_r_reg[0]_0\(15) => m_axi_rx_tdata_ds_crc_i(48),
      \m_axi_rx_tdata_us_r_reg[0]_0\(14) => m_axi_rx_tdata_ds_crc_i(49),
      \m_axi_rx_tdata_us_r_reg[0]_0\(13) => m_axi_rx_tdata_ds_crc_i(50),
      \m_axi_rx_tdata_us_r_reg[0]_0\(12) => m_axi_rx_tdata_ds_crc_i(51),
      \m_axi_rx_tdata_us_r_reg[0]_0\(11) => m_axi_rx_tdata_ds_crc_i(52),
      \m_axi_rx_tdata_us_r_reg[0]_0\(10) => m_axi_rx_tdata_ds_crc_i(53),
      \m_axi_rx_tdata_us_r_reg[0]_0\(9) => m_axi_rx_tdata_ds_crc_i(54),
      \m_axi_rx_tdata_us_r_reg[0]_0\(8) => m_axi_rx_tdata_ds_crc_i(55),
      \m_axi_rx_tdata_us_r_reg[0]_0\(7) => m_axi_rx_tdata_ds_crc_i(56),
      \m_axi_rx_tdata_us_r_reg[0]_0\(6) => m_axi_rx_tdata_ds_crc_i(57),
      \m_axi_rx_tdata_us_r_reg[0]_0\(5) => m_axi_rx_tdata_ds_crc_i(58),
      \m_axi_rx_tdata_us_r_reg[0]_0\(4) => m_axi_rx_tdata_ds_crc_i(59),
      \m_axi_rx_tdata_us_r_reg[0]_0\(3) => m_axi_rx_tdata_ds_crc_i(60),
      \m_axi_rx_tdata_us_r_reg[0]_0\(2) => m_axi_rx_tdata_ds_crc_i(61),
      \m_axi_rx_tdata_us_r_reg[0]_0\(1) => m_axi_rx_tdata_ds_crc_i(62),
      \m_axi_rx_tdata_us_r_reg[0]_0\(0) => m_axi_rx_tdata_ds_crc_i(63),
      \m_axi_rx_tdata_us_r_reg[40]_0\ => rx_crc_axi_i_n_37,
      \m_axi_rx_tdata_us_r_reg[41]_0\ => rx_crc_axi_i_n_36,
      \m_axi_rx_tdata_us_r_reg[42]_0\ => rx_crc_axi_i_n_35,
      \m_axi_rx_tdata_us_r_reg[43]_0\ => rx_crc_axi_i_n_34,
      \m_axi_rx_tdata_us_r_reg[44]_0\ => rx_crc_axi_i_n_33,
      \m_axi_rx_tdata_us_r_reg[45]_0\ => rx_crc_axi_i_n_32,
      \m_axi_rx_tdata_us_r_reg[46]_0\ => rx_crc_axi_i_n_31,
      \m_axi_rx_tdata_us_r_reg[47]_0\ => rx_crc_axi_i_n_14,
      \m_axi_rx_tdata_us_r_reg[48]_0\(15) => m_axi_rx_tdata_us_r(48),
      \m_axi_rx_tdata_us_r_reg[48]_0\(14) => m_axi_rx_tdata_us_r(49),
      \m_axi_rx_tdata_us_r_reg[48]_0\(13) => m_axi_rx_tdata_us_r(50),
      \m_axi_rx_tdata_us_r_reg[48]_0\(12) => m_axi_rx_tdata_us_r(51),
      \m_axi_rx_tdata_us_r_reg[48]_0\(11) => m_axi_rx_tdata_us_r(52),
      \m_axi_rx_tdata_us_r_reg[48]_0\(10) => m_axi_rx_tdata_us_r(53),
      \m_axi_rx_tdata_us_r_reg[48]_0\(9) => m_axi_rx_tdata_us_r(54),
      \m_axi_rx_tdata_us_r_reg[48]_0\(8) => m_axi_rx_tdata_us_r(55),
      \m_axi_rx_tdata_us_r_reg[48]_0\(7) => m_axi_rx_tdata_us_r(56),
      \m_axi_rx_tdata_us_r_reg[48]_0\(6) => m_axi_rx_tdata_us_r(57),
      \m_axi_rx_tdata_us_r_reg[48]_0\(5) => m_axi_rx_tdata_us_r(58),
      \m_axi_rx_tdata_us_r_reg[48]_0\(4) => m_axi_rx_tdata_us_r(59),
      \m_axi_rx_tdata_us_r_reg[48]_0\(3) => m_axi_rx_tdata_us_r(60),
      \m_axi_rx_tdata_us_r_reg[48]_0\(2) => m_axi_rx_tdata_us_r(61),
      \m_axi_rx_tdata_us_r_reg[48]_0\(1) => m_axi_rx_tdata_us_r(62),
      \m_axi_rx_tdata_us_r_reg[48]_0\(0) => m_axi_rx_tdata_us_r(63),
      m_axi_rx_tkeep(6) => m_axi_rx_tkeep(1),
      m_axi_rx_tkeep(5) => m_axi_rx_tkeep(2),
      m_axi_rx_tkeep(4) => m_axi_rx_tkeep(3),
      m_axi_rx_tkeep(3) => m_axi_rx_tkeep(4),
      m_axi_rx_tkeep(2) => m_axi_rx_tkeep(5),
      m_axi_rx_tkeep(1) => m_axi_rx_tkeep(6),
      m_axi_rx_tkeep(0) => m_axi_rx_tkeep(7),
      \m_axi_rx_tkeep_ds_reg[7]_0\ => \^channel_up\,
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tlast_ds_crc_i => m_axi_rx_tlast_ds_crc_i,
      m_axi_rx_tlast_us_r => m_axi_rx_tlast_us_r,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      m_axi_rx_tvalid_ds_crc_i => m_axi_rx_tvalid_ds_crc_i,
      new_pkt_r => new_pkt_r,
      p_44_in => p_44_in,
      \received_CRC_reg[0]_0\(31) => rx_ll_i_n_21,
      \received_CRC_reg[0]_0\(30) => rx_ll_i_n_22,
      \received_CRC_reg[0]_0\(29) => rx_ll_i_n_23,
      \received_CRC_reg[0]_0\(28) => rx_ll_i_n_24,
      \received_CRC_reg[0]_0\(27) => rx_ll_i_n_25,
      \received_CRC_reg[0]_0\(26) => rx_ll_i_n_26,
      \received_CRC_reg[0]_0\(25) => rx_ll_i_n_27,
      \received_CRC_reg[0]_0\(24) => rx_ll_i_n_28,
      \received_CRC_reg[0]_0\(23) => rx_ll_i_n_29,
      \received_CRC_reg[0]_0\(22) => rx_ll_i_n_30,
      \received_CRC_reg[0]_0\(21) => rx_ll_i_n_31,
      \received_CRC_reg[0]_0\(20) => rx_ll_i_n_32,
      \received_CRC_reg[0]_0\(19) => rx_ll_i_n_33,
      \received_CRC_reg[0]_0\(18) => rx_ll_i_n_34,
      \received_CRC_reg[0]_0\(17) => rx_ll_i_n_35,
      \received_CRC_reg[0]_0\(16) => rx_ll_i_n_36,
      \received_CRC_reg[0]_0\(15) => rx_ll_i_n_37,
      \received_CRC_reg[0]_0\(14) => rx_ll_i_n_38,
      \received_CRC_reg[0]_0\(13) => rx_ll_i_n_39,
      \received_CRC_reg[0]_0\(12) => rx_ll_i_n_40,
      \received_CRC_reg[0]_0\(11) => rx_ll_i_n_41,
      \received_CRC_reg[0]_0\(10) => rx_ll_i_n_42,
      \received_CRC_reg[0]_0\(9) => rx_ll_i_n_43,
      \received_CRC_reg[0]_0\(8) => rx_ll_i_n_44,
      \received_CRC_reg[0]_0\(7) => rx_ll_i_n_45,
      \received_CRC_reg[0]_0\(6) => rx_ll_i_n_46,
      \received_CRC_reg[0]_0\(5) => rx_ll_i_n_47,
      \received_CRC_reg[0]_0\(4) => rx_ll_i_n_48,
      \received_CRC_reg[0]_0\(3) => rx_ll_i_n_49,
      \received_CRC_reg[0]_0\(2) => rx_ll_i_n_50,
      \received_CRC_reg[0]_0\(1) => rx_ll_i_n_51,
      \received_CRC_reg[0]_0\(0) => rx_ll_i_n_52,
      \received_CRC_reg[7]_0\ => rx_ll_i_n_117,
      \received_CRC_reg[7]_1\ => rx_ll_i_n_118,
      reset_crc_block => reset_crc_block_0,
      reset_lanes_i => reset_lanes_i,
      sc_frame_r => sc_frame_r,
      sof_ds_c => sof_ds_c,
      sof_ds_r => sof_ds_r,
      sof_eof_c => sof_eof_c,
      sof_r => sof_r,
      \tkeep_in_reg[4]_0\(3) => p_0_in37_in,
      \tkeep_in_reg[4]_0\(2) => rx_crc_axi_i_n_11,
      \tkeep_in_reg[4]_0\(1) => rx_crc_axi_i_n_12,
      \tkeep_in_reg[4]_0\(0) => rx_crc_axi_i_n_13,
      \tkeep_in_reg[4]_1\ => rx_crc_axi_i_n_38,
      tkeep_out0 => tkeep_out0,
      \tkeep_out_reg[1]_0\(2 downto 0) => p_0_in_1(6 downto 4),
      \tkeep_out_reg[7]_0\ => rx_ll_i_n_119,
      user_clk => user_clk
    );
rx_ll_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RX_LL
     port map (
      D(73) => rx_pe_data_i(0),
      D(72) => rx_pe_data_i(1),
      D(71) => rx_pe_data_i(2),
      D(70) => rx_pe_data_i(3),
      D(69) => rx_pe_data_i(4),
      D(68) => rx_pe_data_i(5),
      D(67) => rx_pe_data_i(6),
      D(66) => rx_pe_data_i(7),
      D(65) => rx_pe_data_i(8),
      D(64) => rx_pe_data_i(9),
      D(63) => rx_pe_data_i(10),
      D(62) => rx_pe_data_i(11),
      D(61) => rx_pe_data_i(12),
      D(60) => rx_pe_data_i(13),
      D(59) => rx_pe_data_i(14),
      D(58) => rx_pe_data_i(15),
      D(57) => rx_pe_data_i(16),
      D(56) => rx_pe_data_i(17),
      D(55) => rx_pe_data_i(18),
      D(54) => rx_pe_data_i(19),
      D(53) => rx_pe_data_i(20),
      D(52) => rx_pe_data_i(21),
      D(51) => rx_pe_data_i(22),
      D(50) => rx_pe_data_i(23),
      D(49) => rx_pe_data_i(24),
      D(48) => rx_pe_data_i(25),
      D(47) => rx_pe_data_i(26),
      D(46) => rx_pe_data_i(27),
      D(45) => rx_pe_data_i(28),
      D(44) => rx_pe_data_i(29),
      D(43) => rx_pe_data_i(30),
      D(42) => rx_pe_data_i(31),
      D(41) => rx_pe_data_i(32),
      D(40) => rx_pe_data_i(33),
      D(39) => rx_pe_data_i(34),
      D(38) => rx_pe_data_i(35),
      D(37) => rx_pe_data_i(36),
      D(36) => rx_pe_data_i(37),
      D(35) => rx_pe_data_i(38),
      D(34) => rx_pe_data_i(39),
      D(33) => rx_pe_data_i(40),
      D(32) => rx_pe_data_i(41),
      D(31) => rx_pe_data_i(42),
      D(30) => rx_pe_data_i(43),
      D(29) => rx_pe_data_i(44),
      D(28) => rx_pe_data_i(45),
      D(27) => rx_pe_data_i(46),
      D(26) => rx_pe_data_i(47),
      D(25) => rx_pe_data_i(48),
      D(24) => rx_pe_data_i(49),
      D(23) => rx_pe_data_i(50),
      D(22) => rx_pe_data_i(51),
      D(21) => rx_pe_data_i(52),
      D(20) => rx_pe_data_i(53),
      D(19) => rx_pe_data_i(54),
      D(18) => rx_pe_data_i(55),
      D(17) => rx_pe_data_i(56),
      D(16) => rx_pe_data_i(57),
      D(15) => rx_pe_data_i(58),
      D(14) => rx_pe_data_i(59),
      D(13) => rx_pe_data_i(60),
      D(12) => rx_pe_data_i(61),
      D(11) => rx_pe_data_i(62),
      D(10) => rx_pe_data_i(63),
      D(9) => aurora_lane_0_i_n_68,
      D(8) => aurora_lane_0_i_n_69,
      D(7) => aurora_lane_0_i_n_70,
      D(6) => aurora_lane_0_i_n_71,
      D(5) => aurora_lane_0_i_n_72,
      D(4) => aurora_lane_0_i_n_73,
      D(3) => aurora_lane_0_i_n_74,
      D(2) => aurora_lane_0_i_n_75,
      D(1) => rx_sep_i,
      D(0) => rx_sep7_i,
      E(0) => rx_ll_i_n_12,
      Q(7) => m_axi_rx_tkeep_ds_crc_i(0),
      Q(6) => m_axi_rx_tkeep_ds_crc_i(1),
      Q(5) => m_axi_rx_tkeep_ds_crc_i(2),
      Q(4) => m_axi_rx_tkeep_ds_crc_i(3),
      Q(3) => m_axi_rx_tkeep_ds_crc_i(4),
      Q(2) => m_axi_rx_tkeep_ds_crc_i(5),
      Q(1) => m_axi_rx_tkeep_ds_crc_i(6),
      Q(0) => m_axi_rx_tkeep_ds_crc_i(7),
      SR => p_0_in,
      crc_c => crc_c,
      data_r => data_r,
      \data_width_reg[0]\(3) => p_0_in37_in,
      \data_width_reg[0]\(2) => rx_crc_axi_i_n_11,
      \data_width_reg[0]\(1) => rx_crc_axi_i_n_12,
      \data_width_reg[0]\(0) => rx_crc_axi_i_n_13,
      \data_width_reg[1]\ => rx_crc_axi_i_n_38,
      got_cc_i => got_cc_i,
      \m_axi_rx_tdata_reg[0]\(31) => rx_ll_i_n_21,
      \m_axi_rx_tdata_reg[0]\(30) => rx_ll_i_n_22,
      \m_axi_rx_tdata_reg[0]\(29) => rx_ll_i_n_23,
      \m_axi_rx_tdata_reg[0]\(28) => rx_ll_i_n_24,
      \m_axi_rx_tdata_reg[0]\(27) => rx_ll_i_n_25,
      \m_axi_rx_tdata_reg[0]\(26) => rx_ll_i_n_26,
      \m_axi_rx_tdata_reg[0]\(25) => rx_ll_i_n_27,
      \m_axi_rx_tdata_reg[0]\(24) => rx_ll_i_n_28,
      \m_axi_rx_tdata_reg[0]\(23) => rx_ll_i_n_29,
      \m_axi_rx_tdata_reg[0]\(22) => rx_ll_i_n_30,
      \m_axi_rx_tdata_reg[0]\(21) => rx_ll_i_n_31,
      \m_axi_rx_tdata_reg[0]\(20) => rx_ll_i_n_32,
      \m_axi_rx_tdata_reg[0]\(19) => rx_ll_i_n_33,
      \m_axi_rx_tdata_reg[0]\(18) => rx_ll_i_n_34,
      \m_axi_rx_tdata_reg[0]\(17) => rx_ll_i_n_35,
      \m_axi_rx_tdata_reg[0]\(16) => rx_ll_i_n_36,
      \m_axi_rx_tdata_reg[0]\(15) => rx_ll_i_n_37,
      \m_axi_rx_tdata_reg[0]\(14) => rx_ll_i_n_38,
      \m_axi_rx_tdata_reg[0]\(13) => rx_ll_i_n_39,
      \m_axi_rx_tdata_reg[0]\(12) => rx_ll_i_n_40,
      \m_axi_rx_tdata_reg[0]\(11) => rx_ll_i_n_41,
      \m_axi_rx_tdata_reg[0]\(10) => rx_ll_i_n_42,
      \m_axi_rx_tdata_reg[0]\(9) => rx_ll_i_n_43,
      \m_axi_rx_tdata_reg[0]\(8) => rx_ll_i_n_44,
      \m_axi_rx_tdata_reg[0]\(7) => rx_ll_i_n_45,
      \m_axi_rx_tdata_reg[0]\(6) => rx_ll_i_n_46,
      \m_axi_rx_tdata_reg[0]\(5) => rx_ll_i_n_47,
      \m_axi_rx_tdata_reg[0]\(4) => rx_ll_i_n_48,
      \m_axi_rx_tdata_reg[0]\(3) => rx_ll_i_n_49,
      \m_axi_rx_tdata_reg[0]\(2) => rx_ll_i_n_50,
      \m_axi_rx_tdata_reg[0]\(1) => rx_ll_i_n_51,
      \m_axi_rx_tdata_reg[0]\(0) => rx_ll_i_n_52,
      \m_axi_rx_tdata_reg[0]_0\(63) => m_axi_rx_tdata_ds_crc_i(0),
      \m_axi_rx_tdata_reg[0]_0\(62) => m_axi_rx_tdata_ds_crc_i(1),
      \m_axi_rx_tdata_reg[0]_0\(61) => m_axi_rx_tdata_ds_crc_i(2),
      \m_axi_rx_tdata_reg[0]_0\(60) => m_axi_rx_tdata_ds_crc_i(3),
      \m_axi_rx_tdata_reg[0]_0\(59) => m_axi_rx_tdata_ds_crc_i(4),
      \m_axi_rx_tdata_reg[0]_0\(58) => m_axi_rx_tdata_ds_crc_i(5),
      \m_axi_rx_tdata_reg[0]_0\(57) => m_axi_rx_tdata_ds_crc_i(6),
      \m_axi_rx_tdata_reg[0]_0\(56) => m_axi_rx_tdata_ds_crc_i(7),
      \m_axi_rx_tdata_reg[0]_0\(55) => m_axi_rx_tdata_ds_crc_i(8),
      \m_axi_rx_tdata_reg[0]_0\(54) => m_axi_rx_tdata_ds_crc_i(9),
      \m_axi_rx_tdata_reg[0]_0\(53) => m_axi_rx_tdata_ds_crc_i(10),
      \m_axi_rx_tdata_reg[0]_0\(52) => m_axi_rx_tdata_ds_crc_i(11),
      \m_axi_rx_tdata_reg[0]_0\(51) => m_axi_rx_tdata_ds_crc_i(12),
      \m_axi_rx_tdata_reg[0]_0\(50) => m_axi_rx_tdata_ds_crc_i(13),
      \m_axi_rx_tdata_reg[0]_0\(49) => m_axi_rx_tdata_ds_crc_i(14),
      \m_axi_rx_tdata_reg[0]_0\(48) => m_axi_rx_tdata_ds_crc_i(15),
      \m_axi_rx_tdata_reg[0]_0\(47) => m_axi_rx_tdata_ds_crc_i(16),
      \m_axi_rx_tdata_reg[0]_0\(46) => m_axi_rx_tdata_ds_crc_i(17),
      \m_axi_rx_tdata_reg[0]_0\(45) => m_axi_rx_tdata_ds_crc_i(18),
      \m_axi_rx_tdata_reg[0]_0\(44) => m_axi_rx_tdata_ds_crc_i(19),
      \m_axi_rx_tdata_reg[0]_0\(43) => m_axi_rx_tdata_ds_crc_i(20),
      \m_axi_rx_tdata_reg[0]_0\(42) => m_axi_rx_tdata_ds_crc_i(21),
      \m_axi_rx_tdata_reg[0]_0\(41) => m_axi_rx_tdata_ds_crc_i(22),
      \m_axi_rx_tdata_reg[0]_0\(40) => m_axi_rx_tdata_ds_crc_i(23),
      \m_axi_rx_tdata_reg[0]_0\(39) => m_axi_rx_tdata_ds_crc_i(24),
      \m_axi_rx_tdata_reg[0]_0\(38) => m_axi_rx_tdata_ds_crc_i(25),
      \m_axi_rx_tdata_reg[0]_0\(37) => m_axi_rx_tdata_ds_crc_i(26),
      \m_axi_rx_tdata_reg[0]_0\(36) => m_axi_rx_tdata_ds_crc_i(27),
      \m_axi_rx_tdata_reg[0]_0\(35) => m_axi_rx_tdata_ds_crc_i(28),
      \m_axi_rx_tdata_reg[0]_0\(34) => m_axi_rx_tdata_ds_crc_i(29),
      \m_axi_rx_tdata_reg[0]_0\(33) => m_axi_rx_tdata_ds_crc_i(30),
      \m_axi_rx_tdata_reg[0]_0\(32) => m_axi_rx_tdata_ds_crc_i(31),
      \m_axi_rx_tdata_reg[0]_0\(31) => m_axi_rx_tdata_ds_crc_i(32),
      \m_axi_rx_tdata_reg[0]_0\(30) => m_axi_rx_tdata_ds_crc_i(33),
      \m_axi_rx_tdata_reg[0]_0\(29) => m_axi_rx_tdata_ds_crc_i(34),
      \m_axi_rx_tdata_reg[0]_0\(28) => m_axi_rx_tdata_ds_crc_i(35),
      \m_axi_rx_tdata_reg[0]_0\(27) => m_axi_rx_tdata_ds_crc_i(36),
      \m_axi_rx_tdata_reg[0]_0\(26) => m_axi_rx_tdata_ds_crc_i(37),
      \m_axi_rx_tdata_reg[0]_0\(25) => m_axi_rx_tdata_ds_crc_i(38),
      \m_axi_rx_tdata_reg[0]_0\(24) => m_axi_rx_tdata_ds_crc_i(39),
      \m_axi_rx_tdata_reg[0]_0\(23) => m_axi_rx_tdata_ds_crc_i(40),
      \m_axi_rx_tdata_reg[0]_0\(22) => m_axi_rx_tdata_ds_crc_i(41),
      \m_axi_rx_tdata_reg[0]_0\(21) => m_axi_rx_tdata_ds_crc_i(42),
      \m_axi_rx_tdata_reg[0]_0\(20) => m_axi_rx_tdata_ds_crc_i(43),
      \m_axi_rx_tdata_reg[0]_0\(19) => m_axi_rx_tdata_ds_crc_i(44),
      \m_axi_rx_tdata_reg[0]_0\(18) => m_axi_rx_tdata_ds_crc_i(45),
      \m_axi_rx_tdata_reg[0]_0\(17) => m_axi_rx_tdata_ds_crc_i(46),
      \m_axi_rx_tdata_reg[0]_0\(16) => m_axi_rx_tdata_ds_crc_i(47),
      \m_axi_rx_tdata_reg[0]_0\(15) => m_axi_rx_tdata_ds_crc_i(48),
      \m_axi_rx_tdata_reg[0]_0\(14) => m_axi_rx_tdata_ds_crc_i(49),
      \m_axi_rx_tdata_reg[0]_0\(13) => m_axi_rx_tdata_ds_crc_i(50),
      \m_axi_rx_tdata_reg[0]_0\(12) => m_axi_rx_tdata_ds_crc_i(51),
      \m_axi_rx_tdata_reg[0]_0\(11) => m_axi_rx_tdata_ds_crc_i(52),
      \m_axi_rx_tdata_reg[0]_0\(10) => m_axi_rx_tdata_ds_crc_i(53),
      \m_axi_rx_tdata_reg[0]_0\(9) => m_axi_rx_tdata_ds_crc_i(54),
      \m_axi_rx_tdata_reg[0]_0\(8) => m_axi_rx_tdata_ds_crc_i(55),
      \m_axi_rx_tdata_reg[0]_0\(7) => m_axi_rx_tdata_ds_crc_i(56),
      \m_axi_rx_tdata_reg[0]_0\(6) => m_axi_rx_tdata_ds_crc_i(57),
      \m_axi_rx_tdata_reg[0]_0\(5) => m_axi_rx_tdata_ds_crc_i(58),
      \m_axi_rx_tdata_reg[0]_0\(4) => m_axi_rx_tdata_ds_crc_i(59),
      \m_axi_rx_tdata_reg[0]_0\(3) => m_axi_rx_tdata_ds_crc_i(60),
      \m_axi_rx_tdata_reg[0]_0\(2) => m_axi_rx_tdata_ds_crc_i(61),
      \m_axi_rx_tdata_reg[0]_0\(1) => m_axi_rx_tdata_ds_crc_i(62),
      \m_axi_rx_tdata_reg[0]_0\(0) => m_axi_rx_tdata_ds_crc_i(63),
      \m_axi_rx_tkeep_reg[0]\ => rx_ll_i_n_118,
      \m_axi_rx_tkeep_reg[2]\ => rx_ll_i_n_117,
      \m_axi_rx_tkeep_reg[4]\ => rx_ll_i_n_17,
      \m_axi_rx_tkeep_reg[4]_0\ => rx_ll_i_n_119,
      \m_axi_rx_tkeep_reg[5]\(2 downto 0) => p_0_in_1(6 downto 4),
      m_axi_rx_tlast_ds_crc_i => m_axi_rx_tlast_ds_crc_i,
      m_axi_rx_tlast_reg => rx_ll_i_n_2,
      m_axi_rx_tlast_us_r => m_axi_rx_tlast_us_r,
      m_axi_rx_tvalid_ds_crc_i => m_axi_rx_tvalid_ds_crc_i,
      m_axi_rx_tvalid_reg => \^channel_up\,
      new_pkt_r => new_pkt_r,
      new_pkt_r_reg => rx_crc_axi_i_n_1,
      p_44_in => p_44_in,
      \raw_data_r_reg[0]\(0) => \rx_ll_datapath_i/pipe1_rx_pdu_in_progress_c\,
      \received_CRC_reg[0]\ => rx_crc_axi_i_n_37,
      \received_CRC_reg[1]\ => rx_crc_axi_i_n_36,
      \received_CRC_reg[2]\ => rx_crc_axi_i_n_35,
      \received_CRC_reg[3]\ => rx_crc_axi_i_n_34,
      \received_CRC_reg[4]\ => rx_crc_axi_i_n_33,
      \received_CRC_reg[5]\ => rx_crc_axi_i_n_32,
      \received_CRC_reg[6]\ => rx_crc_axi_i_n_31,
      \received_CRC_reg[7]\ => rx_crc_axi_i_n_14,
      \received_CRC_reg[8]\(15) => m_axi_rx_tdata_us_r(48),
      \received_CRC_reg[8]\(14) => m_axi_rx_tdata_us_r(49),
      \received_CRC_reg[8]\(13) => m_axi_rx_tdata_us_r(50),
      \received_CRC_reg[8]\(12) => m_axi_rx_tdata_us_r(51),
      \received_CRC_reg[8]\(11) => m_axi_rx_tdata_us_r(52),
      \received_CRC_reg[8]\(10) => m_axi_rx_tdata_us_r(53),
      \received_CRC_reg[8]\(9) => m_axi_rx_tdata_us_r(54),
      \received_CRC_reg[8]\(8) => m_axi_rx_tdata_us_r(55),
      \received_CRC_reg[8]\(7) => m_axi_rx_tdata_us_r(56),
      \received_CRC_reg[8]\(6) => m_axi_rx_tdata_us_r(57),
      \received_CRC_reg[8]\(5) => m_axi_rx_tdata_us_r(58),
      \received_CRC_reg[8]\(4) => m_axi_rx_tdata_us_r(59),
      \received_CRC_reg[8]\(3) => m_axi_rx_tdata_us_r(60),
      \received_CRC_reg[8]\(2) => m_axi_rx_tdata_us_r(61),
      \received_CRC_reg[8]\(1) => m_axi_rx_tdata_us_r(62),
      \received_CRC_reg[8]\(0) => m_axi_rx_tdata_us_r(63),
      rx_pe_data_v_c => \rx_ll_datapath_i/rx_pe_data_v_c\,
      rx_sep_c => \rx_ll_datapath_i/rx_sep_c\,
      rxdatavalid_to_ll_i => rxdatavalid_to_ll_i,
      sc_frame_r => sc_frame_r,
      sof_ds_c => sof_ds_c,
      sof_ds_r => sof_ds_r,
      sof_eof_c => sof_eof_c,
      sof_r => sof_r,
      \tkeep_in_reg[7]\(2) => rx_ll_i_n_120,
      \tkeep_in_reg[7]\(1) => rx_ll_i_n_121,
      \tkeep_in_reg[7]\(0) => rx_ll_i_n_122,
      tkeep_out0 => tkeep_out0,
      user_clk => user_clk
    );
soft_err_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => aurora_lane_0_i_n_154,
      Q => soft_err,
      R => \^sys_reset_out\
    );
standard_cc_module_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_STANDARD_CC_MODULE
     port map (
      Q => do_cc_i,
      SR => p_0_in,
      \count_16d_srl_r_reg[14]_0\ => \^channel_up\,
      do_cc_r_reg0 => \tx_ll_control_sm_i/do_cc_r_reg0\,
      extend_cc_r => \tx_ll_control_sm_i/extend_cc_r\,
      user_clk => user_clk
    );
tx_crc_axi_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_tx_crc_axi
     port map (
      D(63) => s_axi_tx_tdata_ds_crc_i(0),
      D(62) => s_axi_tx_tdata_ds_crc_i(1),
      D(61) => s_axi_tx_tdata_ds_crc_i(2),
      D(60) => s_axi_tx_tdata_ds_crc_i(3),
      D(59) => s_axi_tx_tdata_ds_crc_i(4),
      D(58) => s_axi_tx_tdata_ds_crc_i(5),
      D(57) => s_axi_tx_tdata_ds_crc_i(6),
      D(56) => s_axi_tx_tdata_ds_crc_i(7),
      D(55) => s_axi_tx_tdata_ds_crc_i(8),
      D(54) => s_axi_tx_tdata_ds_crc_i(9),
      D(53) => s_axi_tx_tdata_ds_crc_i(10),
      D(52) => s_axi_tx_tdata_ds_crc_i(11),
      D(51) => s_axi_tx_tdata_ds_crc_i(12),
      D(50) => s_axi_tx_tdata_ds_crc_i(13),
      D(49) => s_axi_tx_tdata_ds_crc_i(14),
      D(48) => s_axi_tx_tdata_ds_crc_i(15),
      D(47) => s_axi_tx_tdata_ds_crc_i(16),
      D(46) => s_axi_tx_tdata_ds_crc_i(17),
      D(45) => s_axi_tx_tdata_ds_crc_i(18),
      D(44) => s_axi_tx_tdata_ds_crc_i(19),
      D(43) => s_axi_tx_tdata_ds_crc_i(20),
      D(42) => s_axi_tx_tdata_ds_crc_i(21),
      D(41) => s_axi_tx_tdata_ds_crc_i(22),
      D(40) => s_axi_tx_tdata_ds_crc_i(23),
      D(39) => s_axi_tx_tdata_ds_crc_i(24),
      D(38) => s_axi_tx_tdata_ds_crc_i(25),
      D(37) => s_axi_tx_tdata_ds_crc_i(26),
      D(36) => s_axi_tx_tdata_ds_crc_i(27),
      D(35) => s_axi_tx_tdata_ds_crc_i(28),
      D(34) => s_axi_tx_tdata_ds_crc_i(29),
      D(33) => s_axi_tx_tdata_ds_crc_i(30),
      D(32) => s_axi_tx_tdata_ds_crc_i(31),
      D(31) => s_axi_tx_tdata_ds_crc_i(32),
      D(30) => s_axi_tx_tdata_ds_crc_i(33),
      D(29) => s_axi_tx_tdata_ds_crc_i(34),
      D(28) => s_axi_tx_tdata_ds_crc_i(35),
      D(27) => s_axi_tx_tdata_ds_crc_i(36),
      D(26) => s_axi_tx_tdata_ds_crc_i(37),
      D(25) => s_axi_tx_tdata_ds_crc_i(38),
      D(24) => s_axi_tx_tdata_ds_crc_i(39),
      D(23) => s_axi_tx_tdata_ds_crc_i(40),
      D(22) => s_axi_tx_tdata_ds_crc_i(41),
      D(21) => s_axi_tx_tdata_ds_crc_i(42),
      D(20) => s_axi_tx_tdata_ds_crc_i(43),
      D(19) => s_axi_tx_tdata_ds_crc_i(44),
      D(18) => s_axi_tx_tdata_ds_crc_i(45),
      D(17) => s_axi_tx_tdata_ds_crc_i(46),
      D(16) => s_axi_tx_tdata_ds_crc_i(47),
      D(15) => s_axi_tx_tdata_ds_crc_i(48),
      D(14) => s_axi_tx_tdata_ds_crc_i(49),
      D(13) => s_axi_tx_tdata_ds_crc_i(50),
      D(12) => s_axi_tx_tdata_ds_crc_i(51),
      D(11) => s_axi_tx_tdata_ds_crc_i(52),
      D(10) => s_axi_tx_tdata_ds_crc_i(53),
      D(9) => s_axi_tx_tdata_ds_crc_i(54),
      D(8) => s_axi_tx_tdata_ds_crc_i(55),
      D(7) => s_axi_tx_tdata_ds_crc_i(56),
      D(6) => s_axi_tx_tdata_ds_crc_i(57),
      D(5) => s_axi_tx_tdata_ds_crc_i(58),
      D(4) => s_axi_tx_tdata_ds_crc_i(59),
      D(3) => s_axi_tx_tdata_ds_crc_i(60),
      D(2) => s_axi_tx_tdata_ds_crc_i(61),
      D(1) => s_axi_tx_tdata_ds_crc_i(62),
      D(0) => s_axi_tx_tdata_ds_crc_i(63),
      Q(0) => s_axi_tx_tkeep_ds_crc_i(0),
      channel_full_c => \tx_ll_control_sm_i/channel_full_c\,
      channel_up_tx_if => channel_up_tx_if,
      \count_reg[0]_0\ => \^sys_reset_out\,
      full_data_r => \tx_ll_control_sm_i/full_data_r\,
      \gen_sep_nb_r_reg[0]\ => tx_ll_i_n_74,
      in_frame_c => \tx_ll_datapath_i/in_frame_c\,
      next_full_data_c => \tx_ll_control_sm_i/next_full_data_c\,
      next_partial_data_c => \tx_ll_control_sm_i/next_partial_data_c\,
      p_17_in => \tx_ll_control_sm_i/p_17_in\,
      partial_data_r_reg => tx_ll_i_n_73,
      reset_crc_block => reset_crc_block,
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      \s_axi_tx_tdata_ds_reg[0]_0\ => core_reset_logic_i_n_1,
      \s_axi_tx_tdata_ds_reg[16]_0\ => global_logic_i_n_7,
      s_axi_tx_tkeep(0 to 7) => s_axi_tx_tkeep(0 to 7),
      \s_axi_tx_tkeep_ds_reg[0]_0\ => tx_crc_axi_i_n_76,
      \s_axi_tx_tkeep_ds_reg[1]_0\ => tx_crc_axi_i_n_73,
      \s_axi_tx_tkeep_ds_reg[4]_0\(2) => \tx_ll_control_sm_i/gen_sep_nb_c\(0),
      \s_axi_tx_tkeep_ds_reg[4]_0\(1) => \tx_ll_control_sm_i/gen_sep_nb_c\(1),
      \s_axi_tx_tkeep_ds_reg[4]_0\(0) => \tx_ll_control_sm_i/gen_sep_nb_c\(2),
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tlast_ds_crc_i => s_axi_tx_tlast_ds_crc_i,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tready_ds_crc_i => s_axi_tx_tready_ds_crc_i,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      s_axi_tx_tvalid_ds_crc_i => s_axi_tx_tvalid_ds_crc_i,
      sep0_lane0_r => \tx_ll_control_sm_i/sep0_lane0_r\,
      tlast_txdv_coincide_r0 => \tx_ll_control_sm_i/tlast_txdv_coincide_r0\,
      txdatavalid_i => txdatavalid_i,
      user_clk => user_clk,
      \wait_for_sep0_tx__3\ => \tx_ll_control_sm_i/wait_for_sep0_tx__3\
    );
tx_ll_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL
     port map (
      CHANNEL_UP_TX_IF_reg => tx_ll_i_n_24,
      CHANNEL_UP_TX_IF_reg_0 => tx_ll_i_n_75,
      D(2) => \tx_ll_control_sm_i/gen_sep_nb_c\(0),
      D(1) => \tx_ll_control_sm_i/gen_sep_nb_c\(1),
      D(0) => \tx_ll_control_sm_i/gen_sep_nb_c\(2),
      GEN_SEP_reg => tx_ll_i_n_76,
      GEN_SEP_reg_0 => tx_ll_i_n_77,
      GEN_SEP_reg_1 => tx_ll_i_n_78,
      GEN_SEP_reg_2 => tx_crc_axi_i_n_76,
      GEN_SEP_reg_3 => tx_crc_axi_i_n_73,
      Q => do_cc_i,
      R0 => \tx_ll_control_sm_i/R0\,
      \TX_DATA_reg[63]\ => global_logic_i_n_12,
      \TX_PE_DATA_reg[0]\ => tx_ll_i_n_64,
      \TX_PE_DATA_reg[0]_0\(63) => s_axi_tx_tdata_ds_crc_i(0),
      \TX_PE_DATA_reg[0]_0\(62) => s_axi_tx_tdata_ds_crc_i(1),
      \TX_PE_DATA_reg[0]_0\(61) => s_axi_tx_tdata_ds_crc_i(2),
      \TX_PE_DATA_reg[0]_0\(60) => s_axi_tx_tdata_ds_crc_i(3),
      \TX_PE_DATA_reg[0]_0\(59) => s_axi_tx_tdata_ds_crc_i(4),
      \TX_PE_DATA_reg[0]_0\(58) => s_axi_tx_tdata_ds_crc_i(5),
      \TX_PE_DATA_reg[0]_0\(57) => s_axi_tx_tdata_ds_crc_i(6),
      \TX_PE_DATA_reg[0]_0\(56) => s_axi_tx_tdata_ds_crc_i(7),
      \TX_PE_DATA_reg[0]_0\(55) => s_axi_tx_tdata_ds_crc_i(8),
      \TX_PE_DATA_reg[0]_0\(54) => s_axi_tx_tdata_ds_crc_i(9),
      \TX_PE_DATA_reg[0]_0\(53) => s_axi_tx_tdata_ds_crc_i(10),
      \TX_PE_DATA_reg[0]_0\(52) => s_axi_tx_tdata_ds_crc_i(11),
      \TX_PE_DATA_reg[0]_0\(51) => s_axi_tx_tdata_ds_crc_i(12),
      \TX_PE_DATA_reg[0]_0\(50) => s_axi_tx_tdata_ds_crc_i(13),
      \TX_PE_DATA_reg[0]_0\(49) => s_axi_tx_tdata_ds_crc_i(14),
      \TX_PE_DATA_reg[0]_0\(48) => s_axi_tx_tdata_ds_crc_i(15),
      \TX_PE_DATA_reg[0]_0\(47) => s_axi_tx_tdata_ds_crc_i(16),
      \TX_PE_DATA_reg[0]_0\(46) => s_axi_tx_tdata_ds_crc_i(17),
      \TX_PE_DATA_reg[0]_0\(45) => s_axi_tx_tdata_ds_crc_i(18),
      \TX_PE_DATA_reg[0]_0\(44) => s_axi_tx_tdata_ds_crc_i(19),
      \TX_PE_DATA_reg[0]_0\(43) => s_axi_tx_tdata_ds_crc_i(20),
      \TX_PE_DATA_reg[0]_0\(42) => s_axi_tx_tdata_ds_crc_i(21),
      \TX_PE_DATA_reg[0]_0\(41) => s_axi_tx_tdata_ds_crc_i(22),
      \TX_PE_DATA_reg[0]_0\(40) => s_axi_tx_tdata_ds_crc_i(23),
      \TX_PE_DATA_reg[0]_0\(39) => s_axi_tx_tdata_ds_crc_i(24),
      \TX_PE_DATA_reg[0]_0\(38) => s_axi_tx_tdata_ds_crc_i(25),
      \TX_PE_DATA_reg[0]_0\(37) => s_axi_tx_tdata_ds_crc_i(26),
      \TX_PE_DATA_reg[0]_0\(36) => s_axi_tx_tdata_ds_crc_i(27),
      \TX_PE_DATA_reg[0]_0\(35) => s_axi_tx_tdata_ds_crc_i(28),
      \TX_PE_DATA_reg[0]_0\(34) => s_axi_tx_tdata_ds_crc_i(29),
      \TX_PE_DATA_reg[0]_0\(33) => s_axi_tx_tdata_ds_crc_i(30),
      \TX_PE_DATA_reg[0]_0\(32) => s_axi_tx_tdata_ds_crc_i(31),
      \TX_PE_DATA_reg[0]_0\(31) => s_axi_tx_tdata_ds_crc_i(32),
      \TX_PE_DATA_reg[0]_0\(30) => s_axi_tx_tdata_ds_crc_i(33),
      \TX_PE_DATA_reg[0]_0\(29) => s_axi_tx_tdata_ds_crc_i(34),
      \TX_PE_DATA_reg[0]_0\(28) => s_axi_tx_tdata_ds_crc_i(35),
      \TX_PE_DATA_reg[0]_0\(27) => s_axi_tx_tdata_ds_crc_i(36),
      \TX_PE_DATA_reg[0]_0\(26) => s_axi_tx_tdata_ds_crc_i(37),
      \TX_PE_DATA_reg[0]_0\(25) => s_axi_tx_tdata_ds_crc_i(38),
      \TX_PE_DATA_reg[0]_0\(24) => s_axi_tx_tdata_ds_crc_i(39),
      \TX_PE_DATA_reg[0]_0\(23) => s_axi_tx_tdata_ds_crc_i(40),
      \TX_PE_DATA_reg[0]_0\(22) => s_axi_tx_tdata_ds_crc_i(41),
      \TX_PE_DATA_reg[0]_0\(21) => s_axi_tx_tdata_ds_crc_i(42),
      \TX_PE_DATA_reg[0]_0\(20) => s_axi_tx_tdata_ds_crc_i(43),
      \TX_PE_DATA_reg[0]_0\(19) => s_axi_tx_tdata_ds_crc_i(44),
      \TX_PE_DATA_reg[0]_0\(18) => s_axi_tx_tdata_ds_crc_i(45),
      \TX_PE_DATA_reg[0]_0\(17) => s_axi_tx_tdata_ds_crc_i(46),
      \TX_PE_DATA_reg[0]_0\(16) => s_axi_tx_tdata_ds_crc_i(47),
      \TX_PE_DATA_reg[0]_0\(15) => s_axi_tx_tdata_ds_crc_i(48),
      \TX_PE_DATA_reg[0]_0\(14) => s_axi_tx_tdata_ds_crc_i(49),
      \TX_PE_DATA_reg[0]_0\(13) => s_axi_tx_tdata_ds_crc_i(50),
      \TX_PE_DATA_reg[0]_0\(12) => s_axi_tx_tdata_ds_crc_i(51),
      \TX_PE_DATA_reg[0]_0\(11) => s_axi_tx_tdata_ds_crc_i(52),
      \TX_PE_DATA_reg[0]_0\(10) => s_axi_tx_tdata_ds_crc_i(53),
      \TX_PE_DATA_reg[0]_0\(9) => s_axi_tx_tdata_ds_crc_i(54),
      \TX_PE_DATA_reg[0]_0\(8) => s_axi_tx_tdata_ds_crc_i(55),
      \TX_PE_DATA_reg[0]_0\(7) => s_axi_tx_tdata_ds_crc_i(56),
      \TX_PE_DATA_reg[0]_0\(6) => s_axi_tx_tdata_ds_crc_i(57),
      \TX_PE_DATA_reg[0]_0\(5) => s_axi_tx_tdata_ds_crc_i(58),
      \TX_PE_DATA_reg[0]_0\(4) => s_axi_tx_tdata_ds_crc_i(59),
      \TX_PE_DATA_reg[0]_0\(3) => s_axi_tx_tdata_ds_crc_i(60),
      \TX_PE_DATA_reg[0]_0\(2) => s_axi_tx_tdata_ds_crc_i(61),
      \TX_PE_DATA_reg[0]_0\(1) => s_axi_tx_tdata_ds_crc_i(62),
      \TX_PE_DATA_reg[0]_0\(0) => s_axi_tx_tdata_ds_crc_i(63),
      \TX_PE_DATA_reg[10]\ => tx_ll_i_n_58,
      \TX_PE_DATA_reg[11]\ => tx_ll_i_n_59,
      \TX_PE_DATA_reg[12]\ => tx_ll_i_n_60,
      \TX_PE_DATA_reg[13]\ => tx_ll_i_n_61,
      \TX_PE_DATA_reg[14]\ => tx_ll_i_n_62,
      \TX_PE_DATA_reg[15]\ => tx_ll_i_n_63,
      \TX_PE_DATA_reg[16]\ => tx_ll_i_n_48,
      \TX_PE_DATA_reg[17]\ => tx_ll_i_n_49,
      \TX_PE_DATA_reg[18]\ => tx_ll_i_n_50,
      \TX_PE_DATA_reg[19]\ => tx_ll_i_n_51,
      \TX_PE_DATA_reg[1]\ => tx_ll_i_n_65,
      \TX_PE_DATA_reg[20]\ => tx_ll_i_n_52,
      \TX_PE_DATA_reg[21]\ => tx_ll_i_n_53,
      \TX_PE_DATA_reg[22]\ => tx_ll_i_n_54,
      \TX_PE_DATA_reg[23]\ => tx_ll_i_n_55,
      \TX_PE_DATA_reg[24]\ => tx_ll_i_n_40,
      \TX_PE_DATA_reg[25]\ => tx_ll_i_n_41,
      \TX_PE_DATA_reg[26]\ => tx_ll_i_n_42,
      \TX_PE_DATA_reg[27]\ => tx_ll_i_n_43,
      \TX_PE_DATA_reg[28]\ => tx_ll_i_n_44,
      \TX_PE_DATA_reg[29]\ => tx_ll_i_n_45,
      \TX_PE_DATA_reg[2]\ => tx_ll_i_n_66,
      \TX_PE_DATA_reg[30]\ => tx_ll_i_n_46,
      \TX_PE_DATA_reg[31]\ => tx_ll_i_n_47,
      \TX_PE_DATA_reg[32]\ => tx_ll_i_n_32,
      \TX_PE_DATA_reg[33]\ => tx_ll_i_n_33,
      \TX_PE_DATA_reg[34]\ => tx_ll_i_n_34,
      \TX_PE_DATA_reg[35]\ => tx_ll_i_n_35,
      \TX_PE_DATA_reg[36]\ => tx_ll_i_n_36,
      \TX_PE_DATA_reg[37]\ => tx_ll_i_n_37,
      \TX_PE_DATA_reg[38]\ => tx_ll_i_n_38,
      \TX_PE_DATA_reg[39]\ => tx_ll_i_n_39,
      \TX_PE_DATA_reg[3]\ => tx_ll_i_n_67,
      \TX_PE_DATA_reg[40]\ => tx_ll_i_n_23,
      \TX_PE_DATA_reg[41]\ => tx_ll_i_n_25,
      \TX_PE_DATA_reg[42]\ => tx_ll_i_n_26,
      \TX_PE_DATA_reg[43]\ => tx_ll_i_n_27,
      \TX_PE_DATA_reg[44]\ => tx_ll_i_n_28,
      \TX_PE_DATA_reg[45]\ => tx_ll_i_n_29,
      \TX_PE_DATA_reg[46]\ => tx_ll_i_n_30,
      \TX_PE_DATA_reg[47]\ => tx_ll_i_n_31,
      \TX_PE_DATA_reg[4]\ => tx_ll_i_n_68,
      \TX_PE_DATA_reg[56]\(12) => tx_ll_i_n_8,
      \TX_PE_DATA_reg[56]\(11) => tx_ll_i_n_9,
      \TX_PE_DATA_reg[56]\(10) => tx_ll_i_n_10,
      \TX_PE_DATA_reg[56]\(9) => tx_ll_i_n_11,
      \TX_PE_DATA_reg[56]\(8) => tx_ll_i_n_12,
      \TX_PE_DATA_reg[56]\(7) => tx_ll_i_n_13,
      \TX_PE_DATA_reg[56]\(6) => tx_ll_i_n_14,
      \TX_PE_DATA_reg[56]\(5) => tx_ll_i_n_15,
      \TX_PE_DATA_reg[56]\(4) => tx_ll_i_n_16,
      \TX_PE_DATA_reg[56]\(3) => tx_ll_i_n_17,
      \TX_PE_DATA_reg[56]\(2) => tx_ll_i_n_18,
      \TX_PE_DATA_reg[56]\(1) => tx_ll_i_n_19,
      \TX_PE_DATA_reg[56]\(0) => tx_ll_i_n_20,
      \TX_PE_DATA_reg[5]\ => tx_ll_i_n_69,
      \TX_PE_DATA_reg[6]\ => tx_ll_i_n_70,
      \TX_PE_DATA_reg[7]\ => tx_ll_i_n_71,
      \TX_PE_DATA_reg[8]\ => tx_ll_i_n_56,
      \TX_PE_DATA_reg[9]\ => tx_ll_i_n_57,
      channel_full_c => \tx_ll_control_sm_i/channel_full_c\,
      channel_up_tx_if => channel_up_tx_if,
      datavalid_in_r => \tx_ll_control_sm_i/datavalid_in_r\,
      do_cc_r_reg0 => \tx_ll_control_sm_i/do_cc_r_reg0\,
      extend_cc_r => \tx_ll_control_sm_i/extend_cc_r\,
      extend_cc_r_reg => aurora_64b66b_0_wrapper_i_n_103,
      full_data_r => \tx_ll_control_sm_i/full_data_r\,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      gen_sep7_i => gen_sep7_i,
      gen_sep_i => gen_sep_i,
      \gen_sep_nb_r_reg[0]\(0) => s_axi_tx_tkeep_ds_crc_i(0),
      in_frame_c => \tx_ll_datapath_i/in_frame_c\,
      next_full_data_c => \tx_ll_control_sm_i/next_full_data_c\,
      next_partial_data_c => \tx_ll_control_sm_i/next_partial_data_c\,
      p_17_in => \tx_ll_control_sm_i/p_17_in\,
      p_5_in => \sym_gen_i/p_5_in\,
      partial_data_r_reg => tx_ll_i_n_73,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      \s_axi_tx_tkeep_ds_reg[0]\ => tx_ll_i_n_74,
      s_axi_tx_tlast_ds_crc_i => s_axi_tx_tlast_ds_crc_i,
      s_axi_tx_tready_ds_crc_i => s_axi_tx_tready_ds_crc_i,
      s_axi_tx_tvalid_ds_crc_i => s_axi_tx_tvalid_ds_crc_i,
      sep0_lane0_r => \tx_ll_control_sm_i/sep0_lane0_r\,
      stg5_reg => tx_ll_i_n_22,
      tlast_txdv_coincide_r0 => \tx_ll_control_sm_i/tlast_txdv_coincide_r0\,
      \txdata_c1__2\ => \sym_gen_i/txdata_c1__2\,
      txdatavalid_i => txdatavalid_i,
      user_clk => user_clk,
      \wait_for_sep0_tx__3\ => \tx_ll_control_sm_i/wait_for_sep0_tx__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    s_axi_tx_tlast : in STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 7 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tlast : out STD_LOGIC;
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 7 );
    m_axi_rx_tvalid : out STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclk1_in : in STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    crc_pass_fail_n : out STD_LOGIC;
    crc_valid : out STD_LOGIC;
    mmcm_not_locked : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    reset_pb : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pma_init : in STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_reset_out : out STD_LOGIC;
    bufg_gt_clr_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute EGW_IS_PARENT_IP : integer;
  attribute EGW_IS_PARENT_IP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is 1;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "aurora_64b66b_v13_0_0, Coregen v14.3_ip3, Number of lanes = 1, Line rate is double1.25Gbps, Reference Clock is double125.0MHz, Interface is Framing, Flow Control is None and is operating in DUPLEX configuration";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_rx_tkeep\ : STD_LOGIC_VECTOR ( 1 to 7 );
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_link_reset_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_rx_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BACKWARD_COMP_MODE1 : string;
  attribute BACKWARD_COMP_MODE1 of inst : label is "1'b0";
  attribute BACKWARD_COMP_MODE2 : string;
  attribute BACKWARD_COMP_MODE2 of inst : label is "1'b0";
  attribute BACKWARD_COMP_MODE3 : string;
  attribute BACKWARD_COMP_MODE3 of inst : label is "1'b0";
  attribute CC_FREQ_FACTOR : string;
  attribute CC_FREQ_FACTOR of inst : label is "5'b11000";
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute INTER_CB_GAP : string;
  attribute INTER_CB_GAP of inst : label is "5'b01001";
  attribute SIM_GTXRESET_SPEEDUP : integer;
  attribute SIM_GTXRESET_SPEEDUP of inst : label is 0;
  attribute wait_for_fifo_wr_rst_busy_value : string;
  attribute wait_for_fifo_wr_rst_busy_value of inst : label is "6'b100000";
begin
  link_reset_out <= \<const0>\;
  m_axi_rx_tkeep(0) <= \<const1>\;
  m_axi_rx_tkeep(1 to 7) <= \^m_axi_rx_tkeep\(1 to 7);
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15 downto 0) <= \^s_axi_rdata\(15 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_core
     port map (
      bufg_gt_clr_out => bufg_gt_clr_out,
      channel_up => channel_up,
      crc_pass_fail_n => crc_pass_fail_n,
      crc_valid => crc_valid,
      gt_pll_lock => gt_pll_lock,
      gt_powergood(0) => gt_powergood(0),
      gt_refclk1 => refclk1_in,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      hard_err => hard_err,
      init_clk => init_clk,
      lane_up => lane_up(0),
      link_reset_out => NLW_inst_link_reset_out_UNCONNECTED,
      loopback(2 downto 0) => loopback(2 downto 0),
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tkeep(0) => NLW_inst_m_axi_rx_tkeep_UNCONNECTED(0),
      m_axi_rx_tkeep(1 to 7) => \^m_axi_rx_tkeep\(1 to 7),
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      mmcm_not_locked => mmcm_not_locked,
      pma_init => pma_init,
      power_down => power_down,
      rxn => rxn(0),
      rxp => rxp(0),
      s_axi_araddr(31 downto 12) => B"00000000000000000000",
      s_axi_araddr(11 downto 2) => s_axi_araddr(11 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 12) => B"00000000000000000000",
      s_axi_awaddr(11 downto 2) => s_axi_awaddr(11 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 16) => NLW_inst_s_axi_rdata_UNCONNECTED(31 downto 16),
      s_axi_rdata(15 downto 0) => \^s_axi_rdata\(15 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      s_axi_tx_tkeep(0 to 7) => s_axi_tx_tkeep(0 to 7),
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      s_axi_wdata(31 downto 16) => B"0000000000000000",
      s_axi_wdata(15 downto 0) => s_axi_wdata(15 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      soft_err => soft_err,
      sync_clk => sync_clk,
      sys_reset_out => sys_reset_out,
      sysreset_to_core => reset_pb,
      tx_out_clk => tx_out_clk,
      txn => txn(0),
      txp => txp(0),
      user_clk => user_clk
    );
end STRUCTURE;
