Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/17.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Ass3 -c Ass3 --vector_source="D:/3TB4/Ass3_hank/Q3.vwf" --testbench_file="D:/3TB4/Ass3_hank/simulation/qsim/Q3.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Mar 11 23:57:08 2019
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Ass3 -c Ass3 --vector_source=D:/3TB4/Ass3_hank/Q3.vwf --testbench_file=D:/3TB4/Ass3_hank/simulation/qsim/Q3.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/3TB4/Ass3_hank/simulation/qsim/" Ass3 -c Ass3

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Mar 11 23:57:14 2019
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/3TB4/Ass3_hank/simulation/qsim/ Ass3 -c Ass3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Ass3.vo in folder "D:/3TB4/Ass3_hank/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4739 megabytes
    Info: Processing ended: Mon Mar 11 23:57:16 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/3TB4/Ass3_hank/simulation/qsim/Ass3.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/17.1/modelsim_ase/win32aloem//vsim -c -do Ass3.do

Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do Ass3.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:19 on Mar 11,2019
# vlog -work work Ass3.vo 

# -- Compiling module Q3
# 
# Top level modules:
# 	Q3

# End time: 23:57:19 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:19 on Mar 11,2019
# vlog -work work Q3.vwf.vt 
# -- Compiling module Q3_vlg_vec_tst
# 
# Top level modules:
# 	Q3_vlg_vec_tst

# End time: 23:57:19 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Q3_vlg_vec_tst 
# Start time: 23:57:20 on Mar 11,2019
# Loading work.Q3_vlg_vec_tst
# Loading work.Q3
# ** Warning: (vsim-3015) Ass3.vo(886): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /Q3_vlg_vec_tst/i1/\mul_2|lpm_mult_component|auto_generated|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Ass3.vo(886): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /Q3_vlg_vec_tst/i1/\mul_2|lpm_mult_component|auto_generated|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Ass3.vo(886): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /Q3_vlg_vec_tst/i1/\mul_2|lpm_mult_component|auto_generated|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Ass3.vo(886): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /Q3_vlg_vec_tst/i1/\mul_2|lpm_mult_component|auto_generated|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Ass3.vo(886): [PCDPC] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /Q3_vlg_vec_tst/i1/\mul_2|lpm_mult_component|auto_generated|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Ass3.vo(886): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /Q3_vlg_vec_tst/i1/\mul_2|lpm_mult_component|auto_generated|Mult0~8  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /Q3_vlg_vec_tst/i1/\mul_2|lpm_mult_component|auto_generated|Mult0~8 // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /Q3_vlg_vec_tst/i1/\mul_2|lpm_mult_component|auto_generated|Mult0~8 // File: nofile
# ** Warning: (vsim-3015) Ass3.vo(1052): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /Q3_vlg_vec_tst/i1/\mul_1|lpm_mult_component|auto_generated|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Ass3.vo(1052): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /Q3_vlg_vec_tst/i1/\mul_1|lpm_mult_component|auto_generated|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Ass3.vo(1052): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /Q3_vlg_vec_tst/i1/\mul_1|lpm_mult_component|auto_generated|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Ass3.vo(1052): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /Q3_vlg_vec_tst/i1/\mul_1|lpm_mult_component|auto_generated|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Ass3.vo(1052): [PCDPC] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /Q3_vlg_vec_tst/i1/\mul_1|lpm_mult_component|auto_generated|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Ass3.vo(1052): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /Q3_vlg_vec_tst/i1/\mul_1|lpm_mult_component|auto_generated|Mult0~8  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /Q3_vlg_vec_tst/i1/\mul_1|lpm_mult_component|auto_generated|Mult0~8 // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /Q3_vlg_vec_tst/i1/\mul_1|lpm_mult_component|auto_generated|Mult0~8 // File: nofile
# after#25
# ** Note: $finish    : Q3.vwf.vt(48)
#    Time: 1 us  Iteration: 0  Instance: /Q3_vlg_vec_tst
# End time: 23:57:21 on Mar 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 16

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/3TB4/Ass3_hank/Q3.vwf...

Reading D:/3TB4/Ass3_hank/simulation/qsim/Ass3.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/3TB4/Ass3_hank/simulation/qsim/Ass3_20190311235721.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.