---
calibre_verifs: true
repeater_name: dwc_ddrphy_repeater_cells
releaseRepeaterMacro: dwc_ddrphy_repeater_cells
releasePmMailDist: panne,deepakgs,dpatil,vkadeto,golnar,mladd,vilas,d850-lpddr54-tsmc5ffp12@synopsys.com
supply_pins_override: 
    dwc_ddrphy_techrevision_ew: M6
    dwc_ddrphy_pclk_rx_ew: M6
    dwc_ddrphy_lcdl_ew: M4
cdl_prune_cells: cvcp* cvpp* vflag*
supply_pins: M8
releaseUtilityMacro: 
    - dwc_ddrphy_vddqclamp_4x1_ew
    - dwc_ddrphy_vddqclamp_2x2_ew
    - dwc_ddrphy_vdd2clamp_4x1_ew
    - dwc_ddrphy_vdd2clamp_2x2_ew
    - dwc_ddrphy_endcell_ew
    - dwc_ddrphy_decapvdd_4x1_ew
    - dwc_ddrphy_decapvdd_1x1_ew
    - dwc_ddrphy_decapvdd_1by4x1_ew
    - dwc_ddrphy_decapvddq_4x1_ew
    - dwc_ddrphy_decapvddq_1x1_ew
    - dwc_ddrphy_decapvddq_1by4x1_ew
    - dwc_ddrphy_decapvddhd_4x1_ew
    - dwc_ddrphy_decapvddhd_1x1_ew
    - dwc_ddrphy_decapvddhd_1by4x1_ew
    - dwc_ddrphy_decapvddqhd_4x1_ew
    - dwc_ddrphy_decapvddqhd_1x1_ew
    - dwc_ddrphy_decapvddqhd_1by4x1_ew
    - dwc_ddrphy_decapvdd2_4x1_ew
    - dwc_ddrphy_decapvdd2_1x1_ew
    - dwc_ddrphy_decapvdd2_1by4x1_ew
releaseIgnoreMacro: dwc_ddrphy_utility_blocks
releaseBranch: rel1.00_ew_1.20a_ew_rel_
releaseMailDist: panne,deepakgs,vilas,dpatil,vkadeto,golnar,mladd,d850-lpddr54-tsmc5ffp12@synopsys.com
release_gds_cdl: icv
metal_stack: 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z
metal_stack_ip: 8M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_2Y
layers: M0 M1 M2 M3 M4 M5 M6 M7 M8 OVERLAP
layout_tag: STANDARD PRODUCT Final Release
timing_libs: lvf
reference_date_time: 14 days ago
rel: 1.20a_ew
utility_name: dwc_ddrphy_utility_cells
vcrel: 1.00a_ew
utility_tag_layers: 63:63 6:0
p4_release_root: products/lpddr54/project/d850-lpddr54-tsmc5ffp12
process: tsmc5ffp12

