## ğŸ“ Description
(Describe what this PR does. Did you fix a bug? Add a model? Optimize Verilog?)

## ğŸ¯ Related Issue
(Link to the issue this PR fixes, e.g., "Fixes #12")

## ğŸ“¸ Screenshots / Results
(If you improved accuracy or latency, paste the new metrics table here.)

## âœ… Checklist
- [ ] I have tested this code on my local machine.
- [ ] I have updated the README (if applicable).
- [ ] My code follows the project's style guidelines.
- [ ] (For FPGA) I have included a testbench or simulation screenshot.