============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Feb 21 2024  03:02:06 pm
  Module:                 TOP_with_pads
  Technology libraries:   CLOCK65LPLVT 
                          CORE65LPLVT 
                          SPHD110420 
                          PAD 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin                    Type         Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                launch                                        0 R 
                           latency                           +1000    1000 R 
TOP_module
  multiply_unit_use
    coeff_reg[2]/CP                                      200          1000 R 
    coeff_reg[2]/Q         HS65_LL_DFPQX4       18 55.0  280  +277    1277 R 
    drc_buf_sp29663/A                                           +0    1277   
    drc_buf_sp29663/Z      HS65_LL_BFX9         16 51.0  137  +172    1449 R 
    csa_tree_add_168_61_groupi/in_0[2] 
      g1462/A                                                   +0    1449   
      g1462/Z              HS65_LL_AND2X4        1  2.4   24   +81    1530 R 
      g1423/B0                                                  +0    1530   
      g1423/S0             HS65_LL_HA1X4         1  3.7   26   +85    1614 F 
      g1406/CI                                                  +0    1614   
      g1406/S0             HS65_LL_FA1X4         1  4.7   36  +127    1741 R 
      g1387/A0                                                  +0    1741   
      g1387/CO             HS65_LL_FA1X4         1  3.7   31   +72    1813 R 
      g1382/CI                                                  +0    1813   
      g1382/CO             HS65_LL_FA1X4         2  6.3   42   +74    1887 R 
      g1377/P                                                   +0    1887   
      g1377/Z              HS65_LL_PAOI2X1       1  3.7   56   +48    1936 F 
      g1372/CI                                                  +0    1936   
      g1372/CO             HS65_LL_FA1X4         1  3.7   33   +95    2030 F 
      g1370/CI                                                  +0    2030   
      g1370/CO             HS65_LL_FA1X4         1  3.7   33   +85    2115 F 
      g1368/CI                                                  +0    2115   
      g1368/CO             HS65_LL_FA1X4         1  3.7   33   +84    2199 F 
      g1366/CI                                                  +0    2199   
      g1366/CO             HS65_LL_FA1X4         1  3.7   33   +84    2284 F 
      g1364/CI                                                  +0    2284   
      g1364/CO             HS65_LL_FA1X4         2  6.2   41   +93    2377 F 
      g1362/P                                                   +0    2377   
      g1362/Z              HS65_LL_PAOI2X1       1  3.7   92   +68    2444 R 
      g1359/CI                                                  +0    2444   
      g1359/CO             HS65_LL_FA1X4         1  3.7   32   +90    2534 R 
      g1358/CI                                                  +0    2534   
      g1358/CO             HS65_LL_FA1X4         1  3.7   31   +66    2600 R 
      g1357/CI                                                  +0    2600   
      g1357/CO             HS65_LL_FA1X4         1  2.4   25   +61    2662 R 
      g1356/B0                                                  +0    2662   
      g1356/CO             HS65_LL_HA1X4         1  2.4   25   +55    2716 R 
      g1355/B0                                                  +0    2716   
      g1355/CO             HS65_LL_HA1X4         1  2.4   25   +54    2771 R 
      g1354/B0                                                  +0    2771   
      g1354/CO             HS65_LL_HA1X4         1  4.4   34   +61    2832 R 
      g1353/B                                                   +0    2832   
      g1353/Z              HS65_LLS_XOR2X6       1  2.3   31   +48    2880 R 
    csa_tree_add_168_61_groupi/out_0[17] 
    g28945/D                                                    +0    2880   
    g28945/Z               HS65_LL_AO22X9        2  4.3   27   +45    2924 R 
    g28533/A                                                    +0    2924   
    g28533/Z               HS65_LL_NOR2AX3       1  2.3   46   +48    2972 R 
    mu1_reg[17]/D     <<<  HS65_LL_DFPQX9                       +0    2972   
    mu1_reg[17]/CP         setup                         200   +12    2984 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                capture                                   10000 R 
                           latency                           +1000   11000 R 
                           uncertainty                        -500   10500 R 
-----------------------------------------------------------------------------
Timing slack :    7516ps 
Start-point  : TOP_module/multiply_unit_use/coeff_reg[2]/CP
End-point    : TOP_module/multiply_unit_use/mu1_reg[17]/D
