#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c15170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1be4320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1beb6b0 .functor NOT 1, L_0x1c41340, C4<0>, C4<0>, C4<0>;
L_0x1c41120 .functor XOR 2, L_0x1c40fe0, L_0x1c41080, C4<00>, C4<00>;
L_0x1c41230 .functor XOR 2, L_0x1c41120, L_0x1c41190, C4<00>, C4<00>;
v0x1c3da30_0 .net *"_ivl_10", 1 0, L_0x1c41190;  1 drivers
v0x1c3db30_0 .net *"_ivl_12", 1 0, L_0x1c41230;  1 drivers
v0x1c3dc10_0 .net *"_ivl_2", 1 0, L_0x1c40f40;  1 drivers
v0x1c3dcd0_0 .net *"_ivl_4", 1 0, L_0x1c40fe0;  1 drivers
v0x1c3ddb0_0 .net *"_ivl_6", 1 0, L_0x1c41080;  1 drivers
v0x1c3dee0_0 .net *"_ivl_8", 1 0, L_0x1c41120;  1 drivers
v0x1c3dfc0_0 .net "a", 0 0, v0x1c3b9d0_0;  1 drivers
v0x1c3e060_0 .net "b", 0 0, v0x1c3ba70_0;  1 drivers
v0x1c3e100_0 .net "c", 0 0, v0x1c3bb10_0;  1 drivers
v0x1c3e1a0_0 .var "clk", 0 0;
v0x1c3e240_0 .net "d", 0 0, v0x1c3bc50_0;  1 drivers
v0x1c3e2e0_0 .net "out_pos_dut", 0 0, L_0x1c40db0;  1 drivers
v0x1c3e380_0 .net "out_pos_ref", 0 0, L_0x1c3f9c0;  1 drivers
v0x1c3e420_0 .net "out_sop_dut", 0 0, L_0x1c40240;  1 drivers
v0x1c3e4c0_0 .net "out_sop_ref", 0 0, L_0x1c16680;  1 drivers
v0x1c3e560_0 .var/2u "stats1", 223 0;
v0x1c3e600_0 .var/2u "strobe", 0 0;
v0x1c3e7b0_0 .net "tb_match", 0 0, L_0x1c41340;  1 drivers
v0x1c3e880_0 .net "tb_mismatch", 0 0, L_0x1beb6b0;  1 drivers
v0x1c3e920_0 .net "wavedrom_enable", 0 0, v0x1c3bf20_0;  1 drivers
v0x1c3e9f0_0 .net "wavedrom_title", 511 0, v0x1c3bfc0_0;  1 drivers
L_0x1c40f40 .concat [ 1 1 0 0], L_0x1c3f9c0, L_0x1c16680;
L_0x1c40fe0 .concat [ 1 1 0 0], L_0x1c3f9c0, L_0x1c16680;
L_0x1c41080 .concat [ 1 1 0 0], L_0x1c40db0, L_0x1c40240;
L_0x1c41190 .concat [ 1 1 0 0], L_0x1c3f9c0, L_0x1c16680;
L_0x1c41340 .cmp/eeq 2, L_0x1c40f40, L_0x1c41230;
S_0x1be83e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1be4320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1beba90 .functor AND 1, v0x1c3bb10_0, v0x1c3bc50_0, C4<1>, C4<1>;
L_0x1bebe70 .functor NOT 1, v0x1c3b9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bec250 .functor NOT 1, v0x1c3ba70_0, C4<0>, C4<0>, C4<0>;
L_0x1bec4d0 .functor AND 1, L_0x1bebe70, L_0x1bec250, C4<1>, C4<1>;
L_0x1c03250 .functor AND 1, L_0x1bec4d0, v0x1c3bb10_0, C4<1>, C4<1>;
L_0x1c16680 .functor OR 1, L_0x1beba90, L_0x1c03250, C4<0>, C4<0>;
L_0x1c3ee40 .functor NOT 1, v0x1c3ba70_0, C4<0>, C4<0>, C4<0>;
L_0x1c3eeb0 .functor OR 1, L_0x1c3ee40, v0x1c3bc50_0, C4<0>, C4<0>;
L_0x1c3efc0 .functor AND 1, v0x1c3bb10_0, L_0x1c3eeb0, C4<1>, C4<1>;
L_0x1c3f080 .functor NOT 1, v0x1c3b9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c3f150 .functor OR 1, L_0x1c3f080, v0x1c3ba70_0, C4<0>, C4<0>;
L_0x1c3f1c0 .functor AND 1, L_0x1c3efc0, L_0x1c3f150, C4<1>, C4<1>;
L_0x1c3f340 .functor NOT 1, v0x1c3ba70_0, C4<0>, C4<0>, C4<0>;
L_0x1c3f3b0 .functor OR 1, L_0x1c3f340, v0x1c3bc50_0, C4<0>, C4<0>;
L_0x1c3f2d0 .functor AND 1, v0x1c3bb10_0, L_0x1c3f3b0, C4<1>, C4<1>;
L_0x1c3f540 .functor NOT 1, v0x1c3b9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c3f640 .functor OR 1, L_0x1c3f540, v0x1c3bc50_0, C4<0>, C4<0>;
L_0x1c3f700 .functor AND 1, L_0x1c3f2d0, L_0x1c3f640, C4<1>, C4<1>;
L_0x1c3f8b0 .functor XNOR 1, L_0x1c3f1c0, L_0x1c3f700, C4<0>, C4<0>;
v0x1beafe0_0 .net *"_ivl_0", 0 0, L_0x1beba90;  1 drivers
v0x1beb3e0_0 .net *"_ivl_12", 0 0, L_0x1c3ee40;  1 drivers
v0x1beb7c0_0 .net *"_ivl_14", 0 0, L_0x1c3eeb0;  1 drivers
v0x1bebba0_0 .net *"_ivl_16", 0 0, L_0x1c3efc0;  1 drivers
v0x1bebf80_0 .net *"_ivl_18", 0 0, L_0x1c3f080;  1 drivers
v0x1bec360_0 .net *"_ivl_2", 0 0, L_0x1bebe70;  1 drivers
v0x1bec5e0_0 .net *"_ivl_20", 0 0, L_0x1c3f150;  1 drivers
v0x1c39f40_0 .net *"_ivl_24", 0 0, L_0x1c3f340;  1 drivers
v0x1c3a020_0 .net *"_ivl_26", 0 0, L_0x1c3f3b0;  1 drivers
v0x1c3a100_0 .net *"_ivl_28", 0 0, L_0x1c3f2d0;  1 drivers
v0x1c3a1e0_0 .net *"_ivl_30", 0 0, L_0x1c3f540;  1 drivers
v0x1c3a2c0_0 .net *"_ivl_32", 0 0, L_0x1c3f640;  1 drivers
v0x1c3a3a0_0 .net *"_ivl_36", 0 0, L_0x1c3f8b0;  1 drivers
L_0x7ff83e470018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c3a460_0 .net *"_ivl_38", 0 0, L_0x7ff83e470018;  1 drivers
v0x1c3a540_0 .net *"_ivl_4", 0 0, L_0x1bec250;  1 drivers
v0x1c3a620_0 .net *"_ivl_6", 0 0, L_0x1bec4d0;  1 drivers
v0x1c3a700_0 .net *"_ivl_8", 0 0, L_0x1c03250;  1 drivers
v0x1c3a7e0_0 .net "a", 0 0, v0x1c3b9d0_0;  alias, 1 drivers
v0x1c3a8a0_0 .net "b", 0 0, v0x1c3ba70_0;  alias, 1 drivers
v0x1c3a960_0 .net "c", 0 0, v0x1c3bb10_0;  alias, 1 drivers
v0x1c3aa20_0 .net "d", 0 0, v0x1c3bc50_0;  alias, 1 drivers
v0x1c3aae0_0 .net "out_pos", 0 0, L_0x1c3f9c0;  alias, 1 drivers
v0x1c3aba0_0 .net "out_sop", 0 0, L_0x1c16680;  alias, 1 drivers
v0x1c3ac60_0 .net "pos0", 0 0, L_0x1c3f1c0;  1 drivers
v0x1c3ad20_0 .net "pos1", 0 0, L_0x1c3f700;  1 drivers
L_0x1c3f9c0 .functor MUXZ 1, L_0x7ff83e470018, L_0x1c3f1c0, L_0x1c3f8b0, C4<>;
S_0x1c3aea0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1be4320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1c3b9d0_0 .var "a", 0 0;
v0x1c3ba70_0 .var "b", 0 0;
v0x1c3bb10_0 .var "c", 0 0;
v0x1c3bbb0_0 .net "clk", 0 0, v0x1c3e1a0_0;  1 drivers
v0x1c3bc50_0 .var "d", 0 0;
v0x1c3bd40_0 .var/2u "fail", 0 0;
v0x1c3bde0_0 .var/2u "fail1", 0 0;
v0x1c3be80_0 .net "tb_match", 0 0, L_0x1c41340;  alias, 1 drivers
v0x1c3bf20_0 .var "wavedrom_enable", 0 0;
v0x1c3bfc0_0 .var "wavedrom_title", 511 0;
E_0x1bf6d50/0 .event negedge, v0x1c3bbb0_0;
E_0x1bf6d50/1 .event posedge, v0x1c3bbb0_0;
E_0x1bf6d50 .event/or E_0x1bf6d50/0, E_0x1bf6d50/1;
S_0x1c3b1d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1c3aea0;
 .timescale -12 -12;
v0x1c3b410_0 .var/2s "i", 31 0;
E_0x1bf6bf0 .event posedge, v0x1c3bbb0_0;
S_0x1c3b510 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1c3aea0;
 .timescale -12 -12;
v0x1c3b710_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c3b7f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1c3aea0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c3c1a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1be4320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c3fb70 .functor AND 1, v0x1c3bb10_0, v0x1c3bc50_0, C4<1>, C4<1>;
L_0x1c40070 .functor AND 1, L_0x1c3fe20, L_0x1c3fec0, C4<1>, C4<1>;
L_0x1c40180 .functor AND 1, L_0x1c40070, v0x1c3bb10_0, C4<1>, C4<1>;
L_0x1c40240 .functor OR 1, L_0x1c3fb70, L_0x1c40180, C4<0>, C4<0>;
L_0x1c40440 .functor OR 1, L_0x1c403a0, v0x1c3bc50_0, C4<0>, C4<0>;
L_0x1c40500 .functor AND 1, v0x1c3bb10_0, L_0x1c40440, C4<1>, C4<1>;
L_0x1c407e0 .functor AND 1, L_0x1c40600, v0x1c3ba70_0, C4<1>, C4<1>;
L_0x1c408a0 .functor OR 1, L_0x1c40500, L_0x1c407e0, C4<0>, C4<0>;
L_0x1c40aa0 .functor OR 1, L_0x1c40a00, v0x1c3bc50_0, C4<0>, C4<0>;
L_0x1c40b60 .functor AND 1, v0x1c3bb10_0, L_0x1c40aa0, C4<1>, C4<1>;
v0x1c3c360_0 .net *"_ivl_0", 0 0, L_0x1c3fb70;  1 drivers
v0x1c3c440_0 .net *"_ivl_13", 0 0, L_0x1c403a0;  1 drivers
v0x1c3c500_0 .net *"_ivl_14", 0 0, L_0x1c40440;  1 drivers
v0x1c3c5f0_0 .net *"_ivl_16", 0 0, L_0x1c40500;  1 drivers
v0x1c3c6d0_0 .net *"_ivl_19", 0 0, L_0x1c40600;  1 drivers
v0x1c3c7e0_0 .net *"_ivl_20", 0 0, L_0x1c407e0;  1 drivers
v0x1c3c8c0_0 .net *"_ivl_25", 0 0, L_0x1c40a00;  1 drivers
v0x1c3c980_0 .net *"_ivl_26", 0 0, L_0x1c40aa0;  1 drivers
v0x1c3ca60_0 .net *"_ivl_3", 0 0, L_0x1c3fe20;  1 drivers
v0x1c3cbb0_0 .net *"_ivl_30", 0 0, L_0x1c40c80;  1 drivers
L_0x7ff83e470060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c3cc70_0 .net *"_ivl_32", 0 0, L_0x7ff83e470060;  1 drivers
v0x1c3cd50_0 .net *"_ivl_5", 0 0, L_0x1c3fec0;  1 drivers
v0x1c3ce10_0 .net *"_ivl_6", 0 0, L_0x1c40070;  1 drivers
v0x1c3cef0_0 .net *"_ivl_8", 0 0, L_0x1c40180;  1 drivers
v0x1c3cfd0_0 .net "a", 0 0, v0x1c3b9d0_0;  alias, 1 drivers
v0x1c3d070_0 .net "b", 0 0, v0x1c3ba70_0;  alias, 1 drivers
v0x1c3d160_0 .net "c", 0 0, v0x1c3bb10_0;  alias, 1 drivers
v0x1c3d360_0 .net "d", 0 0, v0x1c3bc50_0;  alias, 1 drivers
v0x1c3d450_0 .net "out_pos", 0 0, L_0x1c40db0;  alias, 1 drivers
v0x1c3d510_0 .net "out_sop", 0 0, L_0x1c40240;  alias, 1 drivers
v0x1c3d5d0_0 .net "pos0", 0 0, L_0x1c408a0;  1 drivers
v0x1c3d690_0 .net "pos1", 0 0, L_0x1c40b60;  1 drivers
L_0x1c3fe20 .reduce/nor v0x1c3b9d0_0;
L_0x1c3fec0 .reduce/nor v0x1c3ba70_0;
L_0x1c403a0 .reduce/nor v0x1c3ba70_0;
L_0x1c40600 .reduce/nor v0x1c3b9d0_0;
L_0x1c40a00 .reduce/nor v0x1c3b9d0_0;
L_0x1c40c80 .cmp/eeq 1, L_0x1c408a0, L_0x1c40b60;
L_0x1c40db0 .functor MUXZ 1, L_0x7ff83e470060, L_0x1c408a0, L_0x1c40c80, C4<>;
S_0x1c3d810 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1be4320;
 .timescale -12 -12;
E_0x1be09f0 .event anyedge, v0x1c3e600_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c3e600_0;
    %nor/r;
    %assign/vec4 v0x1c3e600_0, 0;
    %wait E_0x1be09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c3aea0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c3bd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c3bde0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1c3aea0;
T_4 ;
    %wait E_0x1bf6d50;
    %load/vec4 v0x1c3be80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c3bd40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c3aea0;
T_5 ;
    %wait E_0x1bf6bf0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3bc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3bb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3ba70_0, 0;
    %assign/vec4 v0x1c3b9d0_0, 0;
    %wait E_0x1bf6bf0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3bc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3bb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3ba70_0, 0;
    %assign/vec4 v0x1c3b9d0_0, 0;
    %wait E_0x1bf6bf0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3bc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3bb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3ba70_0, 0;
    %assign/vec4 v0x1c3b9d0_0, 0;
    %wait E_0x1bf6bf0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3bc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3bb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3ba70_0, 0;
    %assign/vec4 v0x1c3b9d0_0, 0;
    %wait E_0x1bf6bf0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3bc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3bb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3ba70_0, 0;
    %assign/vec4 v0x1c3b9d0_0, 0;
    %wait E_0x1bf6bf0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3bc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3bb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3ba70_0, 0;
    %assign/vec4 v0x1c3b9d0_0, 0;
    %wait E_0x1bf6bf0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3bc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3bb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3ba70_0, 0;
    %assign/vec4 v0x1c3b9d0_0, 0;
    %wait E_0x1bf6bf0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3bc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3bb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3ba70_0, 0;
    %assign/vec4 v0x1c3b9d0_0, 0;
    %wait E_0x1bf6bf0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3bc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3bb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3ba70_0, 0;
    %assign/vec4 v0x1c3b9d0_0, 0;
    %wait E_0x1bf6bf0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3bc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3bb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3ba70_0, 0;
    %assign/vec4 v0x1c3b9d0_0, 0;
    %wait E_0x1bf6bf0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3bc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3bb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3ba70_0, 0;
    %assign/vec4 v0x1c3b9d0_0, 0;
    %wait E_0x1bf6bf0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3bc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3bb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3ba70_0, 0;
    %assign/vec4 v0x1c3b9d0_0, 0;
    %wait E_0x1bf6bf0;
    %load/vec4 v0x1c3bd40_0;
    %store/vec4 v0x1c3bde0_0, 0, 1;
    %fork t_1, S_0x1c3b1d0;
    %jmp t_0;
    .scope S_0x1c3b1d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c3b410_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1c3b410_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1bf6bf0;
    %load/vec4 v0x1c3b410_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3bc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3bb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3ba70_0, 0;
    %assign/vec4 v0x1c3b9d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c3b410_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c3b410_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1c3aea0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bf6d50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c3bc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3bb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c3ba70_0, 0;
    %assign/vec4 v0x1c3b9d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1c3bd40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1c3bde0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1be4320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c3e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c3e600_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1be4320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c3e1a0_0;
    %inv;
    %store/vec4 v0x1c3e1a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1be4320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c3bbb0_0, v0x1c3e880_0, v0x1c3dfc0_0, v0x1c3e060_0, v0x1c3e100_0, v0x1c3e240_0, v0x1c3e4c0_0, v0x1c3e420_0, v0x1c3e380_0, v0x1c3e2e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1be4320;
T_9 ;
    %load/vec4 v0x1c3e560_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c3e560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c3e560_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c3e560_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1c3e560_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c3e560_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1c3e560_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c3e560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c3e560_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c3e560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1be4320;
T_10 ;
    %wait E_0x1bf6d50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c3e560_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3e560_0, 4, 32;
    %load/vec4 v0x1c3e7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c3e560_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3e560_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c3e560_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3e560_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c3e4c0_0;
    %load/vec4 v0x1c3e4c0_0;
    %load/vec4 v0x1c3e420_0;
    %xor;
    %load/vec4 v0x1c3e4c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c3e560_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3e560_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c3e560_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3e560_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1c3e380_0;
    %load/vec4 v0x1c3e380_0;
    %load/vec4 v0x1c3e2e0_0;
    %xor;
    %load/vec4 v0x1c3e380_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1c3e560_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3e560_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1c3e560_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c3e560_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/machine/ece241_2013_q2/iter0/response1/top_module.sv";
