#This is a makefile for a C program

#Declaring variables
CC = gcc
CFLAGS = -g -Wall
SRCS = main.c implementation.c
OBJS = $(SRCS:.c=.o)
TARGET = program

#Target rule for building the program
$(TARGET): $(OBJS)
	$(CC) $^ -o $@

#Rules for each object file
main.o : main.c
	$(CC) $(CFLAGS) -c $< -o $@

implementation.o : implementation.c
	$(CC) $(CFLAGS) -c $< -o $@
	
#Clean rule for removing generated files
clean:
	rm -f $(TARGET) $(OBJS)

#Creating a phony target to ensure that these commands always run
.PHONY: clean