// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_339_10_VITIS_LOOP_340_11 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        S1_address0,
        S1_ce0,
        S1_q0,
        R_address0,
        R_ce0,
        R_we0,
        R_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] S1_address0;
output   S1_ce0;
input  [31:0] S1_q0;
output  [3:0] R_address0;
output   R_ce0;
output   R_we0;
output  [31:0] R_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln339_fu_95_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] add_ln340_2_fu_193_p2;
reg   [3:0] add_ln340_2_reg_249;
wire   [63:0] zext_ln340_2_fu_188_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln340_3_fu_215_p1;
reg   [1:0] j_fu_38;
wire   [1:0] add_ln340_fu_199_p2;
wire    ap_loop_init;
reg   [1:0] i_fu_42;
wire   [1:0] select_ln339_1_fu_138_p3;
reg   [3:0] indvar_flatten_fu_46;
wire   [3:0] add_ln339_1_fu_101_p2;
reg   [3:0] ap_sig_allocacmp_indvar_flatten_load;
reg    S1_ce0_local;
reg    R_we0_local;
reg    R_ce0_local;
wire   [0:0] icmp_ln340_fu_124_p2;
wire   [1:0] add_ln339_fu_118_p2;
wire   [3:0] p_shl5_fu_150_p3;
wire   [3:0] zext_ln340_fu_146_p1;
wire   [1:0] select_ln339_fu_130_p3;
wire   [3:0] p_shl_fu_168_p3;
wire   [3:0] zext_ln340_1_fu_164_p1;
wire   [3:0] sub_ln340_1_fu_176_p2;
wire   [3:0] add_ln340_1_fu_182_p2;
wire   [3:0] sub_ln340_fu_158_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 j_fu_38 = 2'd0;
#0 i_fu_42 = 2'd0;
#0 indvar_flatten_fu_46 = 4'd0;
#0 ap_done_reg = 1'b0;
end

ukf_accel_step_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_42 <= 2'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            i_fu_42 <= select_ln339_1_fu_138_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln339_fu_95_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_46 <= add_ln339_1_fu_101_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_46 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_38 <= 2'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            j_fu_38 <= add_ln340_fu_199_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln340_2_reg_249 <= add_ln340_2_fu_193_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        R_ce0_local = 1'b1;
    end else begin
        R_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        R_we0_local = 1'b1;
    end else begin
        R_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S1_ce0_local = 1'b1;
    end else begin
        S1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln339_fu_95_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 4'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_46;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign R_address0 = zext_ln340_3_fu_215_p1;

assign R_ce0 = R_ce0_local;

assign R_d0 = S1_q0;

assign R_we0 = R_we0_local;

assign S1_address0 = zext_ln340_2_fu_188_p1;

assign S1_ce0 = S1_ce0_local;

assign add_ln339_1_fu_101_p2 = (ap_sig_allocacmp_indvar_flatten_load + 4'd1);

assign add_ln339_fu_118_p2 = (i_fu_42 + 2'd1);

assign add_ln340_1_fu_182_p2 = (sub_ln340_1_fu_176_p2 + zext_ln340_fu_146_p1);

assign add_ln340_2_fu_193_p2 = (sub_ln340_fu_158_p2 + zext_ln340_1_fu_164_p1);

assign add_ln340_fu_199_p2 = (select_ln339_fu_130_p3 + 2'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln339_fu_95_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln340_fu_124_p2 = ((j_fu_38 == 2'd3) ? 1'b1 : 1'b0);

assign p_shl5_fu_150_p3 = {{select_ln339_1_fu_138_p3}, {2'd0}};

assign p_shl_fu_168_p3 = {{select_ln339_fu_130_p3}, {2'd0}};

assign select_ln339_1_fu_138_p3 = ((icmp_ln340_fu_124_p2[0:0] == 1'b1) ? add_ln339_fu_118_p2 : i_fu_42);

assign select_ln339_fu_130_p3 = ((icmp_ln340_fu_124_p2[0:0] == 1'b1) ? 2'd0 : j_fu_38);

assign sub_ln340_1_fu_176_p2 = (p_shl_fu_168_p3 - zext_ln340_1_fu_164_p1);

assign sub_ln340_fu_158_p2 = (p_shl5_fu_150_p3 - zext_ln340_fu_146_p1);

assign zext_ln340_1_fu_164_p1 = select_ln339_fu_130_p3;

assign zext_ln340_2_fu_188_p1 = add_ln340_1_fu_182_p2;

assign zext_ln340_3_fu_215_p1 = add_ln340_2_reg_249;

assign zext_ln340_fu_146_p1 = select_ln339_1_fu_138_p3;

endmodule //ukf_accel_step_ukf_update_3_2_2_Pipeline_VITIS_LOOP_339_10_VITIS_LOOP_340_11
