$date
	Sun Oct 23 05:13:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#890391
b10111 !
1"
#890394
b10111 &
b10111 %
1$
#890395
0"
#890398
b1000110 &
b1000110 %
#890402
b100011 &
b100011 %
#890406
b1101010 &
b1101010 %
#890410
b110101 &
b110101 %
#890414
b10100000 &
b10100000 %
#890418
b1010000 &
b1010000 %
#890422
b101000 &
b101000 %
#890426
b10100 &
b10100 %
#890430
b1010 &
b1010 %
#890434
b101 &
b101 %
#890438
b10000 &
b10000 %
#890442
b1000 &
b1000 %
#890446
b100 &
b100 %
#890450
b10 &
b10 %
#890454
b1 &
1#
b1 %
#890458
b0 &
b0 %
0#
0$
#1896378
b1 &
b1 %
1$
b1 !
1"
#1896379
0"
#1896382
1#
#1896386
b0 &
b0 %
0#
0$
#2879490
b1110 &
b1110 %
1$
b1110 !
1"
#2879491
0"
#2879494
b111 &
b111 %
#2879498
b10110 &
b10110 %
#2879502
b1011 &
b1011 %
#2879506
b100010 &
b100010 %
#2879510
b10001 &
b10001 %
#2879514
b110100 &
b110100 %
#2879518
b11010 &
b11010 %
#2879522
b1101 &
b1101 %
#2879526
b101000 &
b101000 %
#2879530
b10100 &
b10100 %
#2879534
b1010 &
b1010 %
#2879538
b101 &
b101 %
#2879542
b10000 &
b10000 %
#2879546
b1000 &
b1000 %
#2879550
b100 &
b100 %
#2879554
b10 &
b10 %
#2879558
b1 &
1#
b1 %
#2879562
b0 &
b0 %
0#
0$
#4500012
