// Seed: 2852330857
module module_0 (
    output wire id_0,
    output uwire id_1,
    output wire id_2,
    input supply1 id_3
);
  localparam integer id_5 = 1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd69,
    parameter id_8 = 32'd71,
    parameter id_9 = 32'd51
) (
    output tri1 id_0,
    output supply1 id_1,
    output tri id_2,
    output wire id_3,
    output supply1 id_4,
    input wor _id_5,
    output tri1 id_6,
    input wand id_7,
    input tri _id_8,
    input supply0 _id_9,
    input tri0 id_10,
    output tri1 id_11,
    input uwire id_12,
    input tri1 id_13,
    output wor id_14,
    input tri1 id_15
    , id_19,
    input uwire id_16[1  ?  1 : id_8 : -1],
    output wire id_17
);
  wire [id_5  <  &  -1 : id_5] id_20[id_9 : -1];
  assign id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_17,
      id_16
  );
  assign modCall_1.id_0 = 0;
endmodule
