$version Generated by VerilatedVcd $end
$date Mon Jul  5 21:40:58 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 ' clock $end
  $var wire  1 ( reset $end
  $scope module ShiftResetTester $end
   $var wire  1 ' clock $end
   $var wire  1 # cntVal $end
   $var wire  1 ( reset $end
   $var wire  5 & sr [4:0] $end
   $var wire  5 $ sr_r [4:0] $end
   $var wire  5 % sr_r_1 [4:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b00000 $
b00000 %
b00000 &
0'
1(
#1
b00001 $
b00001 %
b00001 &
1'
#2
#3
#4
#5
#6
0'
#7
#8
#9
#10
0(
#11
1#
b10111 $
1'
#12
#13
#14
#15
#16
0'
#17
#18
#19
#20
