Analysis & Synthesis report for jop
Sat Jun 06 10:49:42 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Jun 06 10:49:42 2015          ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; jop                                        ;
; Top-level Entity Name              ; jop                                        ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; jop                ; jop                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Jun 06 10:48:55 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jop -c jop
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/7seg/jop_sevenseg.vhd
    Info (12022): Found design unit 1: jop_sevenseg-description
    Info (12023): Found entity 1: jop_sevenseg
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/7seg/sevenseg_translator.vhd
    Info (12022): Found design unit 1: sevenseg_translator-description
    Info (12023): Found entity 1: sevenseg_translator
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/scio/sc_gpio.vhd
    Info (12022): Found design unit 1: sc_GPIO-rtl
    Info (12023): Found entity 1: sc_GPIO
Info (12021): Found 2 design units, including 0 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/top/jop_config_global.vhd
    Info (12022): Found design unit 1: jop_config_global
    Info (12022): Found design unit 2: jop_config_global-body
Info (12021): Found 2 design units, including 0 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/top/jop_config_de2.vhd
    Info (12022): Found design unit 1: jop_config
    Info (12022): Found design unit 2: jop_config-body
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/scio/scio_min_de2-115.vhd
    Info (12022): Found design unit 1: scio-rtl
    Info (12023): Found entity 1: scio
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/memory/sc_sram16.vhd
    Info (12022): Found design unit 1: sc_mem_if-rtl
    Info (12023): Found entity 1: sc_mem_if
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/top/jop_1024x16.vhd
    Info (12022): Found design unit 1: jop-rtl
    Info (12023): Found entity 1: jop
Info (12021): Found 1 design units, including 0 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/core/jop_types.vhd
    Info (12022): Found design unit 1: jop_types
Info (12021): Found 2 design units, including 0 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/simpcon/sc_pack.vhd
    Info (12022): Found design unit 1: sc_pack
    Info (12022): Found design unit 2: sc_pack-body
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/altera/cyc2_pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 4 design units, including 2 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/scio/fifo.vhd
    Info (12022): Found design unit 1: fifo_elem-rtl
    Info (12022): Found design unit 2: fifo-rtl
    Info (12023): Found entity 1: fifo_elem
    Info (12023): Found entity 2: fifo
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/scio/sc_uart.vhd
    Info (12022): Found design unit 1: sc_uart-rtl
    Info (12023): Found entity 1: sc_uart
Info (12021): Found 4 design units, including 2 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/scio/sc_sys.vhd
    Info (12022): Found design unit 1: intstate-rtl
    Info (12022): Found design unit 2: sc_sys-rtl
    Info (12023): Found entity 1: intstate
    Info (12023): Found entity 2: sc_sys
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/scio/led_switch.vhd
    Info (12022): Found design unit 1: led_switch-rtl
    Info (12023): Found entity 1: led_switch
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/jtbl.vhd
    Info (12022): Found design unit 1: jtbl-rtl
    Info (12023): Found entity 1: jtbl
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/altera/arom.vhd
    Info (12022): Found design unit 1: rom-rtl
    Info (12023): Found entity 1: rom
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/altera/aram.vhd
    Info (12022): Found design unit 1: ram-rtl
    Info (12023): Found entity 1: ram
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/core/bcfetch.vhd
    Info (12022): Found design unit 1: bcfetch-rtl
    Info (12023): Found entity 1: bcfetch
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/core/core.vhd
    Info (12022): Found design unit 1: core-rtl
    Info (12023): Found entity 1: core
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/core/decode.vhd
    Info (12022): Found design unit 1: decode-rtl
    Info (12023): Found entity 1: decode
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/core/fetch.vhd
    Info (12022): Found design unit 1: fetch-rtl
    Info (12023): Found entity 1: fetch
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/altera/cyc_jbc.vhd
    Info (12022): Found design unit 1: jbc-rtl
    Info (12023): Found entity 1: jbc
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/memory/mem_sc.vhd
    Info (12022): Found design unit 1: mem_sc-rtl
    Info (12023): Found entity 1: mem_sc
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/memory/sdpram.vhd
    Info (12022): Found design unit 1: sdpram-rtl
    Info (12023): Found entity 1: sdpram
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/core/cache.vhd
    Info (12022): Found design unit 1: mcache-rtl
    Info (12023): Found entity 1: mcache
Info (12021): Found 5 design units, including 2 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/cache/ocache.vhd
    Info (12022): Found design unit 1: oc_types
    Info (12022): Found design unit 2: oc_tag-rtl
    Info (12022): Found design unit 3: ocache-rtl
    Info (12023): Found entity 1: oc_tag
    Info (12023): Found entity 2: ocache
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/core/mul.vhd
    Info (12022): Found design unit 1: mul-rtl
    Info (12023): Found entity 1: mul
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/core/shift.vhd
    Info (12022): Found design unit 1: shift-rtl
    Info (12023): Found entity 1: shift
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/core/stack.vhd
    Info (12022): Found design unit 1: stack-rtl
    Info (12023): Found entity 1: stack
Info (12021): Found 2 design units, including 1 entities, in source file /users/endrico/dropbox/university 2015/compsys 701/projects/cs701proj/phaselll/jop_things/cs701jop/vhdl/core/jopcpu.vhd
    Info (12022): Found design unit 1: jopcpu-rtl
    Info (12023): Found entity 1: jopcpu
Info (12127): Elaborating entity "jop" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDG[7..0]" at jop_1024x16.vhd(60)
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6"
    Info (12134): Parameter "clk1_phase_shift" = "5000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "jopcpu" for hierarchy "jopcpu:cpu"
Warning (10036): Verilog HDL or VHDL warning at jopcpu.vhd(118): object "sc_scratch_out" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "sc_mem_out.tm_broadcast" at jopcpu.vhd(74)
Warning (10873): Using initial value X (don't care) for net "sc_io_out.tm_cache" at jopcpu.vhd(80)
Warning (10873): Using initial value X (don't care) for net "sc_io_out.tm_broadcast" at jopcpu.vhd(80)
Warning (10873): Using initial value X (don't care) for net "sc_scratch_in.rd_data" at jopcpu.vhd(119)
Info (12128): Elaborating entity "core" for hierarchy "jopcpu:cpu|core:core"
Info (12128): Elaborating entity "bcfetch" for hierarchy "jopcpu:cpu|core:core|bcfetch:bcf"
Info (12128): Elaborating entity "jtbl" for hierarchy "jopcpu:cpu|core:core|bcfetch:bcf|jtbl:jt"
Info (12128): Elaborating entity "jbc" for hierarchy "jopcpu:cpu|core:core|bcfetch:bcf|jbc:mch"
Info (12128): Elaborating entity "altsyncram" for hierarchy "jopcpu:cpu|core:core|bcfetch:bcf|jbc:mch|altsyncram:alt_jbc"
Info (12130): Elaborated megafunction instantiation "jopcpu:cpu|core:core|bcfetch:bcf|jbc:mch|altsyncram:alt_jbc"
Info (12133): Instantiated megafunction "jopcpu:cpu|core:core|bcfetch:bcf|jbc:mch|altsyncram:alt_jbc" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ui1.tdf
    Info (12023): Found entity 1: altsyncram_1ui1
Info (12128): Elaborating entity "altsyncram_1ui1" for hierarchy "jopcpu:cpu|core:core|bcfetch:bcf|jbc:mch|altsyncram:alt_jbc|altsyncram_1ui1:auto_generated"
Info (12128): Elaborating entity "fetch" for hierarchy "jopcpu:cpu|core:core|fetch:fch"
Info (12128): Elaborating entity "rom" for hierarchy "jopcpu:cpu|core:core|fetch:fch|rom:mcrom"
Info (12128): Elaborating entity "lpm_rom" for hierarchy "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom"
Info (12130): Elaborated megafunction instantiation "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom"
Info (12133): Instantiated megafunction "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "12"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ROM"
    Info (12134): Parameter "LPM_WIDTHAD" = "11"
    Info (12134): Parameter "LPM_NUMWORDS" = "2048"
    Info (12134): Parameter "LPM_FILE" = "../../asm/generated/rom.mif"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_HINT" = "USE_EAB=ON"
Info (12128): Elaborating entity "altrom" for hierarchy "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom"
Info (12131): Elaborated megafunction instantiation "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom", which is child of megafunction instantiation "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block"
Info (12131): Elaborated megafunction instantiation "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8m11.tdf
    Info (12023): Found entity 1: altsyncram_8m11
Info (12128): Elaborating entity "altsyncram_8m11" for hierarchy "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_8m11:auto_generated"
Error (127001): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ../../asm/generated/rom.mif for ROM instance ALTSYNCRAM File: C:/Users/Endrico/Dropbox/University 2015/Compsys 701/Projects/CS701Proj/Phaselll/jop_things/CS701JOP/vhdl/altera/arom.vhd Line: 72
Error (12152): Can't elaborate user hierarchy "jopcpu:cpu|core:core|fetch:fch|rom:mcrom|lpm_rom:cmp_rom|altrom:srom|altsyncram:rom_block|altsyncram_8m11:auto_generated" File: c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings
    Error: Peak virtual memory: 737 megabytes
    Error: Processing ended: Sat Jun 06 10:49:43 2015
    Error: Elapsed time: 00:00:48
    Error: Total CPU time (on all processors): 00:00:55


