<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Chip Support Library</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li class="current"><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Chip Support Library </div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><dl class="section user"><dt>IMPORTANT NOTE</dt><dd><b> The interfaces defined in this package are bound to change. Kindly treat the interfaces as work in progress. Release notes/user guide list the additional limitation/restriction of this module/interfaces. </b> See also <a class="el" href="_t_i__d_i_s_c_l_a_i_m_e_r.html">TI Disclaimer</a>.</dd></dl>
<p>Chip Support Library(CSL) provides a no-OS platform support for multi-core SoCs. CSL provides CSL Functional Layer (CSL-FL) libraries and CSL Register Layer (CSL-R) along with peripheral/board level sample/demo examples that demonstrate the capabilities of the peripherals.</p>
<p><b> Also refer to top level user guide for detailed features, limitations and usage description. </b></p>
<p><b> The below listed is a superset of all the CSL-FL modules, for certain SDK release, it may include only a subset of these modules. </b></p>
<p>The CSL-FL includes the following modules/drivers</p><ul>
<li><b> HW Type Defines </b> (See <a class="el" href="group___h_w___t_y_p_e_s.html">HW Type Defines</a>) <br />
 In-line functions required to read/write values from/to the hardware registers</li>
<li><b> IP's </b> <br />
<ul>
<li><b> Video Module</b> <br />
<ul>
<li><b> DSS </b> (See <a class="el" href="group___c_s_l___d_s_s.html">DSS CSL-FL</a>) <br />
</li>
</ul>
</li>
<li><b> System Module</b> <br />
<ul>
<li><b> EDMA </b> (See <a class="el" href="group___c_s_l___e_d_m_a.html">EDMA</a>) <br />
</li>
<li><b> EPWM </b> (See <a class="el" href="group___c_s_l___e_p_w_m.html">EPWM</a>) <br />
</li>
<li><b> GPIO </b> (See <a class="el" href="group___c_s_l___g_p_i_o.html">GPIO</a>) <br />
</li>
<li><b> Mailbox </b> (See <a class="el" href="group___c_s_l___m_a_i_l_b_o_x.html">Mailbox</a>) <br />
</li>
<li><b> MMU </b> (See <a class="el" href="group___c_s_l___m_m_u.html">MMU</a>) <br />
</li>
<li><b> Spinlock </b> (See <a class="el" href="group___c_s_l___s_p_i_n_l_o_c_k.html">Spinlock</a>) <br />
</li>
<li><b> Timer </b> (See <a class="el" href="group___c_s_l___t_i_m_e_r.html">Timer</a>) <br />
</li>
<li><b> WD Timer </b> (See <a class="el" href="group___c_s_l___w_d___t_i_m_e_r.html">WD Timer</a>) <br />
</li>
</ul>
</li>
<li><b> Safety/Security Module</b> <br />
<ul>
<li><b> ADC </b> (See <a class="el" href="group___c_s_l___a_d_c.html">ADC</a>) <br />
</li>
<li><b> CRC </b> (See <a class="el" href="group___c_s_l___c_r_c.html">CRC</a>) <br />
</li>
<li><b> DCC </b> (See <a class="el" href="group___c_s_l___d_c_c.html">DCC</a>) <br />
</li>
<li><b> ESM </b> (See <a class="el" href="group___c_s_l___e_s_m.html">ESM</a>) <br />
</li>
<li><b> L4 Firewall </b> (See <a class="el" href="group___c_s_l___l3___f_i_r_e_w_a_l_l.html">L3 Firewall</a>) <br />
</li>
<li><b> L4 Firewall </b> (See <a class="el" href="group___c_s_l___l4___f_i_r_e_w_a_l_l.html">L4 Firewall</a>) <br />
</li>
<li><b> Tesoc </b> (See <a class="el" href="group___c_s_l___t_e_s_o_c.html">Tesoc</a>) <br />
</li>
<li><b> RTI </b> (See <a class="el" href="group___c_s_l___r_t_i.html">RTI</a>) <br />
</li>
</ul>
</li>
<li><b> Serial Module</b> <br />
<ul>
<li><b> DCAN </b> (See <a class="el" href="group___c_s_l___d_c_a_n.html">DCAN</a>) <br />
</li>
<li><b> I2C </b> (See <a class="el" href="group___c_s_l___i2_c.html">I2C</a>) <br />
</li>
<li><b> MCAN </b> (See <a class="el" href="group___c_s_l___m_c_a_n.html">MCAN</a>) <br />
</li>
<li><b> McSPI </b> (See <a class="el" href="group___c_s_l___m_c_s_p_i.html">McSPI</a>) <br />
</li>
<li><b> QSPI </b> (See <a class="el" href="group___c_s_l___q_s_p_i.html">QSPI</a>) <br />
</li>
<li><b> UART </b> (See <a class="el" href="group___c_s_l___u_a_r_t.html">Uart</a>) <br />
</li>
<li><b> PCIe </b> (See <a class="el" href="group___c_s_l___p_c_i_e.html">PCIe</a>) <br />
</li>
</ul>
</li>
<li><b> Memory Controller</b> <br />
<ul>
<li><b> EMIF </b> (See <a class="el" href="group___c_s_l___e_m_i_f.html">EMIF</a>) <br />
</li>
<li><b> GPMC </b> (See <a class="el" href="group___c_s_l___g_p_m_c.html">GPMC</a>) <br />
</li>
<li><b> OCMC </b> (See <a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e___o_c_m_c.html">OCMC</a>) <br />
</li>
</ul>
</li>
<li><b> Memory/Storage</b> <br />
<ul>
<li><b> MMCSD </b> (See <a class="el" href="group___c_s_l___m_m_c_s_d.html">MMCSD</a>) <br />
</li>
</ul>
</li>
</ul>
</li>
<li><b> SOC Module </b> <br />
 This Module contain the SOC level configuration API's such as cross bar configuration, cross bar defines, SOC defines<ul>
<li><b> Device Common API's</b> (See <a class="el" href="group___c_s_l___d_e_v_i_c_e___c_o_m_m_o_n.html">Device Common API</a>) <br />
</li>
<li><b> TDA2EX</b> (See SOC_TDA2EX) <br />
</li>
<li><b> TDA2PX</b> (See SOC_TDA2PX) <br />
</li>
<li><b> TDA2XX</b> (See SOC_TDA2XX) <br />
</li>
<li><b> TDA3XX</b> (See SOC_TDA3XX) <br />
</li>
</ul>
</li>
<li><b> ARCH Module </b> <br />
 This Module contain the core specific configuration API's such as Interrupt, Cache, ECC<ul>
<li><b> A15</b> (See <a class="el" href="group___c_s_l___a_r_c_h___a15.html">A15</a>) <br />
</li>
<li><b> A53</b> (See <a class="el" href="group___c_s_l___a53___a_p_i.html">(ARM64 Genearl Functions)</a>) <br />
</li>
<li><b> R5 Core </b> (See <a class="el" href="group___c_s_l___a_r_m___r5___a_p_i.html">R5 API</a>) <br />
</li>
<li><b> R5 CCM </b> (See <a class="el" href="group___c_s_l___m_c_u___a_r_m_s_s___c_c_m_r5___a_p_i.html">MCU ARMSS CCMR5 API</a>) <br />
</li>
<li><b> R5 VIM </b> (See <a class="el" href="group___c_s_l___v_i_m___a_p_i.html">VIM API</a>) <br />
</li>
<li><b> DSP-C66x</b> (See <a class="el" href="group___c_s_l___a_r_c_h___c66_x.html">C66x</a>) <br />
</li>
<li><b> M4</b> (See <a class="el" href="group___c_s_l___a_r_c_h___m4.html">M4</a>) <br />
</li>
<li><b> EVE</b> (See <a class="el" href="group___c_s_l___a_r_c_h___a_r_p32.html">ARP32</a>) <br />
 </li>
</ul>
</li>
</ul>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
