{
    "code": "module TopModule (\n    input logic clk,       // Clock signal\n    input logic reset,     // Active-high, synchronous reset signal\n    output logic [9:0] q   // Unsigned 10-bit output\n);\n\n    // Internal register to hold the counter value\n    logic [9:0] counter;\n\n    // Sequential logic for counter operation\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            counter <= 10'b0; // Reset counter to 0\n        end else if (counter == 10'd999) begin\n            counter <= 10'b0; // Wrap around to 0 after reaching 999\n        end else begin\n            counter <= counter + 1'b1; // Increment counter\n        end\n    end\n\n    // Assign the internal counter value to the output\n    assign q = counter;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}