# 5-input OR Gate

VHDL code for 5-input OR gate.

## Truth Table
 A | B | C | D | E | F
---|---|---|---|---|---
 0 | 0 | 0 | 0 | 0 | 0
 0 | 0 | 0 | 0 | 1 | 1
 0 | 0 | 0 | 1 | 0 | 1
 0 | 0 | 0 | 1 | 1 | 1
 0 | 0 | 1 | 0 | 0 | 1
 0 | 0 | 1 | 0 | 1 | 1
 0 | 0 | 1 | 1 | 0 | 1
 0 | 0 | 1 | 1 | 1 | 1
 0 | 1 | 0 | 0 | 0 | 1
 0 | 1 | 0 | 0 | 1 | 1
 0 | 1 | 0 | 1 | 0 | 1
 0 | 1 | 0 | 1 | 1 | 1
 0 | 1 | 1 | 0 | 0 | 1
 0 | 1 | 1 | 0 | 1 | 1
 0 | 1 | 1 | 1 | 0 | 1
 0 | 1 | 1 | 1 | 1 | 1
 1 | 0 | 0 | 0 | 0 | 0
 1 | 0 | 0 | 0 | 1 | 1
 1 | 0 | 0 | 1 | 0 | 1
 1 | 0 | 0 | 1 | 1 | 1
 1 | 0 | 1 | 0 | 0 | 1
 1 | 0 | 1 | 0 | 1 | 1
 1 | 0 | 1 | 1 | 0 | 1
 1 | 0 | 1 | 1 | 1 | 1
 1 | 1 | 0 | 0 | 0 | 1
 1 | 1 | 0 | 0 | 1 | 1
 1 | 1 | 0 | 1 | 0 | 1
 1 | 1 | 0 | 1 | 1 | 1
 1 | 1 | 1 | 0 | 0 | 1
 1 | 1 | 1 | 0 | 1 | 1
 1 | 1 | 1 | 1 | 0 | 1
 1 | 1 | 1 | 1 | 1 | 1
