module test 11 66
wire a 8
wire bit_addr 4
wire ci 8
wire en 1
wire mux_in 16
wire mux_out 1
wire nn 4
wire one_hot 16
wire s 8
wire word 16
wire word_addr 4
component one NONE 1
pin en -1 -1
component not NONE 2
pin nn 0 0
pin bit_addr 0 0
component not NONE 2
pin nn 1 1
pin bit_addr 1 1
component not NONE 2
pin nn 2 2
pin bit_addr 2 2
component not NONE 2
pin nn 3 3
pin bit_addr 3 3
component and NONE 6
pin one_hot 0 0
pin nn 3 3
pin nn 2 2
pin nn 1 1
pin nn 0 0
pin en -1 -1
component and NONE 6
pin one_hot 1 1
pin nn 3 3
pin nn 2 2
pin nn 1 1
pin bit_addr 0 0
pin en -1 -1
component and NONE 6
pin one_hot 2 2
pin nn 3 3
pin nn 2 2
pin bit_addr 1 1
pin nn 0 0
pin en -1 -1
component and NONE 6
pin one_hot 3 3
pin nn 3 3
pin nn 2 2
pin bit_addr 1 1
pin bit_addr 0 0
pin en -1 -1
component and NONE 6
pin one_hot 4 4
pin nn 3 3
pin bit_addr 2 2
pin nn 1 1
pin nn 0 0
pin en -1 -1
component and NONE 6
pin one_hot 5 5
pin nn 3 3
pin bit_addr 2 2
pin nn 1 1
pin bit_addr 0 0
pin en -1 -1
component and NONE 6
pin one_hot 6 6
pin nn 3 3
pin bit_addr 2 2
pin bit_addr 1 1
pin nn 0 0
pin en -1 -1
component and NONE 6
pin one_hot 7 7
pin nn 3 3
pin bit_addr 2 2
pin bit_addr 1 1
pin bit_addr 0 0
pin en -1 -1
component and NONE 6
pin one_hot 8 8
pin bit_addr 3 3
pin nn 2 2
pin nn 1 1
pin nn 0 0
pin en -1 -1
component and NONE 6
pin one_hot 9 9
pin bit_addr 3 3
pin nn 2 2
pin nn 1 1
pin bit_addr 0 0
pin en -1 -1
component and NONE 6
pin one_hot 10 10
pin bit_addr 3 3
pin nn 2 2
pin bit_addr 1 1
pin nn 0 0
pin en -1 -1
component and NONE 6
pin one_hot 11 11
pin bit_addr 3 3
pin nn 2 2
pin bit_addr 1 1
pin bit_addr 0 0
pin en -1 -1
component and NONE 6
pin one_hot 12 12
pin bit_addr 3 3
pin bit_addr 2 2
pin nn 1 1
pin nn 0 0
pin en -1 -1
component and NONE 6
pin one_hot 13 13
pin bit_addr 3 3
pin bit_addr 2 2
pin nn 1 1
pin bit_addr 0 0
pin en -1 -1
component and NONE 6
pin one_hot 14 14
pin bit_addr 3 3
pin bit_addr 2 2
pin bit_addr 1 1
pin nn 0 0
pin en -1 -1
component and NONE 6
pin one_hot 15 15
pin bit_addr 3 3
pin bit_addr 2 2
pin bit_addr 1 1
pin bit_addr 0 0
pin en -1 -1
component tris NONE 3
pin mux_out -1 -1
pin mux_in 0 0
pin one_hot 0 0
component tris NONE 3
pin mux_out -1 -1
pin mux_in 1 1
pin one_hot 1 1
component tris NONE 3
pin mux_out -1 -1
pin mux_in 2 2
pin one_hot 2 2
component tris NONE 3
pin mux_out -1 -1
pin mux_in 3 3
pin one_hot 3 3
component tris NONE 3
pin mux_out -1 -1
pin mux_in 4 4
pin one_hot 4 4
component tris NONE 3
pin mux_out -1 -1
pin mux_in 5 5
pin one_hot 5 5
component tris NONE 3
pin mux_out -1 -1
pin mux_in 6 6
pin one_hot 6 6
component tris NONE 3
pin mux_out -1 -1
pin mux_in 7 7
pin one_hot 7 7
component tris NONE 3
pin mux_out -1 -1
pin mux_in 8 8
pin one_hot 8 8
component tris NONE 3
pin mux_out -1 -1
pin mux_in 9 9
pin one_hot 9 9
component tris NONE 3
pin mux_out -1 -1
pin mux_in 10 10
pin one_hot 10 10
component tris NONE 3
pin mux_out -1 -1
pin mux_in 11 11
pin one_hot 11 11
component tris NONE 3
pin mux_out -1 -1
pin mux_in 12 12
pin one_hot 12 12
component tris NONE 3
pin mux_out -1 -1
pin mux_in 13 13
pin one_hot 13 13
component tris NONE 3
pin mux_out -1 -1
pin mux_in 14 14
pin one_hot 14 14
component tris NONE 3
pin mux_out -1 -1
pin mux_in 15 15
pin one_hot 15 15
component lut tris_lut_assign 2
pin word 15 0
pin word_addr 3 0
component dff NONE 2
pin a 0 0
pin s 0 0
component dff NONE 2
pin a 1 1
pin s 1 1
component dff NONE 2
pin a 2 2
pin s 2 2
component dff NONE 2
pin a 3 3
pin s 3 3
component dff NONE 2
pin a 4 4
pin s 4 4
component dff NONE 2
pin a 5 5
pin s 5 5
component dff NONE 2
pin a 6 6
pin s 6 6
component dff NONE 2
pin a 7 7
pin s 7 7
component one NONE 1
pin ci 0 0
component xor NONE 3
pin s 0 0
pin a 0 0
pin ci 0 0
component xor NONE 3
pin s 1 1
pin a 1 1
pin ci 1 1
component xor NONE 3
pin s 2 2
pin a 2 2
pin ci 2 2
component xor NONE 3
pin s 3 3
pin a 3 3
pin ci 3 3
component xor NONE 3
pin s 4 4
pin a 4 4
pin ci 4 4
component xor NONE 3
pin s 5 5
pin a 5 5
pin ci 5 5
component xor NONE 3
pin s 6 6
pin a 6 6
pin ci 6 6
component xor NONE 3
pin s 7 7
pin a 7 7
pin ci 7 7
component and NONE 3
pin ci 1 1
pin a 0 0
pin ci 0 0
component and NONE 3
pin ci 2 2
pin a 1 1
pin ci 1 1
component and NONE 3
pin ci 3 3
pin a 2 2
pin ci 2 2
component and NONE 3
pin ci 4 4
pin a 3 3
pin ci 3 3
component and NONE 3
pin ci 5 5
pin a 4 4
pin ci 4 4
component and NONE 3
pin ci 6 6
pin a 5 5
pin ci 5 5
component and NONE 3
pin ci 7 7
pin a 6 6
pin ci 6 6
component assign NONE 2
pin bit_addr 3 0
pin a 3 0
component assign NONE 2
pin word_addr 3 0
pin a 7 4
component assign NONE 2
pin mux_in 15 0
pin word 15 0
component output tris_lut_assign.sim_out 20
pin a 7 4
pin bit_addr 3 0
pin mux_out -1 -1
pin mux_in 15 0
pin word 0 0
pin word 1 1
pin word 2 2
pin word 3 3
pin word 4 4
pin word 5 5
pin word 6 6
pin word 7 7
pin word 8 8
pin word 9 9
pin word 10 10
pin word 11 11
pin word 12 12
pin word 13 13
pin word 14 14
pin word 15 15
