// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/30/2023 16:23:02"

// 
// Device: Altera EPM1270T144I5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ns/ 1 ps

module UNIT_FINAL (
	clk,
	ad_in,
	adclk,
	TEM,
	cs_n,
	K_1,
	K_2,
	K_3,
	K_4,
	LED1,
	LED2,
	LED3,
	LED4,
	LED5);
input 	clk;
input 	ad_in;
output 	adclk;
input 	TEM;
output 	cs_n;
output 	K_1;
output 	K_2;
output 	K_3;
output 	K_4;
output 	LED1;
output 	LED2;
output 	LED3;
output 	LED4;
output 	LED5;

// Design Ports Information
// clk	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TEM	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_in	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// adclk	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// cs_n	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// K_1	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// K_2	=>  Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// K_3	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// K_4	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED1	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED2	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED3	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED4	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED5	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("UNIT_FINAL_v.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \tri_200us[0]~21 ;
wire \tri_200us[0]~21COUT1_48 ;
wire \tri_200us[1]~23 ;
wire \tri_200us[1]~23COUT1_50 ;
wire \tri_200us[2]~13 ;
wire \tri_200us[3]~15 ;
wire \tri_200us[3]~15COUT1_52 ;
wire \tri_200us[4]~17 ;
wire \tri_200us[4]~17COUT1_54 ;
wire \tri_200us[5]~19 ;
wire \tri_200us[5]~19COUT1_56 ;
wire \tri_200us[6]~11 ;
wire \tri_200us[6]~11COUT1_58 ;
wire \tri_200us[7]~9 ;
wire \tri_200us[8]~7 ;
wire \tri_200us[8]~7COUT1_60 ;
wire \tri_200us[9]~5 ;
wire \tri_200us[9]~5COUT1_62 ;
wire \tri_200us[10]~25 ;
wire \tri_200us[10]~25COUT1_64 ;
wire \tri_200us[11]~1 ;
wire \tri_200us[11]~1COUT1_66 ;
wire \tri_200us[12]~3 ;
wire \tri_200us[13]~27 ;
wire \tri_200us[13]~27COUT1_68 ;
wire \tri_200us[14]~29 ;
wire \tri_200us[14]~29COUT1_70 ;
wire \tri_200us[12]~32_combout ;
wire \LessThan2~0_combout ;
wire \ad|always0~0_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~2_combout ;
wire \t[0]~9 ;
wire \t[0]~9COUT1_58 ;
wire \t[1]~11 ;
wire \t[1]~11COUT1_60 ;
wire \t[2]~13 ;
wire \t[2]~13COUT1_62 ;
wire \t[3]~15 ;
wire \t[3]~15COUT1_64 ;
wire \t[4]~17 ;
wire \t[5]~19 ;
wire \t[5]~19COUT1_66 ;
wire \t[6]~21 ;
wire \t[6]~21COUT1_68 ;
wire \t[7]~23 ;
wire \t[7]~23COUT1_70 ;
wire \t[8]~25 ;
wire \t[8]~25COUT1_72 ;
wire \t[9]~27 ;
wire \t[10]~29 ;
wire \t[10]~29COUT1_74 ;
wire \t[11]~31 ;
wire \t[11]~31COUT1_76 ;
wire \t[12]~33 ;
wire \t[12]~33COUT1_78 ;
wire \t[13]~35 ;
wire \t[13]~35COUT1_80 ;
wire \t[14]~37 ;
wire \t[15]~39 ;
wire \t[15]~39COUT1_82 ;
wire \t[16]~1 ;
wire \t[16]~1COUT1_84 ;
wire \t[17]~3 ;
wire \t[17]~3COUT1_86 ;
wire \t[18]~5 ;
wire \t[18]~5COUT1_88 ;
wire \LessThan0~0_combout ;
wire \LessThan3~5_combout ;
wire \LessThan3~3_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~2_combout ;
wire \LessThan3~4_combout ;
wire \LessThan0~1_combout ;
wire \LessThan3~0_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~1_combout ;
wire \tri_200us[12]~33_combout ;
wire \ad|always0~1_combout ;
wire \ad|always0~2_combout ;
wire \ad|always0~3_combout ;
wire \ad|always0~4_combout ;
wire \ad|always0~5_combout ;
wire \ad|always0~6_combout ;
wire \ad|cs_n~regout ;
wire \ad|ad_count[4]~2_combout ;
wire \ad|clk_div[0]~3 ;
wire \ad|clk_div[0]~3COUT1_20 ;
wire \ad|clk_div[1]~5 ;
wire \ad|clk_div[1]~5COUT1_22 ;
wire \ad|clk_div[2]~9 ;
wire \ad|clk_div[2]~9COUT1_24 ;
wire \ad|clk_div[3]~7 ;
wire \ad|clk_div[2]~12_combout ;
wire \ad|Equal1~0_combout ;
wire \ad|clk_div[2]~13_combout ;
wire \ad|clk_div[4]~1 ;
wire \ad|clk_div[4]~1COUT1_26 ;
wire \ad|ad_count[4]~3_combout ;
wire \~GND~combout ;
wire \ad|ad_count[0]~11 ;
wire \ad|ad_count[0]~11COUT1_18 ;
wire \ad|ad_count[1]~9 ;
wire \ad|ad_count[1]~9COUT1_20 ;
wire \ad|ad_count[2]~7 ;
wire \ad|ad_count[2]~7COUT1_22 ;
wire \ad|ad_count[3]~5 ;
wire \ad|ad_count[3]~5COUT1_24 ;
wire \ad|Equal1~1_combout ;
wire \ad|rsr[15]~0_combout ;
wire \ad|adclk~0_combout ;
wire \ad|adclk~regout ;
wire \TEM~combout ;
wire \DoublePulse4|TEM_prev1~regout ;
wire \DoublePulse4|risingflg~regout ;
wire \K1Module|k1count[0]~55 ;
wire \K1Module|k1count[1]~57 ;
wire \K1Module|k1count[1]~57COUT1_90 ;
wire \K1Module|k1count[2]~59 ;
wire \K1Module|k1count[2]~59COUT1_92 ;
wire \K1Module|k1count[3]~61 ;
wire \K1Module|k1count[3]~61COUT1_94 ;
wire \K1Module|k1count[4]~63 ;
wire \K1Module|k1count[4]~63COUT1_96 ;
wire \K1Module|Equal0~1_combout ;
wire \K1Module|k1count[5]~3 ;
wire \K1Module|k1count[6]~5 ;
wire \K1Module|k1count[6]~5COUT1_98 ;
wire \K1Module|k1count[7]~7 ;
wire \K1Module|k1count[7]~7COUT1_100 ;
wire \K1Module|k1count[8]~9 ;
wire \K1Module|k1count[8]~9COUT1_102 ;
wire \K1Module|Equal0~0_combout ;
wire \K1Module|Equal0~2_combout ;
wire \K1Module|k1count[9]~11 ;
wire \K1Module|k1count[9]~11COUT1_104 ;
wire \K1Module|k1count[10]~13 ;
wire \K1Module|Equal0~3_combout ;
wire \K1Module|k1count[11]~15 ;
wire \K1Module|k1count[11]~15COUT1_106 ;
wire \K1Module|k1count[12]~17 ;
wire \K1Module|k1count[12]~17COUT1_108 ;
wire \K1Module|k1count[13]~19 ;
wire \K1Module|k1count[13]~19COUT1_110 ;
wire \K1Module|k1count[14]~21 ;
wire \K1Module|k1count[14]~21COUT1_112 ;
wire \K1Module|Equal0~4_combout ;
wire \K1Module|Equal0~5_combout ;
wire \K1Module|k1count[15]~23 ;
wire \K1Module|k1count[16]~25 ;
wire \K1Module|k1count[16]~25COUT1_114 ;
wire \K1Module|k1count[17]~27 ;
wire \K1Module|k1count[17]~27COUT1_116 ;
wire \K1Module|k1count[18]~29 ;
wire \K1Module|k1count[18]~29COUT1_118 ;
wire \K1Module|Equal0~6_combout ;
wire \K1Module|k1count[19]~31 ;
wire \K1Module|k1count[19]~31COUT1_120 ;
wire \K1Module|k1count[20]~33 ;
wire \K1Module|k1count[21]~35 ;
wire \K1Module|k1count[21]~35COUT1_122 ;
wire \K1Module|k1count[22]~37 ;
wire \K1Module|k1count[22]~37COUT1_124 ;
wire \K1Module|Equal0~7_combout ;
wire \K1Module|k1count[23]~39 ;
wire \K1Module|k1count[23]~39COUT1_126 ;
wire \K1Module|k1count[24]~41 ;
wire \K1Module|k1count[24]~41COUT1_128 ;
wire \K1Module|k1count[25]~43 ;
wire \K1Module|k1count[26]~45 ;
wire \K1Module|k1count[26]~45COUT1_130 ;
wire \K1Module|k1count[27]~47 ;
wire \K1Module|k1count[27]~47COUT1_132 ;
wire \K1Module|k1count[28]~49 ;
wire \K1Module|k1count[28]~49COUT1_134 ;
wire \K1Module|k1count[29]~51 ;
wire \K1Module|k1count[29]~51COUT1_136 ;
wire \K1Module|Equal0~9_combout ;
wire \K1Module|Equal0~8_combout ;
wire \K1Module|Equal0~10_combout ;
wire \K1Module|always0~0_combout ;
wire \K1Module|k1count[30]~53 ;
wire \K1Module|LessThan0~1_combout ;
wire \K1Module|LessThan0~5_combout ;
wire \K1Module|LessThan0~3_combout ;
wire \K1Module|LessThan0~4_combout ;
wire \K1Module|LessThan0~6_combout ;
wire \K1Module|LessThan0~2_combout ;
wire \K1Module|LessThan0~0_combout ;
wire \K1Module|LessThan0~7_combout ;
wire \ad_in~combout ;
wire \ad|rsr[15]~1_combout ;
wire \LessThan8~1 ;
wire \LessThan10~0 ;
wire \LessThan8~2_combout ;
wire \LessThan8~3_combout ;
wire \LED1_reg~1 ;
wire \LED1_reg~2_combout ;
wire \LessThan8~0 ;
wire \always2~1 ;
wire \LessThan10~1 ;
wire \always2~0 ;
wire \always2~2 ;
wire \LessThan6~0 ;
wire \always2~3_combout ;
wire \LessThan10~3 ;
wire \LessThan10~2 ;
wire \EnableOut~0_combout ;
wire \LessThan8~4 ;
wire \LessThan3~6_combout ;
wire \EnableOut~regout ;
wire \K1Module|K1~regout ;
wire \DoublePulse4|dblcount[31]~60_combout ;
wire \DoublePulse4|dblcount[0]~66 ;
wire \DoublePulse4|dblcount[1]~64 ;
wire \DoublePulse4|dblcount[1]~64COUT1_93 ;
wire \DoublePulse4|dblcount[2]~62 ;
wire \DoublePulse4|dblcount[2]~62COUT1_95 ;
wire \DoublePulse4|dblcount[3]~55 ;
wire \DoublePulse4|dblcount[3]~55COUT1_97 ;
wire \DoublePulse4|dblcount[4]~57 ;
wire \DoublePulse4|dblcount[4]~57COUT1_99 ;
wire \DoublePulse4|dblcount[5]~45 ;
wire \DoublePulse4|dblcount[6]~47 ;
wire \DoublePulse4|dblcount[6]~47COUT1_101 ;
wire \DoublePulse4|dblcount[7]~49 ;
wire \DoublePulse4|dblcount[7]~49COUT1_103 ;
wire \DoublePulse4|dblcount[8]~53 ;
wire \DoublePulse4|dblcount[8]~53COUT1_105 ;
wire \DoublePulse4|LessThan1~0_combout ;
wire \DoublePulse4|dblcount[3]~58_combout ;
wire \DoublePulse4|dblcount[9]~51 ;
wire \DoublePulse4|dblcount[9]~51COUT1_107 ;
wire \DoublePulse4|dblcount[10]~1 ;
wire \DoublePulse4|dblcount[11]~3 ;
wire \DoublePulse4|dblcount[11]~3COUT1_109 ;
wire \DoublePulse4|dblcount[12]~5 ;
wire \DoublePulse4|dblcount[12]~5COUT1_111 ;
wire \DoublePulse4|dblcount[13]~7 ;
wire \DoublePulse4|dblcount[13]~7COUT1_113 ;
wire \DoublePulse4|dblcount[14]~9 ;
wire \DoublePulse4|dblcount[14]~9COUT1_115 ;
wire \DoublePulse4|dblcount[15]~11 ;
wire \DoublePulse4|dblcount[16]~13 ;
wire \DoublePulse4|dblcount[16]~13COUT1_117 ;
wire \DoublePulse4|dblcount[17]~15 ;
wire \DoublePulse4|dblcount[17]~15COUT1_119 ;
wire \DoublePulse4|dblcount[18]~17 ;
wire \DoublePulse4|dblcount[18]~17COUT1_121 ;
wire \DoublePulse4|dblcount[19]~19 ;
wire \DoublePulse4|dblcount[19]~19COUT1_123 ;
wire \DoublePulse4|dblcount[20]~21 ;
wire \DoublePulse4|dblcount[21]~23 ;
wire \DoublePulse4|dblcount[21]~23COUT1_125 ;
wire \DoublePulse4|dblcount[22]~25 ;
wire \DoublePulse4|dblcount[22]~25COUT1_127 ;
wire \DoublePulse4|dblcount[23]~27 ;
wire \DoublePulse4|dblcount[23]~27COUT1_129 ;
wire \DoublePulse4|dblcount[24]~29 ;
wire \DoublePulse4|dblcount[24]~29COUT1_131 ;
wire \DoublePulse4|dblcount[25]~31 ;
wire \DoublePulse4|dblcount[26]~33 ;
wire \DoublePulse4|dblcount[26]~33COUT1_133 ;
wire \DoublePulse4|dblcount[27]~35 ;
wire \DoublePulse4|dblcount[27]~35COUT1_135 ;
wire \DoublePulse4|dblcount[28]~37 ;
wire \DoublePulse4|dblcount[28]~37COUT1_137 ;
wire \DoublePulse4|dblcount[29]~39 ;
wire \DoublePulse4|dblcount[29]~39COUT1_139 ;
wire \DoublePulse4|dblcount[30]~41 ;
wire \DoublePulse4|LessThan0~5_combout ;
wire \DoublePulse4|LessThan0~0_combout ;
wire \DoublePulse4|LessThan0~3_combout ;
wire \DoublePulse4|LessThan0~1_combout ;
wire \DoublePulse4|LessThan0~2_combout ;
wire \DoublePulse4|LessThan0~4_combout ;
wire \DoublePulse4|LessThan0~6_combout ;
wire \DoublePulse4|dblcount[3]~59_combout ;
wire \DoublePulse4|LessThan0~7_combout ;
wire \DoublePulse4|LessThan0~8_combout ;
wire \DoublePulse4|state.HIGH_STATE~regout ;
wire \DoublePulse4|LessThan1~1_combout ;
wire \DoublePulse4|state.LOW_STATE~regout ;
wire \DoublePulse4|state.HIGH2_STATE~regout ;
wire \DoublePulse4|state.IDLE_STATE~regout ;
wire \DoublePulse4|Selector36~0_combout ;
wire \DoublePulse4|K1~regout ;
wire \LED1_reg~0_combout ;
wire \LED1_reg~3 ;
wire \LED3_reg~4_combout ;
wire \LED1_reg~regout ;
wire \LED2_reg~0_combout ;
wire \LED2_reg~regout ;
wire \LED1_reg~5_combout ;
wire \LED3_reg~2_combout ;
wire \LED3_reg~regout ;
wire \LED4_reg~regout ;
wire [15:0] tri_200us;
wire [19:0] t;
wire [15:0] \ad|volt ;
wire [15:0] \ad|rsr ;
wire [5:0] \ad|clk_div ;
wire [4:0] \ad|ad_count ;
wire [31:0] \K1Module|k1count ;
wire [31:0] \DoublePulse4|dblcount ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \tri_200us[0] (
// Equation(s):
// tri_200us[0] = DFFEAS(((!tri_200us[0])), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )
// \tri_200us[0]~21  = CARRY(((tri_200us[0])))
// \tri_200us[0]~21COUT1_48  = CARRY(((tri_200us[0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[0]),
	.cout(),
	.cout0(\tri_200us[0]~21 ),
	.cout1(\tri_200us[0]~21COUT1_48 ));
// synopsys translate_off
defparam \tri_200us[0] .lut_mask = "33cc";
defparam \tri_200us[0] .operation_mode = "arithmetic";
defparam \tri_200us[0] .output_mode = "reg_only";
defparam \tri_200us[0] .register_cascade_mode = "off";
defparam \tri_200us[0] .sum_lutc_input = "datac";
defparam \tri_200us[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \tri_200us[1] (
// Equation(s):
// tri_200us[1] = DFFEAS(tri_200us[1] $ ((((\tri_200us[0]~21 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )
// \tri_200us[1]~23  = CARRY(((!\tri_200us[0]~21 )) # (!tri_200us[1]))
// \tri_200us[1]~23COUT1_50  = CARRY(((!\tri_200us[0]~21COUT1_48 )) # (!tri_200us[1]))

	.clk(\clk~combout ),
	.dataa(tri_200us[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\tri_200us[0]~21 ),
	.cin1(\tri_200us[0]~21COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[1]),
	.cout(),
	.cout0(\tri_200us[1]~23 ),
	.cout1(\tri_200us[1]~23COUT1_50 ));
// synopsys translate_off
defparam \tri_200us[1] .cin0_used = "true";
defparam \tri_200us[1] .cin1_used = "true";
defparam \tri_200us[1] .lut_mask = "5a5f";
defparam \tri_200us[1] .operation_mode = "arithmetic";
defparam \tri_200us[1] .output_mode = "reg_only";
defparam \tri_200us[1] .register_cascade_mode = "off";
defparam \tri_200us[1] .sum_lutc_input = "cin";
defparam \tri_200us[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \tri_200us[2] (
// Equation(s):
// tri_200us[2] = DFFEAS(tri_200us[2] $ ((((!\tri_200us[1]~23 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )
// \tri_200us[2]~13  = CARRY((tri_200us[2] & ((!\tri_200us[1]~23COUT1_50 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\tri_200us[1]~23 ),
	.cin1(\tri_200us[1]~23COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[2]),
	.cout(\tri_200us[2]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[2] .cin0_used = "true";
defparam \tri_200us[2] .cin1_used = "true";
defparam \tri_200us[2] .lut_mask = "a50a";
defparam \tri_200us[2] .operation_mode = "arithmetic";
defparam \tri_200us[2] .output_mode = "reg_only";
defparam \tri_200us[2] .register_cascade_mode = "off";
defparam \tri_200us[2] .sum_lutc_input = "cin";
defparam \tri_200us[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \tri_200us[3] (
// Equation(s):
// tri_200us[3] = DFFEAS(tri_200us[3] $ ((((\tri_200us[2]~13 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )
// \tri_200us[3]~15  = CARRY(((!\tri_200us[2]~13 )) # (!tri_200us[3]))
// \tri_200us[3]~15COUT1_52  = CARRY(((!\tri_200us[2]~13 )) # (!tri_200us[3]))

	.clk(\clk~combout ),
	.dataa(tri_200us[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[3]),
	.cout(),
	.cout0(\tri_200us[3]~15 ),
	.cout1(\tri_200us[3]~15COUT1_52 ));
// synopsys translate_off
defparam \tri_200us[3] .cin_used = "true";
defparam \tri_200us[3] .lut_mask = "5a5f";
defparam \tri_200us[3] .operation_mode = "arithmetic";
defparam \tri_200us[3] .output_mode = "reg_only";
defparam \tri_200us[3] .register_cascade_mode = "off";
defparam \tri_200us[3] .sum_lutc_input = "cin";
defparam \tri_200us[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \tri_200us[4] (
// Equation(s):
// tri_200us[4] = DFFEAS(tri_200us[4] $ ((((!(!\tri_200us[2]~13  & \tri_200us[3]~15 ) # (\tri_200us[2]~13  & \tri_200us[3]~15COUT1_52 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )
// \tri_200us[4]~17  = CARRY((tri_200us[4] & ((!\tri_200us[3]~15 ))))
// \tri_200us[4]~17COUT1_54  = CARRY((tri_200us[4] & ((!\tri_200us[3]~15COUT1_52 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[3]~15 ),
	.cin1(\tri_200us[3]~15COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[4]),
	.cout(),
	.cout0(\tri_200us[4]~17 ),
	.cout1(\tri_200us[4]~17COUT1_54 ));
// synopsys translate_off
defparam \tri_200us[4] .cin0_used = "true";
defparam \tri_200us[4] .cin1_used = "true";
defparam \tri_200us[4] .cin_used = "true";
defparam \tri_200us[4] .lut_mask = "a50a";
defparam \tri_200us[4] .operation_mode = "arithmetic";
defparam \tri_200us[4] .output_mode = "reg_only";
defparam \tri_200us[4] .register_cascade_mode = "off";
defparam \tri_200us[4] .sum_lutc_input = "cin";
defparam \tri_200us[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \tri_200us[5] (
// Equation(s):
// tri_200us[5] = DFFEAS(tri_200us[5] $ (((((!\tri_200us[2]~13  & \tri_200us[4]~17 ) # (\tri_200us[2]~13  & \tri_200us[4]~17COUT1_54 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )
// \tri_200us[5]~19  = CARRY(((!\tri_200us[4]~17 )) # (!tri_200us[5]))
// \tri_200us[5]~19COUT1_56  = CARRY(((!\tri_200us[4]~17COUT1_54 )) # (!tri_200us[5]))

	.clk(\clk~combout ),
	.dataa(tri_200us[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[4]~17 ),
	.cin1(\tri_200us[4]~17COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[5]),
	.cout(),
	.cout0(\tri_200us[5]~19 ),
	.cout1(\tri_200us[5]~19COUT1_56 ));
// synopsys translate_off
defparam \tri_200us[5] .cin0_used = "true";
defparam \tri_200us[5] .cin1_used = "true";
defparam \tri_200us[5] .cin_used = "true";
defparam \tri_200us[5] .lut_mask = "5a5f";
defparam \tri_200us[5] .operation_mode = "arithmetic";
defparam \tri_200us[5] .output_mode = "reg_only";
defparam \tri_200us[5] .register_cascade_mode = "off";
defparam \tri_200us[5] .sum_lutc_input = "cin";
defparam \tri_200us[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \tri_200us[6] (
// Equation(s):
// tri_200us[6] = DFFEAS(tri_200us[6] $ ((((!(!\tri_200us[2]~13  & \tri_200us[5]~19 ) # (\tri_200us[2]~13  & \tri_200us[5]~19COUT1_56 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )
// \tri_200us[6]~11  = CARRY((tri_200us[6] & ((!\tri_200us[5]~19 ))))
// \tri_200us[6]~11COUT1_58  = CARRY((tri_200us[6] & ((!\tri_200us[5]~19COUT1_56 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[5]~19 ),
	.cin1(\tri_200us[5]~19COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[6]),
	.cout(),
	.cout0(\tri_200us[6]~11 ),
	.cout1(\tri_200us[6]~11COUT1_58 ));
// synopsys translate_off
defparam \tri_200us[6] .cin0_used = "true";
defparam \tri_200us[6] .cin1_used = "true";
defparam \tri_200us[6] .cin_used = "true";
defparam \tri_200us[6] .lut_mask = "a50a";
defparam \tri_200us[6] .operation_mode = "arithmetic";
defparam \tri_200us[6] .output_mode = "reg_only";
defparam \tri_200us[6] .register_cascade_mode = "off";
defparam \tri_200us[6] .sum_lutc_input = "cin";
defparam \tri_200us[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \tri_200us[7] (
// Equation(s):
// tri_200us[7] = DFFEAS((tri_200us[7] $ (((!\tri_200us[2]~13  & \tri_200us[6]~11 ) # (\tri_200us[2]~13  & \tri_200us[6]~11COUT1_58 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )
// \tri_200us[7]~9  = CARRY(((!\tri_200us[6]~11COUT1_58 ) # (!tri_200us[7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[6]~11 ),
	.cin1(\tri_200us[6]~11COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[7]),
	.cout(\tri_200us[7]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[7] .cin0_used = "true";
defparam \tri_200us[7] .cin1_used = "true";
defparam \tri_200us[7] .cin_used = "true";
defparam \tri_200us[7] .lut_mask = "3c3f";
defparam \tri_200us[7] .operation_mode = "arithmetic";
defparam \tri_200us[7] .output_mode = "reg_only";
defparam \tri_200us[7] .register_cascade_mode = "off";
defparam \tri_200us[7] .sum_lutc_input = "cin";
defparam \tri_200us[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \tri_200us[8] (
// Equation(s):
// tri_200us[8] = DFFEAS((tri_200us[8] $ ((!\tri_200us[7]~9 ))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )
// \tri_200us[8]~7  = CARRY(((tri_200us[8] & !\tri_200us[7]~9 )))
// \tri_200us[8]~7COUT1_60  = CARRY(((tri_200us[8] & !\tri_200us[7]~9 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[8]),
	.cout(),
	.cout0(\tri_200us[8]~7 ),
	.cout1(\tri_200us[8]~7COUT1_60 ));
// synopsys translate_off
defparam \tri_200us[8] .cin_used = "true";
defparam \tri_200us[8] .lut_mask = "c30c";
defparam \tri_200us[8] .operation_mode = "arithmetic";
defparam \tri_200us[8] .output_mode = "reg_only";
defparam \tri_200us[8] .register_cascade_mode = "off";
defparam \tri_200us[8] .sum_lutc_input = "cin";
defparam \tri_200us[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \tri_200us[9] (
// Equation(s):
// tri_200us[9] = DFFEAS((tri_200us[9] $ (((!\tri_200us[7]~9  & \tri_200us[8]~7 ) # (\tri_200us[7]~9  & \tri_200us[8]~7COUT1_60 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )
// \tri_200us[9]~5  = CARRY(((!\tri_200us[8]~7 ) # (!tri_200us[9])))
// \tri_200us[9]~5COUT1_62  = CARRY(((!\tri_200us[8]~7COUT1_60 ) # (!tri_200us[9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[8]~7 ),
	.cin1(\tri_200us[8]~7COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[9]),
	.cout(),
	.cout0(\tri_200us[9]~5 ),
	.cout1(\tri_200us[9]~5COUT1_62 ));
// synopsys translate_off
defparam \tri_200us[9] .cin0_used = "true";
defparam \tri_200us[9] .cin1_used = "true";
defparam \tri_200us[9] .cin_used = "true";
defparam \tri_200us[9] .lut_mask = "3c3f";
defparam \tri_200us[9] .operation_mode = "arithmetic";
defparam \tri_200us[9] .output_mode = "reg_only";
defparam \tri_200us[9] .register_cascade_mode = "off";
defparam \tri_200us[9] .sum_lutc_input = "cin";
defparam \tri_200us[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \tri_200us[10] (
// Equation(s):
// tri_200us[10] = DFFEAS((tri_200us[10] $ ((!(!\tri_200us[7]~9  & \tri_200us[9]~5 ) # (\tri_200us[7]~9  & \tri_200us[9]~5COUT1_62 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )
// \tri_200us[10]~25  = CARRY(((tri_200us[10] & !\tri_200us[9]~5 )))
// \tri_200us[10]~25COUT1_64  = CARRY(((tri_200us[10] & !\tri_200us[9]~5COUT1_62 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[9]~5 ),
	.cin1(\tri_200us[9]~5COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[10]),
	.cout(),
	.cout0(\tri_200us[10]~25 ),
	.cout1(\tri_200us[10]~25COUT1_64 ));
// synopsys translate_off
defparam \tri_200us[10] .cin0_used = "true";
defparam \tri_200us[10] .cin1_used = "true";
defparam \tri_200us[10] .cin_used = "true";
defparam \tri_200us[10] .lut_mask = "c30c";
defparam \tri_200us[10] .operation_mode = "arithmetic";
defparam \tri_200us[10] .output_mode = "reg_only";
defparam \tri_200us[10] .register_cascade_mode = "off";
defparam \tri_200us[10] .sum_lutc_input = "cin";
defparam \tri_200us[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \tri_200us[11] (
// Equation(s):
// tri_200us[11] = DFFEAS(tri_200us[11] $ (((((!\tri_200us[7]~9  & \tri_200us[10]~25 ) # (\tri_200us[7]~9  & \tri_200us[10]~25COUT1_64 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )
// \tri_200us[11]~1  = CARRY(((!\tri_200us[10]~25 )) # (!tri_200us[11]))
// \tri_200us[11]~1COUT1_66  = CARRY(((!\tri_200us[10]~25COUT1_64 )) # (!tri_200us[11]))

	.clk(\clk~combout ),
	.dataa(tri_200us[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[10]~25 ),
	.cin1(\tri_200us[10]~25COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[11]),
	.cout(),
	.cout0(\tri_200us[11]~1 ),
	.cout1(\tri_200us[11]~1COUT1_66 ));
// synopsys translate_off
defparam \tri_200us[11] .cin0_used = "true";
defparam \tri_200us[11] .cin1_used = "true";
defparam \tri_200us[11] .cin_used = "true";
defparam \tri_200us[11] .lut_mask = "5a5f";
defparam \tri_200us[11] .operation_mode = "arithmetic";
defparam \tri_200us[11] .output_mode = "reg_only";
defparam \tri_200us[11] .register_cascade_mode = "off";
defparam \tri_200us[11] .sum_lutc_input = "cin";
defparam \tri_200us[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \tri_200us[12] (
// Equation(s):
// tri_200us[12] = DFFEAS(tri_200us[12] $ ((((!(!\tri_200us[7]~9  & \tri_200us[11]~1 ) # (\tri_200us[7]~9  & \tri_200us[11]~1COUT1_66 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )
// \tri_200us[12]~3  = CARRY((tri_200us[12] & ((!\tri_200us[11]~1COUT1_66 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[11]~1 ),
	.cin1(\tri_200us[11]~1COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[12]),
	.cout(\tri_200us[12]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[12] .cin0_used = "true";
defparam \tri_200us[12] .cin1_used = "true";
defparam \tri_200us[12] .cin_used = "true";
defparam \tri_200us[12] .lut_mask = "a50a";
defparam \tri_200us[12] .operation_mode = "arithmetic";
defparam \tri_200us[12] .output_mode = "reg_only";
defparam \tri_200us[12] .register_cascade_mode = "off";
defparam \tri_200us[12] .sum_lutc_input = "cin";
defparam \tri_200us[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \tri_200us[13] (
// Equation(s):
// tri_200us[13] = DFFEAS(tri_200us[13] $ ((((\tri_200us[12]~3 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )
// \tri_200us[13]~27  = CARRY(((!\tri_200us[12]~3 )) # (!tri_200us[13]))
// \tri_200us[13]~27COUT1_68  = CARRY(((!\tri_200us[12]~3 )) # (!tri_200us[13]))

	.clk(\clk~combout ),
	.dataa(tri_200us[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[12]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[13]),
	.cout(),
	.cout0(\tri_200us[13]~27 ),
	.cout1(\tri_200us[13]~27COUT1_68 ));
// synopsys translate_off
defparam \tri_200us[13] .cin_used = "true";
defparam \tri_200us[13] .lut_mask = "5a5f";
defparam \tri_200us[13] .operation_mode = "arithmetic";
defparam \tri_200us[13] .output_mode = "reg_only";
defparam \tri_200us[13] .register_cascade_mode = "off";
defparam \tri_200us[13] .sum_lutc_input = "cin";
defparam \tri_200us[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \tri_200us[14] (
// Equation(s):
// tri_200us[14] = DFFEAS(tri_200us[14] $ ((((!(!\tri_200us[12]~3  & \tri_200us[13]~27 ) # (\tri_200us[12]~3  & \tri_200us[13]~27COUT1_68 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )
// \tri_200us[14]~29  = CARRY((tri_200us[14] & ((!\tri_200us[13]~27 ))))
// \tri_200us[14]~29COUT1_70  = CARRY((tri_200us[14] & ((!\tri_200us[13]~27COUT1_68 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[12]~3 ),
	.cin0(\tri_200us[13]~27 ),
	.cin1(\tri_200us[13]~27COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[14]),
	.cout(),
	.cout0(\tri_200us[14]~29 ),
	.cout1(\tri_200us[14]~29COUT1_70 ));
// synopsys translate_off
defparam \tri_200us[14] .cin0_used = "true";
defparam \tri_200us[14] .cin1_used = "true";
defparam \tri_200us[14] .cin_used = "true";
defparam \tri_200us[14] .lut_mask = "a50a";
defparam \tri_200us[14] .operation_mode = "arithmetic";
defparam \tri_200us[14] .output_mode = "reg_only";
defparam \tri_200us[14] .register_cascade_mode = "off";
defparam \tri_200us[14] .sum_lutc_input = "cin";
defparam \tri_200us[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \tri_200us[15] (
// Equation(s):
// tri_200us[15] = DFFEAS((tri_200us[15] $ (((!\tri_200us[12]~3  & \tri_200us[14]~29 ) # (\tri_200us[12]~3  & \tri_200us[14]~29COUT1_70 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[12]~33_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[12]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[12]~3 ),
	.cin0(\tri_200us[14]~29 ),
	.cin1(\tri_200us[14]~29COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[15] .cin0_used = "true";
defparam \tri_200us[15] .cin1_used = "true";
defparam \tri_200us[15] .cin_used = "true";
defparam \tri_200us[15] .lut_mask = "3c3c";
defparam \tri_200us[15] .operation_mode = "normal";
defparam \tri_200us[15] .output_mode = "reg_only";
defparam \tri_200us[15] .register_cascade_mode = "off";
defparam \tri_200us[15] .sum_lutc_input = "cin";
defparam \tri_200us[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \tri_200us[12]~32 (
// Equation(s):
// \tri_200us[12]~32_combout  = (!tri_200us[13] & (!tri_200us[15] & (!tri_200us[14])))

	.clk(gnd),
	.dataa(tri_200us[13]),
	.datab(tri_200us[15]),
	.datac(tri_200us[14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\tri_200us[12]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[12]~32 .lut_mask = "0101";
defparam \tri_200us[12]~32 .operation_mode = "normal";
defparam \tri_200us[12]~32 .output_mode = "comb_only";
defparam \tri_200us[12]~32 .register_cascade_mode = "off";
defparam \tri_200us[12]~32 .sum_lutc_input = "datac";
defparam \tri_200us[12]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (((!tri_200us[9]) # (!tri_200us[8])) # (!tri_200us[10])) # (!tri_200us[11])

	.clk(gnd),
	.dataa(tri_200us[11]),
	.datab(tri_200us[10]),
	.datac(tri_200us[8]),
	.datad(tri_200us[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = "7fff";
defparam \LessThan2~0 .operation_mode = "normal";
defparam \LessThan2~0 .output_mode = "comb_only";
defparam \LessThan2~0 .register_cascade_mode = "off";
defparam \LessThan2~0 .sum_lutc_input = "datac";
defparam \LessThan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \ad|always0~0 (
// Equation(s):
// \ad|always0~0_combout  = (tri_200us[4] & (tri_200us[5] & (tri_200us[3] & tri_200us[2])))

	.clk(gnd),
	.dataa(tri_200us[4]),
	.datab(tri_200us[5]),
	.datac(tri_200us[3]),
	.datad(tri_200us[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~0 .lut_mask = "8000";
defparam \ad|always0~0 .operation_mode = "normal";
defparam \ad|always0~0 .output_mode = "comb_only";
defparam \ad|always0~0 .register_cascade_mode = "off";
defparam \ad|always0~0 .sum_lutc_input = "datac";
defparam \ad|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (((!\ad|always0~0_combout ) # (!tri_200us[1])) # (!tri_200us[0]))

	.clk(gnd),
	.dataa(vcc),
	.datab(tri_200us[0]),
	.datac(tri_200us[1]),
	.datad(\ad|always0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = "3fff";
defparam \LessThan2~1 .operation_mode = "normal";
defparam \LessThan2~1 .output_mode = "comb_only";
defparam \LessThan2~1 .register_cascade_mode = "off";
defparam \LessThan2~1 .sum_lutc_input = "datac";
defparam \LessThan2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = (\LessThan2~0_combout ) # ((!tri_200us[6] & (!tri_200us[7] & \LessThan2~1_combout )))

	.clk(gnd),
	.dataa(tri_200us[6]),
	.datab(tri_200us[7]),
	.datac(\LessThan2~0_combout ),
	.datad(\LessThan2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = "f1f0";
defparam \LessThan2~2 .operation_mode = "normal";
defparam \LessThan2~2 .output_mode = "comb_only";
defparam \LessThan2~2 .register_cascade_mode = "off";
defparam \LessThan2~2 .sum_lutc_input = "datac";
defparam \LessThan2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \t[0] (
// Equation(s):
// t[0] = DFFEAS(((!t[0])), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[0]~9  = CARRY(((t[0])))
// \t[0]~9COUT1_58  = CARRY(((t[0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[0]),
	.cout(),
	.cout0(\t[0]~9 ),
	.cout1(\t[0]~9COUT1_58 ));
// synopsys translate_off
defparam \t[0] .lut_mask = "33cc";
defparam \t[0] .operation_mode = "arithmetic";
defparam \t[0] .output_mode = "reg_only";
defparam \t[0] .register_cascade_mode = "off";
defparam \t[0] .sum_lutc_input = "datac";
defparam \t[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \t[1] (
// Equation(s):
// t[1] = DFFEAS((t[1] $ ((\t[0]~9 ))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[1]~11  = CARRY(((!\t[0]~9 ) # (!t[1])))
// \t[1]~11COUT1_60  = CARRY(((!\t[0]~9COUT1_58 ) # (!t[1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[0]~9 ),
	.cin1(\t[0]~9COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[1]),
	.cout(),
	.cout0(\t[1]~11 ),
	.cout1(\t[1]~11COUT1_60 ));
// synopsys translate_off
defparam \t[1] .cin0_used = "true";
defparam \t[1] .cin1_used = "true";
defparam \t[1] .lut_mask = "3c3f";
defparam \t[1] .operation_mode = "arithmetic";
defparam \t[1] .output_mode = "reg_only";
defparam \t[1] .register_cascade_mode = "off";
defparam \t[1] .sum_lutc_input = "cin";
defparam \t[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \t[2] (
// Equation(s):
// t[2] = DFFEAS((t[2] $ ((!\t[1]~11 ))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[2]~13  = CARRY(((t[2] & !\t[1]~11 )))
// \t[2]~13COUT1_62  = CARRY(((t[2] & !\t[1]~11COUT1_60 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[1]~11 ),
	.cin1(\t[1]~11COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[2]),
	.cout(),
	.cout0(\t[2]~13 ),
	.cout1(\t[2]~13COUT1_62 ));
// synopsys translate_off
defparam \t[2] .cin0_used = "true";
defparam \t[2] .cin1_used = "true";
defparam \t[2] .lut_mask = "c30c";
defparam \t[2] .operation_mode = "arithmetic";
defparam \t[2] .output_mode = "reg_only";
defparam \t[2] .register_cascade_mode = "off";
defparam \t[2] .sum_lutc_input = "cin";
defparam \t[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \t[3] (
// Equation(s):
// t[3] = DFFEAS(t[3] $ ((((\t[2]~13 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[3]~15  = CARRY(((!\t[2]~13 )) # (!t[3]))
// \t[3]~15COUT1_64  = CARRY(((!\t[2]~13COUT1_62 )) # (!t[3]))

	.clk(\clk~combout ),
	.dataa(t[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[2]~13 ),
	.cin1(\t[2]~13COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[3]),
	.cout(),
	.cout0(\t[3]~15 ),
	.cout1(\t[3]~15COUT1_64 ));
// synopsys translate_off
defparam \t[3] .cin0_used = "true";
defparam \t[3] .cin1_used = "true";
defparam \t[3] .lut_mask = "5a5f";
defparam \t[3] .operation_mode = "arithmetic";
defparam \t[3] .output_mode = "reg_only";
defparam \t[3] .register_cascade_mode = "off";
defparam \t[3] .sum_lutc_input = "cin";
defparam \t[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \t[4] (
// Equation(s):
// t[4] = DFFEAS(t[4] $ ((((!\t[3]~15 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[4]~17  = CARRY((t[4] & ((!\t[3]~15COUT1_64 ))))

	.clk(\clk~combout ),
	.dataa(t[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[3]~15 ),
	.cin1(\t[3]~15COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[4]),
	.cout(\t[4]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[4] .cin0_used = "true";
defparam \t[4] .cin1_used = "true";
defparam \t[4] .lut_mask = "a50a";
defparam \t[4] .operation_mode = "arithmetic";
defparam \t[4] .output_mode = "reg_only";
defparam \t[4] .register_cascade_mode = "off";
defparam \t[4] .sum_lutc_input = "cin";
defparam \t[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \t[5] (
// Equation(s):
// t[5] = DFFEAS(t[5] $ ((((\t[4]~17 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[5]~19  = CARRY(((!\t[4]~17 )) # (!t[5]))
// \t[5]~19COUT1_66  = CARRY(((!\t[4]~17 )) # (!t[5]))

	.clk(\clk~combout ),
	.dataa(t[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[4]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[5]),
	.cout(),
	.cout0(\t[5]~19 ),
	.cout1(\t[5]~19COUT1_66 ));
// synopsys translate_off
defparam \t[5] .cin_used = "true";
defparam \t[5] .lut_mask = "5a5f";
defparam \t[5] .operation_mode = "arithmetic";
defparam \t[5] .output_mode = "reg_only";
defparam \t[5] .register_cascade_mode = "off";
defparam \t[5] .sum_lutc_input = "cin";
defparam \t[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \t[6] (
// Equation(s):
// t[6] = DFFEAS(t[6] $ ((((!(!\t[4]~17  & \t[5]~19 ) # (\t[4]~17  & \t[5]~19COUT1_66 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[6]~21  = CARRY((t[6] & ((!\t[5]~19 ))))
// \t[6]~21COUT1_68  = CARRY((t[6] & ((!\t[5]~19COUT1_66 ))))

	.clk(\clk~combout ),
	.dataa(t[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[4]~17 ),
	.cin0(\t[5]~19 ),
	.cin1(\t[5]~19COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[6]),
	.cout(),
	.cout0(\t[6]~21 ),
	.cout1(\t[6]~21COUT1_68 ));
// synopsys translate_off
defparam \t[6] .cin0_used = "true";
defparam \t[6] .cin1_used = "true";
defparam \t[6] .cin_used = "true";
defparam \t[6] .lut_mask = "a50a";
defparam \t[6] .operation_mode = "arithmetic";
defparam \t[6] .output_mode = "reg_only";
defparam \t[6] .register_cascade_mode = "off";
defparam \t[6] .sum_lutc_input = "cin";
defparam \t[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \t[7] (
// Equation(s):
// t[7] = DFFEAS((t[7] $ (((!\t[4]~17  & \t[6]~21 ) # (\t[4]~17  & \t[6]~21COUT1_68 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[7]~23  = CARRY(((!\t[6]~21 ) # (!t[7])))
// \t[7]~23COUT1_70  = CARRY(((!\t[6]~21COUT1_68 ) # (!t[7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[4]~17 ),
	.cin0(\t[6]~21 ),
	.cin1(\t[6]~21COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[7]),
	.cout(),
	.cout0(\t[7]~23 ),
	.cout1(\t[7]~23COUT1_70 ));
// synopsys translate_off
defparam \t[7] .cin0_used = "true";
defparam \t[7] .cin1_used = "true";
defparam \t[7] .cin_used = "true";
defparam \t[7] .lut_mask = "3c3f";
defparam \t[7] .operation_mode = "arithmetic";
defparam \t[7] .output_mode = "reg_only";
defparam \t[7] .register_cascade_mode = "off";
defparam \t[7] .sum_lutc_input = "cin";
defparam \t[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \t[8] (
// Equation(s):
// t[8] = DFFEAS(t[8] $ ((((!(!\t[4]~17  & \t[7]~23 ) # (\t[4]~17  & \t[7]~23COUT1_70 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[8]~25  = CARRY((t[8] & ((!\t[7]~23 ))))
// \t[8]~25COUT1_72  = CARRY((t[8] & ((!\t[7]~23COUT1_70 ))))

	.clk(\clk~combout ),
	.dataa(t[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[4]~17 ),
	.cin0(\t[7]~23 ),
	.cin1(\t[7]~23COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[8]),
	.cout(),
	.cout0(\t[8]~25 ),
	.cout1(\t[8]~25COUT1_72 ));
// synopsys translate_off
defparam \t[8] .cin0_used = "true";
defparam \t[8] .cin1_used = "true";
defparam \t[8] .cin_used = "true";
defparam \t[8] .lut_mask = "a50a";
defparam \t[8] .operation_mode = "arithmetic";
defparam \t[8] .output_mode = "reg_only";
defparam \t[8] .register_cascade_mode = "off";
defparam \t[8] .sum_lutc_input = "cin";
defparam \t[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \t[9] (
// Equation(s):
// t[9] = DFFEAS((t[9] $ (((!\t[4]~17  & \t[8]~25 ) # (\t[4]~17  & \t[8]~25COUT1_72 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[9]~27  = CARRY(((!\t[8]~25COUT1_72 ) # (!t[9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[4]~17 ),
	.cin0(\t[8]~25 ),
	.cin1(\t[8]~25COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[9]),
	.cout(\t[9]~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[9] .cin0_used = "true";
defparam \t[9] .cin1_used = "true";
defparam \t[9] .cin_used = "true";
defparam \t[9] .lut_mask = "3c3f";
defparam \t[9] .operation_mode = "arithmetic";
defparam \t[9] .output_mode = "reg_only";
defparam \t[9] .register_cascade_mode = "off";
defparam \t[9] .sum_lutc_input = "cin";
defparam \t[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \t[10] (
// Equation(s):
// t[10] = DFFEAS((t[10] $ ((!\t[9]~27 ))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[10]~29  = CARRY(((t[10] & !\t[9]~27 )))
// \t[10]~29COUT1_74  = CARRY(((t[10] & !\t[9]~27 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[10]),
	.cout(),
	.cout0(\t[10]~29 ),
	.cout1(\t[10]~29COUT1_74 ));
// synopsys translate_off
defparam \t[10] .cin_used = "true";
defparam \t[10] .lut_mask = "c30c";
defparam \t[10] .operation_mode = "arithmetic";
defparam \t[10] .output_mode = "reg_only";
defparam \t[10] .register_cascade_mode = "off";
defparam \t[10] .sum_lutc_input = "cin";
defparam \t[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \t[11] (
// Equation(s):
// t[11] = DFFEAS((t[11] $ (((!\t[9]~27  & \t[10]~29 ) # (\t[9]~27  & \t[10]~29COUT1_74 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[11]~31  = CARRY(((!\t[10]~29 ) # (!t[11])))
// \t[11]~31COUT1_76  = CARRY(((!\t[10]~29COUT1_74 ) # (!t[11])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[10]~29 ),
	.cin1(\t[10]~29COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[11]),
	.cout(),
	.cout0(\t[11]~31 ),
	.cout1(\t[11]~31COUT1_76 ));
// synopsys translate_off
defparam \t[11] .cin0_used = "true";
defparam \t[11] .cin1_used = "true";
defparam \t[11] .cin_used = "true";
defparam \t[11] .lut_mask = "3c3f";
defparam \t[11] .operation_mode = "arithmetic";
defparam \t[11] .output_mode = "reg_only";
defparam \t[11] .register_cascade_mode = "off";
defparam \t[11] .sum_lutc_input = "cin";
defparam \t[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \t[12] (
// Equation(s):
// t[12] = DFFEAS((t[12] $ ((!(!\t[9]~27  & \t[11]~31 ) # (\t[9]~27  & \t[11]~31COUT1_76 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[12]~33  = CARRY(((t[12] & !\t[11]~31 )))
// \t[12]~33COUT1_78  = CARRY(((t[12] & !\t[11]~31COUT1_76 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[11]~31 ),
	.cin1(\t[11]~31COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[12]),
	.cout(),
	.cout0(\t[12]~33 ),
	.cout1(\t[12]~33COUT1_78 ));
// synopsys translate_off
defparam \t[12] .cin0_used = "true";
defparam \t[12] .cin1_used = "true";
defparam \t[12] .cin_used = "true";
defparam \t[12] .lut_mask = "c30c";
defparam \t[12] .operation_mode = "arithmetic";
defparam \t[12] .output_mode = "reg_only";
defparam \t[12] .register_cascade_mode = "off";
defparam \t[12] .sum_lutc_input = "cin";
defparam \t[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \t[13] (
// Equation(s):
// t[13] = DFFEAS(t[13] $ (((((!\t[9]~27  & \t[12]~33 ) # (\t[9]~27  & \t[12]~33COUT1_78 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[13]~35  = CARRY(((!\t[12]~33 )) # (!t[13]))
// \t[13]~35COUT1_80  = CARRY(((!\t[12]~33COUT1_78 )) # (!t[13]))

	.clk(\clk~combout ),
	.dataa(t[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[12]~33 ),
	.cin1(\t[12]~33COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[13]),
	.cout(),
	.cout0(\t[13]~35 ),
	.cout1(\t[13]~35COUT1_80 ));
// synopsys translate_off
defparam \t[13] .cin0_used = "true";
defparam \t[13] .cin1_used = "true";
defparam \t[13] .cin_used = "true";
defparam \t[13] .lut_mask = "5a5f";
defparam \t[13] .operation_mode = "arithmetic";
defparam \t[13] .output_mode = "reg_only";
defparam \t[13] .register_cascade_mode = "off";
defparam \t[13] .sum_lutc_input = "cin";
defparam \t[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \t[14] (
// Equation(s):
// t[14] = DFFEAS(t[14] $ ((((!(!\t[9]~27  & \t[13]~35 ) # (\t[9]~27  & \t[13]~35COUT1_80 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[14]~37  = CARRY((t[14] & ((!\t[13]~35COUT1_80 ))))

	.clk(\clk~combout ),
	.dataa(t[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[13]~35 ),
	.cin1(\t[13]~35COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[14]),
	.cout(\t[14]~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[14] .cin0_used = "true";
defparam \t[14] .cin1_used = "true";
defparam \t[14] .cin_used = "true";
defparam \t[14] .lut_mask = "a50a";
defparam \t[14] .operation_mode = "arithmetic";
defparam \t[14] .output_mode = "reg_only";
defparam \t[14] .register_cascade_mode = "off";
defparam \t[14] .sum_lutc_input = "cin";
defparam \t[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \t[15] (
// Equation(s):
// t[15] = DFFEAS(t[15] $ ((((\t[14]~37 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[15]~39  = CARRY(((!\t[14]~37 )) # (!t[15]))
// \t[15]~39COUT1_82  = CARRY(((!\t[14]~37 )) # (!t[15]))

	.clk(\clk~combout ),
	.dataa(t[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[15]),
	.cout(),
	.cout0(\t[15]~39 ),
	.cout1(\t[15]~39COUT1_82 ));
// synopsys translate_off
defparam \t[15] .cin_used = "true";
defparam \t[15] .lut_mask = "5a5f";
defparam \t[15] .operation_mode = "arithmetic";
defparam \t[15] .output_mode = "reg_only";
defparam \t[15] .register_cascade_mode = "off";
defparam \t[15] .sum_lutc_input = "cin";
defparam \t[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \t[16] (
// Equation(s):
// t[16] = DFFEAS(t[16] $ ((((!(!\t[14]~37  & \t[15]~39 ) # (\t[14]~37  & \t[15]~39COUT1_82 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[16]~1  = CARRY((t[16] & ((!\t[15]~39 ))))
// \t[16]~1COUT1_84  = CARRY((t[16] & ((!\t[15]~39COUT1_82 ))))

	.clk(\clk~combout ),
	.dataa(t[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[15]~39 ),
	.cin1(\t[15]~39COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[16]),
	.cout(),
	.cout0(\t[16]~1 ),
	.cout1(\t[16]~1COUT1_84 ));
// synopsys translate_off
defparam \t[16] .cin0_used = "true";
defparam \t[16] .cin1_used = "true";
defparam \t[16] .cin_used = "true";
defparam \t[16] .lut_mask = "a50a";
defparam \t[16] .operation_mode = "arithmetic";
defparam \t[16] .output_mode = "reg_only";
defparam \t[16] .register_cascade_mode = "off";
defparam \t[16] .sum_lutc_input = "cin";
defparam \t[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \t[17] (
// Equation(s):
// t[17] = DFFEAS((t[17] $ (((!\t[14]~37  & \t[16]~1 ) # (\t[14]~37  & \t[16]~1COUT1_84 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[17]~3  = CARRY(((!\t[16]~1 ) # (!t[17])))
// \t[17]~3COUT1_86  = CARRY(((!\t[16]~1COUT1_84 ) # (!t[17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[16]~1 ),
	.cin1(\t[16]~1COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[17]),
	.cout(),
	.cout0(\t[17]~3 ),
	.cout1(\t[17]~3COUT1_86 ));
// synopsys translate_off
defparam \t[17] .cin0_used = "true";
defparam \t[17] .cin1_used = "true";
defparam \t[17] .cin_used = "true";
defparam \t[17] .lut_mask = "3c3f";
defparam \t[17] .operation_mode = "arithmetic";
defparam \t[17] .output_mode = "reg_only";
defparam \t[17] .register_cascade_mode = "off";
defparam \t[17] .sum_lutc_input = "cin";
defparam \t[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \t[18] (
// Equation(s):
// t[18] = DFFEAS(t[18] $ ((((!(!\t[14]~37  & \t[17]~3 ) # (\t[14]~37  & \t[17]~3COUT1_86 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[18]~5  = CARRY((t[18] & ((!\t[17]~3 ))))
// \t[18]~5COUT1_88  = CARRY((t[18] & ((!\t[17]~3COUT1_86 ))))

	.clk(\clk~combout ),
	.dataa(t[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[17]~3 ),
	.cin1(\t[17]~3COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[18]),
	.cout(),
	.cout0(\t[18]~5 ),
	.cout1(\t[18]~5COUT1_88 ));
// synopsys translate_off
defparam \t[18] .cin0_used = "true";
defparam \t[18] .cin1_used = "true";
defparam \t[18] .cin_used = "true";
defparam \t[18] .lut_mask = "a50a";
defparam \t[18] .operation_mode = "arithmetic";
defparam \t[18] .output_mode = "reg_only";
defparam \t[18] .register_cascade_mode = "off";
defparam \t[18] .sum_lutc_input = "cin";
defparam \t[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \t[19] (
// Equation(s):
// t[19] = DFFEAS((((!\t[14]~37  & \t[18]~5 ) # (\t[14]~37  & \t[18]~5COUT1_88 ) $ (t[19]))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(t[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[18]~5 ),
	.cin1(\t[18]~5COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[19] .cin0_used = "true";
defparam \t[19] .cin1_used = "true";
defparam \t[19] .cin_used = "true";
defparam \t[19] .lut_mask = "0ff0";
defparam \t[19] .operation_mode = "normal";
defparam \t[19] .output_mode = "reg_only";
defparam \t[19] .register_cascade_mode = "off";
defparam \t[19] .sum_lutc_input = "cin";
defparam \t[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (((!t[17]) # (!t[19])) # (!t[16])) # (!t[18])

	.clk(gnd),
	.dataa(t[18]),
	.datab(t[16]),
	.datac(t[19]),
	.datad(t[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = "7fff";
defparam \LessThan0~0 .operation_mode = "normal";
defparam \LessThan0~0 .output_mode = "comb_only";
defparam \LessThan0~0 .register_cascade_mode = "off";
defparam \LessThan0~0 .sum_lutc_input = "datac";
defparam \LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \LessThan3~5 (
// Equation(s):
// \LessThan3~5_combout  = (((!t[15]) # (!t[14])) # (!t[13])) # (!t[12])

	.clk(gnd),
	.dataa(t[12]),
	.datab(t[13]),
	.datac(t[14]),
	.datad(t[15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~5 .lut_mask = "7fff";
defparam \LessThan3~5 .operation_mode = "normal";
defparam \LessThan3~5 .output_mode = "comb_only";
defparam \LessThan3~5 .register_cascade_mode = "off";
defparam \LessThan3~5 .sum_lutc_input = "datac";
defparam \LessThan3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \LessThan3~3 (
// Equation(s):
// \LessThan3~3_combout  = (((!t[11]) # (!t[10])) # (!t[9])) # (!t[8])

	.clk(gnd),
	.dataa(t[8]),
	.datab(t[9]),
	.datac(t[10]),
	.datad(t[11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~3 .lut_mask = "7fff";
defparam \LessThan3~3 .operation_mode = "normal";
defparam \LessThan3~3 .output_mode = "comb_only";
defparam \LessThan3~3 .register_cascade_mode = "off";
defparam \LessThan3~3 .sum_lutc_input = "datac";
defparam \LessThan3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = (((!t[1]) # (!t[0])) # (!t[2])) # (!t[3])

	.clk(gnd),
	.dataa(t[3]),
	.datab(t[2]),
	.datac(t[0]),
	.datad(t[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = "7fff";
defparam \LessThan3~1 .operation_mode = "normal";
defparam \LessThan3~1 .output_mode = "comb_only";
defparam \LessThan3~1 .register_cascade_mode = "off";
defparam \LessThan3~1 .sum_lutc_input = "datac";
defparam \LessThan3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = (((!t[4]) # (!t[6])) # (!t[5])) # (!t[7])

	.clk(gnd),
	.dataa(t[7]),
	.datab(t[5]),
	.datac(t[6]),
	.datad(t[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~2 .lut_mask = "7fff";
defparam \LessThan3~2 .operation_mode = "normal";
defparam \LessThan3~2 .output_mode = "comb_only";
defparam \LessThan3~2 .register_cascade_mode = "off";
defparam \LessThan3~2 .sum_lutc_input = "datac";
defparam \LessThan3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \LessThan3~4 (
// Equation(s):
// \LessThan3~4_combout  = (\LessThan3~3_combout ) # (((\LessThan3~1_combout ) # (\LessThan3~2_combout )))

	.clk(gnd),
	.dataa(\LessThan3~3_combout ),
	.datab(vcc),
	.datac(\LessThan3~1_combout ),
	.datad(\LessThan3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~4 .lut_mask = "fffa";
defparam \LessThan3~4 .operation_mode = "normal";
defparam \LessThan3~4 .output_mode = "comb_only";
defparam \LessThan3~4 .register_cascade_mode = "off";
defparam \LessThan3~4 .sum_lutc_input = "datac";
defparam \LessThan3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ((!\LessThan0~0_combout  & (!\LessThan3~5_combout  & !\LessThan3~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\LessThan0~0_combout ),
	.datac(\LessThan3~5_combout ),
	.datad(\LessThan3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = "0003";
defparam \LessThan0~1 .operation_mode = "normal";
defparam \LessThan0~1 .output_mode = "comb_only";
defparam \LessThan0~1 .register_cascade_mode = "off";
defparam \LessThan0~1 .sum_lutc_input = "datac";
defparam \LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (!t[18] & (!t[16] & (!t[19] & !t[17])))

	.clk(gnd),
	.dataa(t[18]),
	.datab(t[16]),
	.datac(t[19]),
	.datad(t[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = "0001";
defparam \LessThan3~0 .operation_mode = "normal";
defparam \LessThan3~0 .output_mode = "comb_only";
defparam \LessThan3~0 .register_cascade_mode = "off";
defparam \LessThan3~0 .sum_lutc_input = "datac";
defparam \LessThan3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!t[12] & (!t[13] & (!t[14] & !t[15])))

	.clk(gnd),
	.dataa(t[12]),
	.datab(t[13]),
	.datac(t[14]),
	.datad(t[15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = "0001";
defparam \LessThan1~0 .operation_mode = "normal";
defparam \LessThan1~0 .output_mode = "comb_only";
defparam \LessThan1~0 .register_cascade_mode = "off";
defparam \LessThan1~0 .sum_lutc_input = "datac";
defparam \LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (\LessThan3~0_combout  & (((\LessThan1~0_combout  & \LessThan3~4_combout ))))

	.clk(gnd),
	.dataa(\LessThan3~0_combout ),
	.datab(vcc),
	.datac(\LessThan1~0_combout ),
	.datad(\LessThan3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = "a000";
defparam \LessThan1~1 .operation_mode = "normal";
defparam \LessThan1~1 .output_mode = "comb_only";
defparam \LessThan1~1 .register_cascade_mode = "off";
defparam \LessThan1~1 .sum_lutc_input = "datac";
defparam \LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \tri_200us[12]~33 (
// Equation(s):
// \tri_200us[12]~33_combout  = ((\LessThan1~1_combout ) # ((tri_200us[12] & !\LessThan2~2_combout ))) # (!\tri_200us[12]~32_combout )

	.clk(gnd),
	.dataa(tri_200us[12]),
	.datab(\tri_200us[12]~32_combout ),
	.datac(\LessThan2~2_combout ),
	.datad(\LessThan1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\tri_200us[12]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[12]~33 .lut_mask = "ff3b";
defparam \tri_200us[12]~33 .operation_mode = "normal";
defparam \tri_200us[12]~33 .output_mode = "comb_only";
defparam \tri_200us[12]~33 .register_cascade_mode = "off";
defparam \tri_200us[12]~33 .sum_lutc_input = "datac";
defparam \tri_200us[12]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \ad|always0~1 (
// Equation(s):
// \ad|always0~1_combout  = (tri_200us[6]) # ((\ad|always0~0_combout  & ((tri_200us[0]) # (tri_200us[1]))))

	.clk(gnd),
	.dataa(\ad|always0~0_combout ),
	.datab(tri_200us[0]),
	.datac(tri_200us[1]),
	.datad(tri_200us[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~1 .lut_mask = "ffa8";
defparam \ad|always0~1 .operation_mode = "normal";
defparam \ad|always0~1 .output_mode = "comb_only";
defparam \ad|always0~1 .register_cascade_mode = "off";
defparam \ad|always0~1 .sum_lutc_input = "datac";
defparam \ad|always0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \ad|always0~2 (
// Equation(s):
// \ad|always0~2_combout  = (tri_200us[9] & ((tri_200us[8]) # ((tri_200us[7] & \ad|always0~1_combout ))))

	.clk(gnd),
	.dataa(tri_200us[9]),
	.datab(tri_200us[7]),
	.datac(tri_200us[8]),
	.datad(\ad|always0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~2 .lut_mask = "a8a0";
defparam \ad|always0~2 .operation_mode = "normal";
defparam \ad|always0~2 .output_mode = "comb_only";
defparam \ad|always0~2 .register_cascade_mode = "off";
defparam \ad|always0~2 .sum_lutc_input = "datac";
defparam \ad|always0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \ad|always0~3 (
// Equation(s):
// \ad|always0~3_combout  = (!tri_200us[1] & (!tri_200us[0] & (!tri_200us[7] & !tri_200us[6])))

	.clk(gnd),
	.dataa(tri_200us[1]),
	.datab(tri_200us[0]),
	.datac(tri_200us[7]),
	.datad(tri_200us[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~3 .lut_mask = "0001";
defparam \ad|always0~3 .operation_mode = "normal";
defparam \ad|always0~3 .output_mode = "comb_only";
defparam \ad|always0~3 .register_cascade_mode = "off";
defparam \ad|always0~3 .sum_lutc_input = "datac";
defparam \ad|always0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \ad|always0~4 (
// Equation(s):
// \ad|always0~4_combout  = (!tri_200us[5] & (!tri_200us[2] & (!tri_200us[4] & !tri_200us[3])))

	.clk(gnd),
	.dataa(tri_200us[5]),
	.datab(tri_200us[2]),
	.datac(tri_200us[4]),
	.datad(tri_200us[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~4 .lut_mask = "0001";
defparam \ad|always0~4 .operation_mode = "normal";
defparam \ad|always0~4 .output_mode = "comb_only";
defparam \ad|always0~4 .register_cascade_mode = "off";
defparam \ad|always0~4 .sum_lutc_input = "datac";
defparam \ad|always0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \ad|always0~5 (
// Equation(s):
// \ad|always0~5_combout  = (!tri_200us[9] & (!tri_200us[8] & ((\ad|always0~4_combout ))))

	.clk(gnd),
	.dataa(tri_200us[9]),
	.datab(tri_200us[8]),
	.datac(vcc),
	.datad(\ad|always0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~5 .lut_mask = "1100";
defparam \ad|always0~5 .operation_mode = "normal";
defparam \ad|always0~5 .output_mode = "comb_only";
defparam \ad|always0~5 .register_cascade_mode = "off";
defparam \ad|always0~5 .sum_lutc_input = "datac";
defparam \ad|always0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \ad|always0~6 (
// Equation(s):
// \ad|always0~6_combout  = ((tri_200us[10]) # ((\ad|always0~3_combout  & \ad|always0~5_combout ))) # (!\tri_200us[12]~32_combout )

	.clk(gnd),
	.dataa(\tri_200us[12]~32_combout ),
	.datab(tri_200us[10]),
	.datac(\ad|always0~3_combout ),
	.datad(\ad|always0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~6 .lut_mask = "fddd";
defparam \ad|always0~6 .operation_mode = "normal";
defparam \ad|always0~6 .output_mode = "comb_only";
defparam \ad|always0~6 .register_cascade_mode = "off";
defparam \ad|always0~6 .sum_lutc_input = "datac";
defparam \ad|always0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \ad|cs_n (
// Equation(s):
// \ad|cs_n~regout  = DFFEAS((!tri_200us[11] & (!tri_200us[12] & (!\ad|always0~2_combout  & !\ad|always0~6_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(tri_200us[11]),
	.datab(tri_200us[12]),
	.datac(\ad|always0~2_combout ),
	.datad(\ad|always0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|cs_n~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|cs_n .lut_mask = "0001";
defparam \ad|cs_n .operation_mode = "normal";
defparam \ad|cs_n .output_mode = "reg_only";
defparam \ad|cs_n .register_cascade_mode = "off";
defparam \ad|cs_n .sum_lutc_input = "datac";
defparam \ad|cs_n .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxii_lcell \ad|ad_count[4]~2 (
// Equation(s):
// \ad|ad_count[4]~2_combout  = ((\ad|ad_count [4]) # ((!\ad|cs_n~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ad|ad_count [4]),
	.datac(\ad|cs_n~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|ad_count[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|ad_count[4]~2 .lut_mask = "cfcf";
defparam \ad|ad_count[4]~2 .operation_mode = "normal";
defparam \ad|ad_count[4]~2 .output_mode = "comb_only";
defparam \ad|ad_count[4]~2 .register_cascade_mode = "off";
defparam \ad|ad_count[4]~2 .sum_lutc_input = "datac";
defparam \ad|ad_count[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N1
maxii_lcell \ad|clk_div[0] (
// Equation(s):
// \ad|clk_div [0] = DFFEAS(((!\ad|clk_div [0])), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )
// \ad|clk_div[0]~3  = CARRY(((\ad|clk_div [0])))
// \ad|clk_div[0]~3COUT1_20  = CARRY(((\ad|clk_div [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|clk_div [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [0]),
	.cout(),
	.cout0(\ad|clk_div[0]~3 ),
	.cout1(\ad|clk_div[0]~3COUT1_20 ));
// synopsys translate_off
defparam \ad|clk_div[0] .lut_mask = "33cc";
defparam \ad|clk_div[0] .operation_mode = "arithmetic";
defparam \ad|clk_div[0] .output_mode = "reg_only";
defparam \ad|clk_div[0] .register_cascade_mode = "off";
defparam \ad|clk_div[0] .sum_lutc_input = "datac";
defparam \ad|clk_div[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxii_lcell \ad|clk_div[1] (
// Equation(s):
// \ad|clk_div [1] = DFFEAS((\ad|clk_div [1] $ ((\ad|clk_div[0]~3 ))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )
// \ad|clk_div[1]~5  = CARRY(((!\ad|clk_div[0]~3 ) # (!\ad|clk_div [1])))
// \ad|clk_div[1]~5COUT1_22  = CARRY(((!\ad|clk_div[0]~3COUT1_20 ) # (!\ad|clk_div [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|clk_div [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ad|clk_div[0]~3 ),
	.cin1(\ad|clk_div[0]~3COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [1]),
	.cout(),
	.cout0(\ad|clk_div[1]~5 ),
	.cout1(\ad|clk_div[1]~5COUT1_22 ));
// synopsys translate_off
defparam \ad|clk_div[1] .cin0_used = "true";
defparam \ad|clk_div[1] .cin1_used = "true";
defparam \ad|clk_div[1] .lut_mask = "3c3f";
defparam \ad|clk_div[1] .operation_mode = "arithmetic";
defparam \ad|clk_div[1] .output_mode = "reg_only";
defparam \ad|clk_div[1] .register_cascade_mode = "off";
defparam \ad|clk_div[1] .sum_lutc_input = "cin";
defparam \ad|clk_div[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N3
maxii_lcell \ad|clk_div[2] (
// Equation(s):
// \ad|clk_div [2] = DFFEAS(\ad|clk_div [2] $ ((((!\ad|clk_div[1]~5 )))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )
// \ad|clk_div[2]~9  = CARRY((\ad|clk_div [2] & ((!\ad|clk_div[1]~5 ))))
// \ad|clk_div[2]~9COUT1_24  = CARRY((\ad|clk_div [2] & ((!\ad|clk_div[1]~5COUT1_22 ))))

	.clk(\clk~combout ),
	.dataa(\ad|clk_div [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ad|clk_div[1]~5 ),
	.cin1(\ad|clk_div[1]~5COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [2]),
	.cout(),
	.cout0(\ad|clk_div[2]~9 ),
	.cout1(\ad|clk_div[2]~9COUT1_24 ));
// synopsys translate_off
defparam \ad|clk_div[2] .cin0_used = "true";
defparam \ad|clk_div[2] .cin1_used = "true";
defparam \ad|clk_div[2] .lut_mask = "a50a";
defparam \ad|clk_div[2] .operation_mode = "arithmetic";
defparam \ad|clk_div[2] .output_mode = "reg_only";
defparam \ad|clk_div[2] .register_cascade_mode = "off";
defparam \ad|clk_div[2] .sum_lutc_input = "cin";
defparam \ad|clk_div[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N4
maxii_lcell \ad|clk_div[3] (
// Equation(s):
// \ad|clk_div [3] = DFFEAS(\ad|clk_div [3] $ ((((\ad|clk_div[2]~9 )))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )
// \ad|clk_div[3]~7  = CARRY(((!\ad|clk_div[2]~9COUT1_24 )) # (!\ad|clk_div [3]))

	.clk(\clk~combout ),
	.dataa(\ad|clk_div [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ad|clk_div[2]~9 ),
	.cin1(\ad|clk_div[2]~9COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [3]),
	.cout(\ad|clk_div[3]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[3] .cin0_used = "true";
defparam \ad|clk_div[3] .cin1_used = "true";
defparam \ad|clk_div[3] .lut_mask = "5a5f";
defparam \ad|clk_div[3] .operation_mode = "arithmetic";
defparam \ad|clk_div[3] .output_mode = "reg_only";
defparam \ad|clk_div[3] .register_cascade_mode = "off";
defparam \ad|clk_div[3] .sum_lutc_input = "cin";
defparam \ad|clk_div[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N5
maxii_lcell \ad|clk_div[4] (
// Equation(s):
// \ad|clk_div [4] = DFFEAS(\ad|clk_div [4] $ ((((!\ad|clk_div[3]~7 )))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )
// \ad|clk_div[4]~1  = CARRY((\ad|clk_div [4] & ((!\ad|clk_div[3]~7 ))))
// \ad|clk_div[4]~1COUT1_26  = CARRY((\ad|clk_div [4] & ((!\ad|clk_div[3]~7 ))))

	.clk(\clk~combout ),
	.dataa(\ad|clk_div [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\ad|clk_div[3]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [4]),
	.cout(),
	.cout0(\ad|clk_div[4]~1 ),
	.cout1(\ad|clk_div[4]~1COUT1_26 ));
// synopsys translate_off
defparam \ad|clk_div[4] .cin_used = "true";
defparam \ad|clk_div[4] .lut_mask = "a50a";
defparam \ad|clk_div[4] .operation_mode = "arithmetic";
defparam \ad|clk_div[4] .output_mode = "reg_only";
defparam \ad|clk_div[4] .register_cascade_mode = "off";
defparam \ad|clk_div[4] .sum_lutc_input = "cin";
defparam \ad|clk_div[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N1
maxii_lcell \ad|clk_div[2]~12 (
// Equation(s):
// \ad|clk_div[2]~12_combout  = ((!\ad|clk_div [4] & ((!\ad|clk_div [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ad|clk_div [4]),
	.datac(vcc),
	.datad(\ad|clk_div [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|clk_div[2]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[2]~12 .lut_mask = "0033";
defparam \ad|clk_div[2]~12 .operation_mode = "normal";
defparam \ad|clk_div[2]~12 .output_mode = "comb_only";
defparam \ad|clk_div[2]~12 .register_cascade_mode = "off";
defparam \ad|clk_div[2]~12 .sum_lutc_input = "datac";
defparam \ad|clk_div[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N8
maxii_lcell \ad|Equal1~0 (
// Equation(s):
// \ad|Equal1~0_combout  = ((\ad|clk_div [1] & (\ad|clk_div [2] & \ad|clk_div [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ad|clk_div [1]),
	.datac(\ad|clk_div [2]),
	.datad(\ad|clk_div [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|Equal1~0 .lut_mask = "c000";
defparam \ad|Equal1~0 .operation_mode = "normal";
defparam \ad|Equal1~0 .output_mode = "comb_only";
defparam \ad|Equal1~0 .register_cascade_mode = "off";
defparam \ad|Equal1~0 .sum_lutc_input = "datac";
defparam \ad|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxii_lcell \ad|clk_div[2]~13 (
// Equation(s):
// \ad|clk_div[2]~13_combout  = ((\ad|clk_div [5] & ((\ad|Equal1~0_combout ) # (!\ad|clk_div[2]~12_combout )))) # (!\ad|cs_n~regout )

	.clk(gnd),
	.dataa(\ad|clk_div [5]),
	.datab(\ad|clk_div[2]~12_combout ),
	.datac(\ad|cs_n~regout ),
	.datad(\ad|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|clk_div[2]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[2]~13 .lut_mask = "af2f";
defparam \ad|clk_div[2]~13 .operation_mode = "normal";
defparam \ad|clk_div[2]~13 .output_mode = "comb_only";
defparam \ad|clk_div[2]~13 .register_cascade_mode = "off";
defparam \ad|clk_div[2]~13 .sum_lutc_input = "datac";
defparam \ad|clk_div[2]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N6
maxii_lcell \ad|clk_div[5] (
// Equation(s):
// \ad|clk_div [5] = DFFEAS((((!\ad|clk_div[3]~7  & \ad|clk_div[4]~1 ) # (\ad|clk_div[3]~7  & \ad|clk_div[4]~1COUT1_26 ) $ (\ad|clk_div [5]))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|clk_div [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\ad|clk_div[3]~7 ),
	.cin0(\ad|clk_div[4]~1 ),
	.cin1(\ad|clk_div[4]~1COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[5] .cin0_used = "true";
defparam \ad|clk_div[5] .cin1_used = "true";
defparam \ad|clk_div[5] .cin_used = "true";
defparam \ad|clk_div[5] .lut_mask = "0ff0";
defparam \ad|clk_div[5] .operation_mode = "normal";
defparam \ad|clk_div[5] .output_mode = "reg_only";
defparam \ad|clk_div[5] .register_cascade_mode = "off";
defparam \ad|clk_div[5] .sum_lutc_input = "cin";
defparam \ad|clk_div[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N4
maxii_lcell \ad|ad_count[4]~3 (
// Equation(s):
// \ad|ad_count[4]~3_combout  = ((\ad|clk_div [5] & (\ad|clk_div[2]~12_combout  & \ad|Equal1~0_combout ))) # (!\ad|cs_n~regout )

	.clk(gnd),
	.dataa(\ad|clk_div [5]),
	.datab(\ad|clk_div[2]~12_combout ),
	.datac(\ad|cs_n~regout ),
	.datad(\ad|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|ad_count[4]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|ad_count[4]~3 .lut_mask = "8f0f";
defparam \ad|ad_count[4]~3 .operation_mode = "normal";
defparam \ad|ad_count[4]~3 .output_mode = "comb_only";
defparam \ad|ad_count[4]~3 .register_cascade_mode = "off";
defparam \ad|ad_count[4]~3 .sum_lutc_input = "datac";
defparam \ad|ad_count[4]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N4
maxii_lcell \~GND (
// Equation(s):
// \~GND~combout  = GND

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\~GND~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \~GND .lut_mask = "0000";
defparam \~GND .operation_mode = "normal";
defparam \~GND .output_mode = "comb_only";
defparam \~GND .register_cascade_mode = "off";
defparam \~GND .sum_lutc_input = "datac";
defparam \~GND .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N5
maxii_lcell \ad|ad_count[0] (
// Equation(s):
// \ad|ad_count [0] = DFFEAS((!\ad|ad_count [0]), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[4]~3_combout , \~GND~combout , , , \ad|ad_count[4]~2_combout )
// \ad|ad_count[0]~11  = CARRY((\ad|ad_count [0]))
// \ad|ad_count[0]~11COUT1_18  = CARRY((\ad|ad_count [0]))

	.clk(\clk~combout ),
	.dataa(\ad|ad_count [0]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[4]~2_combout ),
	.ena(\ad|ad_count[4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [0]),
	.cout(),
	.cout0(\ad|ad_count[0]~11 ),
	.cout1(\ad|ad_count[0]~11COUT1_18 ));
// synopsys translate_off
defparam \ad|ad_count[0] .lut_mask = "55aa";
defparam \ad|ad_count[0] .operation_mode = "arithmetic";
defparam \ad|ad_count[0] .output_mode = "reg_only";
defparam \ad|ad_count[0] .register_cascade_mode = "off";
defparam \ad|ad_count[0] .sum_lutc_input = "datac";
defparam \ad|ad_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N6
maxii_lcell \ad|ad_count[1] (
// Equation(s):
// \ad|ad_count [1] = DFFEAS(\ad|ad_count [1] $ ((((\ad|ad_count[0]~11 )))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[4]~3_combout , \~GND~combout , , , \ad|ad_count[4]~2_combout )
// \ad|ad_count[1]~9  = CARRY(((!\ad|ad_count[0]~11 )) # (!\ad|ad_count [1]))
// \ad|ad_count[1]~9COUT1_20  = CARRY(((!\ad|ad_count[0]~11COUT1_18 )) # (!\ad|ad_count [1]))

	.clk(\clk~combout ),
	.dataa(\ad|ad_count [1]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[4]~2_combout ),
	.ena(\ad|ad_count[4]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[0]~11 ),
	.cin1(\ad|ad_count[0]~11COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [1]),
	.cout(),
	.cout0(\ad|ad_count[1]~9 ),
	.cout1(\ad|ad_count[1]~9COUT1_20 ));
// synopsys translate_off
defparam \ad|ad_count[1] .cin0_used = "true";
defparam \ad|ad_count[1] .cin1_used = "true";
defparam \ad|ad_count[1] .lut_mask = "5a5f";
defparam \ad|ad_count[1] .operation_mode = "arithmetic";
defparam \ad|ad_count[1] .output_mode = "reg_only";
defparam \ad|ad_count[1] .register_cascade_mode = "off";
defparam \ad|ad_count[1] .sum_lutc_input = "cin";
defparam \ad|ad_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxii_lcell \ad|ad_count[2] (
// Equation(s):
// \ad|ad_count [2] = DFFEAS((\ad|ad_count [2] $ ((!\ad|ad_count[1]~9 ))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[4]~3_combout , \~GND~combout , , , \ad|ad_count[4]~2_combout )
// \ad|ad_count[2]~7  = CARRY(((\ad|ad_count [2] & !\ad|ad_count[1]~9 )))
// \ad|ad_count[2]~7COUT1_22  = CARRY(((\ad|ad_count [2] & !\ad|ad_count[1]~9COUT1_20 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|ad_count [2]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[4]~2_combout ),
	.ena(\ad|ad_count[4]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[1]~9 ),
	.cin1(\ad|ad_count[1]~9COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [2]),
	.cout(),
	.cout0(\ad|ad_count[2]~7 ),
	.cout1(\ad|ad_count[2]~7COUT1_22 ));
// synopsys translate_off
defparam \ad|ad_count[2] .cin0_used = "true";
defparam \ad|ad_count[2] .cin1_used = "true";
defparam \ad|ad_count[2] .lut_mask = "c30c";
defparam \ad|ad_count[2] .operation_mode = "arithmetic";
defparam \ad|ad_count[2] .output_mode = "reg_only";
defparam \ad|ad_count[2] .register_cascade_mode = "off";
defparam \ad|ad_count[2] .sum_lutc_input = "cin";
defparam \ad|ad_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxii_lcell \ad|ad_count[3] (
// Equation(s):
// \ad|ad_count [3] = DFFEAS(\ad|ad_count [3] $ ((((\ad|ad_count[2]~7 )))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[4]~3_combout , \~GND~combout , , , \ad|ad_count[4]~2_combout )
// \ad|ad_count[3]~5  = CARRY(((!\ad|ad_count[2]~7 )) # (!\ad|ad_count [3]))
// \ad|ad_count[3]~5COUT1_24  = CARRY(((!\ad|ad_count[2]~7COUT1_22 )) # (!\ad|ad_count [3]))

	.clk(\clk~combout ),
	.dataa(\ad|ad_count [3]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[4]~2_combout ),
	.ena(\ad|ad_count[4]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[2]~7 ),
	.cin1(\ad|ad_count[2]~7COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [3]),
	.cout(),
	.cout0(\ad|ad_count[3]~5 ),
	.cout1(\ad|ad_count[3]~5COUT1_24 ));
// synopsys translate_off
defparam \ad|ad_count[3] .cin0_used = "true";
defparam \ad|ad_count[3] .cin1_used = "true";
defparam \ad|ad_count[3] .lut_mask = "5a5f";
defparam \ad|ad_count[3] .operation_mode = "arithmetic";
defparam \ad|ad_count[3] .output_mode = "reg_only";
defparam \ad|ad_count[3] .register_cascade_mode = "off";
defparam \ad|ad_count[3] .sum_lutc_input = "cin";
defparam \ad|ad_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxii_lcell \ad|ad_count[4] (
// Equation(s):
// \ad|ad_count [4] = DFFEAS(((\ad|ad_count[3]~5  $ (!\ad|ad_count [4]))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[4]~3_combout , \ad|cs_n~regout , , , \ad|ad_count[4]~2_combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|cs_n~regout ),
	.datad(\ad|ad_count [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[4]~2_combout ),
	.ena(\ad|ad_count[4]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[3]~5 ),
	.cin1(\ad|ad_count[3]~5COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|ad_count[4] .cin0_used = "true";
defparam \ad|ad_count[4] .cin1_used = "true";
defparam \ad|ad_count[4] .lut_mask = "f00f";
defparam \ad|ad_count[4] .operation_mode = "normal";
defparam \ad|ad_count[4] .output_mode = "reg_only";
defparam \ad|ad_count[4] .register_cascade_mode = "off";
defparam \ad|ad_count[4] .sum_lutc_input = "cin";
defparam \ad|ad_count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N9
maxii_lcell \ad|Equal1~1 (
// Equation(s):
// \ad|Equal1~1_combout  = ((\ad|clk_div [4]) # ((\ad|clk_div [3]) # (!\ad|clk_div [5]))) # (!\ad|Equal1~0_combout )

	.clk(gnd),
	.dataa(\ad|Equal1~0_combout ),
	.datab(\ad|clk_div [4]),
	.datac(\ad|clk_div [5]),
	.datad(\ad|clk_div [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|Equal1~1 .lut_mask = "ffdf";
defparam \ad|Equal1~1 .operation_mode = "normal";
defparam \ad|Equal1~1 .output_mode = "comb_only";
defparam \ad|Equal1~1 .register_cascade_mode = "off";
defparam \ad|Equal1~1 .sum_lutc_input = "datac";
defparam \ad|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N3
maxii_lcell \ad|rsr[15]~0 (
// Equation(s):
// \ad|rsr[15]~0_combout  = (!\ad|clk_div [2] & (!\ad|clk_div [3] & (\ad|clk_div [1] & \ad|clk_div [0])))

	.clk(gnd),
	.dataa(\ad|clk_div [2]),
	.datab(\ad|clk_div [3]),
	.datac(\ad|clk_div [1]),
	.datad(\ad|clk_div [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|rsr[15]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[15]~0 .lut_mask = "1000";
defparam \ad|rsr[15]~0 .operation_mode = "normal";
defparam \ad|rsr[15]~0 .output_mode = "comb_only";
defparam \ad|rsr[15]~0 .register_cascade_mode = "off";
defparam \ad|rsr[15]~0 .sum_lutc_input = "datac";
defparam \ad|rsr[15]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N6
maxii_lcell \ad|adclk~0 (
// Equation(s):
// \ad|adclk~0_combout  = ((\ad|rsr[15]~0_combout  & (!\ad|clk_div [5] & \ad|clk_div [4]))) # (!\ad|cs_n~regout )

	.clk(gnd),
	.dataa(\ad|rsr[15]~0_combout ),
	.datab(\ad|cs_n~regout ),
	.datac(\ad|clk_div [5]),
	.datad(\ad|clk_div [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|adclk~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|adclk~0 .lut_mask = "3b33";
defparam \ad|adclk~0 .operation_mode = "normal";
defparam \ad|adclk~0 .output_mode = "comb_only";
defparam \ad|adclk~0 .register_cascade_mode = "off";
defparam \ad|adclk~0 .sum_lutc_input = "datac";
defparam \ad|adclk~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N7
maxii_lcell \ad|adclk (
// Equation(s):
// \ad|adclk~regout  = DFFEAS((!\ad|adclk~0_combout  & ((\ad|Equal1~1_combout  & ((\ad|adclk~regout ))) # (!\ad|Equal1~1_combout  & (!\ad|ad_count [4])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ad|ad_count [4]),
	.datab(\ad|Equal1~1_combout ),
	.datac(\ad|adclk~regout ),
	.datad(\ad|adclk~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|adclk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|adclk .lut_mask = "00d1";
defparam \ad|adclk .operation_mode = "normal";
defparam \ad|adclk .output_mode = "reg_only";
defparam \ad|adclk .register_cascade_mode = "off";
defparam \ad|adclk .sum_lutc_input = "datac";
defparam \ad|adclk .synch_mode = "off";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \TEM~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\TEM~combout ),
	.padio(TEM));
// synopsys translate_off
defparam \TEM~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \DoublePulse4|TEM_prev1 (
// Equation(s):
// \DoublePulse4|TEM_prev1~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \TEM~combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\TEM~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|TEM_prev1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|TEM_prev1 .lut_mask = "0000";
defparam \DoublePulse4|TEM_prev1 .operation_mode = "normal";
defparam \DoublePulse4|TEM_prev1 .output_mode = "reg_only";
defparam \DoublePulse4|TEM_prev1 .register_cascade_mode = "off";
defparam \DoublePulse4|TEM_prev1 .sum_lutc_input = "datac";
defparam \DoublePulse4|TEM_prev1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \DoublePulse4|risingflg (
// Equation(s):
// \DoublePulse4|risingflg~regout  = DFFEAS(((\TEM~combout  & (!\DoublePulse4|TEM_prev1~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\TEM~combout ),
	.datac(\DoublePulse4|TEM_prev1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|risingflg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|risingflg .lut_mask = "0c0c";
defparam \DoublePulse4|risingflg .operation_mode = "normal";
defparam \DoublePulse4|risingflg .output_mode = "reg_only";
defparam \DoublePulse4|risingflg .register_cascade_mode = "off";
defparam \DoublePulse4|risingflg .sum_lutc_input = "datac";
defparam \DoublePulse4|risingflg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \K1Module|k1count[0] (
// Equation(s):
// \K1Module|k1count [0] = DFFEAS(((!\K1Module|k1count [0])), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[0]~55  = CARRY(((\K1Module|k1count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [0]),
	.cout(\K1Module|k1count[0]~55 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|k1count[0] .lut_mask = "33cc";
defparam \K1Module|k1count[0] .operation_mode = "arithmetic";
defparam \K1Module|k1count[0] .output_mode = "reg_only";
defparam \K1Module|k1count[0] .register_cascade_mode = "off";
defparam \K1Module|k1count[0] .sum_lutc_input = "datac";
defparam \K1Module|k1count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \K1Module|k1count[1] (
// Equation(s):
// \K1Module|k1count [1] = DFFEAS(\K1Module|k1count [1] $ ((((\K1Module|k1count[0]~55 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[1]~57  = CARRY(((!\K1Module|k1count[0]~55 )) # (!\K1Module|k1count [1]))
// \K1Module|k1count[1]~57COUT1_90  = CARRY(((!\K1Module|k1count[0]~55 )) # (!\K1Module|k1count [1]))

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[0]~55 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [1]),
	.cout(),
	.cout0(\K1Module|k1count[1]~57 ),
	.cout1(\K1Module|k1count[1]~57COUT1_90 ));
// synopsys translate_off
defparam \K1Module|k1count[1] .cin_used = "true";
defparam \K1Module|k1count[1] .lut_mask = "5a5f";
defparam \K1Module|k1count[1] .operation_mode = "arithmetic";
defparam \K1Module|k1count[1] .output_mode = "reg_only";
defparam \K1Module|k1count[1] .register_cascade_mode = "off";
defparam \K1Module|k1count[1] .sum_lutc_input = "cin";
defparam \K1Module|k1count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \K1Module|k1count[2] (
// Equation(s):
// \K1Module|k1count [2] = DFFEAS(\K1Module|k1count [2] $ ((((!(!\K1Module|k1count[0]~55  & \K1Module|k1count[1]~57 ) # (\K1Module|k1count[0]~55  & \K1Module|k1count[1]~57COUT1_90 ))))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[2]~59  = CARRY((\K1Module|k1count [2] & ((!\K1Module|k1count[1]~57 ))))
// \K1Module|k1count[2]~59COUT1_92  = CARRY((\K1Module|k1count [2] & ((!\K1Module|k1count[1]~57COUT1_90 ))))

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[0]~55 ),
	.cin0(\K1Module|k1count[1]~57 ),
	.cin1(\K1Module|k1count[1]~57COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [2]),
	.cout(),
	.cout0(\K1Module|k1count[2]~59 ),
	.cout1(\K1Module|k1count[2]~59COUT1_92 ));
// synopsys translate_off
defparam \K1Module|k1count[2] .cin0_used = "true";
defparam \K1Module|k1count[2] .cin1_used = "true";
defparam \K1Module|k1count[2] .cin_used = "true";
defparam \K1Module|k1count[2] .lut_mask = "a50a";
defparam \K1Module|k1count[2] .operation_mode = "arithmetic";
defparam \K1Module|k1count[2] .output_mode = "reg_only";
defparam \K1Module|k1count[2] .register_cascade_mode = "off";
defparam \K1Module|k1count[2] .sum_lutc_input = "cin";
defparam \K1Module|k1count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \K1Module|k1count[3] (
// Equation(s):
// \K1Module|k1count [3] = DFFEAS((\K1Module|k1count [3] $ (((!\K1Module|k1count[0]~55  & \K1Module|k1count[2]~59 ) # (\K1Module|k1count[0]~55  & \K1Module|k1count[2]~59COUT1_92 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[3]~61  = CARRY(((!\K1Module|k1count[2]~59 ) # (!\K1Module|k1count [3])))
// \K1Module|k1count[3]~61COUT1_94  = CARRY(((!\K1Module|k1count[2]~59COUT1_92 ) # (!\K1Module|k1count [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[0]~55 ),
	.cin0(\K1Module|k1count[2]~59 ),
	.cin1(\K1Module|k1count[2]~59COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [3]),
	.cout(),
	.cout0(\K1Module|k1count[3]~61 ),
	.cout1(\K1Module|k1count[3]~61COUT1_94 ));
// synopsys translate_off
defparam \K1Module|k1count[3] .cin0_used = "true";
defparam \K1Module|k1count[3] .cin1_used = "true";
defparam \K1Module|k1count[3] .cin_used = "true";
defparam \K1Module|k1count[3] .lut_mask = "3c3f";
defparam \K1Module|k1count[3] .operation_mode = "arithmetic";
defparam \K1Module|k1count[3] .output_mode = "reg_only";
defparam \K1Module|k1count[3] .register_cascade_mode = "off";
defparam \K1Module|k1count[3] .sum_lutc_input = "cin";
defparam \K1Module|k1count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \K1Module|k1count[4] (
// Equation(s):
// \K1Module|k1count [4] = DFFEAS(\K1Module|k1count [4] $ ((((!(!\K1Module|k1count[0]~55  & \K1Module|k1count[3]~61 ) # (\K1Module|k1count[0]~55  & \K1Module|k1count[3]~61COUT1_94 ))))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[4]~63  = CARRY((\K1Module|k1count [4] & ((!\K1Module|k1count[3]~61 ))))
// \K1Module|k1count[4]~63COUT1_96  = CARRY((\K1Module|k1count [4] & ((!\K1Module|k1count[3]~61COUT1_94 ))))

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[0]~55 ),
	.cin0(\K1Module|k1count[3]~61 ),
	.cin1(\K1Module|k1count[3]~61COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [4]),
	.cout(),
	.cout0(\K1Module|k1count[4]~63 ),
	.cout1(\K1Module|k1count[4]~63COUT1_96 ));
// synopsys translate_off
defparam \K1Module|k1count[4] .cin0_used = "true";
defparam \K1Module|k1count[4] .cin1_used = "true";
defparam \K1Module|k1count[4] .cin_used = "true";
defparam \K1Module|k1count[4] .lut_mask = "a50a";
defparam \K1Module|k1count[4] .operation_mode = "arithmetic";
defparam \K1Module|k1count[4] .output_mode = "reg_only";
defparam \K1Module|k1count[4] .register_cascade_mode = "off";
defparam \K1Module|k1count[4] .sum_lutc_input = "cin";
defparam \K1Module|k1count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \K1Module|k1count[5] (
// Equation(s):
// \K1Module|k1count [5] = DFFEAS((\K1Module|k1count [5] $ (((!\K1Module|k1count[0]~55  & \K1Module|k1count[4]~63 ) # (\K1Module|k1count[0]~55  & \K1Module|k1count[4]~63COUT1_96 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[5]~3  = CARRY(((!\K1Module|k1count[4]~63COUT1_96 ) # (!\K1Module|k1count [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[0]~55 ),
	.cin0(\K1Module|k1count[4]~63 ),
	.cin1(\K1Module|k1count[4]~63COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [5]),
	.cout(\K1Module|k1count[5]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|k1count[5] .cin0_used = "true";
defparam \K1Module|k1count[5] .cin1_used = "true";
defparam \K1Module|k1count[5] .cin_used = "true";
defparam \K1Module|k1count[5] .lut_mask = "3c3f";
defparam \K1Module|k1count[5] .operation_mode = "arithmetic";
defparam \K1Module|k1count[5] .output_mode = "reg_only";
defparam \K1Module|k1count[5] .register_cascade_mode = "off";
defparam \K1Module|k1count[5] .sum_lutc_input = "cin";
defparam \K1Module|k1count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \K1Module|Equal0~1 (
// Equation(s):
// \K1Module|Equal0~1_combout  = (\K1Module|k1count [4] & (\K1Module|k1count [3] & (\K1Module|k1count [2] & \K1Module|k1count [5])))

	.clk(gnd),
	.dataa(\K1Module|k1count [4]),
	.datab(\K1Module|k1count [3]),
	.datac(\K1Module|k1count [2]),
	.datad(\K1Module|k1count [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|Equal0~1 .lut_mask = "8000";
defparam \K1Module|Equal0~1 .operation_mode = "normal";
defparam \K1Module|Equal0~1 .output_mode = "comb_only";
defparam \K1Module|Equal0~1 .register_cascade_mode = "off";
defparam \K1Module|Equal0~1 .sum_lutc_input = "datac";
defparam \K1Module|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \K1Module|k1count[6] (
// Equation(s):
// \K1Module|k1count [6] = DFFEAS((\K1Module|k1count [6] $ ((!\K1Module|k1count[5]~3 ))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[6]~5  = CARRY(((\K1Module|k1count [6] & !\K1Module|k1count[5]~3 )))
// \K1Module|k1count[6]~5COUT1_98  = CARRY(((\K1Module|k1count [6] & !\K1Module|k1count[5]~3 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[5]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [6]),
	.cout(),
	.cout0(\K1Module|k1count[6]~5 ),
	.cout1(\K1Module|k1count[6]~5COUT1_98 ));
// synopsys translate_off
defparam \K1Module|k1count[6] .cin_used = "true";
defparam \K1Module|k1count[6] .lut_mask = "c30c";
defparam \K1Module|k1count[6] .operation_mode = "arithmetic";
defparam \K1Module|k1count[6] .output_mode = "reg_only";
defparam \K1Module|k1count[6] .register_cascade_mode = "off";
defparam \K1Module|k1count[6] .sum_lutc_input = "cin";
defparam \K1Module|k1count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \K1Module|k1count[7] (
// Equation(s):
// \K1Module|k1count [7] = DFFEAS((\K1Module|k1count [7] $ (((!\K1Module|k1count[5]~3  & \K1Module|k1count[6]~5 ) # (\K1Module|k1count[5]~3  & \K1Module|k1count[6]~5COUT1_98 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[7]~7  = CARRY(((!\K1Module|k1count[6]~5 ) # (!\K1Module|k1count [7])))
// \K1Module|k1count[7]~7COUT1_100  = CARRY(((!\K1Module|k1count[6]~5COUT1_98 ) # (!\K1Module|k1count [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[5]~3 ),
	.cin0(\K1Module|k1count[6]~5 ),
	.cin1(\K1Module|k1count[6]~5COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [7]),
	.cout(),
	.cout0(\K1Module|k1count[7]~7 ),
	.cout1(\K1Module|k1count[7]~7COUT1_100 ));
// synopsys translate_off
defparam \K1Module|k1count[7] .cin0_used = "true";
defparam \K1Module|k1count[7] .cin1_used = "true";
defparam \K1Module|k1count[7] .cin_used = "true";
defparam \K1Module|k1count[7] .lut_mask = "3c3f";
defparam \K1Module|k1count[7] .operation_mode = "arithmetic";
defparam \K1Module|k1count[7] .output_mode = "reg_only";
defparam \K1Module|k1count[7] .register_cascade_mode = "off";
defparam \K1Module|k1count[7] .sum_lutc_input = "cin";
defparam \K1Module|k1count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \K1Module|k1count[8] (
// Equation(s):
// \K1Module|k1count [8] = DFFEAS((\K1Module|k1count [8] $ ((!(!\K1Module|k1count[5]~3  & \K1Module|k1count[7]~7 ) # (\K1Module|k1count[5]~3  & \K1Module|k1count[7]~7COUT1_100 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[8]~9  = CARRY(((\K1Module|k1count [8] & !\K1Module|k1count[7]~7 )))
// \K1Module|k1count[8]~9COUT1_102  = CARRY(((\K1Module|k1count [8] & !\K1Module|k1count[7]~7COUT1_100 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[5]~3 ),
	.cin0(\K1Module|k1count[7]~7 ),
	.cin1(\K1Module|k1count[7]~7COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [8]),
	.cout(),
	.cout0(\K1Module|k1count[8]~9 ),
	.cout1(\K1Module|k1count[8]~9COUT1_102 ));
// synopsys translate_off
defparam \K1Module|k1count[8] .cin0_used = "true";
defparam \K1Module|k1count[8] .cin1_used = "true";
defparam \K1Module|k1count[8] .cin_used = "true";
defparam \K1Module|k1count[8] .lut_mask = "c30c";
defparam \K1Module|k1count[8] .operation_mode = "arithmetic";
defparam \K1Module|k1count[8] .output_mode = "reg_only";
defparam \K1Module|k1count[8] .register_cascade_mode = "off";
defparam \K1Module|k1count[8] .sum_lutc_input = "cin";
defparam \K1Module|k1count[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \K1Module|k1count[9] (
// Equation(s):
// \K1Module|k1count [9] = DFFEAS(\K1Module|k1count [9] $ (((((!\K1Module|k1count[5]~3  & \K1Module|k1count[8]~9 ) # (\K1Module|k1count[5]~3  & \K1Module|k1count[8]~9COUT1_102 ))))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[9]~11  = CARRY(((!\K1Module|k1count[8]~9 )) # (!\K1Module|k1count [9]))
// \K1Module|k1count[9]~11COUT1_104  = CARRY(((!\K1Module|k1count[8]~9COUT1_102 )) # (!\K1Module|k1count [9]))

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[5]~3 ),
	.cin0(\K1Module|k1count[8]~9 ),
	.cin1(\K1Module|k1count[8]~9COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [9]),
	.cout(),
	.cout0(\K1Module|k1count[9]~11 ),
	.cout1(\K1Module|k1count[9]~11COUT1_104 ));
// synopsys translate_off
defparam \K1Module|k1count[9] .cin0_used = "true";
defparam \K1Module|k1count[9] .cin1_used = "true";
defparam \K1Module|k1count[9] .cin_used = "true";
defparam \K1Module|k1count[9] .lut_mask = "5a5f";
defparam \K1Module|k1count[9] .operation_mode = "arithmetic";
defparam \K1Module|k1count[9] .output_mode = "reg_only";
defparam \K1Module|k1count[9] .register_cascade_mode = "off";
defparam \K1Module|k1count[9] .sum_lutc_input = "cin";
defparam \K1Module|k1count[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \K1Module|Equal0~0 (
// Equation(s):
// \K1Module|Equal0~0_combout  = ((\K1Module|k1count [8] & (\K1Module|k1count [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\K1Module|k1count [8]),
	.datac(\K1Module|k1count [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|Equal0~0 .lut_mask = "c0c0";
defparam \K1Module|Equal0~0 .operation_mode = "normal";
defparam \K1Module|Equal0~0 .output_mode = "comb_only";
defparam \K1Module|Equal0~0 .register_cascade_mode = "off";
defparam \K1Module|Equal0~0 .sum_lutc_input = "datac";
defparam \K1Module|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \K1Module|Equal0~2 (
// Equation(s):
// \K1Module|Equal0~2_combout  = (\K1Module|k1count [1] & (\K1Module|Equal0~1_combout  & (\K1Module|k1count [0] & \K1Module|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\K1Module|k1count [1]),
	.datab(\K1Module|Equal0~1_combout ),
	.datac(\K1Module|k1count [0]),
	.datad(\K1Module|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|Equal0~2 .lut_mask = "8000";
defparam \K1Module|Equal0~2 .operation_mode = "normal";
defparam \K1Module|Equal0~2 .output_mode = "comb_only";
defparam \K1Module|Equal0~2 .register_cascade_mode = "off";
defparam \K1Module|Equal0~2 .sum_lutc_input = "datac";
defparam \K1Module|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \K1Module|k1count[10] (
// Equation(s):
// \K1Module|k1count [10] = DFFEAS(\K1Module|k1count [10] $ ((((!(!\K1Module|k1count[5]~3  & \K1Module|k1count[9]~11 ) # (\K1Module|k1count[5]~3  & \K1Module|k1count[9]~11COUT1_104 ))))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[10]~13  = CARRY((\K1Module|k1count [10] & ((!\K1Module|k1count[9]~11COUT1_104 ))))

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[5]~3 ),
	.cin0(\K1Module|k1count[9]~11 ),
	.cin1(\K1Module|k1count[9]~11COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [10]),
	.cout(\K1Module|k1count[10]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|k1count[10] .cin0_used = "true";
defparam \K1Module|k1count[10] .cin1_used = "true";
defparam \K1Module|k1count[10] .cin_used = "true";
defparam \K1Module|k1count[10] .lut_mask = "a50a";
defparam \K1Module|k1count[10] .operation_mode = "arithmetic";
defparam \K1Module|k1count[10] .output_mode = "reg_only";
defparam \K1Module|k1count[10] .register_cascade_mode = "off";
defparam \K1Module|k1count[10] .sum_lutc_input = "cin";
defparam \K1Module|k1count[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \K1Module|k1count[11] (
// Equation(s):
// \K1Module|k1count [11] = DFFEAS(\K1Module|k1count [11] $ ((((\K1Module|k1count[10]~13 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[11]~15  = CARRY(((!\K1Module|k1count[10]~13 )) # (!\K1Module|k1count [11]))
// \K1Module|k1count[11]~15COUT1_106  = CARRY(((!\K1Module|k1count[10]~13 )) # (!\K1Module|k1count [11]))

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[10]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [11]),
	.cout(),
	.cout0(\K1Module|k1count[11]~15 ),
	.cout1(\K1Module|k1count[11]~15COUT1_106 ));
// synopsys translate_off
defparam \K1Module|k1count[11] .cin_used = "true";
defparam \K1Module|k1count[11] .lut_mask = "5a5f";
defparam \K1Module|k1count[11] .operation_mode = "arithmetic";
defparam \K1Module|k1count[11] .output_mode = "reg_only";
defparam \K1Module|k1count[11] .register_cascade_mode = "off";
defparam \K1Module|k1count[11] .sum_lutc_input = "cin";
defparam \K1Module|k1count[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \K1Module|Equal0~3 (
// Equation(s):
// \K1Module|Equal0~3_combout  = (((\K1Module|k1count [6] & \K1Module|k1count [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\K1Module|k1count [6]),
	.datad(\K1Module|k1count [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|Equal0~3 .lut_mask = "f000";
defparam \K1Module|Equal0~3 .operation_mode = "normal";
defparam \K1Module|Equal0~3 .output_mode = "comb_only";
defparam \K1Module|Equal0~3 .register_cascade_mode = "off";
defparam \K1Module|Equal0~3 .sum_lutc_input = "datac";
defparam \K1Module|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \K1Module|k1count[12] (
// Equation(s):
// \K1Module|k1count [12] = DFFEAS(\K1Module|k1count [12] $ ((((!(!\K1Module|k1count[10]~13  & \K1Module|k1count[11]~15 ) # (\K1Module|k1count[10]~13  & \K1Module|k1count[11]~15COUT1_106 ))))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout 
// , )
// \K1Module|k1count[12]~17  = CARRY((\K1Module|k1count [12] & ((!\K1Module|k1count[11]~15 ))))
// \K1Module|k1count[12]~17COUT1_108  = CARRY((\K1Module|k1count [12] & ((!\K1Module|k1count[11]~15COUT1_106 ))))

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[10]~13 ),
	.cin0(\K1Module|k1count[11]~15 ),
	.cin1(\K1Module|k1count[11]~15COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [12]),
	.cout(),
	.cout0(\K1Module|k1count[12]~17 ),
	.cout1(\K1Module|k1count[12]~17COUT1_108 ));
// synopsys translate_off
defparam \K1Module|k1count[12] .cin0_used = "true";
defparam \K1Module|k1count[12] .cin1_used = "true";
defparam \K1Module|k1count[12] .cin_used = "true";
defparam \K1Module|k1count[12] .lut_mask = "a50a";
defparam \K1Module|k1count[12] .operation_mode = "arithmetic";
defparam \K1Module|k1count[12] .output_mode = "reg_only";
defparam \K1Module|k1count[12] .register_cascade_mode = "off";
defparam \K1Module|k1count[12] .sum_lutc_input = "cin";
defparam \K1Module|k1count[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \K1Module|k1count[13] (
// Equation(s):
// \K1Module|k1count [13] = DFFEAS((\K1Module|k1count [13] $ (((!\K1Module|k1count[10]~13  & \K1Module|k1count[12]~17 ) # (\K1Module|k1count[10]~13  & \K1Module|k1count[12]~17COUT1_108 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[13]~19  = CARRY(((!\K1Module|k1count[12]~17 ) # (!\K1Module|k1count [13])))
// \K1Module|k1count[13]~19COUT1_110  = CARRY(((!\K1Module|k1count[12]~17COUT1_108 ) # (!\K1Module|k1count [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[10]~13 ),
	.cin0(\K1Module|k1count[12]~17 ),
	.cin1(\K1Module|k1count[12]~17COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [13]),
	.cout(),
	.cout0(\K1Module|k1count[13]~19 ),
	.cout1(\K1Module|k1count[13]~19COUT1_110 ));
// synopsys translate_off
defparam \K1Module|k1count[13] .cin0_used = "true";
defparam \K1Module|k1count[13] .cin1_used = "true";
defparam \K1Module|k1count[13] .cin_used = "true";
defparam \K1Module|k1count[13] .lut_mask = "3c3f";
defparam \K1Module|k1count[13] .operation_mode = "arithmetic";
defparam \K1Module|k1count[13] .output_mode = "reg_only";
defparam \K1Module|k1count[13] .register_cascade_mode = "off";
defparam \K1Module|k1count[13] .sum_lutc_input = "cin";
defparam \K1Module|k1count[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \K1Module|k1count[14] (
// Equation(s):
// \K1Module|k1count [14] = DFFEAS(\K1Module|k1count [14] $ ((((!(!\K1Module|k1count[10]~13  & \K1Module|k1count[13]~19 ) # (\K1Module|k1count[10]~13  & \K1Module|k1count[13]~19COUT1_110 ))))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout 
// , )
// \K1Module|k1count[14]~21  = CARRY((\K1Module|k1count [14] & ((!\K1Module|k1count[13]~19 ))))
// \K1Module|k1count[14]~21COUT1_112  = CARRY((\K1Module|k1count [14] & ((!\K1Module|k1count[13]~19COUT1_110 ))))

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[10]~13 ),
	.cin0(\K1Module|k1count[13]~19 ),
	.cin1(\K1Module|k1count[13]~19COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [14]),
	.cout(),
	.cout0(\K1Module|k1count[14]~21 ),
	.cout1(\K1Module|k1count[14]~21COUT1_112 ));
// synopsys translate_off
defparam \K1Module|k1count[14] .cin0_used = "true";
defparam \K1Module|k1count[14] .cin1_used = "true";
defparam \K1Module|k1count[14] .cin_used = "true";
defparam \K1Module|k1count[14] .lut_mask = "a50a";
defparam \K1Module|k1count[14] .operation_mode = "arithmetic";
defparam \K1Module|k1count[14] .output_mode = "reg_only";
defparam \K1Module|k1count[14] .register_cascade_mode = "off";
defparam \K1Module|k1count[14] .sum_lutc_input = "cin";
defparam \K1Module|k1count[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \K1Module|k1count[15] (
// Equation(s):
// \K1Module|k1count [15] = DFFEAS((\K1Module|k1count [15] $ (((!\K1Module|k1count[10]~13  & \K1Module|k1count[14]~21 ) # (\K1Module|k1count[10]~13  & \K1Module|k1count[14]~21COUT1_112 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[15]~23  = CARRY(((!\K1Module|k1count[14]~21COUT1_112 ) # (!\K1Module|k1count [15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[10]~13 ),
	.cin0(\K1Module|k1count[14]~21 ),
	.cin1(\K1Module|k1count[14]~21COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [15]),
	.cout(\K1Module|k1count[15]~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|k1count[15] .cin0_used = "true";
defparam \K1Module|k1count[15] .cin1_used = "true";
defparam \K1Module|k1count[15] .cin_used = "true";
defparam \K1Module|k1count[15] .lut_mask = "3c3f";
defparam \K1Module|k1count[15] .operation_mode = "arithmetic";
defparam \K1Module|k1count[15] .output_mode = "reg_only";
defparam \K1Module|k1count[15] .register_cascade_mode = "off";
defparam \K1Module|k1count[15] .sum_lutc_input = "cin";
defparam \K1Module|k1count[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \K1Module|Equal0~4 (
// Equation(s):
// \K1Module|Equal0~4_combout  = (\K1Module|k1count [13] & (\K1Module|k1count [14] & (\K1Module|k1count [12] & \K1Module|k1count [15])))

	.clk(gnd),
	.dataa(\K1Module|k1count [13]),
	.datab(\K1Module|k1count [14]),
	.datac(\K1Module|k1count [12]),
	.datad(\K1Module|k1count [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|Equal0~4 .lut_mask = "8000";
defparam \K1Module|Equal0~4 .operation_mode = "normal";
defparam \K1Module|Equal0~4 .output_mode = "comb_only";
defparam \K1Module|Equal0~4 .register_cascade_mode = "off";
defparam \K1Module|Equal0~4 .sum_lutc_input = "datac";
defparam \K1Module|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \K1Module|Equal0~5 (
// Equation(s):
// \K1Module|Equal0~5_combout  = (\K1Module|k1count [11] & (\K1Module|k1count [10] & (\K1Module|Equal0~3_combout  & \K1Module|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\K1Module|k1count [11]),
	.datab(\K1Module|k1count [10]),
	.datac(\K1Module|Equal0~3_combout ),
	.datad(\K1Module|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|Equal0~5 .lut_mask = "8000";
defparam \K1Module|Equal0~5 .operation_mode = "normal";
defparam \K1Module|Equal0~5 .output_mode = "comb_only";
defparam \K1Module|Equal0~5 .register_cascade_mode = "off";
defparam \K1Module|Equal0~5 .sum_lutc_input = "datac";
defparam \K1Module|Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \K1Module|k1count[16] (
// Equation(s):
// \K1Module|k1count [16] = DFFEAS((\K1Module|k1count [16] $ ((!\K1Module|k1count[15]~23 ))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[16]~25  = CARRY(((\K1Module|k1count [16] & !\K1Module|k1count[15]~23 )))
// \K1Module|k1count[16]~25COUT1_114  = CARRY(((\K1Module|k1count [16] & !\K1Module|k1count[15]~23 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[15]~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [16]),
	.cout(),
	.cout0(\K1Module|k1count[16]~25 ),
	.cout1(\K1Module|k1count[16]~25COUT1_114 ));
// synopsys translate_off
defparam \K1Module|k1count[16] .cin_used = "true";
defparam \K1Module|k1count[16] .lut_mask = "c30c";
defparam \K1Module|k1count[16] .operation_mode = "arithmetic";
defparam \K1Module|k1count[16] .output_mode = "reg_only";
defparam \K1Module|k1count[16] .register_cascade_mode = "off";
defparam \K1Module|k1count[16] .sum_lutc_input = "cin";
defparam \K1Module|k1count[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \K1Module|k1count[17] (
// Equation(s):
// \K1Module|k1count [17] = DFFEAS((\K1Module|k1count [17] $ (((!\K1Module|k1count[15]~23  & \K1Module|k1count[16]~25 ) # (\K1Module|k1count[15]~23  & \K1Module|k1count[16]~25COUT1_114 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[17]~27  = CARRY(((!\K1Module|k1count[16]~25 ) # (!\K1Module|k1count [17])))
// \K1Module|k1count[17]~27COUT1_116  = CARRY(((!\K1Module|k1count[16]~25COUT1_114 ) # (!\K1Module|k1count [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[15]~23 ),
	.cin0(\K1Module|k1count[16]~25 ),
	.cin1(\K1Module|k1count[16]~25COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [17]),
	.cout(),
	.cout0(\K1Module|k1count[17]~27 ),
	.cout1(\K1Module|k1count[17]~27COUT1_116 ));
// synopsys translate_off
defparam \K1Module|k1count[17] .cin0_used = "true";
defparam \K1Module|k1count[17] .cin1_used = "true";
defparam \K1Module|k1count[17] .cin_used = "true";
defparam \K1Module|k1count[17] .lut_mask = "3c3f";
defparam \K1Module|k1count[17] .operation_mode = "arithmetic";
defparam \K1Module|k1count[17] .output_mode = "reg_only";
defparam \K1Module|k1count[17] .register_cascade_mode = "off";
defparam \K1Module|k1count[17] .sum_lutc_input = "cin";
defparam \K1Module|k1count[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \K1Module|k1count[18] (
// Equation(s):
// \K1Module|k1count [18] = DFFEAS((\K1Module|k1count [18] $ ((!(!\K1Module|k1count[15]~23  & \K1Module|k1count[17]~27 ) # (\K1Module|k1count[15]~23  & \K1Module|k1count[17]~27COUT1_116 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , 
// )
// \K1Module|k1count[18]~29  = CARRY(((\K1Module|k1count [18] & !\K1Module|k1count[17]~27 )))
// \K1Module|k1count[18]~29COUT1_118  = CARRY(((\K1Module|k1count [18] & !\K1Module|k1count[17]~27COUT1_116 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[15]~23 ),
	.cin0(\K1Module|k1count[17]~27 ),
	.cin1(\K1Module|k1count[17]~27COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [18]),
	.cout(),
	.cout0(\K1Module|k1count[18]~29 ),
	.cout1(\K1Module|k1count[18]~29COUT1_118 ));
// synopsys translate_off
defparam \K1Module|k1count[18] .cin0_used = "true";
defparam \K1Module|k1count[18] .cin1_used = "true";
defparam \K1Module|k1count[18] .cin_used = "true";
defparam \K1Module|k1count[18] .lut_mask = "c30c";
defparam \K1Module|k1count[18] .operation_mode = "arithmetic";
defparam \K1Module|k1count[18] .output_mode = "reg_only";
defparam \K1Module|k1count[18] .register_cascade_mode = "off";
defparam \K1Module|k1count[18] .sum_lutc_input = "cin";
defparam \K1Module|k1count[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \K1Module|k1count[19] (
// Equation(s):
// \K1Module|k1count [19] = DFFEAS(\K1Module|k1count [19] $ (((((!\K1Module|k1count[15]~23  & \K1Module|k1count[18]~29 ) # (\K1Module|k1count[15]~23  & \K1Module|k1count[18]~29COUT1_118 ))))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , 
// )
// \K1Module|k1count[19]~31  = CARRY(((!\K1Module|k1count[18]~29 )) # (!\K1Module|k1count [19]))
// \K1Module|k1count[19]~31COUT1_120  = CARRY(((!\K1Module|k1count[18]~29COUT1_118 )) # (!\K1Module|k1count [19]))

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[15]~23 ),
	.cin0(\K1Module|k1count[18]~29 ),
	.cin1(\K1Module|k1count[18]~29COUT1_118 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [19]),
	.cout(),
	.cout0(\K1Module|k1count[19]~31 ),
	.cout1(\K1Module|k1count[19]~31COUT1_120 ));
// synopsys translate_off
defparam \K1Module|k1count[19] .cin0_used = "true";
defparam \K1Module|k1count[19] .cin1_used = "true";
defparam \K1Module|k1count[19] .cin_used = "true";
defparam \K1Module|k1count[19] .lut_mask = "5a5f";
defparam \K1Module|k1count[19] .operation_mode = "arithmetic";
defparam \K1Module|k1count[19] .output_mode = "reg_only";
defparam \K1Module|k1count[19] .register_cascade_mode = "off";
defparam \K1Module|k1count[19] .sum_lutc_input = "cin";
defparam \K1Module|k1count[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \K1Module|Equal0~6 (
// Equation(s):
// \K1Module|Equal0~6_combout  = (\K1Module|k1count [16] & (\K1Module|k1count [18] & (\K1Module|k1count [17] & \K1Module|k1count [19])))

	.clk(gnd),
	.dataa(\K1Module|k1count [16]),
	.datab(\K1Module|k1count [18]),
	.datac(\K1Module|k1count [17]),
	.datad(\K1Module|k1count [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|Equal0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|Equal0~6 .lut_mask = "8000";
defparam \K1Module|Equal0~6 .operation_mode = "normal";
defparam \K1Module|Equal0~6 .output_mode = "comb_only";
defparam \K1Module|Equal0~6 .register_cascade_mode = "off";
defparam \K1Module|Equal0~6 .sum_lutc_input = "datac";
defparam \K1Module|Equal0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \K1Module|k1count[20] (
// Equation(s):
// \K1Module|k1count [20] = DFFEAS(\K1Module|k1count [20] $ ((((!(!\K1Module|k1count[15]~23  & \K1Module|k1count[19]~31 ) # (\K1Module|k1count[15]~23  & \K1Module|k1count[19]~31COUT1_120 ))))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout 
// , )
// \K1Module|k1count[20]~33  = CARRY((\K1Module|k1count [20] & ((!\K1Module|k1count[19]~31COUT1_120 ))))

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[15]~23 ),
	.cin0(\K1Module|k1count[19]~31 ),
	.cin1(\K1Module|k1count[19]~31COUT1_120 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [20]),
	.cout(\K1Module|k1count[20]~33 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|k1count[20] .cin0_used = "true";
defparam \K1Module|k1count[20] .cin1_used = "true";
defparam \K1Module|k1count[20] .cin_used = "true";
defparam \K1Module|k1count[20] .lut_mask = "a50a";
defparam \K1Module|k1count[20] .operation_mode = "arithmetic";
defparam \K1Module|k1count[20] .output_mode = "reg_only";
defparam \K1Module|k1count[20] .register_cascade_mode = "off";
defparam \K1Module|k1count[20] .sum_lutc_input = "cin";
defparam \K1Module|k1count[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \K1Module|k1count[21] (
// Equation(s):
// \K1Module|k1count [21] = DFFEAS(\K1Module|k1count [21] $ ((((\K1Module|k1count[20]~33 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[21]~35  = CARRY(((!\K1Module|k1count[20]~33 )) # (!\K1Module|k1count [21]))
// \K1Module|k1count[21]~35COUT1_122  = CARRY(((!\K1Module|k1count[20]~33 )) # (!\K1Module|k1count [21]))

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[20]~33 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [21]),
	.cout(),
	.cout0(\K1Module|k1count[21]~35 ),
	.cout1(\K1Module|k1count[21]~35COUT1_122 ));
// synopsys translate_off
defparam \K1Module|k1count[21] .cin_used = "true";
defparam \K1Module|k1count[21] .lut_mask = "5a5f";
defparam \K1Module|k1count[21] .operation_mode = "arithmetic";
defparam \K1Module|k1count[21] .output_mode = "reg_only";
defparam \K1Module|k1count[21] .register_cascade_mode = "off";
defparam \K1Module|k1count[21] .sum_lutc_input = "cin";
defparam \K1Module|k1count[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \K1Module|k1count[22] (
// Equation(s):
// \K1Module|k1count [22] = DFFEAS(\K1Module|k1count [22] $ ((((!(!\K1Module|k1count[20]~33  & \K1Module|k1count[21]~35 ) # (\K1Module|k1count[20]~33  & \K1Module|k1count[21]~35COUT1_122 ))))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout 
// , )
// \K1Module|k1count[22]~37  = CARRY((\K1Module|k1count [22] & ((!\K1Module|k1count[21]~35 ))))
// \K1Module|k1count[22]~37COUT1_124  = CARRY((\K1Module|k1count [22] & ((!\K1Module|k1count[21]~35COUT1_122 ))))

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[20]~33 ),
	.cin0(\K1Module|k1count[21]~35 ),
	.cin1(\K1Module|k1count[21]~35COUT1_122 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [22]),
	.cout(),
	.cout0(\K1Module|k1count[22]~37 ),
	.cout1(\K1Module|k1count[22]~37COUT1_124 ));
// synopsys translate_off
defparam \K1Module|k1count[22] .cin0_used = "true";
defparam \K1Module|k1count[22] .cin1_used = "true";
defparam \K1Module|k1count[22] .cin_used = "true";
defparam \K1Module|k1count[22] .lut_mask = "a50a";
defparam \K1Module|k1count[22] .operation_mode = "arithmetic";
defparam \K1Module|k1count[22] .output_mode = "reg_only";
defparam \K1Module|k1count[22] .register_cascade_mode = "off";
defparam \K1Module|k1count[22] .sum_lutc_input = "cin";
defparam \K1Module|k1count[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \K1Module|k1count[23] (
// Equation(s):
// \K1Module|k1count [23] = DFFEAS((\K1Module|k1count [23] $ (((!\K1Module|k1count[20]~33  & \K1Module|k1count[22]~37 ) # (\K1Module|k1count[20]~33  & \K1Module|k1count[22]~37COUT1_124 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[23]~39  = CARRY(((!\K1Module|k1count[22]~37 ) # (!\K1Module|k1count [23])))
// \K1Module|k1count[23]~39COUT1_126  = CARRY(((!\K1Module|k1count[22]~37COUT1_124 ) # (!\K1Module|k1count [23])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[20]~33 ),
	.cin0(\K1Module|k1count[22]~37 ),
	.cin1(\K1Module|k1count[22]~37COUT1_124 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [23]),
	.cout(),
	.cout0(\K1Module|k1count[23]~39 ),
	.cout1(\K1Module|k1count[23]~39COUT1_126 ));
// synopsys translate_off
defparam \K1Module|k1count[23] .cin0_used = "true";
defparam \K1Module|k1count[23] .cin1_used = "true";
defparam \K1Module|k1count[23] .cin_used = "true";
defparam \K1Module|k1count[23] .lut_mask = "3c3f";
defparam \K1Module|k1count[23] .operation_mode = "arithmetic";
defparam \K1Module|k1count[23] .output_mode = "reg_only";
defparam \K1Module|k1count[23] .register_cascade_mode = "off";
defparam \K1Module|k1count[23] .sum_lutc_input = "cin";
defparam \K1Module|k1count[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \K1Module|Equal0~7 (
// Equation(s):
// \K1Module|Equal0~7_combout  = (\K1Module|k1count [21] & (\K1Module|k1count [20] & (\K1Module|k1count [22] & \K1Module|k1count [23])))

	.clk(gnd),
	.dataa(\K1Module|k1count [21]),
	.datab(\K1Module|k1count [20]),
	.datac(\K1Module|k1count [22]),
	.datad(\K1Module|k1count [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|Equal0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|Equal0~7 .lut_mask = "8000";
defparam \K1Module|Equal0~7 .operation_mode = "normal";
defparam \K1Module|Equal0~7 .output_mode = "comb_only";
defparam \K1Module|Equal0~7 .register_cascade_mode = "off";
defparam \K1Module|Equal0~7 .sum_lutc_input = "datac";
defparam \K1Module|Equal0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \K1Module|k1count[24] (
// Equation(s):
// \K1Module|k1count [24] = DFFEAS(\K1Module|k1count [24] $ ((((!(!\K1Module|k1count[20]~33  & \K1Module|k1count[23]~39 ) # (\K1Module|k1count[20]~33  & \K1Module|k1count[23]~39COUT1_126 ))))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout 
// , )
// \K1Module|k1count[24]~41  = CARRY((\K1Module|k1count [24] & ((!\K1Module|k1count[23]~39 ))))
// \K1Module|k1count[24]~41COUT1_128  = CARRY((\K1Module|k1count [24] & ((!\K1Module|k1count[23]~39COUT1_126 ))))

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[20]~33 ),
	.cin0(\K1Module|k1count[23]~39 ),
	.cin1(\K1Module|k1count[23]~39COUT1_126 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [24]),
	.cout(),
	.cout0(\K1Module|k1count[24]~41 ),
	.cout1(\K1Module|k1count[24]~41COUT1_128 ));
// synopsys translate_off
defparam \K1Module|k1count[24] .cin0_used = "true";
defparam \K1Module|k1count[24] .cin1_used = "true";
defparam \K1Module|k1count[24] .cin_used = "true";
defparam \K1Module|k1count[24] .lut_mask = "a50a";
defparam \K1Module|k1count[24] .operation_mode = "arithmetic";
defparam \K1Module|k1count[24] .output_mode = "reg_only";
defparam \K1Module|k1count[24] .register_cascade_mode = "off";
defparam \K1Module|k1count[24] .sum_lutc_input = "cin";
defparam \K1Module|k1count[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \K1Module|k1count[25] (
// Equation(s):
// \K1Module|k1count [25] = DFFEAS((\K1Module|k1count [25] $ (((!\K1Module|k1count[20]~33  & \K1Module|k1count[24]~41 ) # (\K1Module|k1count[20]~33  & \K1Module|k1count[24]~41COUT1_128 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[25]~43  = CARRY(((!\K1Module|k1count[24]~41COUT1_128 ) # (!\K1Module|k1count [25])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[20]~33 ),
	.cin0(\K1Module|k1count[24]~41 ),
	.cin1(\K1Module|k1count[24]~41COUT1_128 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [25]),
	.cout(\K1Module|k1count[25]~43 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|k1count[25] .cin0_used = "true";
defparam \K1Module|k1count[25] .cin1_used = "true";
defparam \K1Module|k1count[25] .cin_used = "true";
defparam \K1Module|k1count[25] .lut_mask = "3c3f";
defparam \K1Module|k1count[25] .operation_mode = "arithmetic";
defparam \K1Module|k1count[25] .output_mode = "reg_only";
defparam \K1Module|k1count[25] .register_cascade_mode = "off";
defparam \K1Module|k1count[25] .sum_lutc_input = "cin";
defparam \K1Module|k1count[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \K1Module|k1count[26] (
// Equation(s):
// \K1Module|k1count [26] = DFFEAS((\K1Module|k1count [26] $ ((!\K1Module|k1count[25]~43 ))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[26]~45  = CARRY(((\K1Module|k1count [26] & !\K1Module|k1count[25]~43 )))
// \K1Module|k1count[26]~45COUT1_130  = CARRY(((\K1Module|k1count [26] & !\K1Module|k1count[25]~43 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[25]~43 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [26]),
	.cout(),
	.cout0(\K1Module|k1count[26]~45 ),
	.cout1(\K1Module|k1count[26]~45COUT1_130 ));
// synopsys translate_off
defparam \K1Module|k1count[26] .cin_used = "true";
defparam \K1Module|k1count[26] .lut_mask = "c30c";
defparam \K1Module|k1count[26] .operation_mode = "arithmetic";
defparam \K1Module|k1count[26] .output_mode = "reg_only";
defparam \K1Module|k1count[26] .register_cascade_mode = "off";
defparam \K1Module|k1count[26] .sum_lutc_input = "cin";
defparam \K1Module|k1count[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \K1Module|k1count[27] (
// Equation(s):
// \K1Module|k1count [27] = DFFEAS((\K1Module|k1count [27] $ (((!\K1Module|k1count[25]~43  & \K1Module|k1count[26]~45 ) # (\K1Module|k1count[25]~43  & \K1Module|k1count[26]~45COUT1_130 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )
// \K1Module|k1count[27]~47  = CARRY(((!\K1Module|k1count[26]~45 ) # (!\K1Module|k1count [27])))
// \K1Module|k1count[27]~47COUT1_132  = CARRY(((!\K1Module|k1count[26]~45COUT1_130 ) # (!\K1Module|k1count [27])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[25]~43 ),
	.cin0(\K1Module|k1count[26]~45 ),
	.cin1(\K1Module|k1count[26]~45COUT1_130 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [27]),
	.cout(),
	.cout0(\K1Module|k1count[27]~47 ),
	.cout1(\K1Module|k1count[27]~47COUT1_132 ));
// synopsys translate_off
defparam \K1Module|k1count[27] .cin0_used = "true";
defparam \K1Module|k1count[27] .cin1_used = "true";
defparam \K1Module|k1count[27] .cin_used = "true";
defparam \K1Module|k1count[27] .lut_mask = "3c3f";
defparam \K1Module|k1count[27] .operation_mode = "arithmetic";
defparam \K1Module|k1count[27] .output_mode = "reg_only";
defparam \K1Module|k1count[27] .register_cascade_mode = "off";
defparam \K1Module|k1count[27] .sum_lutc_input = "cin";
defparam \K1Module|k1count[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \K1Module|k1count[28] (
// Equation(s):
// \K1Module|k1count [28] = DFFEAS((\K1Module|k1count [28] $ ((!(!\K1Module|k1count[25]~43  & \K1Module|k1count[27]~47 ) # (\K1Module|k1count[25]~43  & \K1Module|k1count[27]~47COUT1_132 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , 
// )
// \K1Module|k1count[28]~49  = CARRY(((\K1Module|k1count [28] & !\K1Module|k1count[27]~47 )))
// \K1Module|k1count[28]~49COUT1_134  = CARRY(((\K1Module|k1count [28] & !\K1Module|k1count[27]~47COUT1_132 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\K1Module|k1count [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[25]~43 ),
	.cin0(\K1Module|k1count[27]~47 ),
	.cin1(\K1Module|k1count[27]~47COUT1_132 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [28]),
	.cout(),
	.cout0(\K1Module|k1count[28]~49 ),
	.cout1(\K1Module|k1count[28]~49COUT1_134 ));
// synopsys translate_off
defparam \K1Module|k1count[28] .cin0_used = "true";
defparam \K1Module|k1count[28] .cin1_used = "true";
defparam \K1Module|k1count[28] .cin_used = "true";
defparam \K1Module|k1count[28] .lut_mask = "c30c";
defparam \K1Module|k1count[28] .operation_mode = "arithmetic";
defparam \K1Module|k1count[28] .output_mode = "reg_only";
defparam \K1Module|k1count[28] .register_cascade_mode = "off";
defparam \K1Module|k1count[28] .sum_lutc_input = "cin";
defparam \K1Module|k1count[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \K1Module|k1count[29] (
// Equation(s):
// \K1Module|k1count [29] = DFFEAS(\K1Module|k1count [29] $ (((((!\K1Module|k1count[25]~43  & \K1Module|k1count[28]~49 ) # (\K1Module|k1count[25]~43  & \K1Module|k1count[28]~49COUT1_134 ))))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , 
// )
// \K1Module|k1count[29]~51  = CARRY(((!\K1Module|k1count[28]~49 )) # (!\K1Module|k1count [29]))
// \K1Module|k1count[29]~51COUT1_136  = CARRY(((!\K1Module|k1count[28]~49COUT1_134 )) # (!\K1Module|k1count [29]))

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[25]~43 ),
	.cin0(\K1Module|k1count[28]~49 ),
	.cin1(\K1Module|k1count[28]~49COUT1_134 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [29]),
	.cout(),
	.cout0(\K1Module|k1count[29]~51 ),
	.cout1(\K1Module|k1count[29]~51COUT1_136 ));
// synopsys translate_off
defparam \K1Module|k1count[29] .cin0_used = "true";
defparam \K1Module|k1count[29] .cin1_used = "true";
defparam \K1Module|k1count[29] .cin_used = "true";
defparam \K1Module|k1count[29] .lut_mask = "5a5f";
defparam \K1Module|k1count[29] .operation_mode = "arithmetic";
defparam \K1Module|k1count[29] .output_mode = "reg_only";
defparam \K1Module|k1count[29] .register_cascade_mode = "off";
defparam \K1Module|k1count[29] .sum_lutc_input = "cin";
defparam \K1Module|k1count[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \K1Module|k1count[30] (
// Equation(s):
// \K1Module|k1count [30] = DFFEAS(\K1Module|k1count [30] $ ((((!(!\K1Module|k1count[25]~43  & \K1Module|k1count[29]~51 ) # (\K1Module|k1count[25]~43  & \K1Module|k1count[29]~51COUT1_136 ))))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout 
// , )
// \K1Module|k1count[30]~53  = CARRY((\K1Module|k1count [30] & ((!\K1Module|k1count[29]~51COUT1_136 ))))

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[25]~43 ),
	.cin0(\K1Module|k1count[29]~51 ),
	.cin1(\K1Module|k1count[29]~51COUT1_136 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [30]),
	.cout(\K1Module|k1count[30]~53 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|k1count[30] .cin0_used = "true";
defparam \K1Module|k1count[30] .cin1_used = "true";
defparam \K1Module|k1count[30] .cin_used = "true";
defparam \K1Module|k1count[30] .lut_mask = "a50a";
defparam \K1Module|k1count[30] .operation_mode = "arithmetic";
defparam \K1Module|k1count[30] .output_mode = "reg_only";
defparam \K1Module|k1count[30] .register_cascade_mode = "off";
defparam \K1Module|k1count[30] .sum_lutc_input = "cin";
defparam \K1Module|k1count[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \K1Module|Equal0~9 (
// Equation(s):
// \K1Module|Equal0~9_combout  = (\K1Module|k1count [31] & (\K1Module|k1count [28] & (\K1Module|k1count [30] & \K1Module|k1count [29])))

	.clk(gnd),
	.dataa(\K1Module|k1count [31]),
	.datab(\K1Module|k1count [28]),
	.datac(\K1Module|k1count [30]),
	.datad(\K1Module|k1count [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|Equal0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|Equal0~9 .lut_mask = "8000";
defparam \K1Module|Equal0~9 .operation_mode = "normal";
defparam \K1Module|Equal0~9 .output_mode = "comb_only";
defparam \K1Module|Equal0~9 .register_cascade_mode = "off";
defparam \K1Module|Equal0~9 .sum_lutc_input = "datac";
defparam \K1Module|Equal0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \K1Module|Equal0~8 (
// Equation(s):
// \K1Module|Equal0~8_combout  = (\K1Module|k1count [25] & (\K1Module|k1count [27] & (\K1Module|k1count [26] & \K1Module|k1count [24])))

	.clk(gnd),
	.dataa(\K1Module|k1count [25]),
	.datab(\K1Module|k1count [27]),
	.datac(\K1Module|k1count [26]),
	.datad(\K1Module|k1count [24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|Equal0~8 .lut_mask = "8000";
defparam \K1Module|Equal0~8 .operation_mode = "normal";
defparam \K1Module|Equal0~8 .output_mode = "comb_only";
defparam \K1Module|Equal0~8 .register_cascade_mode = "off";
defparam \K1Module|Equal0~8 .sum_lutc_input = "datac";
defparam \K1Module|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \K1Module|Equal0~10 (
// Equation(s):
// \K1Module|Equal0~10_combout  = (\K1Module|Equal0~6_combout  & (\K1Module|Equal0~7_combout  & (\K1Module|Equal0~9_combout  & \K1Module|Equal0~8_combout )))

	.clk(gnd),
	.dataa(\K1Module|Equal0~6_combout ),
	.datab(\K1Module|Equal0~7_combout ),
	.datac(\K1Module|Equal0~9_combout ),
	.datad(\K1Module|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|Equal0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|Equal0~10 .lut_mask = "8000";
defparam \K1Module|Equal0~10 .operation_mode = "normal";
defparam \K1Module|Equal0~10 .output_mode = "comb_only";
defparam \K1Module|Equal0~10 .register_cascade_mode = "off";
defparam \K1Module|Equal0~10 .sum_lutc_input = "datac";
defparam \K1Module|Equal0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \K1Module|always0~0 (
// Equation(s):
// \K1Module|always0~0_combout  = (\DoublePulse4|risingflg~regout ) # ((\K1Module|Equal0~2_combout  & (\K1Module|Equal0~5_combout  & \K1Module|Equal0~10_combout )))

	.clk(gnd),
	.dataa(\DoublePulse4|risingflg~regout ),
	.datab(\K1Module|Equal0~2_combout ),
	.datac(\K1Module|Equal0~5_combout ),
	.datad(\K1Module|Equal0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|always0~0 .lut_mask = "eaaa";
defparam \K1Module|always0~0 .operation_mode = "normal";
defparam \K1Module|always0~0 .output_mode = "comb_only";
defparam \K1Module|always0~0 .register_cascade_mode = "off";
defparam \K1Module|always0~0 .sum_lutc_input = "datac";
defparam \K1Module|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \K1Module|k1count[31] (
// Equation(s):
// \K1Module|k1count [31] = DFFEAS(\K1Module|k1count [31] $ ((((\K1Module|k1count[30]~53 )))), GLOBAL(\clk~combout ), VCC, , , , , \K1Module|always0~0_combout , )

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\K1Module|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\K1Module|k1count[30]~53 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|k1count [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|k1count[31] .cin_used = "true";
defparam \K1Module|k1count[31] .lut_mask = "5a5a";
defparam \K1Module|k1count[31] .operation_mode = "normal";
defparam \K1Module|k1count[31] .output_mode = "reg_only";
defparam \K1Module|k1count[31] .register_cascade_mode = "off";
defparam \K1Module|k1count[31] .sum_lutc_input = "cin";
defparam \K1Module|k1count[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \K1Module|LessThan0~1 (
// Equation(s):
// \K1Module|LessThan0~1_combout  = (!\K1Module|k1count [13] & (!\K1Module|k1count [12] & (!\K1Module|k1count [11] & !\K1Module|k1count [10])))

	.clk(gnd),
	.dataa(\K1Module|k1count [13]),
	.datab(\K1Module|k1count [12]),
	.datac(\K1Module|k1count [11]),
	.datad(\K1Module|k1count [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|LessThan0~1 .lut_mask = "0001";
defparam \K1Module|LessThan0~1 .operation_mode = "normal";
defparam \K1Module|LessThan0~1 .output_mode = "comb_only";
defparam \K1Module|LessThan0~1 .register_cascade_mode = "off";
defparam \K1Module|LessThan0~1 .sum_lutc_input = "datac";
defparam \K1Module|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \K1Module|LessThan0~5 (
// Equation(s):
// \K1Module|LessThan0~5_combout  = (!\K1Module|k1count [29] & (!\K1Module|k1count [28] & (!\K1Module|k1count [27] & !\K1Module|k1count [26])))

	.clk(gnd),
	.dataa(\K1Module|k1count [29]),
	.datab(\K1Module|k1count [28]),
	.datac(\K1Module|k1count [27]),
	.datad(\K1Module|k1count [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|LessThan0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|LessThan0~5 .lut_mask = "0001";
defparam \K1Module|LessThan0~5 .operation_mode = "normal";
defparam \K1Module|LessThan0~5 .output_mode = "comb_only";
defparam \K1Module|LessThan0~5 .register_cascade_mode = "off";
defparam \K1Module|LessThan0~5 .sum_lutc_input = "datac";
defparam \K1Module|LessThan0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \K1Module|LessThan0~3 (
// Equation(s):
// \K1Module|LessThan0~3_combout  = (!\K1Module|k1count [20] & (!\K1Module|k1count [19] & (!\K1Module|k1count [21] & !\K1Module|k1count [18])))

	.clk(gnd),
	.dataa(\K1Module|k1count [20]),
	.datab(\K1Module|k1count [19]),
	.datac(\K1Module|k1count [21]),
	.datad(\K1Module|k1count [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|LessThan0~3 .lut_mask = "0001";
defparam \K1Module|LessThan0~3 .operation_mode = "normal";
defparam \K1Module|LessThan0~3 .output_mode = "comb_only";
defparam \K1Module|LessThan0~3 .register_cascade_mode = "off";
defparam \K1Module|LessThan0~3 .sum_lutc_input = "datac";
defparam \K1Module|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \K1Module|LessThan0~4 (
// Equation(s):
// \K1Module|LessThan0~4_combout  = (!\K1Module|k1count [24] & (!\K1Module|k1count [22] & (!\K1Module|k1count [23] & !\K1Module|k1count [25])))

	.clk(gnd),
	.dataa(\K1Module|k1count [24]),
	.datab(\K1Module|k1count [22]),
	.datac(\K1Module|k1count [23]),
	.datad(\K1Module|k1count [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|LessThan0~4 .lut_mask = "0001";
defparam \K1Module|LessThan0~4 .operation_mode = "normal";
defparam \K1Module|LessThan0~4 .output_mode = "comb_only";
defparam \K1Module|LessThan0~4 .register_cascade_mode = "off";
defparam \K1Module|LessThan0~4 .sum_lutc_input = "datac";
defparam \K1Module|LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \K1Module|LessThan0~6 (
// Equation(s):
// \K1Module|LessThan0~6_combout  = (!\K1Module|k1count [30] & (\K1Module|LessThan0~5_combout  & (\K1Module|LessThan0~3_combout  & \K1Module|LessThan0~4_combout )))

	.clk(gnd),
	.dataa(\K1Module|k1count [30]),
	.datab(\K1Module|LessThan0~5_combout ),
	.datac(\K1Module|LessThan0~3_combout ),
	.datad(\K1Module|LessThan0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|LessThan0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|LessThan0~6 .lut_mask = "4000";
defparam \K1Module|LessThan0~6 .operation_mode = "normal";
defparam \K1Module|LessThan0~6 .output_mode = "comb_only";
defparam \K1Module|LessThan0~6 .register_cascade_mode = "off";
defparam \K1Module|LessThan0~6 .sum_lutc_input = "datac";
defparam \K1Module|LessThan0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \K1Module|LessThan0~2 (
// Equation(s):
// \K1Module|LessThan0~2_combout  = (!\K1Module|k1count [17] & (!\K1Module|k1count [15] & (!\K1Module|k1count [16] & !\K1Module|k1count [14])))

	.clk(gnd),
	.dataa(\K1Module|k1count [17]),
	.datab(\K1Module|k1count [15]),
	.datac(\K1Module|k1count [16]),
	.datad(\K1Module|k1count [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|LessThan0~2 .lut_mask = "0001";
defparam \K1Module|LessThan0~2 .operation_mode = "normal";
defparam \K1Module|LessThan0~2 .output_mode = "comb_only";
defparam \K1Module|LessThan0~2 .register_cascade_mode = "off";
defparam \K1Module|LessThan0~2 .sum_lutc_input = "datac";
defparam \K1Module|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \K1Module|LessThan0~0 (
// Equation(s):
// \K1Module|LessThan0~0_combout  = ((!\K1Module|k1count [6] & (!\K1Module|k1count [5] & !\K1Module|k1count [7]))) # (!\K1Module|Equal0~0_combout )

	.clk(gnd),
	.dataa(\K1Module|k1count [6]),
	.datab(\K1Module|k1count [5]),
	.datac(\K1Module|Equal0~0_combout ),
	.datad(\K1Module|k1count [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|LessThan0~0 .lut_mask = "0f1f";
defparam \K1Module|LessThan0~0 .operation_mode = "normal";
defparam \K1Module|LessThan0~0 .output_mode = "comb_only";
defparam \K1Module|LessThan0~0 .register_cascade_mode = "off";
defparam \K1Module|LessThan0~0 .sum_lutc_input = "datac";
defparam \K1Module|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \K1Module|LessThan0~7 (
// Equation(s):
// \K1Module|LessThan0~7_combout  = (\K1Module|LessThan0~1_combout  & (\K1Module|LessThan0~6_combout  & (\K1Module|LessThan0~2_combout  & \K1Module|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\K1Module|LessThan0~1_combout ),
	.datab(\K1Module|LessThan0~6_combout ),
	.datac(\K1Module|LessThan0~2_combout ),
	.datad(\K1Module|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\K1Module|LessThan0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|LessThan0~7 .lut_mask = "8000";
defparam \K1Module|LessThan0~7 .operation_mode = "normal";
defparam \K1Module|LessThan0~7 .output_mode = "comb_only";
defparam \K1Module|LessThan0~7 .register_cascade_mode = "off";
defparam \K1Module|LessThan0~7 .sum_lutc_input = "datac";
defparam \K1Module|LessThan0~7 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_in~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_in~combout ),
	.padio(ad_in));
// synopsys translate_off
defparam \ad_in~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X14_Y5_N5
maxii_lcell \ad|rsr[15]~1 (
// Equation(s):
// \ad|rsr[15]~1_combout  = (!\ad|ad_count [4] & (\ad|clk_div [4] & (!\ad|clk_div [5] & \ad|rsr[15]~0_combout )))

	.clk(gnd),
	.dataa(\ad|ad_count [4]),
	.datab(\ad|clk_div [4]),
	.datac(\ad|clk_div [5]),
	.datad(\ad|rsr[15]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|rsr[15]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[15]~1 .lut_mask = "0400";
defparam \ad|rsr[15]~1 .operation_mode = "normal";
defparam \ad|rsr[15]~1 .output_mode = "comb_only";
defparam \ad|rsr[15]~1 .register_cascade_mode = "off";
defparam \ad|rsr[15]~1 .sum_lutc_input = "datac";
defparam \ad|rsr[15]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxii_lcell \ad|rsr[0] (
// Equation(s):
// \ad|rsr [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad_in~combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_in~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[0] .lut_mask = "0000";
defparam \ad|rsr[0] .operation_mode = "normal";
defparam \ad|rsr[0] .output_mode = "reg_only";
defparam \ad|rsr[0] .register_cascade_mode = "off";
defparam \ad|rsr[0] .sum_lutc_input = "datac";
defparam \ad|rsr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxii_lcell \ad|rsr[1] (
// Equation(s):
// \ad|rsr [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[1] .lut_mask = "0000";
defparam \ad|rsr[1] .operation_mode = "normal";
defparam \ad|rsr[1] .output_mode = "reg_only";
defparam \ad|rsr[1] .register_cascade_mode = "off";
defparam \ad|rsr[1] .sum_lutc_input = "datac";
defparam \ad|rsr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxii_lcell \ad|rsr[2] (
// Equation(s):
// \ad|rsr [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[2] .lut_mask = "0000";
defparam \ad|rsr[2] .operation_mode = "normal";
defparam \ad|rsr[2] .output_mode = "reg_only";
defparam \ad|rsr[2] .register_cascade_mode = "off";
defparam \ad|rsr[2] .sum_lutc_input = "datac";
defparam \ad|rsr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxii_lcell \ad|rsr[3] (
// Equation(s):
// \ad|rsr [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[3] .lut_mask = "0000";
defparam \ad|rsr[3] .operation_mode = "normal";
defparam \ad|rsr[3] .output_mode = "reg_only";
defparam \ad|rsr[3] .register_cascade_mode = "off";
defparam \ad|rsr[3] .sum_lutc_input = "datac";
defparam \ad|rsr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N1
maxii_lcell \ad|rsr[4] (
// Equation(s):
// \ad|rsr [4] = DFFEAS((((\ad|rsr [3]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[4] .lut_mask = "ff00";
defparam \ad|rsr[4] .operation_mode = "normal";
defparam \ad|rsr[4] .output_mode = "reg_only";
defparam \ad|rsr[4] .register_cascade_mode = "off";
defparam \ad|rsr[4] .sum_lutc_input = "datac";
defparam \ad|rsr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxii_lcell \ad|rsr[5] (
// Equation(s):
// \ad|rsr [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[5] .lut_mask = "0000";
defparam \ad|rsr[5] .operation_mode = "normal";
defparam \ad|rsr[5] .output_mode = "reg_only";
defparam \ad|rsr[5] .register_cascade_mode = "off";
defparam \ad|rsr[5] .sum_lutc_input = "datac";
defparam \ad|rsr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxii_lcell \ad|rsr[6] (
// Equation(s):
// \ad|rsr [6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[6] .lut_mask = "0000";
defparam \ad|rsr[6] .operation_mode = "normal";
defparam \ad|rsr[6] .output_mode = "reg_only";
defparam \ad|rsr[6] .register_cascade_mode = "off";
defparam \ad|rsr[6] .sum_lutc_input = "datac";
defparam \ad|rsr[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxii_lcell \ad|rsr[7] (
// Equation(s):
// \ad|rsr [7] = DFFEAS((((\ad|rsr [6]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[7] .lut_mask = "ff00";
defparam \ad|rsr[7] .operation_mode = "normal";
defparam \ad|rsr[7] .output_mode = "reg_only";
defparam \ad|rsr[7] .register_cascade_mode = "off";
defparam \ad|rsr[7] .sum_lutc_input = "datac";
defparam \ad|rsr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxii_lcell \ad|rsr[8] (
// Equation(s):
// \ad|rsr [8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[8] .lut_mask = "0000";
defparam \ad|rsr[8] .operation_mode = "normal";
defparam \ad|rsr[8] .output_mode = "reg_only";
defparam \ad|rsr[8] .register_cascade_mode = "off";
defparam \ad|rsr[8] .sum_lutc_input = "datac";
defparam \ad|rsr[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxii_lcell \ad|rsr[9] (
// Equation(s):
// \ad|rsr [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[9] .lut_mask = "0000";
defparam \ad|rsr[9] .operation_mode = "normal";
defparam \ad|rsr[9] .output_mode = "reg_only";
defparam \ad|rsr[9] .register_cascade_mode = "off";
defparam \ad|rsr[9] .sum_lutc_input = "datac";
defparam \ad|rsr[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N3
maxii_lcell \ad|rsr[10] (
// Equation(s):
// \ad|rsr [10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[10] .lut_mask = "0000";
defparam \ad|rsr[10] .operation_mode = "normal";
defparam \ad|rsr[10] .output_mode = "reg_only";
defparam \ad|rsr[10] .register_cascade_mode = "off";
defparam \ad|rsr[10] .sum_lutc_input = "datac";
defparam \ad|rsr[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N5
maxii_lcell \ad|rsr[11] (
// Equation(s):
// \ad|rsr [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[11] .lut_mask = "0000";
defparam \ad|rsr[11] .operation_mode = "normal";
defparam \ad|rsr[11] .output_mode = "reg_only";
defparam \ad|rsr[11] .register_cascade_mode = "off";
defparam \ad|rsr[11] .sum_lutc_input = "datac";
defparam \ad|rsr[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N7
maxii_lcell \ad|rsr[12] (
// Equation(s):
// \ad|rsr [12] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[12] .lut_mask = "0000";
defparam \ad|rsr[12] .operation_mode = "normal";
defparam \ad|rsr[12] .output_mode = "reg_only";
defparam \ad|rsr[12] .register_cascade_mode = "off";
defparam \ad|rsr[12] .sum_lutc_input = "datac";
defparam \ad|rsr[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxii_lcell \ad|rsr[13] (
// Equation(s):
// \ad|rsr [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[13] .lut_mask = "0000";
defparam \ad|rsr[13] .operation_mode = "normal";
defparam \ad|rsr[13] .output_mode = "reg_only";
defparam \ad|rsr[13] .register_cascade_mode = "off";
defparam \ad|rsr[13] .sum_lutc_input = "datac";
defparam \ad|rsr[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxii_lcell \ad|volt[4] (
// Equation(s):
// \LessThan10~0  = ((!\ad|volt [5] & (!D1_volt[4])))
// \ad|volt [4] = DFFEAS(\LessThan10~0 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|volt [5]),
	.datac(\ad|rsr [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan10~0 ),
	.regout(\ad|volt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[4] .lut_mask = "0303";
defparam \ad|volt[4] .operation_mode = "normal";
defparam \ad|volt[4] .output_mode = "reg_and_comb";
defparam \ad|volt[4] .register_cascade_mode = "off";
defparam \ad|volt[4] .sum_lutc_input = "qfbk";
defparam \ad|volt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxii_lcell \ad|volt[1] (
// Equation(s):
// \ad|volt [1] = DFFEAS((((\ad|rsr [1]))), GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[1] .lut_mask = "ff00";
defparam \ad|volt[1] .operation_mode = "normal";
defparam \ad|volt[1] .output_mode = "reg_only";
defparam \ad|volt[1] .register_cascade_mode = "off";
defparam \ad|volt[1] .sum_lutc_input = "datac";
defparam \ad|volt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxii_lcell \ad|volt[3] (
// Equation(s):
// \ad|volt [3] = DFFEAS((((\ad|rsr [3]))), GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[3] .lut_mask = "ff00";
defparam \ad|volt[3] .operation_mode = "normal";
defparam \ad|volt[3] .output_mode = "reg_only";
defparam \ad|volt[3] .register_cascade_mode = "off";
defparam \ad|volt[3] .sum_lutc_input = "datac";
defparam \ad|volt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxii_lcell \ad|volt[0] (
// Equation(s):
// \LessThan8~1  = (\ad|volt [1]) # ((\ad|volt [2]) # ((D1_volt[0]) # (\ad|volt [3])))
// \ad|volt [0] = DFFEAS(\LessThan8~1 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [1]),
	.datab(\ad|volt [2]),
	.datac(\ad|rsr [0]),
	.datad(\ad|volt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan8~1 ),
	.regout(\ad|volt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[0] .lut_mask = "fffe";
defparam \ad|volt[0] .operation_mode = "normal";
defparam \ad|volt[0] .output_mode = "reg_and_comb";
defparam \ad|volt[0] .register_cascade_mode = "off";
defparam \ad|volt[0] .sum_lutc_input = "qfbk";
defparam \ad|volt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxii_lcell \ad|volt[2] (
// Equation(s):
// \LessThan10~2  = (D1_volt[2] & (\ad|volt [3] & ((\ad|volt [1]) # (\ad|volt [0]))))
// \ad|volt [2] = DFFEAS(\LessThan10~2 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [1]),
	.datab(\ad|volt [0]),
	.datac(\ad|rsr [2]),
	.datad(\ad|volt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan10~2 ),
	.regout(\ad|volt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[2] .lut_mask = "e000";
defparam \ad|volt[2] .operation_mode = "normal";
defparam \ad|volt[2] .output_mode = "reg_and_comb";
defparam \ad|volt[2] .register_cascade_mode = "off";
defparam \ad|volt[2] .sum_lutc_input = "qfbk";
defparam \ad|volt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxii_lcell \ad|volt[5] (
// Equation(s):
// \always2~1  = (\ad|volt [6] & (D1_volt[5] & ((\ad|volt [4]) # (\LessThan8~1 ))))
// \ad|volt [5] = DFFEAS(\always2~1 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [4]),
	.datab(\ad|volt [6]),
	.datac(\ad|rsr [5]),
	.datad(\LessThan8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~1 ),
	.regout(\ad|volt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[5] .lut_mask = "c080";
defparam \ad|volt[5] .operation_mode = "normal";
defparam \ad|volt[5] .output_mode = "reg_and_comb";
defparam \ad|volt[5] .register_cascade_mode = "off";
defparam \ad|volt[5] .sum_lutc_input = "qfbk";
defparam \ad|volt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxii_lcell \ad|volt[6] (
// Equation(s):
// \LessThan10~1  = (!\ad|volt [7] & (\LessThan8~0  & (!D1_volt[6] & \LessThan10~0 )))
// \ad|volt [6] = DFFEAS(\LessThan10~1 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [7]),
	.datab(\LessThan8~0 ),
	.datac(\ad|rsr [6]),
	.datad(\LessThan10~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan10~1 ),
	.regout(\ad|volt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[6] .lut_mask = "0400";
defparam \ad|volt[6] .operation_mode = "normal";
defparam \ad|volt[6] .output_mode = "reg_and_comb";
defparam \ad|volt[6] .register_cascade_mode = "off";
defparam \ad|volt[6] .sum_lutc_input = "qfbk";
defparam \ad|volt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxii_lcell \LessThan8~2 (
// Equation(s):
// \LessThan8~2_combout  = (\ad|volt [6]) # ((\ad|volt [4] & (\ad|volt [5] & \LessThan8~1 )))

	.clk(gnd),
	.dataa(\ad|volt [6]),
	.datab(\ad|volt [4]),
	.datac(\ad|volt [5]),
	.datad(\LessThan8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan8~2 .lut_mask = "eaaa";
defparam \LessThan8~2 .operation_mode = "normal";
defparam \LessThan8~2 .output_mode = "comb_only";
defparam \LessThan8~2 .register_cascade_mode = "off";
defparam \LessThan8~2 .sum_lutc_input = "datac";
defparam \LessThan8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxii_lcell \LessThan8~3 (
// Equation(s):
// \LessThan8~3_combout  = (\ad|volt [10]) # (((\ad|volt [7] & \LessThan8~2_combout )) # (!\LessThan8~0 ))

	.clk(gnd),
	.dataa(\ad|volt [10]),
	.datab(\ad|volt [7]),
	.datac(\LessThan8~2_combout ),
	.datad(\LessThan8~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan8~3 .lut_mask = "eaff";
defparam \LessThan8~3 .operation_mode = "normal";
defparam \LessThan8~3 .output_mode = "comb_only";
defparam \LessThan8~3 .register_cascade_mode = "off";
defparam \LessThan8~3 .sum_lutc_input = "datac";
defparam \LessThan8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxii_lcell \ad|volt[13] (
// Equation(s):
// \LessThan8~4  = (\ad|volt [12]) # ((D1_volt[13]) # ((\ad|volt [11] & \LessThan8~3_combout )))
// \ad|volt [13] = DFFEAS(\LessThan8~4 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [11]),
	.datab(\ad|volt [12]),
	.datac(\ad|rsr [13]),
	.datad(\LessThan8~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan8~4 ),
	.regout(\ad|volt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[13] .lut_mask = "fefc";
defparam \ad|volt[13] .operation_mode = "normal";
defparam \ad|volt[13] .output_mode = "reg_and_comb";
defparam \ad|volt[13] .register_cascade_mode = "off";
defparam \ad|volt[13] .sum_lutc_input = "qfbk";
defparam \ad|volt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N1
maxii_lcell \ad|rsr[14] (
// Equation(s):
// \ad|rsr [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[14] .lut_mask = "0000";
defparam \ad|rsr[14] .operation_mode = "normal";
defparam \ad|rsr[14] .output_mode = "reg_only";
defparam \ad|rsr[14] .register_cascade_mode = "off";
defparam \ad|rsr[14] .sum_lutc_input = "datac";
defparam \ad|rsr[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N4
maxii_lcell \ad|rsr[15] (
// Equation(s):
// \ad|rsr [15] = DFFEAS((((\ad|rsr [14]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[15] .lut_mask = "ff00";
defparam \ad|rsr[15] .operation_mode = "normal";
defparam \ad|rsr[15] .output_mode = "reg_only";
defparam \ad|rsr[15] .register_cascade_mode = "off";
defparam \ad|rsr[15] .sum_lutc_input = "datac";
defparam \ad|rsr[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxii_lcell \ad|volt[15] (
// Equation(s):
// \ad|volt [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[15] .lut_mask = "0000";
defparam \ad|volt[15] .operation_mode = "normal";
defparam \ad|volt[15] .output_mode = "reg_only";
defparam \ad|volt[15] .register_cascade_mode = "off";
defparam \ad|volt[15] .sum_lutc_input = "datac";
defparam \ad|volt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxii_lcell \ad|volt[14] (
// Equation(s):
// \LED1_reg~1  = (\ad|volt [12]) # ((\ad|volt [15]) # ((D1_volt[14]) # (\ad|volt [13])))
// \ad|volt [14] = DFFEAS(\LED1_reg~1 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [12]),
	.datab(\ad|volt [15]),
	.datac(\ad|rsr [14]),
	.datad(\ad|volt [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1_reg~1 ),
	.regout(\ad|volt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[14] .lut_mask = "fffe";
defparam \ad|volt[14] .operation_mode = "normal";
defparam \ad|volt[14] .output_mode = "reg_and_comb";
defparam \ad|volt[14] .register_cascade_mode = "off";
defparam \ad|volt[14] .sum_lutc_input = "qfbk";
defparam \ad|volt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxii_lcell \ad|volt[12] (
// Equation(s):
// \always2~0  = (!\ad|volt [13] & (!\ad|volt [14] & (!D1_volt[12] & !\ad|volt [15])))
// \ad|volt [12] = DFFEAS(\always2~0 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [13]),
	.datab(\ad|volt [14]),
	.datac(\ad|rsr [12]),
	.datad(\ad|volt [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0 ),
	.regout(\ad|volt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[12] .lut_mask = "0001";
defparam \ad|volt[12] .operation_mode = "normal";
defparam \ad|volt[12] .output_mode = "reg_and_comb";
defparam \ad|volt[12] .register_cascade_mode = "off";
defparam \ad|volt[12] .sum_lutc_input = "qfbk";
defparam \ad|volt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxii_lcell \ad|volt[8] (
// Equation(s):
// \LessThan8~0  = (((!D1_volt[8] & !\ad|volt [9])))
// \ad|volt [8] = DFFEAS(\LessThan8~0 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [8]),
	.datad(\ad|volt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan8~0 ),
	.regout(\ad|volt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[8] .lut_mask = "000f";
defparam \ad|volt[8] .operation_mode = "normal";
defparam \ad|volt[8] .output_mode = "reg_and_comb";
defparam \ad|volt[8] .register_cascade_mode = "off";
defparam \ad|volt[8] .sum_lutc_input = "qfbk";
defparam \ad|volt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxii_lcell \LED1_reg~2 (
// Equation(s):
// \LED1_reg~2_combout  = (\ad|volt [10]) # ((\ad|volt [8]) # ((\ad|volt [7] & \LessThan8~2_combout )))

	.clk(gnd),
	.dataa(\ad|volt [10]),
	.datab(\ad|volt [7]),
	.datac(\ad|volt [8]),
	.datad(\LessThan8~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1_reg~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED1_reg~2 .lut_mask = "fefa";
defparam \LED1_reg~2 .operation_mode = "normal";
defparam \LED1_reg~2 .output_mode = "comb_only";
defparam \LED1_reg~2 .register_cascade_mode = "off";
defparam \LED1_reg~2 .sum_lutc_input = "datac";
defparam \LED1_reg~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxii_lcell \ad|volt[9] (
// Equation(s):
// \LED1_reg~3  = (!\LED1_reg~1  & (((!D1_volt[9] & !\LED1_reg~2_combout )) # (!\ad|volt [11])))
// \ad|volt [9] = DFFEAS(\LED1_reg~3 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\LED1_reg~1 ),
	.datab(\ad|volt [11]),
	.datac(\ad|rsr [9]),
	.datad(\LED1_reg~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1_reg~3 ),
	.regout(\ad|volt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[9] .lut_mask = "1115";
defparam \ad|volt[9] .operation_mode = "normal";
defparam \ad|volt[9] .output_mode = "reg_and_comb";
defparam \ad|volt[9] .register_cascade_mode = "off";
defparam \ad|volt[9] .sum_lutc_input = "qfbk";
defparam \ad|volt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxii_lcell \ad|volt[7] (
// Equation(s):
// \always2~2  = (\ad|volt [10]) # (((D1_volt[7]) # (\always2~1 )) # (!\LessThan8~0 ))
// \ad|volt [7] = DFFEAS(\always2~2 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [10]),
	.datab(\LessThan8~0 ),
	.datac(\ad|rsr [7]),
	.datad(\always2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~2 ),
	.regout(\ad|volt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[7] .lut_mask = "fffb";
defparam \ad|volt[7] .operation_mode = "normal";
defparam \ad|volt[7] .output_mode = "reg_and_comb";
defparam \ad|volt[7] .register_cascade_mode = "off";
defparam \ad|volt[7] .sum_lutc_input = "qfbk";
defparam \ad|volt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxii_lcell \ad|volt[10] (
// Equation(s):
// \LessThan6~0  = ((\LessThan8~1 ) # ((D1_volt[10]))) # (!\LessThan10~1 )
// \ad|volt [10] = DFFEAS(\LessThan6~0 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\LessThan10~1 ),
	.datab(\LessThan8~1 ),
	.datac(\ad|rsr [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan6~0 ),
	.regout(\ad|volt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[10] .lut_mask = "fdfd";
defparam \ad|volt[10] .operation_mode = "normal";
defparam \ad|volt[10] .output_mode = "reg_and_comb";
defparam \ad|volt[10] .register_cascade_mode = "off";
defparam \ad|volt[10] .sum_lutc_input = "qfbk";
defparam \ad|volt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxii_lcell \ad|volt[11] (
// Equation(s):
// \LessThan10~3  = (\ad|volt [10] & (((D1_volt[11]))))
// \ad|volt [11] = DFFEAS(\LessThan10~3 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [10]),
	.datab(vcc),
	.datac(\ad|rsr [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan10~3 ),
	.regout(\ad|volt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[11] .lut_mask = "a0a0";
defparam \ad|volt[11] .operation_mode = "normal";
defparam \ad|volt[11] .output_mode = "reg_and_comb";
defparam \ad|volt[11] .register_cascade_mode = "off";
defparam \ad|volt[11] .sum_lutc_input = "qfbk";
defparam \ad|volt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \always2~3 (
// Equation(s):
// \always2~3_combout  = ((\ad|volt [11] & (\always2~2 )) # (!\ad|volt [11] & ((!\LessThan6~0 )))) # (!\always2~0 )

	.clk(gnd),
	.dataa(\ad|volt [11]),
	.datab(\always2~0 ),
	.datac(\always2~2 ),
	.datad(\LessThan6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~3 .lut_mask = "b3f7";
defparam \always2~3 .operation_mode = "normal";
defparam \always2~3 .output_mode = "comb_only";
defparam \always2~3 .register_cascade_mode = "off";
defparam \always2~3 .sum_lutc_input = "datac";
defparam \always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxii_lcell \EnableOut~0 (
// Equation(s):
// \EnableOut~0_combout  = (\always2~0  & (((!\LessThan10~2  & \LessThan10~1 )) # (!\LessThan10~3 )))

	.clk(gnd),
	.dataa(\LessThan10~3 ),
	.datab(\always2~0 ),
	.datac(\LessThan10~2 ),
	.datad(\LessThan10~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\EnableOut~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \EnableOut~0 .lut_mask = "4c44";
defparam \EnableOut~0 .operation_mode = "normal";
defparam \EnableOut~0 .output_mode = "comb_only";
defparam \EnableOut~0 .register_cascade_mode = "off";
defparam \EnableOut~0 .sum_lutc_input = "datac";
defparam \EnableOut~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \LessThan3~6 (
// Equation(s):
// \LessThan3~6_combout  = ((\LessThan3~0_combout  & ((\LessThan3~4_combout ) # (\LessThan3~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\LessThan3~4_combout ),
	.datac(\LessThan3~0_combout ),
	.datad(\LessThan3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~6 .lut_mask = "f0c0";
defparam \LessThan3~6 .operation_mode = "normal";
defparam \LessThan3~6 .output_mode = "comb_only";
defparam \LessThan3~6 .register_cascade_mode = "off";
defparam \LessThan3~6 .sum_lutc_input = "datac";
defparam \LessThan3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell EnableOut(
// Equation(s):
// \EnableOut~regout  = DFFEAS((\always2~3_combout  & (\EnableOut~0_combout  & (\LessThan8~4  & !\LessThan3~6_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\always2~3_combout ),
	.datab(\EnableOut~0_combout ),
	.datac(\LessThan8~4 ),
	.datad(\LessThan3~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\EnableOut~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam EnableOut.lut_mask = "0080";
defparam EnableOut.operation_mode = "normal";
defparam EnableOut.output_mode = "reg_only";
defparam EnableOut.register_cascade_mode = "off";
defparam EnableOut.sum_lutc_input = "datac";
defparam EnableOut.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \K1Module|K1 (
// Equation(s):
// \K1Module|K1~regout  = DFFEAS((\DoublePulse4|risingflg~regout ) # ((!\K1Module|k1count [31] & (\K1Module|LessThan0~7_combout  & \K1Module|K1~regout ))), GLOBAL(\clk~combout ), VCC, , , , , !\EnableOut~regout , )

	.clk(\clk~combout ),
	.dataa(\K1Module|k1count [31]),
	.datab(\DoublePulse4|risingflg~regout ),
	.datac(\K1Module|LessThan0~7_combout ),
	.datad(\K1Module|K1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\EnableOut~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\K1Module|K1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \K1Module|K1 .lut_mask = "dccc";
defparam \K1Module|K1 .operation_mode = "normal";
defparam \K1Module|K1 .output_mode = "reg_only";
defparam \K1Module|K1 .register_cascade_mode = "off";
defparam \K1Module|K1 .sum_lutc_input = "datac";
defparam \K1Module|K1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N1
maxii_lcell \DoublePulse4|dblcount[31]~60 (
// Equation(s):
// \DoublePulse4|dblcount[31]~60_combout  = ((\EnableOut~regout  & ((\DoublePulse4|state.IDLE_STATE~regout ) # (\DoublePulse4|risingflg~regout ))))

	.clk(gnd),
	.dataa(\DoublePulse4|state.IDLE_STATE~regout ),
	.datab(vcc),
	.datac(\DoublePulse4|risingflg~regout ),
	.datad(\EnableOut~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse4|dblcount[31]~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|dblcount[31]~60 .lut_mask = "fa00";
defparam \DoublePulse4|dblcount[31]~60 .operation_mode = "normal";
defparam \DoublePulse4|dblcount[31]~60 .output_mode = "comb_only";
defparam \DoublePulse4|dblcount[31]~60 .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[31]~60 .sum_lutc_input = "datac";
defparam \DoublePulse4|dblcount[31]~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N4
maxii_lcell \DoublePulse4|dblcount[0] (
// Equation(s):
// \DoublePulse4|dblcount [0] = DFFEAS((!\DoublePulse4|dblcount [0]), GLOBAL(\clk~combout ), VCC, , \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[0]~66  = CARRY((\DoublePulse4|dblcount [0]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [0]),
	.cout(\DoublePulse4|dblcount[0]~66 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|dblcount[0] .lut_mask = "55aa";
defparam \DoublePulse4|dblcount[0] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[0] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[0] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[0] .sum_lutc_input = "datac";
defparam \DoublePulse4|dblcount[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N5
maxii_lcell \DoublePulse4|dblcount[1] (
// Equation(s):
// \DoublePulse4|dblcount [1] = DFFEAS(\DoublePulse4|dblcount [1] $ ((((\DoublePulse4|dblcount[0]~66 )))), GLOBAL(\clk~combout ), VCC, , \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[1]~64  = CARRY(((!\DoublePulse4|dblcount[0]~66 )) # (!\DoublePulse4|dblcount [1]))
// \DoublePulse4|dblcount[1]~64COUT1_93  = CARRY(((!\DoublePulse4|dblcount[0]~66 )) # (!\DoublePulse4|dblcount [1]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[0]~66 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [1]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[1]~64 ),
	.cout1(\DoublePulse4|dblcount[1]~64COUT1_93 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[1] .cin_used = "true";
defparam \DoublePulse4|dblcount[1] .lut_mask = "5a5f";
defparam \DoublePulse4|dblcount[1] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[1] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[1] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[1] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N6
maxii_lcell \DoublePulse4|dblcount[2] (
// Equation(s):
// \DoublePulse4|dblcount [2] = DFFEAS(\DoublePulse4|dblcount [2] $ ((((!(!\DoublePulse4|dblcount[0]~66  & \DoublePulse4|dblcount[1]~64 ) # (\DoublePulse4|dblcount[0]~66  & \DoublePulse4|dblcount[1]~64COUT1_93 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[2]~62  = CARRY((\DoublePulse4|dblcount [2] & ((!\DoublePulse4|dblcount[1]~64 ))))
// \DoublePulse4|dblcount[2]~62COUT1_95  = CARRY((\DoublePulse4|dblcount [2] & ((!\DoublePulse4|dblcount[1]~64COUT1_93 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[0]~66 ),
	.cin0(\DoublePulse4|dblcount[1]~64 ),
	.cin1(\DoublePulse4|dblcount[1]~64COUT1_93 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [2]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[2]~62 ),
	.cout1(\DoublePulse4|dblcount[2]~62COUT1_95 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[2] .cin0_used = "true";
defparam \DoublePulse4|dblcount[2] .cin1_used = "true";
defparam \DoublePulse4|dblcount[2] .cin_used = "true";
defparam \DoublePulse4|dblcount[2] .lut_mask = "a50a";
defparam \DoublePulse4|dblcount[2] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[2] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[2] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[2] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N7
maxii_lcell \DoublePulse4|dblcount[3] (
// Equation(s):
// \DoublePulse4|dblcount [3] = DFFEAS((\DoublePulse4|dblcount [3] $ (((!\DoublePulse4|dblcount[0]~66  & \DoublePulse4|dblcount[2]~62 ) # (\DoublePulse4|dblcount[0]~66  & \DoublePulse4|dblcount[2]~62COUT1_95 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[3]~55  = CARRY(((!\DoublePulse4|dblcount[2]~62 ) # (!\DoublePulse4|dblcount [3])))
// \DoublePulse4|dblcount[3]~55COUT1_97  = CARRY(((!\DoublePulse4|dblcount[2]~62COUT1_95 ) # (!\DoublePulse4|dblcount [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[0]~66 ),
	.cin0(\DoublePulse4|dblcount[2]~62 ),
	.cin1(\DoublePulse4|dblcount[2]~62COUT1_95 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [3]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[3]~55 ),
	.cout1(\DoublePulse4|dblcount[3]~55COUT1_97 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[3] .cin0_used = "true";
defparam \DoublePulse4|dblcount[3] .cin1_used = "true";
defparam \DoublePulse4|dblcount[3] .cin_used = "true";
defparam \DoublePulse4|dblcount[3] .lut_mask = "3c3f";
defparam \DoublePulse4|dblcount[3] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[3] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[3] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[3] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N8
maxii_lcell \DoublePulse4|dblcount[4] (
// Equation(s):
// \DoublePulse4|dblcount [4] = DFFEAS(\DoublePulse4|dblcount [4] $ ((((!(!\DoublePulse4|dblcount[0]~66  & \DoublePulse4|dblcount[3]~55 ) # (\DoublePulse4|dblcount[0]~66  & \DoublePulse4|dblcount[3]~55COUT1_97 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[4]~57  = CARRY((\DoublePulse4|dblcount [4] & ((!\DoublePulse4|dblcount[3]~55 ))))
// \DoublePulse4|dblcount[4]~57COUT1_99  = CARRY((\DoublePulse4|dblcount [4] & ((!\DoublePulse4|dblcount[3]~55COUT1_97 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[0]~66 ),
	.cin0(\DoublePulse4|dblcount[3]~55 ),
	.cin1(\DoublePulse4|dblcount[3]~55COUT1_97 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [4]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[4]~57 ),
	.cout1(\DoublePulse4|dblcount[4]~57COUT1_99 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[4] .cin0_used = "true";
defparam \DoublePulse4|dblcount[4] .cin1_used = "true";
defparam \DoublePulse4|dblcount[4] .cin_used = "true";
defparam \DoublePulse4|dblcount[4] .lut_mask = "a50a";
defparam \DoublePulse4|dblcount[4] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[4] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[4] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[4] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y10_N9
maxii_lcell \DoublePulse4|dblcount[5] (
// Equation(s):
// \DoublePulse4|dblcount [5] = DFFEAS((\DoublePulse4|dblcount [5] $ (((!\DoublePulse4|dblcount[0]~66  & \DoublePulse4|dblcount[4]~57 ) # (\DoublePulse4|dblcount[0]~66  & \DoublePulse4|dblcount[4]~57COUT1_99 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[5]~45  = CARRY(((!\DoublePulse4|dblcount[4]~57COUT1_99 ) # (!\DoublePulse4|dblcount [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[0]~66 ),
	.cin0(\DoublePulse4|dblcount[4]~57 ),
	.cin1(\DoublePulse4|dblcount[4]~57COUT1_99 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [5]),
	.cout(\DoublePulse4|dblcount[5]~45 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|dblcount[5] .cin0_used = "true";
defparam \DoublePulse4|dblcount[5] .cin1_used = "true";
defparam \DoublePulse4|dblcount[5] .cin_used = "true";
defparam \DoublePulse4|dblcount[5] .lut_mask = "3c3f";
defparam \DoublePulse4|dblcount[5] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[5] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[5] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[5] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N0
maxii_lcell \DoublePulse4|dblcount[6] (
// Equation(s):
// \DoublePulse4|dblcount [6] = DFFEAS((\DoublePulse4|dblcount [6] $ ((!\DoublePulse4|dblcount[5]~45 ))), GLOBAL(\clk~combout ), VCC, , \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[6]~47  = CARRY(((\DoublePulse4|dblcount [6] & !\DoublePulse4|dblcount[5]~45 )))
// \DoublePulse4|dblcount[6]~47COUT1_101  = CARRY(((\DoublePulse4|dblcount [6] & !\DoublePulse4|dblcount[5]~45 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[5]~45 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [6]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[6]~47 ),
	.cout1(\DoublePulse4|dblcount[6]~47COUT1_101 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[6] .cin_used = "true";
defparam \DoublePulse4|dblcount[6] .lut_mask = "c30c";
defparam \DoublePulse4|dblcount[6] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[6] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[6] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[6] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N1
maxii_lcell \DoublePulse4|dblcount[7] (
// Equation(s):
// \DoublePulse4|dblcount [7] = DFFEAS((\DoublePulse4|dblcount [7] $ (((!\DoublePulse4|dblcount[5]~45  & \DoublePulse4|dblcount[6]~47 ) # (\DoublePulse4|dblcount[5]~45  & \DoublePulse4|dblcount[6]~47COUT1_101 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[7]~49  = CARRY(((!\DoublePulse4|dblcount[6]~47 ) # (!\DoublePulse4|dblcount [7])))
// \DoublePulse4|dblcount[7]~49COUT1_103  = CARRY(((!\DoublePulse4|dblcount[6]~47COUT1_101 ) # (!\DoublePulse4|dblcount [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[5]~45 ),
	.cin0(\DoublePulse4|dblcount[6]~47 ),
	.cin1(\DoublePulse4|dblcount[6]~47COUT1_101 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [7]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[7]~49 ),
	.cout1(\DoublePulse4|dblcount[7]~49COUT1_103 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[7] .cin0_used = "true";
defparam \DoublePulse4|dblcount[7] .cin1_used = "true";
defparam \DoublePulse4|dblcount[7] .cin_used = "true";
defparam \DoublePulse4|dblcount[7] .lut_mask = "3c3f";
defparam \DoublePulse4|dblcount[7] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[7] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[7] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[7] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N2
maxii_lcell \DoublePulse4|dblcount[8] (
// Equation(s):
// \DoublePulse4|dblcount [8] = DFFEAS((\DoublePulse4|dblcount [8] $ ((!(!\DoublePulse4|dblcount[5]~45  & \DoublePulse4|dblcount[7]~49 ) # (\DoublePulse4|dblcount[5]~45  & \DoublePulse4|dblcount[7]~49COUT1_103 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[8]~53  = CARRY(((\DoublePulse4|dblcount [8] & !\DoublePulse4|dblcount[7]~49 )))
// \DoublePulse4|dblcount[8]~53COUT1_105  = CARRY(((\DoublePulse4|dblcount [8] & !\DoublePulse4|dblcount[7]~49COUT1_103 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[5]~45 ),
	.cin0(\DoublePulse4|dblcount[7]~49 ),
	.cin1(\DoublePulse4|dblcount[7]~49COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [8]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[8]~53 ),
	.cout1(\DoublePulse4|dblcount[8]~53COUT1_105 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[8] .cin0_used = "true";
defparam \DoublePulse4|dblcount[8] .cin1_used = "true";
defparam \DoublePulse4|dblcount[8] .cin_used = "true";
defparam \DoublePulse4|dblcount[8] .lut_mask = "c30c";
defparam \DoublePulse4|dblcount[8] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[8] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[8] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[8] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N3
maxii_lcell \DoublePulse4|dblcount[9] (
// Equation(s):
// \DoublePulse4|dblcount [9] = DFFEAS(\DoublePulse4|dblcount [9] $ (((((!\DoublePulse4|dblcount[5]~45  & \DoublePulse4|dblcount[8]~53 ) # (\DoublePulse4|dblcount[5]~45  & \DoublePulse4|dblcount[8]~53COUT1_105 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[9]~51  = CARRY(((!\DoublePulse4|dblcount[8]~53 )) # (!\DoublePulse4|dblcount [9]))
// \DoublePulse4|dblcount[9]~51COUT1_107  = CARRY(((!\DoublePulse4|dblcount[8]~53COUT1_105 )) # (!\DoublePulse4|dblcount [9]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[5]~45 ),
	.cin0(\DoublePulse4|dblcount[8]~53 ),
	.cin1(\DoublePulse4|dblcount[8]~53COUT1_105 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [9]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[9]~51 ),
	.cout1(\DoublePulse4|dblcount[9]~51COUT1_107 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[9] .cin0_used = "true";
defparam \DoublePulse4|dblcount[9] .cin1_used = "true";
defparam \DoublePulse4|dblcount[9] .cin_used = "true";
defparam \DoublePulse4|dblcount[9] .lut_mask = "5a5f";
defparam \DoublePulse4|dblcount[9] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[9] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[9] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[9] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y10_N0
maxii_lcell \DoublePulse4|LessThan1~0 (
// Equation(s):
// \DoublePulse4|LessThan1~0_combout  = (!\DoublePulse4|dblcount [3] & (!\DoublePulse4|dblcount [4] & ((!\DoublePulse4|dblcount [8]))))

	.clk(gnd),
	.dataa(\DoublePulse4|dblcount [3]),
	.datab(\DoublePulse4|dblcount [4]),
	.datac(vcc),
	.datad(\DoublePulse4|dblcount [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse4|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|LessThan1~0 .lut_mask = "0011";
defparam \DoublePulse4|LessThan1~0 .operation_mode = "normal";
defparam \DoublePulse4|LessThan1~0 .output_mode = "comb_only";
defparam \DoublePulse4|LessThan1~0 .register_cascade_mode = "off";
defparam \DoublePulse4|LessThan1~0 .sum_lutc_input = "datac";
defparam \DoublePulse4|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N0
maxii_lcell \DoublePulse4|dblcount[3]~58 (
// Equation(s):
// \DoublePulse4|dblcount[3]~58_combout  = (\DoublePulse4|state.LOW_STATE~regout  & (((!\DoublePulse4|LessThan1~0_combout )) # (!\DoublePulse4|LessThan0~7_combout ))) # (!\DoublePulse4|state.LOW_STATE~regout  & (!\DoublePulse4|LessThan0~7_combout  & 
// (\DoublePulse4|dblcount [8])))

	.clk(gnd),
	.dataa(\DoublePulse4|state.LOW_STATE~regout ),
	.datab(\DoublePulse4|LessThan0~7_combout ),
	.datac(\DoublePulse4|dblcount [8]),
	.datad(\DoublePulse4|LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse4|dblcount[3]~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|dblcount[3]~58 .lut_mask = "32ba";
defparam \DoublePulse4|dblcount[3]~58 .operation_mode = "normal";
defparam \DoublePulse4|dblcount[3]~58 .output_mode = "comb_only";
defparam \DoublePulse4|dblcount[3]~58 .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[3]~58 .sum_lutc_input = "datac";
defparam \DoublePulse4|dblcount[3]~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N4
maxii_lcell \DoublePulse4|dblcount[10] (
// Equation(s):
// \DoublePulse4|dblcount [10] = DFFEAS(\DoublePulse4|dblcount [10] $ ((((!(!\DoublePulse4|dblcount[5]~45  & \DoublePulse4|dblcount[9]~51 ) # (\DoublePulse4|dblcount[5]~45  & \DoublePulse4|dblcount[9]~51COUT1_107 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[10]~1  = CARRY((\DoublePulse4|dblcount [10] & ((!\DoublePulse4|dblcount[9]~51COUT1_107 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[5]~45 ),
	.cin0(\DoublePulse4|dblcount[9]~51 ),
	.cin1(\DoublePulse4|dblcount[9]~51COUT1_107 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [10]),
	.cout(\DoublePulse4|dblcount[10]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|dblcount[10] .cin0_used = "true";
defparam \DoublePulse4|dblcount[10] .cin1_used = "true";
defparam \DoublePulse4|dblcount[10] .cin_used = "true";
defparam \DoublePulse4|dblcount[10] .lut_mask = "a50a";
defparam \DoublePulse4|dblcount[10] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[10] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[10] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[10] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N5
maxii_lcell \DoublePulse4|dblcount[11] (
// Equation(s):
// \DoublePulse4|dblcount [11] = DFFEAS(\DoublePulse4|dblcount [11] $ ((((\DoublePulse4|dblcount[10]~1 )))), GLOBAL(\clk~combout ), VCC, , \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[11]~3  = CARRY(((!\DoublePulse4|dblcount[10]~1 )) # (!\DoublePulse4|dblcount [11]))
// \DoublePulse4|dblcount[11]~3COUT1_109  = CARRY(((!\DoublePulse4|dblcount[10]~1 )) # (!\DoublePulse4|dblcount [11]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[10]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [11]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[11]~3 ),
	.cout1(\DoublePulse4|dblcount[11]~3COUT1_109 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[11] .cin_used = "true";
defparam \DoublePulse4|dblcount[11] .lut_mask = "5a5f";
defparam \DoublePulse4|dblcount[11] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[11] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[11] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[11] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N6
maxii_lcell \DoublePulse4|dblcount[12] (
// Equation(s):
// \DoublePulse4|dblcount [12] = DFFEAS(\DoublePulse4|dblcount [12] $ ((((!(!\DoublePulse4|dblcount[10]~1  & \DoublePulse4|dblcount[11]~3 ) # (\DoublePulse4|dblcount[10]~1  & \DoublePulse4|dblcount[11]~3COUT1_109 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[12]~5  = CARRY((\DoublePulse4|dblcount [12] & ((!\DoublePulse4|dblcount[11]~3 ))))
// \DoublePulse4|dblcount[12]~5COUT1_111  = CARRY((\DoublePulse4|dblcount [12] & ((!\DoublePulse4|dblcount[11]~3COUT1_109 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[10]~1 ),
	.cin0(\DoublePulse4|dblcount[11]~3 ),
	.cin1(\DoublePulse4|dblcount[11]~3COUT1_109 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [12]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[12]~5 ),
	.cout1(\DoublePulse4|dblcount[12]~5COUT1_111 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[12] .cin0_used = "true";
defparam \DoublePulse4|dblcount[12] .cin1_used = "true";
defparam \DoublePulse4|dblcount[12] .cin_used = "true";
defparam \DoublePulse4|dblcount[12] .lut_mask = "a50a";
defparam \DoublePulse4|dblcount[12] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[12] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[12] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[12] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N7
maxii_lcell \DoublePulse4|dblcount[13] (
// Equation(s):
// \DoublePulse4|dblcount [13] = DFFEAS((\DoublePulse4|dblcount [13] $ (((!\DoublePulse4|dblcount[10]~1  & \DoublePulse4|dblcount[12]~5 ) # (\DoublePulse4|dblcount[10]~1  & \DoublePulse4|dblcount[12]~5COUT1_111 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[13]~7  = CARRY(((!\DoublePulse4|dblcount[12]~5 ) # (!\DoublePulse4|dblcount [13])))
// \DoublePulse4|dblcount[13]~7COUT1_113  = CARRY(((!\DoublePulse4|dblcount[12]~5COUT1_111 ) # (!\DoublePulse4|dblcount [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[10]~1 ),
	.cin0(\DoublePulse4|dblcount[12]~5 ),
	.cin1(\DoublePulse4|dblcount[12]~5COUT1_111 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [13]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[13]~7 ),
	.cout1(\DoublePulse4|dblcount[13]~7COUT1_113 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[13] .cin0_used = "true";
defparam \DoublePulse4|dblcount[13] .cin1_used = "true";
defparam \DoublePulse4|dblcount[13] .cin_used = "true";
defparam \DoublePulse4|dblcount[13] .lut_mask = "3c3f";
defparam \DoublePulse4|dblcount[13] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[13] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[13] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[13] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N8
maxii_lcell \DoublePulse4|dblcount[14] (
// Equation(s):
// \DoublePulse4|dblcount [14] = DFFEAS(\DoublePulse4|dblcount [14] $ ((((!(!\DoublePulse4|dblcount[10]~1  & \DoublePulse4|dblcount[13]~7 ) # (\DoublePulse4|dblcount[10]~1  & \DoublePulse4|dblcount[13]~7COUT1_113 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[14]~9  = CARRY((\DoublePulse4|dblcount [14] & ((!\DoublePulse4|dblcount[13]~7 ))))
// \DoublePulse4|dblcount[14]~9COUT1_115  = CARRY((\DoublePulse4|dblcount [14] & ((!\DoublePulse4|dblcount[13]~7COUT1_113 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[10]~1 ),
	.cin0(\DoublePulse4|dblcount[13]~7 ),
	.cin1(\DoublePulse4|dblcount[13]~7COUT1_113 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [14]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[14]~9 ),
	.cout1(\DoublePulse4|dblcount[14]~9COUT1_115 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[14] .cin0_used = "true";
defparam \DoublePulse4|dblcount[14] .cin1_used = "true";
defparam \DoublePulse4|dblcount[14] .cin_used = "true";
defparam \DoublePulse4|dblcount[14] .lut_mask = "a50a";
defparam \DoublePulse4|dblcount[14] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[14] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[14] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[14] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N9
maxii_lcell \DoublePulse4|dblcount[15] (
// Equation(s):
// \DoublePulse4|dblcount [15] = DFFEAS((\DoublePulse4|dblcount [15] $ (((!\DoublePulse4|dblcount[10]~1  & \DoublePulse4|dblcount[14]~9 ) # (\DoublePulse4|dblcount[10]~1  & \DoublePulse4|dblcount[14]~9COUT1_115 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[15]~11  = CARRY(((!\DoublePulse4|dblcount[14]~9COUT1_115 ) # (!\DoublePulse4|dblcount [15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[10]~1 ),
	.cin0(\DoublePulse4|dblcount[14]~9 ),
	.cin1(\DoublePulse4|dblcount[14]~9COUT1_115 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [15]),
	.cout(\DoublePulse4|dblcount[15]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|dblcount[15] .cin0_used = "true";
defparam \DoublePulse4|dblcount[15] .cin1_used = "true";
defparam \DoublePulse4|dblcount[15] .cin_used = "true";
defparam \DoublePulse4|dblcount[15] .lut_mask = "3c3f";
defparam \DoublePulse4|dblcount[15] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[15] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[15] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[15] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N0
maxii_lcell \DoublePulse4|dblcount[16] (
// Equation(s):
// \DoublePulse4|dblcount [16] = DFFEAS((\DoublePulse4|dblcount [16] $ ((!\DoublePulse4|dblcount[15]~11 ))), GLOBAL(\clk~combout ), VCC, , \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[16]~13  = CARRY(((\DoublePulse4|dblcount [16] & !\DoublePulse4|dblcount[15]~11 )))
// \DoublePulse4|dblcount[16]~13COUT1_117  = CARRY(((\DoublePulse4|dblcount [16] & !\DoublePulse4|dblcount[15]~11 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[15]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [16]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[16]~13 ),
	.cout1(\DoublePulse4|dblcount[16]~13COUT1_117 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[16] .cin_used = "true";
defparam \DoublePulse4|dblcount[16] .lut_mask = "c30c";
defparam \DoublePulse4|dblcount[16] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[16] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[16] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[16] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N1
maxii_lcell \DoublePulse4|dblcount[17] (
// Equation(s):
// \DoublePulse4|dblcount [17] = DFFEAS((\DoublePulse4|dblcount [17] $ (((!\DoublePulse4|dblcount[15]~11  & \DoublePulse4|dblcount[16]~13 ) # (\DoublePulse4|dblcount[15]~11  & \DoublePulse4|dblcount[16]~13COUT1_117 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[17]~15  = CARRY(((!\DoublePulse4|dblcount[16]~13 ) # (!\DoublePulse4|dblcount [17])))
// \DoublePulse4|dblcount[17]~15COUT1_119  = CARRY(((!\DoublePulse4|dblcount[16]~13COUT1_117 ) # (!\DoublePulse4|dblcount [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[15]~11 ),
	.cin0(\DoublePulse4|dblcount[16]~13 ),
	.cin1(\DoublePulse4|dblcount[16]~13COUT1_117 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [17]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[17]~15 ),
	.cout1(\DoublePulse4|dblcount[17]~15COUT1_119 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[17] .cin0_used = "true";
defparam \DoublePulse4|dblcount[17] .cin1_used = "true";
defparam \DoublePulse4|dblcount[17] .cin_used = "true";
defparam \DoublePulse4|dblcount[17] .lut_mask = "3c3f";
defparam \DoublePulse4|dblcount[17] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[17] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[17] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[17] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N2
maxii_lcell \DoublePulse4|dblcount[18] (
// Equation(s):
// \DoublePulse4|dblcount [18] = DFFEAS((\DoublePulse4|dblcount [18] $ ((!(!\DoublePulse4|dblcount[15]~11  & \DoublePulse4|dblcount[17]~15 ) # (\DoublePulse4|dblcount[15]~11  & \DoublePulse4|dblcount[17]~15COUT1_119 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[18]~17  = CARRY(((\DoublePulse4|dblcount [18] & !\DoublePulse4|dblcount[17]~15 )))
// \DoublePulse4|dblcount[18]~17COUT1_121  = CARRY(((\DoublePulse4|dblcount [18] & !\DoublePulse4|dblcount[17]~15COUT1_119 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[15]~11 ),
	.cin0(\DoublePulse4|dblcount[17]~15 ),
	.cin1(\DoublePulse4|dblcount[17]~15COUT1_119 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [18]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[18]~17 ),
	.cout1(\DoublePulse4|dblcount[18]~17COUT1_121 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[18] .cin0_used = "true";
defparam \DoublePulse4|dblcount[18] .cin1_used = "true";
defparam \DoublePulse4|dblcount[18] .cin_used = "true";
defparam \DoublePulse4|dblcount[18] .lut_mask = "c30c";
defparam \DoublePulse4|dblcount[18] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[18] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[18] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[18] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N3
maxii_lcell \DoublePulse4|dblcount[19] (
// Equation(s):
// \DoublePulse4|dblcount [19] = DFFEAS(\DoublePulse4|dblcount [19] $ (((((!\DoublePulse4|dblcount[15]~11  & \DoublePulse4|dblcount[18]~17 ) # (\DoublePulse4|dblcount[15]~11  & \DoublePulse4|dblcount[18]~17COUT1_121 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[19]~19  = CARRY(((!\DoublePulse4|dblcount[18]~17 )) # (!\DoublePulse4|dblcount [19]))
// \DoublePulse4|dblcount[19]~19COUT1_123  = CARRY(((!\DoublePulse4|dblcount[18]~17COUT1_121 )) # (!\DoublePulse4|dblcount [19]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[15]~11 ),
	.cin0(\DoublePulse4|dblcount[18]~17 ),
	.cin1(\DoublePulse4|dblcount[18]~17COUT1_121 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [19]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[19]~19 ),
	.cout1(\DoublePulse4|dblcount[19]~19COUT1_123 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[19] .cin0_used = "true";
defparam \DoublePulse4|dblcount[19] .cin1_used = "true";
defparam \DoublePulse4|dblcount[19] .cin_used = "true";
defparam \DoublePulse4|dblcount[19] .lut_mask = "5a5f";
defparam \DoublePulse4|dblcount[19] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[19] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[19] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[19] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N4
maxii_lcell \DoublePulse4|dblcount[20] (
// Equation(s):
// \DoublePulse4|dblcount [20] = DFFEAS(\DoublePulse4|dblcount [20] $ ((((!(!\DoublePulse4|dblcount[15]~11  & \DoublePulse4|dblcount[19]~19 ) # (\DoublePulse4|dblcount[15]~11  & \DoublePulse4|dblcount[19]~19COUT1_123 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[20]~21  = CARRY((\DoublePulse4|dblcount [20] & ((!\DoublePulse4|dblcount[19]~19COUT1_123 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[15]~11 ),
	.cin0(\DoublePulse4|dblcount[19]~19 ),
	.cin1(\DoublePulse4|dblcount[19]~19COUT1_123 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [20]),
	.cout(\DoublePulse4|dblcount[20]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|dblcount[20] .cin0_used = "true";
defparam \DoublePulse4|dblcount[20] .cin1_used = "true";
defparam \DoublePulse4|dblcount[20] .cin_used = "true";
defparam \DoublePulse4|dblcount[20] .lut_mask = "a50a";
defparam \DoublePulse4|dblcount[20] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[20] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[20] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[20] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N5
maxii_lcell \DoublePulse4|dblcount[21] (
// Equation(s):
// \DoublePulse4|dblcount [21] = DFFEAS(\DoublePulse4|dblcount [21] $ ((((\DoublePulse4|dblcount[20]~21 )))), GLOBAL(\clk~combout ), VCC, , \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[21]~23  = CARRY(((!\DoublePulse4|dblcount[20]~21 )) # (!\DoublePulse4|dblcount [21]))
// \DoublePulse4|dblcount[21]~23COUT1_125  = CARRY(((!\DoublePulse4|dblcount[20]~21 )) # (!\DoublePulse4|dblcount [21]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[20]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [21]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[21]~23 ),
	.cout1(\DoublePulse4|dblcount[21]~23COUT1_125 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[21] .cin_used = "true";
defparam \DoublePulse4|dblcount[21] .lut_mask = "5a5f";
defparam \DoublePulse4|dblcount[21] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[21] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[21] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[21] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N6
maxii_lcell \DoublePulse4|dblcount[22] (
// Equation(s):
// \DoublePulse4|dblcount [22] = DFFEAS(\DoublePulse4|dblcount [22] $ ((((!(!\DoublePulse4|dblcount[20]~21  & \DoublePulse4|dblcount[21]~23 ) # (\DoublePulse4|dblcount[20]~21  & \DoublePulse4|dblcount[21]~23COUT1_125 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[22]~25  = CARRY((\DoublePulse4|dblcount [22] & ((!\DoublePulse4|dblcount[21]~23 ))))
// \DoublePulse4|dblcount[22]~25COUT1_127  = CARRY((\DoublePulse4|dblcount [22] & ((!\DoublePulse4|dblcount[21]~23COUT1_125 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[20]~21 ),
	.cin0(\DoublePulse4|dblcount[21]~23 ),
	.cin1(\DoublePulse4|dblcount[21]~23COUT1_125 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [22]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[22]~25 ),
	.cout1(\DoublePulse4|dblcount[22]~25COUT1_127 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[22] .cin0_used = "true";
defparam \DoublePulse4|dblcount[22] .cin1_used = "true";
defparam \DoublePulse4|dblcount[22] .cin_used = "true";
defparam \DoublePulse4|dblcount[22] .lut_mask = "a50a";
defparam \DoublePulse4|dblcount[22] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[22] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[22] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[22] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N7
maxii_lcell \DoublePulse4|dblcount[23] (
// Equation(s):
// \DoublePulse4|dblcount [23] = DFFEAS((\DoublePulse4|dblcount [23] $ (((!\DoublePulse4|dblcount[20]~21  & \DoublePulse4|dblcount[22]~25 ) # (\DoublePulse4|dblcount[20]~21  & \DoublePulse4|dblcount[22]~25COUT1_127 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[23]~27  = CARRY(((!\DoublePulse4|dblcount[22]~25 ) # (!\DoublePulse4|dblcount [23])))
// \DoublePulse4|dblcount[23]~27COUT1_129  = CARRY(((!\DoublePulse4|dblcount[22]~25COUT1_127 ) # (!\DoublePulse4|dblcount [23])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[20]~21 ),
	.cin0(\DoublePulse4|dblcount[22]~25 ),
	.cin1(\DoublePulse4|dblcount[22]~25COUT1_127 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [23]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[23]~27 ),
	.cout1(\DoublePulse4|dblcount[23]~27COUT1_129 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[23] .cin0_used = "true";
defparam \DoublePulse4|dblcount[23] .cin1_used = "true";
defparam \DoublePulse4|dblcount[23] .cin_used = "true";
defparam \DoublePulse4|dblcount[23] .lut_mask = "3c3f";
defparam \DoublePulse4|dblcount[23] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[23] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[23] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[23] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N8
maxii_lcell \DoublePulse4|dblcount[24] (
// Equation(s):
// \DoublePulse4|dblcount [24] = DFFEAS(\DoublePulse4|dblcount [24] $ ((((!(!\DoublePulse4|dblcount[20]~21  & \DoublePulse4|dblcount[23]~27 ) # (\DoublePulse4|dblcount[20]~21  & \DoublePulse4|dblcount[23]~27COUT1_129 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[24]~29  = CARRY((\DoublePulse4|dblcount [24] & ((!\DoublePulse4|dblcount[23]~27 ))))
// \DoublePulse4|dblcount[24]~29COUT1_131  = CARRY((\DoublePulse4|dblcount [24] & ((!\DoublePulse4|dblcount[23]~27COUT1_129 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[20]~21 ),
	.cin0(\DoublePulse4|dblcount[23]~27 ),
	.cin1(\DoublePulse4|dblcount[23]~27COUT1_129 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [24]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[24]~29 ),
	.cout1(\DoublePulse4|dblcount[24]~29COUT1_131 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[24] .cin0_used = "true";
defparam \DoublePulse4|dblcount[24] .cin1_used = "true";
defparam \DoublePulse4|dblcount[24] .cin_used = "true";
defparam \DoublePulse4|dblcount[24] .lut_mask = "a50a";
defparam \DoublePulse4|dblcount[24] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[24] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[24] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[24] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N9
maxii_lcell \DoublePulse4|dblcount[25] (
// Equation(s):
// \DoublePulse4|dblcount [25] = DFFEAS((\DoublePulse4|dblcount [25] $ (((!\DoublePulse4|dblcount[20]~21  & \DoublePulse4|dblcount[24]~29 ) # (\DoublePulse4|dblcount[20]~21  & \DoublePulse4|dblcount[24]~29COUT1_131 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[25]~31  = CARRY(((!\DoublePulse4|dblcount[24]~29COUT1_131 ) # (!\DoublePulse4|dblcount [25])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[20]~21 ),
	.cin0(\DoublePulse4|dblcount[24]~29 ),
	.cin1(\DoublePulse4|dblcount[24]~29COUT1_131 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [25]),
	.cout(\DoublePulse4|dblcount[25]~31 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|dblcount[25] .cin0_used = "true";
defparam \DoublePulse4|dblcount[25] .cin1_used = "true";
defparam \DoublePulse4|dblcount[25] .cin_used = "true";
defparam \DoublePulse4|dblcount[25] .lut_mask = "3c3f";
defparam \DoublePulse4|dblcount[25] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[25] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[25] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[25] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N0
maxii_lcell \DoublePulse4|dblcount[26] (
// Equation(s):
// \DoublePulse4|dblcount [26] = DFFEAS((\DoublePulse4|dblcount [26] $ ((!\DoublePulse4|dblcount[25]~31 ))), GLOBAL(\clk~combout ), VCC, , \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[26]~33  = CARRY(((\DoublePulse4|dblcount [26] & !\DoublePulse4|dblcount[25]~31 )))
// \DoublePulse4|dblcount[26]~33COUT1_133  = CARRY(((\DoublePulse4|dblcount [26] & !\DoublePulse4|dblcount[25]~31 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[25]~31 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [26]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[26]~33 ),
	.cout1(\DoublePulse4|dblcount[26]~33COUT1_133 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[26] .cin_used = "true";
defparam \DoublePulse4|dblcount[26] .lut_mask = "c30c";
defparam \DoublePulse4|dblcount[26] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[26] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[26] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[26] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N1
maxii_lcell \DoublePulse4|dblcount[27] (
// Equation(s):
// \DoublePulse4|dblcount [27] = DFFEAS((\DoublePulse4|dblcount [27] $ (((!\DoublePulse4|dblcount[25]~31  & \DoublePulse4|dblcount[26]~33 ) # (\DoublePulse4|dblcount[25]~31  & \DoublePulse4|dblcount[26]~33COUT1_133 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[27]~35  = CARRY(((!\DoublePulse4|dblcount[26]~33 ) # (!\DoublePulse4|dblcount [27])))
// \DoublePulse4|dblcount[27]~35COUT1_135  = CARRY(((!\DoublePulse4|dblcount[26]~33COUT1_133 ) # (!\DoublePulse4|dblcount [27])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[25]~31 ),
	.cin0(\DoublePulse4|dblcount[26]~33 ),
	.cin1(\DoublePulse4|dblcount[26]~33COUT1_133 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [27]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[27]~35 ),
	.cout1(\DoublePulse4|dblcount[27]~35COUT1_135 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[27] .cin0_used = "true";
defparam \DoublePulse4|dblcount[27] .cin1_used = "true";
defparam \DoublePulse4|dblcount[27] .cin_used = "true";
defparam \DoublePulse4|dblcount[27] .lut_mask = "3c3f";
defparam \DoublePulse4|dblcount[27] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[27] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[27] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[27] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N2
maxii_lcell \DoublePulse4|dblcount[28] (
// Equation(s):
// \DoublePulse4|dblcount [28] = DFFEAS((\DoublePulse4|dblcount [28] $ ((!(!\DoublePulse4|dblcount[25]~31  & \DoublePulse4|dblcount[27]~35 ) # (\DoublePulse4|dblcount[25]~31  & \DoublePulse4|dblcount[27]~35COUT1_135 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[28]~37  = CARRY(((\DoublePulse4|dblcount [28] & !\DoublePulse4|dblcount[27]~35 )))
// \DoublePulse4|dblcount[28]~37COUT1_137  = CARRY(((\DoublePulse4|dblcount [28] & !\DoublePulse4|dblcount[27]~35COUT1_135 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[25]~31 ),
	.cin0(\DoublePulse4|dblcount[27]~35 ),
	.cin1(\DoublePulse4|dblcount[27]~35COUT1_135 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [28]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[28]~37 ),
	.cout1(\DoublePulse4|dblcount[28]~37COUT1_137 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[28] .cin0_used = "true";
defparam \DoublePulse4|dblcount[28] .cin1_used = "true";
defparam \DoublePulse4|dblcount[28] .cin_used = "true";
defparam \DoublePulse4|dblcount[28] .lut_mask = "c30c";
defparam \DoublePulse4|dblcount[28] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[28] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[28] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[28] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N3
maxii_lcell \DoublePulse4|dblcount[29] (
// Equation(s):
// \DoublePulse4|dblcount [29] = DFFEAS(\DoublePulse4|dblcount [29] $ (((((!\DoublePulse4|dblcount[25]~31  & \DoublePulse4|dblcount[28]~37 ) # (\DoublePulse4|dblcount[25]~31  & \DoublePulse4|dblcount[28]~37COUT1_137 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[29]~39  = CARRY(((!\DoublePulse4|dblcount[28]~37 )) # (!\DoublePulse4|dblcount [29]))
// \DoublePulse4|dblcount[29]~39COUT1_139  = CARRY(((!\DoublePulse4|dblcount[28]~37COUT1_137 )) # (!\DoublePulse4|dblcount [29]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[25]~31 ),
	.cin0(\DoublePulse4|dblcount[28]~37 ),
	.cin1(\DoublePulse4|dblcount[28]~37COUT1_137 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [29]),
	.cout(),
	.cout0(\DoublePulse4|dblcount[29]~39 ),
	.cout1(\DoublePulse4|dblcount[29]~39COUT1_139 ));
// synopsys translate_off
defparam \DoublePulse4|dblcount[29] .cin0_used = "true";
defparam \DoublePulse4|dblcount[29] .cin1_used = "true";
defparam \DoublePulse4|dblcount[29] .cin_used = "true";
defparam \DoublePulse4|dblcount[29] .lut_mask = "5a5f";
defparam \DoublePulse4|dblcount[29] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[29] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[29] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[29] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N4
maxii_lcell \DoublePulse4|dblcount[30] (
// Equation(s):
// \DoublePulse4|dblcount [30] = DFFEAS(\DoublePulse4|dblcount [30] $ ((((!(!\DoublePulse4|dblcount[25]~31  & \DoublePulse4|dblcount[29]~39 ) # (\DoublePulse4|dblcount[25]~31  & \DoublePulse4|dblcount[29]~39COUT1_139 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )
// \DoublePulse4|dblcount[30]~41  = CARRY((\DoublePulse4|dblcount [30] & ((!\DoublePulse4|dblcount[29]~39COUT1_139 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[25]~31 ),
	.cin0(\DoublePulse4|dblcount[29]~39 ),
	.cin1(\DoublePulse4|dblcount[29]~39COUT1_139 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [30]),
	.cout(\DoublePulse4|dblcount[30]~41 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|dblcount[30] .cin0_used = "true";
defparam \DoublePulse4|dblcount[30] .cin1_used = "true";
defparam \DoublePulse4|dblcount[30] .cin_used = "true";
defparam \DoublePulse4|dblcount[30] .lut_mask = "a50a";
defparam \DoublePulse4|dblcount[30] .operation_mode = "arithmetic";
defparam \DoublePulse4|dblcount[30] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[30] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[30] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N5
maxii_lcell \DoublePulse4|dblcount[31] (
// Equation(s):
// \DoublePulse4|dblcount [31] = DFFEAS(\DoublePulse4|dblcount [31] $ ((((\DoublePulse4|dblcount[30]~41 )))), GLOBAL(\clk~combout ), VCC, , \DoublePulse4|dblcount[31]~60_combout , , , \DoublePulse4|dblcount[3]~59_combout , )

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|dblcount [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse4|dblcount[3]~59_combout ),
	.sload(gnd),
	.ena(\DoublePulse4|dblcount[31]~60_combout ),
	.cin(\DoublePulse4|dblcount[30]~41 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|dblcount [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|dblcount[31] .cin_used = "true";
defparam \DoublePulse4|dblcount[31] .lut_mask = "5a5a";
defparam \DoublePulse4|dblcount[31] .operation_mode = "normal";
defparam \DoublePulse4|dblcount[31] .output_mode = "reg_only";
defparam \DoublePulse4|dblcount[31] .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[31] .sum_lutc_input = "cin";
defparam \DoublePulse4|dblcount[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N7
maxii_lcell \DoublePulse4|LessThan0~5 (
// Equation(s):
// \DoublePulse4|LessThan0~5_combout  = (!\DoublePulse4|dblcount [29] & (!\DoublePulse4|dblcount [27] & (!\DoublePulse4|dblcount [26] & !\DoublePulse4|dblcount [28])))

	.clk(gnd),
	.dataa(\DoublePulse4|dblcount [29]),
	.datab(\DoublePulse4|dblcount [27]),
	.datac(\DoublePulse4|dblcount [26]),
	.datad(\DoublePulse4|dblcount [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse4|LessThan0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|LessThan0~5 .lut_mask = "0001";
defparam \DoublePulse4|LessThan0~5 .operation_mode = "normal";
defparam \DoublePulse4|LessThan0~5 .output_mode = "comb_only";
defparam \DoublePulse4|LessThan0~5 .register_cascade_mode = "off";
defparam \DoublePulse4|LessThan0~5 .sum_lutc_input = "datac";
defparam \DoublePulse4|LessThan0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N3
maxii_lcell \DoublePulse4|LessThan0~0 (
// Equation(s):
// \DoublePulse4|LessThan0~0_combout  = (!\DoublePulse4|dblcount [13] & (!\DoublePulse4|dblcount [10] & (!\DoublePulse4|dblcount [12] & !\DoublePulse4|dblcount [11])))

	.clk(gnd),
	.dataa(\DoublePulse4|dblcount [13]),
	.datab(\DoublePulse4|dblcount [10]),
	.datac(\DoublePulse4|dblcount [12]),
	.datad(\DoublePulse4|dblcount [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse4|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|LessThan0~0 .lut_mask = "0001";
defparam \DoublePulse4|LessThan0~0 .operation_mode = "normal";
defparam \DoublePulse4|LessThan0~0 .output_mode = "comb_only";
defparam \DoublePulse4|LessThan0~0 .register_cascade_mode = "off";
defparam \DoublePulse4|LessThan0~0 .sum_lutc_input = "datac";
defparam \DoublePulse4|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N9
maxii_lcell \DoublePulse4|LessThan0~3 (
// Equation(s):
// \DoublePulse4|LessThan0~3_combout  = (!\DoublePulse4|dblcount [24] & (!\DoublePulse4|dblcount [23] & (!\DoublePulse4|dblcount [22] & !\DoublePulse4|dblcount [25])))

	.clk(gnd),
	.dataa(\DoublePulse4|dblcount [24]),
	.datab(\DoublePulse4|dblcount [23]),
	.datac(\DoublePulse4|dblcount [22]),
	.datad(\DoublePulse4|dblcount [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse4|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|LessThan0~3 .lut_mask = "0001";
defparam \DoublePulse4|LessThan0~3 .operation_mode = "normal";
defparam \DoublePulse4|LessThan0~3 .output_mode = "comb_only";
defparam \DoublePulse4|LessThan0~3 .register_cascade_mode = "off";
defparam \DoublePulse4|LessThan0~3 .sum_lutc_input = "datac";
defparam \DoublePulse4|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N5
maxii_lcell \DoublePulse4|LessThan0~1 (
// Equation(s):
// \DoublePulse4|LessThan0~1_combout  = (!\DoublePulse4|dblcount [15] & (!\DoublePulse4|dblcount [14] & (!\DoublePulse4|dblcount [16] & !\DoublePulse4|dblcount [17])))

	.clk(gnd),
	.dataa(\DoublePulse4|dblcount [15]),
	.datab(\DoublePulse4|dblcount [14]),
	.datac(\DoublePulse4|dblcount [16]),
	.datad(\DoublePulse4|dblcount [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse4|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|LessThan0~1 .lut_mask = "0001";
defparam \DoublePulse4|LessThan0~1 .operation_mode = "normal";
defparam \DoublePulse4|LessThan0~1 .output_mode = "comb_only";
defparam \DoublePulse4|LessThan0~1 .register_cascade_mode = "off";
defparam \DoublePulse4|LessThan0~1 .sum_lutc_input = "datac";
defparam \DoublePulse4|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N3
maxii_lcell \DoublePulse4|LessThan0~2 (
// Equation(s):
// \DoublePulse4|LessThan0~2_combout  = (!\DoublePulse4|dblcount [19] & (!\DoublePulse4|dblcount [20] & (!\DoublePulse4|dblcount [21] & !\DoublePulse4|dblcount [18])))

	.clk(gnd),
	.dataa(\DoublePulse4|dblcount [19]),
	.datab(\DoublePulse4|dblcount [20]),
	.datac(\DoublePulse4|dblcount [21]),
	.datad(\DoublePulse4|dblcount [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse4|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|LessThan0~2 .lut_mask = "0001";
defparam \DoublePulse4|LessThan0~2 .operation_mode = "normal";
defparam \DoublePulse4|LessThan0~2 .output_mode = "comb_only";
defparam \DoublePulse4|LessThan0~2 .register_cascade_mode = "off";
defparam \DoublePulse4|LessThan0~2 .sum_lutc_input = "datac";
defparam \DoublePulse4|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N6
maxii_lcell \DoublePulse4|LessThan0~4 (
// Equation(s):
// \DoublePulse4|LessThan0~4_combout  = (\DoublePulse4|LessThan0~0_combout  & (\DoublePulse4|LessThan0~3_combout  & (\DoublePulse4|LessThan0~1_combout  & \DoublePulse4|LessThan0~2_combout )))

	.clk(gnd),
	.dataa(\DoublePulse4|LessThan0~0_combout ),
	.datab(\DoublePulse4|LessThan0~3_combout ),
	.datac(\DoublePulse4|LessThan0~1_combout ),
	.datad(\DoublePulse4|LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse4|LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|LessThan0~4 .lut_mask = "8000";
defparam \DoublePulse4|LessThan0~4 .operation_mode = "normal";
defparam \DoublePulse4|LessThan0~4 .output_mode = "comb_only";
defparam \DoublePulse4|LessThan0~4 .register_cascade_mode = "off";
defparam \DoublePulse4|LessThan0~4 .sum_lutc_input = "datac";
defparam \DoublePulse4|LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N7
maxii_lcell \DoublePulse4|LessThan0~6 (
// Equation(s):
// \DoublePulse4|LessThan0~6_combout  = (!\DoublePulse4|dblcount [30] & (!\DoublePulse4|dblcount [31] & (\DoublePulse4|LessThan0~5_combout  & \DoublePulse4|LessThan0~4_combout )))

	.clk(gnd),
	.dataa(\DoublePulse4|dblcount [30]),
	.datab(\DoublePulse4|dblcount [31]),
	.datac(\DoublePulse4|LessThan0~5_combout ),
	.datad(\DoublePulse4|LessThan0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse4|LessThan0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|LessThan0~6 .lut_mask = "1000";
defparam \DoublePulse4|LessThan0~6 .operation_mode = "normal";
defparam \DoublePulse4|LessThan0~6 .output_mode = "comb_only";
defparam \DoublePulse4|LessThan0~6 .register_cascade_mode = "off";
defparam \DoublePulse4|LessThan0~6 .sum_lutc_input = "datac";
defparam \DoublePulse4|LessThan0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N1
maxii_lcell \DoublePulse4|dblcount[3]~59 (
// Equation(s):
// \DoublePulse4|dblcount[3]~59_combout  = (((\DoublePulse4|dblcount [9] & \DoublePulse4|dblcount[3]~58_combout )) # (!\DoublePulse4|LessThan0~6_combout )) # (!\DoublePulse4|state.IDLE_STATE~regout )

	.clk(gnd),
	.dataa(\DoublePulse4|dblcount [9]),
	.datab(\DoublePulse4|state.IDLE_STATE~regout ),
	.datac(\DoublePulse4|dblcount[3]~58_combout ),
	.datad(\DoublePulse4|LessThan0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse4|dblcount[3]~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|dblcount[3]~59 .lut_mask = "b3ff";
defparam \DoublePulse4|dblcount[3]~59 .operation_mode = "normal";
defparam \DoublePulse4|dblcount[3]~59 .output_mode = "comb_only";
defparam \DoublePulse4|dblcount[3]~59 .register_cascade_mode = "off";
defparam \DoublePulse4|dblcount[3]~59 .sum_lutc_input = "datac";
defparam \DoublePulse4|dblcount[3]~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N2
maxii_lcell \DoublePulse4|LessThan0~7 (
// Equation(s):
// \DoublePulse4|LessThan0~7_combout  = ((!\DoublePulse4|dblcount [5] & (!\DoublePulse4|dblcount [6] & !\DoublePulse4|dblcount [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DoublePulse4|dblcount [5]),
	.datac(\DoublePulse4|dblcount [6]),
	.datad(\DoublePulse4|dblcount [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse4|LessThan0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|LessThan0~7 .lut_mask = "0003";
defparam \DoublePulse4|LessThan0~7 .operation_mode = "normal";
defparam \DoublePulse4|LessThan0~7 .output_mode = "comb_only";
defparam \DoublePulse4|LessThan0~7 .register_cascade_mode = "off";
defparam \DoublePulse4|LessThan0~7 .sum_lutc_input = "datac";
defparam \DoublePulse4|LessThan0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N8
maxii_lcell \DoublePulse4|LessThan0~8 (
// Equation(s):
// \DoublePulse4|LessThan0~8_combout  = (\DoublePulse4|LessThan0~6_combout  & ((\DoublePulse4|LessThan0~7_combout ) # ((!\DoublePulse4|dblcount [8]) # (!\DoublePulse4|dblcount [9]))))

	.clk(gnd),
	.dataa(\DoublePulse4|LessThan0~7_combout ),
	.datab(\DoublePulse4|dblcount [9]),
	.datac(\DoublePulse4|dblcount [8]),
	.datad(\DoublePulse4|LessThan0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse4|LessThan0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|LessThan0~8 .lut_mask = "bf00";
defparam \DoublePulse4|LessThan0~8 .operation_mode = "normal";
defparam \DoublePulse4|LessThan0~8 .output_mode = "comb_only";
defparam \DoublePulse4|LessThan0~8 .register_cascade_mode = "off";
defparam \DoublePulse4|LessThan0~8 .sum_lutc_input = "datac";
defparam \DoublePulse4|LessThan0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N7
maxii_lcell \DoublePulse4|state.HIGH_STATE (
// Equation(s):
// \DoublePulse4|state.HIGH_STATE~regout  = DFFEAS((\DoublePulse4|state.IDLE_STATE~regout  & (\DoublePulse4|state.HIGH_STATE~regout  & ((\DoublePulse4|LessThan0~8_combout )))) # (!\DoublePulse4|state.IDLE_STATE~regout  & ((\DoublePulse4|risingflg~regout ) # 
// ((\DoublePulse4|state.HIGH_STATE~regout  & \DoublePulse4|LessThan0~8_combout )))), GLOBAL(\clk~combout ), VCC, , \EnableOut~regout , , , , )

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|state.IDLE_STATE~regout ),
	.datab(\DoublePulse4|state.HIGH_STATE~regout ),
	.datac(\DoublePulse4|risingflg~regout ),
	.datad(\DoublePulse4|LessThan0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnableOut~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|state.HIGH_STATE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|state.HIGH_STATE .lut_mask = "dc50";
defparam \DoublePulse4|state.HIGH_STATE .operation_mode = "normal";
defparam \DoublePulse4|state.HIGH_STATE .output_mode = "reg_only";
defparam \DoublePulse4|state.HIGH_STATE .register_cascade_mode = "off";
defparam \DoublePulse4|state.HIGH_STATE .sum_lutc_input = "datac";
defparam \DoublePulse4|state.HIGH_STATE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxii_lcell \DoublePulse4|LessThan1~1 (
// Equation(s):
// \DoublePulse4|LessThan1~1_combout  = (\DoublePulse4|LessThan0~6_combout  & (((\DoublePulse4|LessThan1~0_combout  & \DoublePulse4|LessThan0~7_combout )) # (!\DoublePulse4|dblcount [9])))

	.clk(gnd),
	.dataa(\DoublePulse4|LessThan1~0_combout ),
	.datab(\DoublePulse4|dblcount [9]),
	.datac(\DoublePulse4|LessThan0~7_combout ),
	.datad(\DoublePulse4|LessThan0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse4|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|LessThan1~1 .lut_mask = "b300";
defparam \DoublePulse4|LessThan1~1 .operation_mode = "normal";
defparam \DoublePulse4|LessThan1~1 .output_mode = "comb_only";
defparam \DoublePulse4|LessThan1~1 .register_cascade_mode = "off";
defparam \DoublePulse4|LessThan1~1 .sum_lutc_input = "datac";
defparam \DoublePulse4|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N9
maxii_lcell \DoublePulse4|state.LOW_STATE (
// Equation(s):
// \DoublePulse4|state.LOW_STATE~regout  = DFFEAS((\DoublePulse4|state.HIGH_STATE~regout  & (((\DoublePulse4|state.LOW_STATE~regout  & \DoublePulse4|LessThan1~1_combout )) # (!\DoublePulse4|LessThan0~8_combout ))) # (!\DoublePulse4|state.HIGH_STATE~regout  & 
// (\DoublePulse4|state.LOW_STATE~regout  & (\DoublePulse4|LessThan1~1_combout ))), GLOBAL(\clk~combout ), VCC, , \EnableOut~regout , , , , )

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|state.HIGH_STATE~regout ),
	.datab(\DoublePulse4|state.LOW_STATE~regout ),
	.datac(\DoublePulse4|LessThan1~1_combout ),
	.datad(\DoublePulse4|LessThan0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnableOut~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|state.LOW_STATE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|state.LOW_STATE .lut_mask = "c0ea";
defparam \DoublePulse4|state.LOW_STATE .operation_mode = "normal";
defparam \DoublePulse4|state.LOW_STATE .output_mode = "reg_only";
defparam \DoublePulse4|state.LOW_STATE .register_cascade_mode = "off";
defparam \DoublePulse4|state.LOW_STATE .sum_lutc_input = "datac";
defparam \DoublePulse4|state.LOW_STATE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N2
maxii_lcell \DoublePulse4|state.HIGH2_STATE (
// Equation(s):
// \DoublePulse4|state.HIGH2_STATE~regout  = DFFEAS((\DoublePulse4|state.HIGH2_STATE~regout  & ((\DoublePulse4|LessThan0~8_combout ) # ((\DoublePulse4|state.LOW_STATE~regout  & !\DoublePulse4|LessThan1~1_combout )))) # 
// (!\DoublePulse4|state.HIGH2_STATE~regout  & (\DoublePulse4|state.LOW_STATE~regout  & (!\DoublePulse4|LessThan1~1_combout ))), GLOBAL(\clk~combout ), VCC, , \EnableOut~regout , , , , )

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|state.HIGH2_STATE~regout ),
	.datab(\DoublePulse4|state.LOW_STATE~regout ),
	.datac(\DoublePulse4|LessThan1~1_combout ),
	.datad(\DoublePulse4|LessThan0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnableOut~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|state.HIGH2_STATE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|state.HIGH2_STATE .lut_mask = "ae0c";
defparam \DoublePulse4|state.HIGH2_STATE .operation_mode = "normal";
defparam \DoublePulse4|state.HIGH2_STATE .output_mode = "reg_only";
defparam \DoublePulse4|state.HIGH2_STATE .register_cascade_mode = "off";
defparam \DoublePulse4|state.HIGH2_STATE .sum_lutc_input = "datac";
defparam \DoublePulse4|state.HIGH2_STATE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N3
maxii_lcell \DoublePulse4|state.IDLE_STATE (
// Equation(s):
// \DoublePulse4|state.IDLE_STATE~regout  = DFFEAS((\DoublePulse4|state.IDLE_STATE~regout  & (((\DoublePulse4|LessThan0~8_combout ) # (!\DoublePulse4|state.HIGH2_STATE~regout )))) # (!\DoublePulse4|state.IDLE_STATE~regout  & (\DoublePulse4|risingflg~regout  
// & ((\DoublePulse4|LessThan0~8_combout ) # (!\DoublePulse4|state.HIGH2_STATE~regout )))), GLOBAL(\clk~combout ), VCC, , \EnableOut~regout , , , , )

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|state.IDLE_STATE~regout ),
	.datab(\DoublePulse4|risingflg~regout ),
	.datac(\DoublePulse4|state.HIGH2_STATE~regout ),
	.datad(\DoublePulse4|LessThan0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EnableOut~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|state.IDLE_STATE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|state.IDLE_STATE .lut_mask = "ee0e";
defparam \DoublePulse4|state.IDLE_STATE .operation_mode = "normal";
defparam \DoublePulse4|state.IDLE_STATE .output_mode = "reg_only";
defparam \DoublePulse4|state.IDLE_STATE .register_cascade_mode = "off";
defparam \DoublePulse4|state.IDLE_STATE .sum_lutc_input = "datac";
defparam \DoublePulse4|state.IDLE_STATE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N6
maxii_lcell \DoublePulse4|Selector36~0 (
// Equation(s):
// \DoublePulse4|Selector36~0_combout  = (\DoublePulse4|state.IDLE_STATE~regout  & (\DoublePulse4|state.LOW_STATE~regout  & ((\DoublePulse4|K1~regout )))) # (!\DoublePulse4|state.IDLE_STATE~regout  & ((\DoublePulse4|risingflg~regout ) # 
// ((\DoublePulse4|state.LOW_STATE~regout  & \DoublePulse4|K1~regout ))))

	.clk(gnd),
	.dataa(\DoublePulse4|state.IDLE_STATE~regout ),
	.datab(\DoublePulse4|state.LOW_STATE~regout ),
	.datac(\DoublePulse4|risingflg~regout ),
	.datad(\DoublePulse4|K1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse4|Selector36~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|Selector36~0 .lut_mask = "dc50";
defparam \DoublePulse4|Selector36~0 .operation_mode = "normal";
defparam \DoublePulse4|Selector36~0 .output_mode = "comb_only";
defparam \DoublePulse4|Selector36~0 .register_cascade_mode = "off";
defparam \DoublePulse4|Selector36~0 .sum_lutc_input = "datac";
defparam \DoublePulse4|Selector36~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N4
maxii_lcell \DoublePulse4|K1 (
// Equation(s):
// \DoublePulse4|K1~regout  = DFFEAS((\DoublePulse4|Selector36~0_combout ) # ((\DoublePulse4|LessThan0~8_combout  & ((\DoublePulse4|state.HIGH_STATE~regout ) # (\DoublePulse4|state.HIGH2_STATE~regout )))), GLOBAL(\clk~combout ), VCC, , , , , 
// !\EnableOut~regout , )

	.clk(\clk~combout ),
	.dataa(\DoublePulse4|Selector36~0_combout ),
	.datab(\DoublePulse4|state.HIGH_STATE~regout ),
	.datac(\DoublePulse4|state.HIGH2_STATE~regout ),
	.datad(\DoublePulse4|LessThan0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\EnableOut~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|K1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|K1 .lut_mask = "feaa";
defparam \DoublePulse4|K1 .operation_mode = "normal";
defparam \DoublePulse4|K1 .output_mode = "reg_only";
defparam \DoublePulse4|K1 .register_cascade_mode = "off";
defparam \DoublePulse4|K1 .sum_lutc_input = "datac";
defparam \DoublePulse4|K1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \LED1_reg~0 (
// Equation(s):
// \LED1_reg~0_combout  = ((\ad|volt [12]) # ((\ad|volt [11] & \LessThan6~0 )))

	.clk(gnd),
	.dataa(\ad|volt [11]),
	.datab(\LessThan6~0 ),
	.datac(vcc),
	.datad(\ad|volt [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED1_reg~0 .lut_mask = "ff88";
defparam \LED1_reg~0 .operation_mode = "normal";
defparam \LED1_reg~0 .output_mode = "comb_only";
defparam \LED1_reg~0 .register_cascade_mode = "off";
defparam \LED1_reg~0 .sum_lutc_input = "datac";
defparam \LED1_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \LED3_reg~4 (
// Equation(s):
// \LED3_reg~4_combout  = (\always2~3_combout ) # ((\LessThan3~0_combout  & ((\LessThan3~5_combout ) # (\LessThan3~4_combout ))))

	.clk(gnd),
	.dataa(\LessThan3~0_combout ),
	.datab(\LessThan3~5_combout ),
	.datac(\LessThan3~4_combout ),
	.datad(\always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED3_reg~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED3_reg~4 .lut_mask = "ffa8";
defparam \LED3_reg~4 .operation_mode = "normal";
defparam \LED3_reg~4 .output_mode = "comb_only";
defparam \LED3_reg~4 .register_cascade_mode = "off";
defparam \LED3_reg~4 .sum_lutc_input = "datac";
defparam \LED3_reg~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell LED1_reg(
// Equation(s):
// \LED1_reg~regout  = DFFEAS((!\EnableOut~0_combout  & (!\LessThan3~6_combout  & ((!\LED1_reg~3 ) # (!\LED1_reg~0_combout )))), GLOBAL(\clk~combout ), VCC, , \LED3_reg~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\EnableOut~0_combout ),
	.datab(\LED1_reg~0_combout ),
	.datac(\LED1_reg~3 ),
	.datad(\LessThan3~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LED3_reg~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED1_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam LED1_reg.lut_mask = "0015";
defparam LED1_reg.operation_mode = "normal";
defparam LED1_reg.output_mode = "reg_only";
defparam LED1_reg.register_cascade_mode = "off";
defparam LED1_reg.sum_lutc_input = "datac";
defparam LED1_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \LED2_reg~0 (
// Equation(s):
// \LED2_reg~0_combout  = ((!\ad|volt [12] & ((!\LessThan8~3_combout ) # (!\ad|volt [11])))) # (!\EnableOut~0_combout )

	.clk(gnd),
	.dataa(\ad|volt [11]),
	.datab(\ad|volt [12]),
	.datac(\EnableOut~0_combout ),
	.datad(\LessThan8~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED2_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED2_reg~0 .lut_mask = "1f3f";
defparam \LED2_reg~0 .operation_mode = "normal";
defparam \LED2_reg~0 .output_mode = "comb_only";
defparam \LED2_reg~0 .register_cascade_mode = "off";
defparam \LED2_reg~0 .sum_lutc_input = "datac";
defparam \LED2_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell LED2_reg(
// Equation(s):
// \LED2_reg~regout  = DFFEAS((!\LessThan3~6_combout  & ((\always2~3_combout  & ((!\LED2_reg~0_combout ))) # (!\always2~3_combout  & (\LED2_reg~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\always2~3_combout ),
	.datab(\LED2_reg~regout ),
	.datac(\LED2_reg~0_combout ),
	.datad(\LessThan3~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED2_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam LED2_reg.lut_mask = "004e";
defparam LED2_reg.operation_mode = "normal";
defparam LED2_reg.output_mode = "reg_only";
defparam LED2_reg.register_cascade_mode = "off";
defparam LED2_reg.sum_lutc_input = "datac";
defparam LED2_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxii_lcell \LED1_reg~5 (
// Equation(s):
// \LED1_reg~5_combout  = (\ad|volt [11] & ((\LessThan8~1 ) # ((\ad|volt [10]) # (!\LessThan10~1 ))))

	.clk(gnd),
	.dataa(\LessThan8~1 ),
	.datab(\ad|volt [11]),
	.datac(\ad|volt [10]),
	.datad(\LessThan10~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1_reg~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED1_reg~5 .lut_mask = "c8cc";
defparam \LED1_reg~5 .operation_mode = "normal";
defparam \LED1_reg~5 .output_mode = "comb_only";
defparam \LED1_reg~5 .register_cascade_mode = "off";
defparam \LED1_reg~5 .sum_lutc_input = "datac";
defparam \LED1_reg~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxii_lcell \LED3_reg~2 (
// Equation(s):
// \LED3_reg~2_combout  = (((!\ad|volt [13] & !\ad|volt [12])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|volt [13]),
	.datad(\ad|volt [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED3_reg~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED3_reg~2 .lut_mask = "000f";
defparam \LED3_reg~2 .operation_mode = "normal";
defparam \LED3_reg~2 .output_mode = "comb_only";
defparam \LED3_reg~2 .register_cascade_mode = "off";
defparam \LED3_reg~2 .sum_lutc_input = "datac";
defparam \LED3_reg~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell LED3_reg(
// Equation(s):
// \LED3_reg~regout  = DFFEAS((\LED1_reg~3  & (!\LessThan3~6_combout  & ((\LED1_reg~5_combout ) # (!\LED3_reg~2_combout )))), GLOBAL(\clk~combout ), VCC, , \LED3_reg~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\LED1_reg~5_combout ),
	.datab(\LED3_reg~2_combout ),
	.datac(\LED1_reg~3 ),
	.datad(\LessThan3~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LED3_reg~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED3_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam LED3_reg.lut_mask = "00b0";
defparam LED3_reg.operation_mode = "normal";
defparam LED3_reg.output_mode = "reg_only";
defparam LED3_reg.register_cascade_mode = "off";
defparam LED3_reg.sum_lutc_input = "datac";
defparam LED3_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell LED4_reg(
// Equation(s):
// \LED4_reg~regout  = DFFEAS((((!\LED3_reg~4_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\LED3_reg~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED4_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam LED4_reg.lut_mask = "00ff";
defparam LED4_reg.operation_mode = "normal";
defparam LED4_reg.output_mode = "reg_only";
defparam LED4_reg.register_cascade_mode = "off";
defparam LED4_reg.sum_lutc_input = "datac";
defparam LED4_reg.synch_mode = "off";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \adclk~I (
	.datain(!\ad|adclk~regout ),
	.oe(vcc),
	.combout(),
	.padio(adclk));
// synopsys translate_off
defparam \adclk~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cs_n~I (
	.datain(!\ad|cs_n~regout ),
	.oe(vcc),
	.combout(),
	.padio(cs_n));
// synopsys translate_off
defparam \cs_n~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_1~I (
	.datain(\K1Module|K1~regout ),
	.oe(vcc),
	.combout(),
	.padio(K_1));
// synopsys translate_off
defparam \K_1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_2~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(K_2));
// synopsys translate_off
defparam \K_2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_3~I (
	.datain(\DoublePulse4|K1~regout ),
	.oe(vcc),
	.combout(),
	.padio(K_3));
// synopsys translate_off
defparam \K_3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_4~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(K_4));
// synopsys translate_off
defparam \K_4~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED1~I (
	.datain(!\LED1_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED1));
// synopsys translate_off
defparam \LED1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED2~I (
	.datain(!\LED2_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED2));
// synopsys translate_off
defparam \LED2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED3~I (
	.datain(!\LED3_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED3));
// synopsys translate_off
defparam \LED3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED4~I (
	.datain(!\LED4_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED4));
// synopsys translate_off
defparam \LED4~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED5~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(LED5));
// synopsys translate_off
defparam \LED5~I .operation_mode = "output";
// synopsys translate_on

endmodule
