;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SPL 0, <112
	MOV -1, <-20
	MOV -11, <-20
	SUB 0, 802
	SPL 0, <802
	SPL 0, <802
	SUB @121, @106
	ADD 30, 9
	SUB 0, @802
	SPL -100, -100
	SPL -100, -100
	ADD 210, 30
	SPL -120, -300
	ADD 210, 30
	ADD 210, 30
	SUB -200, <120
	MOV -1, <-20
	MOV -1, <-20
	JMN 0, <802
	JMN 0, <802
	CMP @-127, 100
	JMZ 30, 9
	JMP <-127, 100
	JMP -11, @-20
	JMZ <-127, 133
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	CMP @121, 106
	CMP -200, <120
	CMP -207, <-126
	CMP -207, <-126
	CMP -200, <120
	CMP -207, <-120
	CMP -200, <120
	SPL -207, @-126
	ADD @-620, 100
	SUB @121, @106
	SPL 0, <802
	SPL 0, <802
	SPL 0, <112
	SPL -207, @-126
	MOV @-127, 100
	SPL 0, <112
	MOV -1, <-20
	MOV -11, <-20
