<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OpenASIP: XilinxBlockRamGenerator Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">OpenASIP<span id="projectnumber">&#160;2.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pri-static-attribs">Static Private Attributes</a> &#124;
<a href="classXilinxBlockRamGenerator-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">XilinxBlockRamGenerator Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="XilinxBlockRamGenerator_8hh_source.html">XilinxBlockRamGenerator.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for XilinxBlockRamGenerator:</div>
<div class="dyncontent">
<div class="center"><img src="classXilinxBlockRamGenerator__inherit__graph.gif" border="0" usemap="#aXilinxBlockRamGenerator_inherit__map" alt="Inheritance graph"/></div>
<map name="aXilinxBlockRamGenerator_inherit__map" id="aXilinxBlockRamGenerator_inherit__map">
<area shape="rect" title=" " alt="" coords="5,799,229,1164"/>
<area shape="rect" href="classMemoryGenerator.html" title=" " alt="" coords="5,5,229,751"/>
<area shape="poly" title=" " alt="" coords="120,764,120,798,115,798,115,764"/>
</map>
</div>
<div class="dynheader">
Collaboration diagram for XilinxBlockRamGenerator:</div>
<div class="dyncontent">
<div class="center"><img src="classXilinxBlockRamGenerator__coll__graph.gif" border="0" usemap="#aXilinxBlockRamGenerator_coll__map" alt="Collaboration graph"/></div>
<map name="aXilinxBlockRamGenerator_coll__map" id="aXilinxBlockRamGenerator_coll__map">
<area shape="rect" title=" " alt="" coords="628,1937,852,2223"/>
<area shape="rect" href="classMemoryGenerator.html" title=" " alt="" coords="628,1343,852,1888"/>
<area shape="poly" title=" " alt="" coords="743,1902,743,1937,737,1937,737,1902"/>
<area shape="rect" href="classTCEString.html" title=" " alt="" coords="405,5,574,491"/>
<area shape="poly" title=" " alt="" coords="406,308,321,375,227,463,182,513,140,568,104,626,75,686,44,768,23,839,12,905,8,967,13,1029,26,1095,47,1167,75,1250,122,1362,182,1471,251,1575,326,1672,403,1762,479,1843,617,1973,613,1977,476,1846,399,1765,322,1675,247,1578,177,1474,117,1365,70,1252,42,1169,21,1096,8,1030,3,967,6,904,18,838,39,766,70,684,99,623,136,565,178,510,223,459,317,371,403,304"/>
<area shape="poly" title=" " alt="" coords="500,491,518,964,527,1157,536,1250,553,1299,573,1348,622,1440,617,1442,568,1350,548,1301,531,1251,522,1157,512,964,495,491"/>
<area shape="rect" href="classPlatformIntegrator.html" title=" " alt="" coords="640,685,840,1251"/>
<area shape="poly" title=" " alt="" coords="576,490,639,669,634,671,571,492"/>
<area shape="rect" title=" " alt="" coords="287,928,473,1008"/>
<area shape="poly" title=" " alt="" coords="455,491,391,912,386,911,450,490"/>
<area shape="poly" title=" " alt="" coords="743,1251,743,1327,737,1327,737,1251"/>
<area shape="rect" href="classProGe_1_1NetlistBlock.html" title=" " alt="" coords="1255,115,1395,381"/>
<area shape="poly" title=" " alt="" coords="1377,380,1402,462,1427,557,1449,663,1467,778,1476,896,1474,1017,1459,1136,1446,1195,1428,1252,1378,1366,1316,1477,1245,1581,1167,1679,1087,1769,1008,1850,867,1980,863,1976,1005,1847,1084,1766,1163,1676,1240,1578,1312,1474,1374,1364,1423,1250,1441,1193,1454,1136,1469,1017,1471,897,1461,778,1444,664,1422,558,1397,463,1371,382"/>
<area shape="poly" title=" " alt="" coords="1260,382,1213,456,1154,533,1085,605,1046,636,1005,664,984,673,963,676,927,673,891,671,874,676,855,688,854,688,851,684,852,683,872,671,891,666,927,668,963,671,982,668,1003,659,1043,632,1081,601,1150,530,1209,453,1256,379"/>
<area shape="rect" title=" " alt="" coords="929,215,1025,281"/>
<area shape="poly" title=" " alt="" coords="984,280,1006,469,1031,752,1039,901,1041,1042,1035,1162,1028,1211,1017,1252,989,1319,951,1383,909,1442,865,1495,861,1492,905,1439,947,1380,984,1317,1012,1250,1022,1210,1029,1161,1036,1042,1034,901,1026,752,1001,469,979,281"/>
<area shape="poly" title=" " alt="" coords="969,282,841,670,836,668,964,280"/>
<area shape="poly" title=" " alt="" coords="379,1009,376,1071,378,1150,392,1236,404,1278,421,1317,460,1380,509,1437,563,1488,617,1531,613,1535,559,1492,505,1441,456,1383,416,1320,399,1280,387,1237,373,1151,370,1071,373,1008"/>
<area shape="rect" title=" " alt="" coords="865,928,1002,1008"/>
<area shape="poly" title=" " alt="" coords="925,1009,855,1251,832,1328,827,1326,850,1250,920,1007"/>
<area shape="rect" href="classTTAMachine_1_1FunctionUnit.html" title=" " alt="" coords="1187,785,1413,1151"/>
<area shape="poly" title=" " alt="" coords="1231,1152,1203,1204,1170,1252,1100,1334,1022,1409,942,1476,867,1532,864,1528,939,1471,1018,1405,1096,1330,1166,1249,1198,1201,1227,1150"/>
<area shape="rect" title=" " alt="" coords="84,935,263,1001"/>
<area shape="poly" title=" " alt="" coords="184,1000,219,1113,245,1182,277,1249,308,1300,346,1347,388,1390,433,1430,526,1498,615,1551,612,1556,523,1503,429,1434,384,1394,342,1350,304,1303,272,1252,240,1184,214,1115,179,1002"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac35c2bbbd7fea8628a32e52fd64cb24f" id="r_ac35c2bbbd7fea8628a32e52fd64cb24f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#ac35c2bbbd7fea8628a32e52fd64cb24f">XilinxBlockRamGenerator</a> (int memMauWidth, int widthInMaus, int addrWidth, int portBDataWidth, int portBAddrWidth, const <a class="el" href="classPlatformIntegrator.html">PlatformIntegrator</a> *integrator, std::ostream &amp;<a class="el" href="classMemoryGenerator.html#a4e9728a3137a16583cf7df2c00921e9b">warningStream</a>, std::ostream &amp;<a class="el" href="classMemoryGenerator.html#aa6156ac97398bcc212cadd5ee218a14e">errorStream</a>, bool connectToArbiter=<a class="el" href="InnerLoopFinder_8cc.html#ab5f1327e73cd2343c99034a2ceed0438">false</a>, <a class="el" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a> *almaifBlocks=nullptr, <a class="el" href="classTCEString.html">TCEString</a> signalPrefix=&quot;&quot;, bool overrideAddrWidth=<a class="el" href="InnerLoopFinder_8cc.html#ab5f1327e73cd2343c99034a2ceed0438">false</a>, bool singleMemoryBlock=<a class="el" href="InnerLoopFinder_8cc.html#ab5f1327e73cd2343c99034a2ceed0438">false</a>)</td></tr>
<tr class="separator:ac35c2bbbd7fea8628a32e52fd64cb24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca39dafc3d456c4e2015f8e1df420950" id="r_aca39dafc3d456c4e2015f8e1df420950"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#aca39dafc3d456c4e2015f8e1df420950">~XilinxBlockRamGenerator</a> ()</td></tr>
<tr class="separator:aca39dafc3d456c4e2015f8e1df420950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa6bf82b37219a2f5845cb3af26980e6" id="r_aaa6bf82b37219a2f5845cb3af26980e6"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#aaa6bf82b37219a2f5845cb3af26980e6">generatesComponentHdlFile</a> () const</td></tr>
<tr class="separator:aaa6bf82b37219a2f5845cb3af26980e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e361c00654c88d0f5dab5c759f0c1be" id="r_a7e361c00654c88d0f5dab5c759f0c1be"><td class="memItemLeft" align="right" valign="top">virtual std::vector&lt; <a class="el" href="classTCEString.html">TCEString</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#a7e361c00654c88d0f5dab5c759f0c1be">generateComponentFile</a> (<a class="el" href="classTCEString.html">TCEString</a> outputPath)</td></tr>
<tr class="separator:a7e361c00654c88d0f5dab5c759f0c1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d6f484b7668f27296c3dba0b81763e" id="r_a64d6f484b7668f27296c3dba0b81763e"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#a64d6f484b7668f27296c3dba0b81763e">addMemory</a> (const <a class="el" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a> &amp;ttaCore, <a class="el" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a> &amp;integratorBlock, int memIndex, int coreId)</td></tr>
<tr class="separator:a64d6f484b7668f27296c3dba0b81763e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eeb8eaab9af15b2b329972f84a3a948" id="r_a7eeb8eaab9af15b2b329972f84a3a948"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#a7eeb8eaab9af15b2b329972f84a3a948">isCompatible</a> (const <a class="el" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a> &amp;ttaCore, int coreId, std::vector&lt; <a class="el" href="classTCEString.html">TCEString</a> &gt; &amp;reasons) const</td></tr>
<tr class="separator:a7eeb8eaab9af15b2b329972f84a3a948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classMemoryGenerator"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classMemoryGenerator')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classMemoryGenerator.html">MemoryGenerator</a></td></tr>
<tr class="memitem:a320d73bbf3218745077d4c256658c490 inherit pub_methods_classMemoryGenerator" id="r_a320d73bbf3218745077d4c256658c490"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a320d73bbf3218745077d4c256658c490">MemoryGenerator</a> (int memMauWidth, int widthInMaus, int addrWidth, <a class="el" href="classTCEString.html">TCEString</a> initFile, const <a class="el" href="classPlatformIntegrator.html">PlatformIntegrator</a> *integrator, std::ostream &amp;<a class="el" href="classMemoryGenerator.html#a4e9728a3137a16583cf7df2c00921e9b">warningStream</a>, std::ostream &amp;<a class="el" href="classMemoryGenerator.html#aa6156ac97398bcc212cadd5ee218a14e">errorStream</a>)</td></tr>
<tr class="separator:a320d73bbf3218745077d4c256658c490 inherit pub_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac005610e2f379ec5ba0ac843a8503dc8 inherit pub_methods_classMemoryGenerator" id="r_ac005610e2f379ec5ba0ac843a8503dc8"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#ac005610e2f379ec5ba0ac843a8503dc8">~MemoryGenerator</a> ()</td></tr>
<tr class="separator:ac005610e2f379ec5ba0ac843a8503dc8 inherit pub_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fbc94ec8484186f33e55fa9b3318828 inherit pub_methods_classMemoryGenerator" id="r_a6fbc94ec8484186f33e55fa9b3318828"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a6fbc94ec8484186f33e55fa9b3318828">memoryTotalWidth</a> () const</td></tr>
<tr class="separator:a6fbc94ec8484186f33e55fa9b3318828 inherit pub_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74e160b65e8706b856f9a75e8a3fe76 inherit pub_methods_classMemoryGenerator" id="r_ac74e160b65e8706b856f9a75e8a3fe76"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#ac74e160b65e8706b856f9a75e8a3fe76">memoryMauSize</a> () const</td></tr>
<tr class="separator:ac74e160b65e8706b856f9a75e8a3fe76 inherit pub_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07eb32837ee5bcdb672aecfa5bc6eb65 inherit pub_methods_classMemoryGenerator" id="r_a07eb32837ee5bcdb672aecfa5bc6eb65"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a07eb32837ee5bcdb672aecfa5bc6eb65">memoryWidthInMaus</a> () const</td></tr>
<tr class="separator:a07eb32837ee5bcdb672aecfa5bc6eb65 inherit pub_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82ad0a10bbb3c307fb9f23b5e33c36d inherit pub_methods_classMemoryGenerator" id="r_ab82ad0a10bbb3c307fb9f23b5e33c36d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#ab82ad0a10bbb3c307fb9f23b5e33c36d">memoryAddrWidth</a> () const</td></tr>
<tr class="separator:ab82ad0a10bbb3c307fb9f23b5e33c36d inherit pub_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b970013ad2b16abc67b31d44ac88aaf inherit pub_methods_classMemoryGenerator" id="r_a0b970013ad2b16abc67b31d44ac88aaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a0b970013ad2b16abc67b31d44ac88aaf">initializationFile</a> () const</td></tr>
<tr class="separator:a0b970013ad2b16abc67b31d44ac88aaf inherit pub_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53013f5d4db833b9600fd9e1aec47d1e inherit pub_methods_classMemoryGenerator" id="r_a53013f5d4db833b9600fd9e1aec47d1e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a53013f5d4db833b9600fd9e1aec47d1e">addLsu</a> (<a class="el" href="classTTAMachine_1_1FunctionUnit.html">TTAMachine::FunctionUnit</a> &amp;lsuArch, std::vector&lt; std::string &gt; lsuPorts)</td></tr>
<tr class="separator:a53013f5d4db833b9600fd9e1aec47d1e inherit pub_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a1713b5dfe61c3dc71ba1fec7d58d1297" id="r_a1713b5dfe61c3dc71ba1fec7d58d1297"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#a1713b5dfe61c3dc71ba1fec7d58d1297">moduleName</a> () const</td></tr>
<tr class="separator:a1713b5dfe61c3dc71ba1fec7d58d1297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08322b1cfba59d48ce4289bb5f626a2" id="r_ae08322b1cfba59d48ce4289bb5f626a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#ae08322b1cfba59d48ce4289bb5f626a2">addPorts</a> (std::string prefix, int addrWidth, int dataWidth)</td></tr>
<tr class="separator:ae08322b1cfba59d48ce4289bb5f626a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae417b64cecf225fad6a49d9c19bcebbc" id="r_ae417b64cecf225fad6a49d9c19bcebbc"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#ae417b64cecf225fad6a49d9c19bcebbc">instanceName</a> (int coreId, int) const</td></tr>
<tr class="separator:ae417b64cecf225fad6a49d9c19bcebbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a819473a5827f8b0152ce23093a34894b" id="r_a819473a5827f8b0152ce23093a34894b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#a819473a5827f8b0152ce23093a34894b">almaifPortName</a> (const <a class="el" href="classTCEString.html">TCEString</a> &amp;portBaseName)</td></tr>
<tr class="separator:a819473a5827f8b0152ce23093a34894b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classMemoryGenerator"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classMemoryGenerator')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classMemoryGenerator.html">MemoryGenerator</a></td></tr>
<tr class="memitem:a6b889ee296c81f3fd519497fde7f3a1f inherit pro_methods_classMemoryGenerator" id="r_a6b889ee296c81f3fd519497fde7f3a1f"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a6b889ee296c81f3fd519497fde7f3a1f">checkFuPort</a> (const std::string fuPort, std::vector&lt; <a class="el" href="classTCEString.html">TCEString</a> &gt; &amp;reasons) const</td></tr>
<tr class="separator:a6b889ee296c81f3fd519497fde7f3a1f inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea44ffb89db8d0a86bc1574c04ad000 inherit pro_methods_classMemoryGenerator" id="r_abea44ffb89db8d0a86bc1574c04ad000"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#abea44ffb89db8d0a86bc1574c04ad000">connectPorts</a> (<a class="el" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a> &amp;netlistBlock, const <a class="el" href="classProGe_1_1NetlistPort.html">ProGe::NetlistPort</a> &amp;memPort, const <a class="el" href="classProGe_1_1NetlistPort.html">ProGe::NetlistPort</a> &amp;corePort, bool inverted, int coreId)</td></tr>
<tr class="separator:abea44ffb89db8d0a86bc1574c04ad000 inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda4052f13e368d95dbf71fe83205e79 inherit pro_methods_classMemoryGenerator" id="r_afda4052f13e368d95dbf71fe83205e79"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classMemoryGenerator.html#a6e374e809a83e6907b83a4e911da9bcf">MemoryGenerator::BlockPair</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#afda4052f13e368d95dbf71fe83205e79">createMemoryNetlistBlock</a> (<a class="el" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a> &amp;integratorBlock, int memIndex, int coreId)</td></tr>
<tr class="separator:afda4052f13e368d95dbf71fe83205e79 inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61af8b59df94600d8731b0d4b48906d3 inherit pro_methods_classMemoryGenerator" id="r_a61af8b59df94600d8731b0d4b48906d3"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classPlatformIntegrator.html">PlatformIntegrator</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3">platformIntegrator</a> () const</td></tr>
<tr class="separator:a61af8b59df94600d8731b0d4b48906d3 inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e9728a3137a16583cf7df2c00921e9b inherit pro_methods_classMemoryGenerator" id="r_a4e9728a3137a16583cf7df2c00921e9b"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a4e9728a3137a16583cf7df2c00921e9b">warningStream</a> ()</td></tr>
<tr class="separator:a4e9728a3137a16583cf7df2c00921e9b inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6156ac97398bcc212cadd5ee218a14e inherit pro_methods_classMemoryGenerator" id="r_aa6156ac97398bcc212cadd5ee218a14e"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#aa6156ac97398bcc212cadd5ee218a14e">errorStream</a> ()</td></tr>
<tr class="separator:aa6156ac97398bcc212cadd5ee218a14e inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea9ae06ba9820649a5017299bfad70a6 inherit pro_methods_classMemoryGenerator" id="r_aea9ae06ba9820649a5017299bfad70a6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#aea9ae06ba9820649a5017299bfad70a6">portCount</a> () const</td></tr>
<tr class="separator:aea9ae06ba9820649a5017299bfad70a6 inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b406a0511dae57450c8e86049206bb inherit pro_methods_classMemoryGenerator" id="r_a64b406a0511dae57450c8e86049206bb"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classHDLPort.html">HDLPort</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a64b406a0511dae57450c8e86049206bb">port</a> (int index) const</td></tr>
<tr class="separator:a64b406a0511dae57450c8e86049206bb inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bfbb97adc4de36fa54eee4a644048dd inherit pro_methods_classMemoryGenerator" id="r_a0bfbb97adc4de36fa54eee4a644048dd"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classHDLPort.html">HDLPort</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a0bfbb97adc4de36fa54eee4a644048dd">portByKeyName</a> (<a class="el" href="classTCEString.html">TCEString</a> name) const</td></tr>
<tr class="separator:a0bfbb97adc4de36fa54eee4a644048dd inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2806809fe4c7a28597e737699cca510d inherit pro_methods_classMemoryGenerator" id="r_a2806809fe4c7a28597e737699cca510d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a2806809fe4c7a28597e737699cca510d">portKeyName</a> (const <a class="el" href="classHDLPort.html">HDLPort</a> *<a class="el" href="classMemoryGenerator.html#a64b406a0511dae57450c8e86049206bb">port</a>) const</td></tr>
<tr class="separator:a2806809fe4c7a28597e737699cca510d inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e447a2efe2d21a3a69dca8f915f2f61 inherit pro_methods_classMemoryGenerator" id="r_a6e447a2efe2d21a3a69dca8f915f2f61"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a> (const <a class="el" href="classTCEString.html">TCEString</a> &amp;name, <a class="el" href="classHDLPort.html">HDLPort</a> *<a class="el" href="classMemoryGenerator.html#a64b406a0511dae57450c8e86049206bb">port</a>)</td></tr>
<tr class="separator:a6e447a2efe2d21a3a69dca8f915f2f61 inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef9dc4a52d6605ee054e223d53307a6 inherit pro_methods_classMemoryGenerator" id="r_a8ef9dc4a52d6605ee054e223d53307a6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a8ef9dc4a52d6605ee054e223d53307a6">parameterCount</a> () const</td></tr>
<tr class="separator:a8ef9dc4a52d6605ee054e223d53307a6 inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae0e1839bfc195d252a9e47cb9f329e inherit pro_methods_classMemoryGenerator" id="r_a4ae0e1839bfc195d252a9e47cb9f329e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classProGe_1_1Parameter.html">ProGe::Parameter</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a4ae0e1839bfc195d252a9e47cb9f329e">parameter</a> (int index) const</td></tr>
<tr class="separator:a4ae0e1839bfc195d252a9e47cb9f329e inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d4c0cb33349ce362d14590f6b2266a3 inherit pro_methods_classMemoryGenerator" id="r_a6d4c0cb33349ce362d14590f6b2266a3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a6d4c0cb33349ce362d14590f6b2266a3">addParameter</a> (const <a class="el" href="classProGe_1_1Parameter.html">ProGe::Parameter</a> &amp;add)</td></tr>
<tr class="separator:a6d4c0cb33349ce362d14590f6b2266a3 inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdcc351cd0f8054b6936ebbb346972d6 inherit pro_methods_classMemoryGenerator" id="r_afdcc351cd0f8054b6936ebbb346972d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#afdcc351cd0f8054b6936ebbb346972d6">ttaCoreName</a> () const</td></tr>
<tr class="separator:afdcc351cd0f8054b6936ebbb346972d6 inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0148e931ed3838f3c6efa278ae04ff71 inherit pro_methods_classMemoryGenerator" id="r_a0148e931ed3838f3c6efa278ae04ff71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a0148e931ed3838f3c6efa278ae04ff71">memoryIndexString</a> (int coreId, int memIndex) const</td></tr>
<tr class="separator:a0148e931ed3838f3c6efa278ae04ff71 inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc3933983d86f7d9722ef1395ad0df98 inherit pro_methods_classMemoryGenerator" id="r_acc3933983d86f7d9722ef1395ad0df98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#acc3933983d86f7d9722ef1395ad0df98">templatePath</a> () const</td></tr>
<tr class="separator:acc3933983d86f7d9722ef1395ad0df98 inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb8fe0d8714a05c516c8ae6219a408b inherit pro_methods_classMemoryGenerator" id="r_afbb8fe0d8714a05c516c8ae6219a408b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#afbb8fe0d8714a05c516c8ae6219a408b">instantiateTemplate</a> (const <a class="el" href="classTCEString.html">TCEString</a> &amp;inFile, const <a class="el" href="classTCEString.html">TCEString</a> &amp;outFile, const <a class="el" href="classTCEString.html">TCEString</a> &amp;entity) const</td></tr>
<tr class="separator:afbb8fe0d8714a05c516c8ae6219a408b inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a782cabc4813bfd2d79075e5b7fade3e5 inherit pro_methods_classMemoryGenerator" id="r_a782cabc4813bfd2d79075e5b7fade3e5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a782cabc4813bfd2d79075e5b7fade3e5">hasLSUArchitecture</a> () const</td></tr>
<tr class="separator:a782cabc4813bfd2d79075e5b7fade3e5 inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17705ffcfef7d4fe2a0e43166ea705f5 inherit pro_methods_classMemoryGenerator" id="r_a17705ffcfef7d4fe2a0e43166ea705f5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classTTAMachine_1_1FunctionUnit.html">TTAMachine::FunctionUnit</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a17705ffcfef7d4fe2a0e43166ea705f5">lsuArchitecture</a> () const</td></tr>
<tr class="separator:a17705ffcfef7d4fe2a0e43166ea705f5 inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c8506721b65383c0ad0028b3698c6b inherit pro_methods_classMemoryGenerator" id="r_ac7c8506721b65383c0ad0028b3698c6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#ac7c8506721b65383c0ad0028b3698c6b">corePortName</a> (const <a class="el" href="classTCEString.html">TCEString</a> &amp;portBaseName, int coreId) const</td></tr>
<tr class="separator:ac7c8506721b65383c0ad0028b3698c6b inherit pro_methods_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-attribs" name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a3499de732707a4bbe420f983f5c810e6" id="r_a3499de732707a4bbe420f983f5c810e6"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a></td></tr>
<tr class="separator:a3499de732707a4bbe420f983f5c810e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e5cd2e2297af2016644d04501f0335d" id="r_a8e5cd2e2297af2016644d04501f0335d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#a8e5cd2e2297af2016644d04501f0335d">almaifBlock_</a></td></tr>
<tr class="separator:a8e5cd2e2297af2016644d04501f0335d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98549f3bf7903008b882507132d2540f" id="r_a98549f3bf7903008b882507132d2540f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#a98549f3bf7903008b882507132d2540f">signalPrefix_</a></td></tr>
<tr class="separator:a98549f3bf7903008b882507132d2540f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64a524c2dcb825cc7aa07fcddb373c6" id="r_ab64a524c2dcb825cc7aa07fcddb373c6"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#ab64a524c2dcb825cc7aa07fcddb373c6">overrideAddrWidth_</a></td></tr>
<tr class="separator:ab64a524c2dcb825cc7aa07fcddb373c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0f4f797ad1b5930b0cab24d9f620934" id="r_ac0f4f797ad1b5930b0cab24d9f620934"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#ac0f4f797ad1b5930b0cab24d9f620934">singleMemoryBlock_</a></td></tr>
<tr class="separator:ac0f4f797ad1b5930b0cab24d9f620934"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-static-attribs" name="pri-static-attribs"></a>
Static Private Attributes</h2></td></tr>
<tr class="memitem:a761bda2e2b282964a5fad02bb0ded284" id="r_a761bda2e2b282964a5fad02bb0ded284"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#a761bda2e2b282964a5fad02bb0ded284">DP_FILE</a> = &quot;xilinx_dp_blockram.vhdl&quot;</td></tr>
<tr class="separator:a761bda2e2b282964a5fad02bb0ded284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a772f0ec2ac98c62acbc7bcd2fdf9e887" id="r_a772f0ec2ac98c62acbc7bcd2fdf9e887"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classXilinxBlockRamGenerator.html#a772f0ec2ac98c62acbc7bcd2fdf9e887">SP_FILE</a> = &quot;xilinx_blockram.vhdl&quot;</td></tr>
<tr class="separator:a772f0ec2ac98c62acbc7bcd2fdf9e887"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pro_types_classMemoryGenerator"><td colspan="2" onclick="javascript:toggleInherit('pro_types_classMemoryGenerator')"><img src="closed.png" alt="-"/>&#160;Protected Types inherited from <a class="el" href="classMemoryGenerator.html">MemoryGenerator</a></td></tr>
<tr class="memitem:a5a902a3df64e78825916ae3c9e949b50 inherit pro_types_classMemoryGenerator" id="r_a5a902a3df64e78825916ae3c9e949b50"><td class="memItemLeft" align="right" valign="top">typedef std::multimap&lt; <a class="el" href="classTCEString.html">TCEString</a>, <a class="el" href="classHDLPort.html">HDLPort</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a5a902a3df64e78825916ae3c9e949b50">PortMap</a></td></tr>
<tr class="separator:a5a902a3df64e78825916ae3c9e949b50 inherit pro_types_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e374e809a83e6907b83a4e911da9bcf inherit pro_types_classMemoryGenerator" id="r_a6e374e809a83e6907b83a4e911da9bcf"><td class="memItemLeft" align="right" valign="top">typedef std::pair&lt; <a class="el" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a> *, <a class="el" href="classProGe_1_1VirtualNetlistBlock.html">ProGe::VirtualNetlistBlock</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMemoryGenerator.html#a6e374e809a83e6907b83a4e911da9bcf">BlockPair</a></td></tr>
<tr class="separator:a6e374e809a83e6907b83a4e911da9bcf inherit pro_types_classMemoryGenerator"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00041">41</a> of file <a class="el" href="XilinxBlockRamGenerator_8hh_source.html">XilinxBlockRamGenerator.hh</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ac35c2bbbd7fea8628a32e52fd64cb24f" name="ac35c2bbbd7fea8628a32e52fd64cb24f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35c2bbbd7fea8628a32e52fd64cb24f">&#9670;&#160;</a></span>XilinxBlockRamGenerator()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">XilinxBlockRamGenerator::XilinxBlockRamGenerator </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>memMauWidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>widthInMaus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>addrWidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>portBDataWidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>portBAddrWidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classPlatformIntegrator.html">PlatformIntegrator</a> *&#160;</td>
          <td class="paramname"><em>integrator</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>warningStream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>errorStream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>connectToArbiter</em> = <code><a class="el" href="InnerLoopFinder_8cc.html#ab5f1327e73cd2343c99034a2ceed0438">false</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a> *&#160;</td>
          <td class="paramname"><em>almaifBlocks</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTCEString.html">TCEString</a>&#160;</td>
          <td class="paramname"><em>signalPrefix</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>overrideAddrWidth</em> = <code><a class="el" href="InnerLoopFinder_8cc.html#ab5f1327e73cd2343c99034a2ceed0438">false</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>singleMemoryBlock</em> = <code><a class="el" href="InnerLoopFinder_8cc.html#ab5f1327e73cd2343c99034a2ceed0438">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00047">47</a> of file <a class="el" href="XilinxBlockRamGenerator_8cc_source.html">XilinxBlockRamGenerator.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   53</span>    : <a class="code hl_class" href="classMemoryGenerator.html">MemoryGenerator</a>(</div>
<div class="line"><span class="lineno">   54</span>          memMauWidth, widthInMaus, addrWidth, <span class="stringliteral">&quot;&quot;</span>, integrator, <a class="code hl_function" href="classMemoryGenerator.html#a4e9728a3137a16583cf7df2c00921e9b">warningStream</a>,</div>
<div class="line"><span class="lineno">   55</span>          <a class="code hl_function" href="classMemoryGenerator.html#aa6156ac97398bcc212cadd5ee218a14e">errorStream</a>),</div>
<div class="line"><span class="lineno">   56</span>      <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a>(connectToArbiter),</div>
<div class="line"><span class="lineno">   57</span>      <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a8e5cd2e2297af2016644d04501f0335d">almaifBlock_</a>(almaifBlock),</div>
<div class="line"><span class="lineno">   58</span>      <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a98549f3bf7903008b882507132d2540f">signalPrefix_</a>(signalPrefix),</div>
<div class="line"><span class="lineno">   59</span>      <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#ab64a524c2dcb825cc7aa07fcddb373c6">overrideAddrWidth_</a>(overrideAddrWidth),</div>
<div class="line"><span class="lineno">   60</span>      <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#ac0f4f797ad1b5930b0cab24d9f620934">singleMemoryBlock_</a>(singleMemoryBlock) {</div>
<div class="line"><span class="lineno">   61</span>    <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a> (!connectToArbiter || almaifBlock != <span class="keyword">nullptr</span>);</div>
<div class="line"><span class="lineno">   62</span> </div>
<div class="line"><span class="lineno">   63</span>    <a class="code hl_class" href="classProGe_1_1Parameter.html">ProGe::Parameter</a> dataw = {<span class="stringliteral">&quot;dataw_g&quot;</span>, <span class="stringliteral">&quot;integer&quot;</span>,</div>
<div class="line"><span class="lineno">   64</span>        <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(<a class="code hl_function" href="classMemoryGenerator.html#a6fbc94ec8484186f33e55fa9b3318828">memoryTotalWidth</a>())};</div>
<div class="line"><span class="lineno">   65</span>    <a class="code hl_class" href="classProGe_1_1Parameter.html">ProGe::Parameter</a> addrw = {<span class="stringliteral">&quot;addrw_g&quot;</span>, <span class="stringliteral">&quot;integer&quot;</span>,</div>
<div class="line"><span class="lineno">   66</span>        <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(<a class="code hl_function" href="classMemoryGenerator.html#ab82ad0a10bbb3c307fb9f23b5e33c36d">memoryAddrWidth</a>())};</div>
<div class="line"><span class="lineno">   67</span> </div>
<div class="line"><span class="lineno">   68</span> </div>
<div class="line"><span class="lineno">   69</span>    <a class="code hl_class" href="classProGe_1_1Parameter.html">ProGe::Parameter</a> second_dataw = {<span class="stringliteral">&quot;dataw_b_g&quot;</span>, <span class="stringliteral">&quot;integer&quot;</span>,</div>
<div class="line"><span class="lineno">   70</span>        <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(portBDataWidth)};</div>
<div class="line"><span class="lineno">   71</span>    <a class="code hl_class" href="classProGe_1_1Parameter.html">ProGe::Parameter</a> second_addrw = {<span class="stringliteral">&quot;addrw_b_g&quot;</span>, <span class="stringliteral">&quot;integer&quot;</span>,</div>
<div class="line"><span class="lineno">   72</span>        <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(portBAddrWidth)};</div>
<div class="line"><span class="lineno">   73</span> </div>
<div class="line"><span class="lineno">   74</span>    <span class="keywordflow">if</span> (overrideAddrWidth) {</div>
<div class="line"><span class="lineno">   75</span>        addrw.<a class="code hl_function" href="classProGe_1_1Parameter.html#aa9ce9e8d829d441f2c2137cb766c2e65">setValue</a>(<span class="stringliteral">&quot;local_mem_addrw_g&quot;</span>);</div>
<div class="line"><span class="lineno">   76</span>        second_addrw.<a class="code hl_function" href="classProGe_1_1Parameter.html#aa9ce9e8d829d441f2c2137cb766c2e65">setValue</a>(<span class="stringliteral">&quot;local_mem_addrw_g&quot;</span>);</div>
<div class="line"><span class="lineno">   77</span>    }</div>
<div class="line"><span class="lineno">   78</span> </div>
<div class="line"><span class="lineno">   79</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6d4c0cb33349ce362d14590f6b2266a3">addParameter</a>(dataw);</div>
<div class="line"><span class="lineno">   80</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6d4c0cb33349ce362d14590f6b2266a3">addParameter</a>(addrw);</div>
<div class="line"><span class="lineno">   81</span> </div>
<div class="line"><span class="lineno">   82</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a>) {</div>
<div class="line"><span class="lineno">   83</span>        <a class="code hl_function" href="classMemoryGenerator.html#a6d4c0cb33349ce362d14590f6b2266a3">addParameter</a>(second_dataw);</div>
<div class="line"><span class="lineno">   84</span>        <a class="code hl_function" href="classMemoryGenerator.html#a6d4c0cb33349ce362d14590f6b2266a3">addParameter</a>(second_addrw);</div>
<div class="line"><span class="lineno">   85</span>    }</div>
<div class="line"><span class="lineno">   86</span> </div>
<div class="line"><span class="lineno">   87</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(<span class="stringliteral">&quot;clk&quot;</span>, <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(<span class="stringliteral">&quot;clk&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>, <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">ProGe::BIT</a>, <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834">ProGe::IN</a>, <span class="keyword">false</span>, 1));</div>
<div class="line"><span class="lineno">   88</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(<span class="stringliteral">&quot;rstx&quot;</span>, <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(<span class="stringliteral">&quot;rstx&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>, <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">ProGe::BIT</a>, <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834">ProGe::IN</a>, <span class="keyword">false</span>, 1));</div>
<div class="line"><span class="lineno">   89</span>    <span class="keywordflow">if</span> (connectToArbiter) {</div>
<div class="line"><span class="lineno">   90</span>        <a class="code hl_function" href="classXilinxBlockRamGenerator.html#ae08322b1cfba59d48ce4289bb5f626a2">addPorts</a>(<span class="stringliteral">&quot;a_&quot;</span>, <a class="code hl_function" href="classMemoryGenerator.html#ab82ad0a10bbb3c307fb9f23b5e33c36d">memoryAddrWidth</a>(), <a class="code hl_function" href="classMemoryGenerator.html#a6fbc94ec8484186f33e55fa9b3318828">memoryTotalWidth</a>());</div>
<div class="line"><span class="lineno">   91</span>        <a class="code hl_function" href="classXilinxBlockRamGenerator.html#ae08322b1cfba59d48ce4289bb5f626a2">addPorts</a>(<span class="stringliteral">&quot;b_&quot;</span>, portBAddrWidth, portBDataWidth);</div>
<div class="line"><span class="lineno">   92</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">   93</span>        <a class="code hl_function" href="classXilinxBlockRamGenerator.html#ae08322b1cfba59d48ce4289bb5f626a2">addPorts</a>(<span class="stringliteral">&quot;&quot;</span>, <a class="code hl_function" href="classMemoryGenerator.html#ab82ad0a10bbb3c307fb9f23b5e33c36d">memoryAddrWidth</a>(), <a class="code hl_function" href="classMemoryGenerator.html#a6fbc94ec8484186f33e55fa9b3318828">memoryTotalWidth</a>());</div>
<div class="line"><span class="lineno">   94</span>    }</div>
<div class="line"><span class="lineno">   95</span>}</div>
<div class="ttc" id="aApplication_8hh_html_acdcc5aaebf3f273c1762f24a6ece2e5e"><div class="ttname"><a href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a></div><div class="ttdeci">#define assert(condition)</div><div class="ttdef"><b>Definition</b> <a href="Application_8hh_source.html#l00086">Application.hh:86</a></div></div>
<div class="ttc" id="aclassConversion_html_a92a58c79ba77b64a02df8d0755e86e1b"><div class="ttname"><a href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a></div><div class="ttdeci">static std::string toString(const T &amp;source)</div></div>
<div class="ttc" id="aclassHDLPort_html"><div class="ttname"><a href="classHDLPort.html">HDLPort</a></div><div class="ttdef"><b>Definition</b> <a href="PlatformIntegrator_2HDLPort_8hh_source.html#l00048">PlatformIntegrator/HDLPort.hh:48</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html"><div class="ttname"><a href="classMemoryGenerator.html">MemoryGenerator</a></div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8hh_source.html#l00085">MemoryGenerator.hh:85</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_a4e9728a3137a16583cf7df2c00921e9b"><div class="ttname"><a href="classMemoryGenerator.html#a4e9728a3137a16583cf7df2c00921e9b">MemoryGenerator::warningStream</a></div><div class="ttdeci">std::ostream &amp; warningStream()</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00231">MemoryGenerator.cc:231</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_a6d4c0cb33349ce362d14590f6b2266a3"><div class="ttname"><a href="classMemoryGenerator.html#a6d4c0cb33349ce362d14590f6b2266a3">MemoryGenerator::addParameter</a></div><div class="ttdeci">void addParameter(const ProGe::Parameter &amp;add)</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00313">MemoryGenerator.cc:313</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_a6e447a2efe2d21a3a69dca8f915f2f61"><div class="ttname"><a href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">MemoryGenerator::addPort</a></div><div class="ttdeci">void addPort(const TCEString &amp;name, HDLPort *port)</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00294">MemoryGenerator.cc:294</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_a6fbc94ec8484186f33e55fa9b3318828"><div class="ttname"><a href="classMemoryGenerator.html#a6fbc94ec8484186f33e55fa9b3318828">MemoryGenerator::memoryTotalWidth</a></div><div class="ttdeci">int memoryTotalWidth() const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00193">MemoryGenerator.cc:193</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_aa6156ac97398bcc212cadd5ee218a14e"><div class="ttname"><a href="classMemoryGenerator.html#aa6156ac97398bcc212cadd5ee218a14e">MemoryGenerator::errorStream</a></div><div class="ttdeci">std::ostream &amp; errorStream()</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00237">MemoryGenerator.cc:237</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_ab82ad0a10bbb3c307fb9f23b5e33c36d"><div class="ttname"><a href="classMemoryGenerator.html#ab82ad0a10bbb3c307fb9f23b5e33c36d">MemoryGenerator::memoryAddrWidth</a></div><div class="ttdeci">int memoryAddrWidth() const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00212">MemoryGenerator.cc:212</a></div></div>
<div class="ttc" id="aclassProGe_1_1Parameter_html"><div class="ttname"><a href="classProGe_1_1Parameter.html">ProGe::Parameter</a></div><div class="ttdef"><b>Definition</b> <a href="Parameter_8hh_source.html#l00062">Parameter.hh:62</a></div></div>
<div class="ttc" id="aclassProGe_1_1Parameter_html_aa9ce9e8d829d441f2c2137cb766c2e65"><div class="ttname"><a href="classProGe_1_1Parameter.html#aa9ce9e8d829d441f2c2137cb766c2e65">ProGe::Parameter::setValue</a></div><div class="ttdeci">void setValue(const TCEString &amp;value)</div><div class="ttdef"><b>Definition</b> <a href="Parameter_8cc_source.html#l00128">Parameter.cc:128</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a3499de732707a4bbe420f983f5c810e6"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">XilinxBlockRamGenerator::connectToArbiter_</a></div><div class="ttdeci">const bool connectToArbiter_</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8hh_source.html#l00081">XilinxBlockRamGenerator.hh:81</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a8e5cd2e2297af2016644d04501f0335d"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a8e5cd2e2297af2016644d04501f0335d">XilinxBlockRamGenerator::almaifBlock_</a></div><div class="ttdeci">ProGe::NetlistBlock * almaifBlock_</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8hh_source.html#l00082">XilinxBlockRamGenerator.hh:82</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a98549f3bf7903008b882507132d2540f"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a98549f3bf7903008b882507132d2540f">XilinxBlockRamGenerator::signalPrefix_</a></div><div class="ttdeci">TCEString signalPrefix_</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8hh_source.html#l00083">XilinxBlockRamGenerator.hh:83</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_ab64a524c2dcb825cc7aa07fcddb373c6"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#ab64a524c2dcb825cc7aa07fcddb373c6">XilinxBlockRamGenerator::overrideAddrWidth_</a></div><div class="ttdeci">const bool overrideAddrWidth_</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8hh_source.html#l00084">XilinxBlockRamGenerator.hh:84</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_ac0f4f797ad1b5930b0cab24d9f620934"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#ac0f4f797ad1b5930b0cab24d9f620934">XilinxBlockRamGenerator::singleMemoryBlock_</a></div><div class="ttdeci">const bool singleMemoryBlock_</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8hh_source.html#l00085">XilinxBlockRamGenerator.hh:85</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_ae08322b1cfba59d48ce4289bb5f626a2"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#ae08322b1cfba59d48ce4289bb5f626a2">XilinxBlockRamGenerator::addPorts</a></div><div class="ttdeci">void addPorts(std::string prefix, int addrWidth, int dataWidth)</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8cc_source.html#l00106">XilinxBlockRamGenerator.cc:106</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4"><div class="ttname"><a href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">ProGe::BIT</a></div><div class="ttdeci">@ BIT</div><div class="ttdoc">One bit.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00047">ProGeTypes.hh:47</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834"><div class="ttname"><a href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834">ProGe::IN</a></div><div class="ttdeci">@ IN</div><div class="ttdoc">Input port.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00053">ProGeTypes.hh:53</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="MemoryGenerator_8cc_source.html#l00313">MemoryGenerator::addParameter()</a>, <a class="el" href="MemoryGenerator_8cc_source.html#l00294">MemoryGenerator::addPort()</a>, <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00106">addPorts()</a>, <a class="el" href="Application_8hh_source.html#l00086">assert</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00047">ProGe::BIT</a>, <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00081">connectToArbiter_</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00053">ProGe::IN</a>, <a class="el" href="MemoryGenerator_8cc_source.html#l00212">MemoryGenerator::memoryAddrWidth()</a>, <a class="el" href="MemoryGenerator_8cc_source.html#l00193">MemoryGenerator::memoryTotalWidth()</a>, <a class="el" href="Parameter_8cc_source.html#l00128">ProGe::Parameter::setValue()</a>, and <a class="el" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classXilinxBlockRamGenerator_ac35c2bbbd7fea8628a32e52fd64cb24f_cgraph.gif" border="0" usemap="#aclassXilinxBlockRamGenerator_ac35c2bbbd7fea8628a32e52fd64cb24f_cgraph" alt=""/></div>
<map name="aclassXilinxBlockRamGenerator_ac35c2bbbd7fea8628a32e52fd64cb24f_cgraph" id="aclassXilinxBlockRamGenerator_ac35c2bbbd7fea8628a32e52fd64cb24f_cgraph">
<area shape="rect" title=" " alt="" coords="5,218,204,258"/>
<area shape="rect" href="classMemoryGenerator.html#a6d4c0cb33349ce362d14590f6b2266a3" title=" " alt="" coords="252,55,492,80"/>
<area shape="poly" title=" " alt="" coords="118,216,171,152,208,118,251,89,265,82,268,87,253,94,212,122,175,156,122,219"/>
<area shape="rect" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61" title=" " alt="" coords="540,253,739,279"/>
<area shape="poly" title=" " alt="" coords="129,256,183,297,217,317,253,331,318,348,371,351,425,345,491,331,553,310,605,283,607,288,555,315,493,337,425,351,371,357,318,353,251,337,214,322,180,302,126,260"/>
<area shape="rect" href="classXilinxBlockRamGenerator.html#ae08322b1cfba59d48ce4289bb5f626a2" title=" " alt="" coords="277,154,467,194"/>
<area shape="poly" title=" " alt="" coords="188,215,274,195,275,200,190,221"/>
<area shape="rect" href="classMemoryGenerator.html#ab82ad0a10bbb3c307fb9f23b5e33c36d" title=" " alt="" coords="255,218,489,258"/>
<area shape="poly" title=" " alt="" coords="204,235,241,235,241,241,204,241"/>
<area shape="rect" href="classMemoryGenerator.html#a6fbc94ec8484186f33e55fa9b3318828" title=" " alt="" coords="255,282,489,322"/>
<area shape="poly" title=" " alt="" coords="190,255,275,276,274,281,188,261"/>
<area shape="rect" href="classProGe_1_1Parameter.html#aa9ce9e8d829d441f2c2137cb766c2e65" title=" " alt="" coords="272,104,472,129"/>
<area shape="poly" title=" " alt="" coords="129,216,183,177,251,140,277,130,279,135,253,144,186,181,132,220"/>
<area shape="rect" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b" title=" " alt="" coords="295,397,449,423"/>
<area shape="poly" title=" " alt="" coords="124,257,177,316,213,348,253,376,289,391,287,396,251,380,210,352,173,320,120,260"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d" title=" " alt="" coords="549,5,730,31"/>
<area shape="poly" title=" " alt="" coords="441,52,556,31,557,36,442,57"/>
<area shape="rect" href="classProGe_1_1Parameter.html#abd4e3df4f23fedeaca5be359675d3866" title=" " alt="" coords="553,55,726,80"/>
<area shape="poly" title=" " alt="" coords="492,65,539,65,539,70,492,70"/>
<area shape="rect" href="classProGe_1_1Parameter.html#a587df2f68a2c9175d50f90d4d7409957" title=" " alt="" coords="549,104,729,129"/>
<area shape="poly" title=" " alt="" coords="442,77,557,99,556,104,441,83"/>
<area shape="rect" href="classMemoryGenerator.html#a64b406a0511dae57450c8e86049206bb" title=" " alt="" coords="787,253,961,279"/>
<area shape="poly" title=" " alt="" coords="739,263,773,263,773,269,739,269"/>
<area shape="poly" title=" " alt="" coords="454,192,493,203,598,245,596,250,491,209,453,197"/>
<area shape="poly" title=" " alt="" coords="472,114,536,114,536,119,472,119"/>
</map>
</div>

</div>
</div>
<a id="aca39dafc3d456c4e2015f8e1df420950" name="aca39dafc3d456c4e2015f8e1df420950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca39dafc3d456c4e2015f8e1df420950">&#9670;&#160;</a></span>~XilinxBlockRamGenerator()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">XilinxBlockRamGenerator::~XilinxBlockRamGenerator </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00097">97</a> of file <a class="el" href="XilinxBlockRamGenerator_8cc_source.html">XilinxBlockRamGenerator.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   97</span>                                                  {</div>
<div class="line"><span class="lineno">   98</span>}</div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a64d6f484b7668f27296c3dba0b81763e" name="a64d6f484b7668f27296c3dba0b81763e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64d6f484b7668f27296c3dba0b81763e">&#9670;&#160;</a></span>addMemory()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void XilinxBlockRamGenerator::addMemory </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>ttaCore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>integratorBlock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>memIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>coreId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classMemoryGenerator.html#a703470df0f7d3c0d572af4aedf47a58f">MemoryGenerator</a>.</p>

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00149">149</a> of file <a class="el" href="XilinxBlockRamGenerator_8cc_source.html">XilinxBlockRamGenerator.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  152</span>                              {</div>
<div class="line"><span class="lineno">  153</span> </div>
<div class="line"><span class="lineno">  154</span>    <span class="comment">// Do not instantiate multiple physical memories for shared AS when shared</span></div>
<div class="line"><span class="lineno">  155</span>    <span class="keywordflow">if</span> (coreId &gt; 0 &amp;&amp; <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a> &amp;&amp; <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#ac0f4f797ad1b5930b0cab24d9f620934">singleMemoryBlock_</a>) {</div>
<div class="line"><span class="lineno">  156</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><span class="lineno">  157</span>    }</div>
<div class="line"><span class="lineno">  158</span>    <a class="code hl_typedef" href="classMemoryGenerator.html#a6e374e809a83e6907b83a4e911da9bcf">BlockPair</a> blocks =</div>
<div class="line"><span class="lineno">  159</span>        <a class="code hl_function" href="classMemoryGenerator.html#afda4052f13e368d95dbf71fe83205e79">createMemoryNetlistBlock</a>(integratorBlock, memIndex, coreId);</div>
<div class="line"><span class="lineno">  160</span>    <a class="code hl_class" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a>* mem = blocks.first;</div>
<div class="line"><span class="lineno">  161</span>    <a class="code hl_class" href="classProGe_1_1VirtualNetlistBlock.html">ProGe::VirtualNetlistBlock</a>* virt = blocks.second;</div>
<div class="line"><span class="lineno">  162</span>    <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(mem != NULL);</div>
<div class="line"><span class="lineno">  163</span>    <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(virt != NULL);</div>
<div class="line"><span class="lineno">  164</span> </div>
<div class="line"><span class="lineno">  165</span>    <span class="keywordflow">if</span> (virt-&gt;<a class="code hl_function" href="classProGe_1_1NetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8">portCount</a>() &gt; 0) {</div>
<div class="line"><span class="lineno">  166</span>        integratorBlock.<a class="code hl_function" href="classProGe_1_1NetlistBlock.html#a328d2756b575bc64a0d7b51e1c54bf03">addSubBlock</a>(virt);</div>
<div class="line"><span class="lineno">  167</span>    }</div>
<div class="line"><span class="lineno">  168</span> </div>
<div class="line"><span class="lineno">  169</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code hl_function" href="classMemoryGenerator.html#aea9ae06ba9820649a5017299bfad70a6">portCount</a>(); i++) {</div>
<div class="line"><span class="lineno">  170</span>        <span class="keyword">const</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>* hdlPort = <a class="code hl_function" href="classMemoryGenerator.html#a64b406a0511dae57450c8e86049206bb">port</a>(i);</div>
<div class="line"><span class="lineno">  171</span>        <a class="code hl_class" href="classProGe_1_1NetlistPort.html">ProGe::NetlistPort</a>* memPort = mem-&gt;<a class="code hl_function" href="classProGe_1_1NetlistBlock.html#a65d25e796b04ca69361bc067f86a0a54">port</a>(hdlPort-&gt;<a class="code hl_function" href="classHDLPort.html#aa49053d128eeb2998333a260796fb942">name</a>());</div>
<div class="line"><span class="lineno">  172</span>        <span class="keywordflow">if</span> (memPort == NULL) {</div>
<div class="line"><span class="lineno">  173</span>            memPort = virt-&gt;<a class="code hl_function" href="classProGe_1_1NetlistBlock.html#a65d25e796b04ca69361bc067f86a0a54">port</a>(hdlPort-&gt;<a class="code hl_function" href="classHDLPort.html#aa49053d128eeb2998333a260796fb942">name</a>());</div>
<div class="line"><span class="lineno">  174</span>            <span class="keywordflow">if</span> (memPort == NULL) {</div>
<div class="line"><span class="lineno">  175</span>                <a class="code hl_class" href="classTCEString.html">TCEString</a> msg = <span class="stringliteral">&quot;Port &quot;</span>;</div>
<div class="line"><span class="lineno">  176</span>                msg &lt;&lt; hdlPort-&gt;<a class="code hl_function" href="classHDLPort.html#aa49053d128eeb2998333a260796fb942">name</a>() &lt;&lt; <span class="stringliteral">&quot; not found from netlist block&quot;</span>;</div>
<div class="line"><span class="lineno">  177</span>                <span class="keywordflow">throw</span> <a class="code hl_class" href="classInvalidData.html">InvalidData</a>(__FILE__, __LINE__, <span class="stringliteral">&quot;MemoryGenerator&quot;</span>, msg);</div>
<div class="line"><span class="lineno">  178</span>            }</div>
<div class="line"><span class="lineno">  179</span>        }</div>
<div class="line"><span class="lineno">  180</span> </div>
<div class="line"><span class="lineno">  181</span> </div>
<div class="line"><span class="lineno">  182</span>        <a class="code hl_class" href="classTCEString.html">TCEString</a> portName = <a class="code hl_function" href="classMemoryGenerator.html#ac7c8506721b65383c0ad0028b3698c6b">corePortName</a>(<a class="code hl_function" href="classMemoryGenerator.html#a2806809fe4c7a28597e737699cca510d">portKeyName</a>(hdlPort), coreId);</div>
<div class="line"><span class="lineno">  183</span>        <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1NetlistPort.html">ProGe::NetlistPort</a>* corePort = NULL;</div>
<div class="line"><span class="lineno">  184</span>        <span class="comment">// clock and reset must be connected to new toplevel ports</span></div>
<div class="line"><span class="lineno">  185</span>        <span class="keywordflow">if</span> (portName == <a class="code hl_function" href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3">platformIntegrator</a>()-&gt;clockPort()-&gt;name()) {</div>
<div class="line"><span class="lineno">  186</span>            corePort = <a class="code hl_function" href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3">platformIntegrator</a>()-&gt;<a class="code hl_function" href="classPlatformIntegrator.html#a2adccee44e1cca17207dfd63c389bb17">clockPort</a>();</div>
<div class="line"><span class="lineno">  187</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (portName == <a class="code hl_function" href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3">platformIntegrator</a>()-&gt;resetPort()-&gt;name()) {</div>
<div class="line"><span class="lineno">  188</span>            corePort = <a class="code hl_function" href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3">platformIntegrator</a>()-&gt;<a class="code hl_function" href="classPlatformIntegrator.html#a04585fd7015866b9c626fe174db119cc">resetPort</a>();</div>
<div class="line"><span class="lineno">  189</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  190</span>            <span class="keywordflow">if</span> (<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a>) {</div>
<div class="line"><span class="lineno">  191</span>                portName = <a class="code hl_function" href="classXilinxBlockRamGenerator.html#a819473a5827f8b0152ce23093a34894b">almaifPortName</a>(<a class="code hl_function" href="classMemoryGenerator.html#a2806809fe4c7a28597e737699cca510d">portKeyName</a>(hdlPort));</div>
<div class="line"><span class="lineno">  192</span>                corePort = <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a8e5cd2e2297af2016644d04501f0335d">almaifBlock_</a>-&gt;<a class="code hl_function" href="classProGe_1_1NetlistBlock.html#a65d25e796b04ca69361bc067f86a0a54">port</a>(portName);</div>
<div class="line"><span class="lineno">  193</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  194</span>                corePort = ttaCore.<a class="code hl_function" href="classProGe_1_1NetlistBlock.html#a65d25e796b04ca69361bc067f86a0a54">port</a>(portName);</div>
<div class="line"><span class="lineno">  195</span>            }</div>
<div class="line"><span class="lineno">  196</span>        }</div>
<div class="line"><span class="lineno">  197</span>        <span class="keywordflow">if</span> (corePort == NULL) {</div>
<div class="line"><span class="lineno">  198</span>            <a class="code hl_class" href="classTCEString.html">TCEString</a> msg = <span class="stringliteral">&quot;Port &quot;</span>;</div>
<div class="line"><span class="lineno">  199</span>            msg &lt;&lt; portName &lt;&lt; <span class="stringliteral">&quot; not found from&quot;</span>;</div>
<div class="line"><span class="lineno">  200</span>            <span class="keywordflow">if</span> (<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a>) {</div>
<div class="line"><span class="lineno">  201</span>                msg &lt;&lt; <span class="stringliteral">&quot; AlmaIF &quot;</span>;</div>
<div class="line"><span class="lineno">  202</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  203</span>                msg &lt;&lt; <span class="stringliteral">&quot; TTA core &quot;</span>;</div>
<div class="line"><span class="lineno">  204</span>            }</div>
<div class="line"><span class="lineno">  205</span>            msg &lt;&lt; <span class="stringliteral">&quot;netlist block&quot;</span>;</div>
<div class="line"><span class="lineno">  206</span>            <span class="keywordflow">throw</span> <a class="code hl_class" href="classInvalidData.html">InvalidData</a>(__FILE__, __LINE__, <span class="stringliteral">&quot;MemoryGenerator&quot;</span>, msg);</div>
<div class="line"><span class="lineno">  207</span>        }</div>
<div class="line"><span class="lineno">  208</span> </div>
<div class="line"><span class="lineno">  209</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a> &amp;&amp; !<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#ab64a524c2dcb825cc7aa07fcddb373c6">overrideAddrWidth_</a> &amp;&amp;</div>
<div class="line"><span class="lineno">  210</span>            corePort-&gt;<a class="code hl_function" href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89">realWidth</a>() != memPort-&gt;<a class="code hl_function" href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89">realWidth</a>()) {</div>
<div class="line"><span class="lineno">  211</span>            <span class="comment">// Assume a private memory, split wide integrator signals accross</span></div>
<div class="line"><span class="lineno">  212</span>            <span class="comment">// multiple cores</span></div>
<div class="line"><span class="lineno">  213</span>            <span class="keywordtype">int</span> portWidth = memPort-&gt;<a class="code hl_function" href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89">realWidth</a>();</div>
<div class="line"><span class="lineno">  214</span>            <span class="comment">// This assumes no ports are inverted</span></div>
<div class="line"><span class="lineno">  215</span>            integratorBlock.<a class="code hl_function" href="classProGe_1_1NetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea">netlist</a>().<a class="code hl_function" href="classProGe_1_1Netlist.html#a3f0dcadf167bfd6ba4195f9c005e5fea">connect</a>(*memPort, *corePort,</div>
<div class="line"><span class="lineno">  216</span>                                              0, portWidth*coreId,</div>
<div class="line"><span class="lineno">  217</span>                                              portWidth);</div>
<div class="line"><span class="lineno">  218</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  219</span>            <a class="code hl_function" href="classMemoryGenerator.html#abea44ffb89db8d0a86bc1574c04ad000">connectPorts</a>(</div>
<div class="line"><span class="lineno">  220</span>                integratorBlock, *corePort, *memPort,</div>
<div class="line"><span class="lineno">  221</span>                hdlPort-&gt;<a class="code hl_function" href="classHDLPort.html#af729f2c54d6de38ce4c75cdc582f5e89">needsInversion</a>(), coreId);</div>
<div class="line"><span class="lineno">  222</span>        }</div>
<div class="line"><span class="lineno">  223</span>    }</div>
<div class="line"><span class="lineno">  224</span>}</div>
<div class="ttc" id="aclassHDLPort_html_aa49053d128eeb2998333a260796fb942"><div class="ttname"><a href="classHDLPort.html#aa49053d128eeb2998333a260796fb942">HDLPort::name</a></div><div class="ttdeci">TCEString name() const</div><div class="ttdef"><b>Definition</b> <a href="HDLPort_8cc_source.html#l00087">HDLPort.cc:87</a></div></div>
<div class="ttc" id="aclassHDLPort_html_af729f2c54d6de38ce4c75cdc582f5e89"><div class="ttname"><a href="classHDLPort.html#af729f2c54d6de38ce4c75cdc582f5e89">HDLPort::needsInversion</a></div><div class="ttdeci">bool needsInversion() const</div><div class="ttdef"><b>Definition</b> <a href="HDLPort_8cc_source.html#l00122">HDLPort.cc:122</a></div></div>
<div class="ttc" id="aclassInvalidData_html"><div class="ttname"><a href="classInvalidData.html">InvalidData</a></div><div class="ttdef"><b>Definition</b> <a href="Exception_8hh_source.html#l00149">Exception.hh:149</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_a2806809fe4c7a28597e737699cca510d"><div class="ttname"><a href="classMemoryGenerator.html#a2806809fe4c7a28597e737699cca510d">MemoryGenerator::portKeyName</a></div><div class="ttdeci">TCEString portKeyName(const HDLPort *port) const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00275">MemoryGenerator.cc:275</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_a61af8b59df94600d8731b0d4b48906d3"><div class="ttname"><a href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3">MemoryGenerator::platformIntegrator</a></div><div class="ttdeci">const PlatformIntegrator * platformIntegrator() const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00225">MemoryGenerator.cc:225</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_a64b406a0511dae57450c8e86049206bb"><div class="ttname"><a href="classMemoryGenerator.html#a64b406a0511dae57450c8e86049206bb">MemoryGenerator::port</a></div><div class="ttdeci">const HDLPort * port(int index) const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00249">MemoryGenerator.cc:249</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_a6e374e809a83e6907b83a4e911da9bcf"><div class="ttname"><a href="classMemoryGenerator.html#a6e374e809a83e6907b83a4e911da9bcf">MemoryGenerator::BlockPair</a></div><div class="ttdeci">std::pair&lt; ProGe::NetlistBlock *, ProGe::VirtualNetlistBlock * &gt; BlockPair</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8hh_source.html#l00148">MemoryGenerator.hh:148</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_abea44ffb89db8d0a86bc1574c04ad000"><div class="ttname"><a href="classMemoryGenerator.html#abea44ffb89db8d0a86bc1574c04ad000">MemoryGenerator::connectPorts</a></div><div class="ttdeci">virtual void connectPorts(ProGe::NetlistBlock &amp;netlistBlock, const ProGe::NetlistPort &amp;memPort, const ProGe::NetlistPort &amp;corePort, bool inverted, int coreId)</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00392">MemoryGenerator.cc:392</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_ac7c8506721b65383c0ad0028b3698c6b"><div class="ttname"><a href="classMemoryGenerator.html#ac7c8506721b65383c0ad0028b3698c6b">MemoryGenerator::corePortName</a></div><div class="ttdeci">TCEString corePortName(const TCEString &amp;portBaseName, int coreId) const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00356">MemoryGenerator.cc:356</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_aea9ae06ba9820649a5017299bfad70a6"><div class="ttname"><a href="classMemoryGenerator.html#aea9ae06ba9820649a5017299bfad70a6">MemoryGenerator::portCount</a></div><div class="ttdeci">int portCount() const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00243">MemoryGenerator.cc:243</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_afda4052f13e368d95dbf71fe83205e79"><div class="ttname"><a href="classMemoryGenerator.html#afda4052f13e368d95dbf71fe83205e79">MemoryGenerator::createMemoryNetlistBlock</a></div><div class="ttdeci">virtual MemoryGenerator::BlockPair createMemoryNetlistBlock(ProGe::NetlistBlock &amp;integratorBlock, int memIndex, int coreId)</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00163">MemoryGenerator.cc:163</a></div></div>
<div class="ttc" id="aclassPlatformIntegrator_html_a04585fd7015866b9c626fe174db119cc"><div class="ttname"><a href="classPlatformIntegrator.html#a04585fd7015866b9c626fe174db119cc">PlatformIntegrator::resetPort</a></div><div class="ttdeci">ProGe::NetlistPort * resetPort() const</div><div class="ttdef"><b>Definition</b> <a href="PlatformIntegrator_8cc_source.html#l00715">PlatformIntegrator.cc:715</a></div></div>
<div class="ttc" id="aclassPlatformIntegrator_html_a2adccee44e1cca17207dfd63c389bb17"><div class="ttname"><a href="classPlatformIntegrator.html#a2adccee44e1cca17207dfd63c389bb17">PlatformIntegrator::clockPort</a></div><div class="ttdeci">ProGe::NetlistPort * clockPort() const</div><div class="ttdef"><b>Definition</b> <a href="PlatformIntegrator_8cc_source.html#l00703">PlatformIntegrator.cc:703</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistBlock_html"><div class="ttname"><a href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a></div><div class="ttdef"><b>Definition</b> <a href="NetlistBlock_8hh_source.html#l00061">NetlistBlock.hh:61</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistBlock_html_a328d2756b575bc64a0d7b51e1c54bf03"><div class="ttname"><a href="classProGe_1_1NetlistBlock.html#a328d2756b575bc64a0d7b51e1c54bf03">ProGe::NetlistBlock::addSubBlock</a></div><div class="ttdeci">void addSubBlock(BaseNetlistBlock *subBlock, const std::string &amp;instanceName=&quot;&quot;)</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00146">BaseNetlistBlock.cc:405</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistBlock_html_a65d25e796b04ca69361bc067f86a0a54"><div class="ttname"><a href="classProGe_1_1NetlistBlock.html#a65d25e796b04ca69361bc067f86a0a54">ProGe::NetlistBlock::port</a></div><div class="ttdeci">virtual NetlistPort * port(const std::string &amp;portName, bool partialMatch=true)</div><div class="ttdef"><b>Definition</b> <a href="NetlistBlock_8cc_source.html#l00097">NetlistBlock.cc:97</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistBlock_html_a8bd36ebe0495cf3f7824df1b793b0da8"><div class="ttname"><a href="classProGe_1_1NetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8">ProGe::NetlistBlock::portCount</a></div><div class="ttdeci">virtual size_t portCount() const</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00093">BaseNetlistBlock.cc:248</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistBlock_html_ac7a5df4ee24f3295de7f43a8bd9f38ea"><div class="ttname"><a href="classProGe_1_1NetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea">ProGe::NetlistBlock::netlist</a></div><div class="ttdeci">virtual const Netlist &amp; netlist() const</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00107">BaseNetlistBlock.cc:348</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistPort_html"><div class="ttname"><a href="classProGe_1_1NetlistPort.html">ProGe::NetlistPort</a></div><div class="ttdef"><b>Definition</b> <a href="NetlistPort_8hh_source.html#l00070">NetlistPort.hh:70</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistPort_html_aed7ac29e1ebe6048937a62b034036b89"><div class="ttname"><a href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89">ProGe::NetlistPort::realWidth</a></div><div class="ttdeci">int realWidth() const</div><div class="ttdef"><b>Definition</b> <a href="NetlistPort_8cc_source.html#l00348">NetlistPort.cc:348</a></div></div>
<div class="ttc" id="aclassProGe_1_1Netlist_html_a3f0dcadf167bfd6ba4195f9c005e5fea"><div class="ttname"><a href="classProGe_1_1Netlist.html#a3f0dcadf167bfd6ba4195f9c005e5fea">ProGe::Netlist::connect</a></div><div class="ttdeci">bool connect(const NetlistPort &amp;port1, const NetlistPort &amp;port2, int port1FirstBit, int port2FirstBit, int width=1)</div><div class="ttdef"><b>Definition</b> <a href="Netlist_8cc_source.html#l00083">Netlist.cc:83</a></div></div>
<div class="ttc" id="aclassProGe_1_1VirtualNetlistBlock_html"><div class="ttname"><a href="classProGe_1_1VirtualNetlistBlock.html">ProGe::VirtualNetlistBlock</a></div><div class="ttdef"><b>Definition</b> <a href="VirtualNetlistBlock_8hh_source.html#l00052">VirtualNetlistBlock.hh:52</a></div></div>
<div class="ttc" id="aclassTCEString_html"><div class="ttname"><a href="classTCEString.html">TCEString</a></div><div class="ttdef"><b>Definition</b> <a href="TCEString_8hh_source.html#l00053">TCEString.hh:53</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a819473a5827f8b0152ce23093a34894b"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a819473a5827f8b0152ce23093a34894b">XilinxBlockRamGenerator::almaifPortName</a></div><div class="ttdeci">TCEString almaifPortName(const TCEString &amp;portBaseName)</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8cc_source.html#l00263">XilinxBlockRamGenerator.cc:263</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="BaseNetlistBlock_8cc_source.html#l00405">ProGe::NetlistBlock::addSubBlock()</a>, <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00082">almaifBlock_</a>, <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00263">almaifPortName()</a>, <a class="el" href="Application_8hh_source.html#l00086">assert</a>, <a class="el" href="PlatformIntegrator_8cc_source.html#l00703">PlatformIntegrator::clockPort()</a>, <a class="el" href="Netlist_8cc_source.html#l00083">ProGe::Netlist::connect()</a>, <a class="el" href="MemoryGenerator_8cc_source.html#l00392">MemoryGenerator::connectPorts()</a>, <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00081">connectToArbiter_</a>, <a class="el" href="MemoryGenerator_8cc_source.html#l00356">MemoryGenerator::corePortName()</a>, <a class="el" href="MemoryGenerator_8cc_source.html#l00163">MemoryGenerator::createMemoryNetlistBlock()</a>, <a class="el" href="HDLPort_8cc_source.html#l00087">HDLPort::name()</a>, <a class="el" href="HDLPort_8cc_source.html#l00122">HDLPort::needsInversion()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00348">ProGe::NetlistBlock::netlist()</a>, <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00084">overrideAddrWidth_</a>, <a class="el" href="MemoryGenerator_8cc_source.html#l00225">MemoryGenerator::platformIntegrator()</a>, <a class="el" href="NetlistBlock_8cc_source.html#l00097">ProGe::NetlistBlock::port()</a>, <a class="el" href="MemoryGenerator_8cc_source.html#l00249">MemoryGenerator::port()</a>, <a class="el" href="MemoryGenerator_8cc_source.html#l00243">MemoryGenerator::portCount()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00248">ProGe::NetlistBlock::portCount()</a>, <a class="el" href="MemoryGenerator_8cc_source.html#l00275">MemoryGenerator::portKeyName()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00348">ProGe::NetlistPort::realWidth()</a>, <a class="el" href="PlatformIntegrator_8cc_source.html#l00715">PlatformIntegrator::resetPort()</a>, and <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00085">singleMemoryBlock_</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classXilinxBlockRamGenerator_a64d6f484b7668f27296c3dba0b81763e_cgraph.gif" border="0" usemap="#aclassXilinxBlockRamGenerator_a64d6f484b7668f27296c3dba0b81763e_cgraph" alt=""/></div>
<map name="aclassXilinxBlockRamGenerator_a64d6f484b7668f27296c3dba0b81763e_cgraph" id="aclassXilinxBlockRamGenerator_a64d6f484b7668f27296c3dba0b81763e_cgraph">
<area shape="rect" title=" " alt="" coords="5,889,196,929"/>
<area shape="rect" href="classProGe_1_1NetlistBlock.html#a328d2756b575bc64a0d7b51e1c54bf03" title=" " alt="" coords="585,305,733,345"/>
<area shape="poly" title=" " alt="" coords="105,888,123,834,152,760,192,678,242,599,310,515,370,455,440,406,535,354,571,340,573,345,537,359,443,411,374,459,314,519,246,602,196,680,157,762,128,836,110,889"/>
<area shape="rect" href="classXilinxBlockRamGenerator.html#a819473a5827f8b0152ce23093a34894b" title=" " alt="" coords="271,971,461,1011"/>
<area shape="poly" title=" " alt="" coords="166,926,289,965,287,970,165,931"/>
<area shape="rect" href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3" title=" " alt="" coords="557,917,762,957"/>
<area shape="poly" title=" " alt="" coords="196,911,543,928,543,934,196,916"/>
<area shape="rect" href="classPlatformIntegrator.html#a2adccee44e1cca17207dfd63c389bb17" title=" " alt="" coords="588,981,731,1021"/>
<area shape="poly" title=" " alt="" coords="121,927,172,977,207,1002,245,1021,287,1033,330,1040,418,1043,502,1035,574,1021,575,1026,503,1040,418,1048,330,1045,286,1038,243,1026,204,1007,169,981,117,931"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a3f0dcadf167bfd6ba4195f9c005e5fea" title=" " alt="" coords="574,12,745,37"/>
<area shape="poly" title=" " alt="" coords="101,888,111,745,136,528,155,414,179,310,207,223,224,189,242,163,275,131,312,104,353,83,395,65,481,41,560,28,560,33,482,46,397,70,355,87,315,109,278,135,246,166,229,192,212,225,184,311,160,415,142,529,117,746,106,889"/>
<area shape="rect" href="classMemoryGenerator.html#abea44ffb89db8d0a86bc1574c04ad000" title=" " alt="" coords="266,177,466,217"/>
<area shape="poly" title=" " alt="" coords="101,888,115,761,143,569,163,469,185,377,212,301,226,270,242,247,257,232,274,221,277,225,260,237,246,250,231,273,217,303,190,379,168,471,149,570,121,761,107,889"/>
<area shape="rect" href="classProGe_1_1NetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea" title=" " alt="" coords="585,241,733,281"/>
<area shape="poly" title=" " alt="" coords="101,888,111,814,134,706,153,646,176,585,206,526,242,472,276,432,308,401,339,378,372,359,443,327,535,290,571,277,573,282,537,295,445,332,374,363,342,382,311,405,280,436,246,476,210,529,181,587,158,648,139,707,116,815,106,889"/>
<area shape="rect" href="classMemoryGenerator.html#ac7c8506721b65383c0ad0028b3698c6b" title=" " alt="" coords="245,1087,487,1112"/>
<area shape="poly" title=" " alt="" coords="117,928,167,996,204,1033,245,1065,277,1080,275,1085,243,1070,200,1037,163,999,112,931"/>
<area shape="rect" href="classPlatformIntegrator.html#a04585fd7015866b9c626fe174db119cc" title=" " alt="" coords="588,1159,731,1199"/>
<area shape="poly" title=" " alt="" coords="111,928,128,970,156,1023,195,1077,219,1101,245,1121,270,1133,304,1142,390,1158,486,1168,574,1173,574,1179,486,1173,389,1163,303,1148,268,1138,243,1126,215,1105,191,1081,152,1026,124,972,106,930"/>
<area shape="rect" href="classMemoryGenerator.html#afda4052f13e368d95dbf71fe83205e79" title=" " alt="" coords="244,613,488,653"/>
<area shape="poly" title=" " alt="" coords="111,887,163,806,200,757,242,711,278,682,314,657,317,662,281,686,246,715,204,760,167,809,116,890"/>
<area shape="rect" href="classMemoryGenerator.html#a64b406a0511dae57450c8e86049206bb" title=" " alt="" coords="572,817,747,843"/>
<area shape="poly" title=" " alt="" coords="120,887,172,843,206,821,243,805,310,790,364,790,419,797,488,805,566,813,566,818,488,810,418,802,364,795,311,795,245,810,209,826,175,847,123,891"/>
<area shape="rect" href="classMemoryGenerator.html#aea9ae06ba9820649a5017299bfad70a6" title=" " alt="" coords="553,768,766,793"/>
<area shape="poly" title=" " alt="" coords="115,887,136,860,166,829,202,800,243,778,287,764,333,755,426,749,513,753,586,763,586,768,513,758,426,754,334,761,288,770,245,783,205,805,170,833,140,863,119,890"/>
<area shape="rect" href="classHDLPort.html#aa49053d128eeb2998333a260796fb942" title=" " alt="" coords="599,867,719,892"/>
<area shape="poly" title=" " alt="" coords="196,901,586,880,586,886,196,906"/>
<area shape="rect" href="classHDLPort.html#af729f2c54d6de38ce4c75cdc582f5e89" title=" " alt="" coords="275,1252,457,1277"/>
<area shape="poly" title=" " alt="" coords="107,928,118,990,141,1074,160,1119,183,1163,211,1203,246,1237,263,1248,260,1253,242,1241,207,1206,178,1165,155,1121,136,1076,112,991,102,929"/>
<area shape="rect" href="classProGe_1_1NetlistBlock.html#a65d25e796b04ca69361bc067f86a0a54" title=" " alt="" coords="292,1302,440,1342"/>
<area shape="poly" title=" " alt="" coords="106,928,114,997,136,1094,154,1147,178,1199,208,1246,246,1288,262,1299,280,1308,278,1313,259,1304,242,1292,204,1250,173,1201,149,1149,131,1096,109,998,101,929"/>
<area shape="rect" href="classProGe_1_1NetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8" title=" " alt="" coords="292,1366,440,1406"/>
<area shape="poly" title=" " alt="" coords="105,929,110,1008,117,1062,128,1122,146,1184,171,1245,204,1302,246,1352,262,1364,280,1372,278,1377,259,1368,242,1356,199,1305,166,1248,141,1186,123,1123,111,1063,104,1008,99,929"/>
<area shape="rect" href="classMemoryGenerator.html#a2806809fe4c7a28597e737699cca510d" title=" " alt="" coords="247,820,485,845"/>
<area shape="poly" title=" " alt="" coords="164,886,243,862,301,846,302,851,245,867,166,891"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89" title=" " alt="" coords="297,1187,435,1227"/>
<area shape="poly" title=" " alt="" coords="110,928,126,977,153,1041,193,1108,218,1139,246,1167,285,1188,282,1193,242,1171,214,1143,188,1112,148,1043,121,979,105,930"/>
<area shape="poly" title=" " alt="" coords="461,971,543,956,544,961,462,976"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="854,55,993,95"/>
<area shape="poly" title=" " alt="" coords="727,35,841,57,840,62,726,40"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a49739e02e077a8867e110b9a735efd5f" title=" " alt="" coords="831,5,1016,31"/>
<area shape="poly" title=" " alt="" coords="745,20,817,18,817,23,745,25"/>
<area shape="poly" title=" " alt="" coords="399,215,461,253,537,290,573,303,571,308,535,295,458,257,396,219"/>
<area shape="poly" title=" " alt="" coords="392,175,486,99,509,75,535,54,572,39,574,44,537,59,513,79,490,103,395,179"/>
<area shape="poly" title=" " alt="" coords="392,174,455,134,494,114,535,98,615,80,696,70,774,67,840,68,840,73,774,72,697,76,616,85,537,103,496,119,458,138,395,179"/>
<area shape="rect" href="classProGe_1_1InverterBlock.html#aa9c3d98d8fd770340e9e453eb261963b" title=" " alt="" coords="581,113,737,153"/>
<area shape="poly" title=" " alt="" coords="458,174,568,150,569,155,459,179"/>
<area shape="poly" title=" " alt="" coords="459,214,572,239,571,244,458,219"/>
<area shape="rect" href="classProGe_1_1InverterBlock.html#a3a391096314a327ba5187837d62aa0e3" title=" " alt="" coords="581,177,737,217"/>
<area shape="poly" title=" " alt="" coords="466,194,568,194,568,199,466,199"/>
<area shape="poly" title=" " alt="" coords="432,1084,487,1065,510,1048,535,1030,573,1016,575,1021,537,1035,514,1052,489,1070,434,1089"/>
<area shape="rect" href="classMemoryGenerator.html#a17705ffcfef7d4fe2a0e43166ea705f5" title=" " alt="" coords="536,1045,783,1071"/>
<area shape="poly" title=" " alt="" coords="456,1084,555,1070,555,1075,457,1089"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="590,1223,729,1263"/>
<area shape="poly" title=" " alt="" coords="390,1110,490,1173,513,1193,537,1209,578,1224,576,1229,535,1214,510,1197,486,1177,387,1114"/>
<area shape="rect" href="classTTAMachine_1_1Component.html#aca1a5cd64b40a19ccad0c589ff9de98f" title=" " alt="" coords="567,1095,751,1135"/>
<area shape="poly" title=" " alt="" coords="488,1103,553,1107,553,1112,488,1109"/>
<area shape="poly" title=" " alt="" coords="419,1109,489,1129,537,1145,575,1156,573,1161,535,1150,487,1134,417,1115"/>
<area shape="poly" title=" " alt="" coords="382,611,432,548,486,467,499,436,504,408,513,381,534,355,552,343,571,334,573,339,554,347,538,359,517,384,509,409,504,437,490,470,436,552,387,614"/>
<area shape="rect" href="classHDLPort.html#a7af9e1d0f52403e70ba150897dfa3860" title=" " alt="" coords="552,521,767,547"/>
<area shape="poly" title=" " alt="" coords="405,610,465,582,535,555,566,547,567,552,537,561,467,587,407,615"/>
<area shape="rect" href="classHDLPort.html#a429d5d2b014236c6c608c49471101f38" title=" " alt="" coords="570,571,749,596"/>
<area shape="poly" title=" " alt="" coords="485,610,570,596,570,601,486,615"/>
<area shape="rect" href="classMemoryGenerator.html#a534817a3d2fbe016d500880abb37f499" title=" " alt="" coords="538,620,781,645"/>
<area shape="poly" title=" " alt="" coords="488,630,524,630,524,635,488,635"/>
<area shape="rect" href="classMemoryGenerator.html#a578e3213a296d7548f08b5961ca05f33" title=" " alt="" coords="541,669,778,695"/>
<area shape="poly" title=" " alt="" coords="486,650,570,664,570,670,485,655"/>
<area shape="rect" href="classMemoryGenerator.html#a4ae0e1839bfc195d252a9e47cb9f329e" title=" " alt="" coords="551,719,768,744"/>
<area shape="poly" title=" " alt="" coords="408,650,468,678,537,703,572,713,570,718,535,709,466,682,406,655"/>
<area shape="rect" href="classMemoryGenerator.html#a8ef9dc4a52d6605ee054e223d53307a6" title=" " alt="" coords="551,369,768,409"/>
<area shape="poly" title=" " alt="" coords="380,611,464,501,507,447,534,419,545,412,548,417,538,423,511,451,468,504,384,614"/>
<area shape="poly" title=" " alt="" coords="388,651,471,739,537,802,560,812,557,817,535,807,467,743,384,655"/>
<area shape="poly" title=" " alt="" coords="402,651,490,711,513,734,523,744,537,753,557,761,555,766,535,758,519,748,509,738,486,715,399,655"/>
<area shape="rect" href="classProGe_1_1NetlistBlock.html#a3f1dd671713f8d50064b7f8601f348ff" title=" " alt="" coords="585,457,733,497"/>
<area shape="poly" title=" " alt="" coords="387,610,451,559,491,530,535,506,571,492,573,497,537,511,494,535,454,563,391,615"/>
<area shape="poly" title=" " alt="" coords="610,457,607,447,615,438,633,432,659,430,690,433,707,440,704,445,689,438,659,435,634,437,618,442,613,448,615,455"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#ad3b3def214aabce975cf5e214311115e" title=" " alt="" coords="569,1351,749,1391"/>
<area shape="poly" title=" " alt="" coords="441,1332,556,1351,555,1357,440,1337"/>
<area shape="poly" title=" " alt="" coords="486,829,558,828,558,834,486,834"/>
<area shape="poly" title=" " alt="" coords="447,843,586,865,586,870,446,848"/>
<area shape="poly" title=" " alt="" coords="436,1213,577,1231,576,1236,435,1218"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a30f263f1d6ed0a331fd58f9ab1d344d1" title=" " alt="" coords="583,1287,736,1327"/>
<area shape="poly" title=" " alt="" coords="437,1219,489,1238,514,1256,537,1273,570,1286,568,1291,535,1278,510,1260,487,1243,435,1224"/>
</map>
</div>

</div>
</div>
<a id="ae08322b1cfba59d48ce4289bb5f626a2" name="ae08322b1cfba59d48ce4289bb5f626a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae08322b1cfba59d48ce4289bb5f626a2">&#9670;&#160;</a></span>addPorts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void XilinxBlockRamGenerator::addPorts </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>prefix</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>addrWidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>dataWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00106">106</a> of file <a class="el" href="XilinxBlockRamGenerator_8cc_source.html">XilinxBlockRamGenerator.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  107</span>                                                 {</div>
<div class="line"><span class="lineno">  108</span>    std::string datawGeneric = <span class="stringliteral">&quot;dataw_g&quot;</span>;</div>
<div class="line"><span class="lineno">  109</span>    std::string addrwGeneric = <span class="stringliteral">&quot;addrw_g&quot;</span>;</div>
<div class="line"><span class="lineno">  110</span>    <span class="keywordflow">if</span> (pfx == <span class="stringliteral">&quot;b_&quot;</span>) {</div>
<div class="line"><span class="lineno">  111</span>        datawGeneric = <span class="stringliteral">&quot;dataw_b_g&quot;</span>;</div>
<div class="line"><span class="lineno">  112</span>        addrwGeneric = <span class="stringliteral">&quot;addrw_b_g&quot;</span>;</div>
<div class="line"><span class="lineno">  113</span>    }</div>
<div class="line"><span class="lineno">  114</span>    <span class="keyword">const</span> <a class="code hl_enumeration" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93">ProGe::DataType</a> <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a> = <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">ProGe::BIT</a>;</div>
<div class="line"><span class="lineno">  115</span>    <span class="keyword">const</span> <a class="code hl_enumeration" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93">ProGe::DataType</a> VEC = <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93ada3757209f1d7064865ec0865b4f96f8">ProGe::BIT_VECTOR</a>;</div>
<div class="line"><span class="lineno">  116</span>    <span class="keyword">const</span> <a class="code hl_enumeration" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869f">ProGe::Direction</a> <a class="code hl_enumvalue" href="namespaceHDB.html#ae251e76fa22ec72ba00cc7dee0ba48f9a9e00c1ca3d33752bd8e9152ee8293056">IN</a>  = <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834">ProGe::IN</a>;</div>
<div class="line"><span class="lineno">  117</span>    <span class="keyword">const</span> <a class="code hl_enumeration" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869f">ProGe::Direction</a> <a class="code hl_enumvalue" href="namespaceHDB.html#ae251e76fa22ec72ba00cc7dee0ba48f9a0782d65a31df3e4f72ab1cae427af902">OUT</a> = <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">ProGe::OUT</a>;</div>
<div class="line"><span class="lineno">  118</span>    <span class="keyword">const</span> <span class="keywordtype">bool</span> noInvert = <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  119</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;avalid_out&quot;</span>,</div>
<div class="line"><span class="lineno">  120</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;avalid_in&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>, BIT, IN, noInvert, 1));</div>
<div class="line"><span class="lineno">  121</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;aready_in&quot;</span>,</div>
<div class="line"><span class="lineno">  122</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;aready_out&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>, BIT, OUT, noInvert, 1));</div>
<div class="line"><span class="lineno">  123</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#ab64a524c2dcb825cc7aa07fcddb373c6">overrideAddrWidth_</a>) {</div>
<div class="line"><span class="lineno">  124</span>        <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;aaddr_out&quot;</span>,</div>
<div class="line"><span class="lineno">  125</span>                <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;aaddr_in&quot;</span>, addrwGeneric, VEC, IN, noInvert,</div>
<div class="line"><span class="lineno">  126</span>                            addrWidth));</div>
<div class="line"><span class="lineno">  127</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  128</span>        <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;aaddr_out&quot;</span>,</div>
<div class="line"><span class="lineno">  129</span>                <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;aaddr_in&quot;</span>, addrwGeneric, VEC, IN, noInvert));</div>
<div class="line"><span class="lineno">  130</span>    }</div>
<div class="line"><span class="lineno">  131</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;awren_out&quot;</span>,</div>
<div class="line"><span class="lineno">  132</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;awren_in&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>, BIT, IN, noInvert, 1));</div>
<div class="line"><span class="lineno">  133</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;astrb_out&quot;</span>,</div>
<div class="line"><span class="lineno">  134</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;astrb_in&quot;</span>, <span class="stringliteral">&quot;(&quot;</span> + datawGeneric + <span class="stringliteral">&quot;+7)/8&quot;</span>, VEC, IN,</div>
<div class="line"><span class="lineno">  135</span>                        noInvert, (dataWidth+7)/8));</div>
<div class="line"><span class="lineno">  136</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;adata_out&quot;</span>,</div>
<div class="line"><span class="lineno">  137</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;adata_in&quot;</span>, datawGeneric, VEC, IN, noInvert,</div>
<div class="line"><span class="lineno">  138</span>                        dataWidth));</div>
<div class="line"><span class="lineno">  139</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;rvalid_in&quot;</span>,</div>
<div class="line"><span class="lineno">  140</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;rvalid_out&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>, BIT, <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">ProGe::OUT</a>, noInvert, 1));</div>
<div class="line"><span class="lineno">  141</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;rready_out&quot;</span>,</div>
<div class="line"><span class="lineno">  142</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;rready_in&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>, BIT, IN, noInvert, 1));</div>
<div class="line"><span class="lineno">  143</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;rdata_in&quot;</span>,</div>
<div class="line"><span class="lineno">  144</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;rdata_out&quot;</span>, datawGeneric, VEC, OUT, noInvert,</div>
<div class="line"><span class="lineno">  145</span>                        dataWidth));</div>
<div class="line"><span class="lineno">  146</span>}</div>
<div class="ttc" id="anamespaceHDB_html_ae251e76fa22ec72ba00cc7dee0ba48f9a0782d65a31df3e4f72ab1cae427af902"><div class="ttname"><a href="namespaceHDB.html#ae251e76fa22ec72ba00cc7dee0ba48f9a0782d65a31df3e4f72ab1cae427af902">HDB::OUT</a></div><div class="ttdeci">@ OUT</div><div class="ttdoc">Output port.</div><div class="ttdef"><b>Definition</b> <a href="HDBTypes_8hh_source.html#l00042">HDBTypes.hh:42</a></div></div>
<div class="ttc" id="anamespaceHDB_html_ae251e76fa22ec72ba00cc7dee0ba48f9a9e00c1ca3d33752bd8e9152ee8293056"><div class="ttname"><a href="namespaceHDB.html#ae251e76fa22ec72ba00cc7dee0ba48f9a9e00c1ca3d33752bd8e9152ee8293056">HDB::IN</a></div><div class="ttdeci">@ IN</div><div class="ttdoc">Input port.</div><div class="ttdef"><b>Definition</b> <a href="HDBTypes_8hh_source.html#l00041">HDBTypes.hh:41</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a09e428ab5f43587b6234f455619c9d93"><div class="ttname"><a href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93">ProGe::DataType</a></div><div class="ttdeci">DataType</div><div class="ttdoc">Data types of hardware ports.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00046">ProGeTypes.hh:46</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a09e428ab5f43587b6234f455619c9d93ada3757209f1d7064865ec0865b4f96f8"><div class="ttname"><a href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93ada3757209f1d7064865ec0865b4f96f8">ProGe::BIT_VECTOR</a></div><div class="ttdeci">@ BIT_VECTOR</div><div class="ttdoc">Several bits.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00049">ProGeTypes.hh:48</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a44bf2280564f6ea8b569a1bd57f3869f"><div class="ttname"><a href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869f">ProGe::Direction</a></div><div class="ttdeci">Direction</div><div class="ttdoc">Direction of the port.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00052">ProGeTypes.hh:52</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675"><div class="ttname"><a href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">ProGe::OUT</a></div><div class="ttdeci">@ OUT</div><div class="ttdoc">Output port.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00054">ProGeTypes.hh:54</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="MemoryGenerator_8cc_source.html#l00294">MemoryGenerator::addPort()</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00047">ProGe::BIT</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00048">ProGe::BIT_VECTOR</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00053">ProGe::IN</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00054">ProGe::OUT</a>, and <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00084">overrideAddrWidth_</a>.</p>

<p class="reference">Referenced by <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00047">XilinxBlockRamGenerator()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classXilinxBlockRamGenerator_ae08322b1cfba59d48ce4289bb5f626a2_cgraph.gif" border="0" usemap="#aclassXilinxBlockRamGenerator_ae08322b1cfba59d48ce4289bb5f626a2_cgraph" alt=""/></div>
<map name="aclassXilinxBlockRamGenerator_ae08322b1cfba59d48ce4289bb5f626a2_cgraph" id="aclassXilinxBlockRamGenerator_ae08322b1cfba59d48ce4289bb5f626a2_cgraph">
<area shape="rect" title=" " alt="" coords="5,5,196,45"/>
<area shape="rect" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61" title=" " alt="" coords="244,13,443,38"/>
<area shape="poly" title=" " alt="" coords="196,23,230,23,230,28,196,28"/>
<area shape="rect" href="classMemoryGenerator.html#a64b406a0511dae57450c8e86049206bb" title=" " alt="" coords="491,13,665,38"/>
<area shape="poly" title=" " alt="" coords="443,23,477,23,477,28,443,28"/>
</map>
</div>

</div>
</div>
<a id="a819473a5827f8b0152ce23093a34894b" name="a819473a5827f8b0152ce23093a34894b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a819473a5827f8b0152ce23093a34894b">&#9670;&#160;</a></span>almaifPortName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTCEString.html">TCEString</a> XilinxBlockRamGenerator::almaifPortName </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classTCEString.html">TCEString</a> &amp;&#160;</td>
          <td class="paramname"><em>portBaseName</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00263">263</a> of file <a class="el" href="XilinxBlockRamGenerator_8cc_source.html">XilinxBlockRamGenerator.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  263</span>                                                                     {</div>
<div class="line"><span class="lineno">  264</span>    <span class="comment">// clock and reset port names are global</span></div>
<div class="line"><span class="lineno">  265</span>    <span class="keywordflow">if</span> (portBaseName == <a class="code hl_function" href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3">platformIntegrator</a>()-&gt;clockPort()-&gt;name() ||</div>
<div class="line"><span class="lineno">  266</span>        portBaseName == <a class="code hl_function" href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3">platformIntegrator</a>()-&gt;resetPort()-&gt;name()) {</div>
<div class="line"><span class="lineno">  267</span>        <span class="keywordflow">return</span> portBaseName;</div>
<div class="line"><span class="lineno">  268</span>    }</div>
<div class="line"><span class="lineno">  269</span> </div>
<div class="line"><span class="lineno">  270</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a98549f3bf7903008b882507132d2540f">signalPrefix_</a> + <span class="stringliteral">&quot;_&quot;</span> + portBaseName;</div>
<div class="line"><span class="lineno">  271</span>}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="MemoryGenerator_8cc_source.html#l00225">MemoryGenerator::platformIntegrator()</a>, and <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00083">signalPrefix_</a>.</p>

<p class="reference">Referenced by <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00149">addMemory()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classXilinxBlockRamGenerator_a819473a5827f8b0152ce23093a34894b_cgraph.gif" border="0" usemap="#aclassXilinxBlockRamGenerator_a819473a5827f8b0152ce23093a34894b_cgraph" alt=""/></div>
<map name="aclassXilinxBlockRamGenerator_a819473a5827f8b0152ce23093a34894b_cgraph" id="aclassXilinxBlockRamGenerator_a819473a5827f8b0152ce23093a34894b_cgraph">
<area shape="rect" title=" " alt="" coords="5,5,196,45"/>
<area shape="rect" href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3" title=" " alt="" coords="244,5,449,45"/>
<area shape="poly" title=" " alt="" coords="196,23,230,23,230,28,196,28"/>
</map>
</div>

</div>
</div>
<a id="a7e361c00654c88d0f5dab5c759f0c1be" name="a7e361c00654c88d0f5dab5c759f0c1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e361c00654c88d0f5dab5c759f0c1be">&#9670;&#160;</a></span>generateComponentFile()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; <a class="el" href="classTCEString.html">TCEString</a> &gt; XilinxBlockRamGenerator::generateComponentFile </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classTCEString.html">TCEString</a>&#160;</td>
          <td class="paramname"><em>outputPath</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classMemoryGenerator.html#a2f815a72badf1d3b72a804ed002df6c7">MemoryGenerator</a>.</p>

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00227">227</a> of file <a class="el" href="XilinxBlockRamGenerator_8cc_source.html">XilinxBlockRamGenerator.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  227</span>                                                                   {</div>
<div class="line"><span class="lineno">  228</span>    <a class="code hl_class" href="classTCEString.html">TCEString</a> inputFile =</div>
<div class="line"><span class="lineno">  229</span>        <a class="code hl_function" href="classMemoryGenerator.html#acc3933983d86f7d9722ef1395ad0df98">templatePath</a>() &lt;&lt; <a class="code hl_variable" href="classFileSystem.html#a589e96706800e07569fe6f56cd7d4728">FileSystem::DIRECTORY_SEPARATOR</a></div>
<div class="line"><span class="lineno">  230</span>                       &lt;&lt; (<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a> ? <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a761bda2e2b282964a5fad02bb0ded284">DP_FILE</a> : <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a772f0ec2ac98c62acbc7bcd2fdf9e887">SP_FILE</a>);</div>
<div class="line"><span class="lineno">  231</span>    <a class="code hl_class" href="classTCEString.html">TCEString</a> outputFile;</div>
<div class="line"><span class="lineno">  232</span>    outputFile &lt;&lt; outputPath &lt;&lt; <a class="code hl_variable" href="classFileSystem.html#a589e96706800e07569fe6f56cd7d4728">FileSystem::DIRECTORY_SEPARATOR</a></div>
<div class="line"><span class="lineno">  233</span>               &lt;&lt; <a class="code hl_function" href="classXilinxBlockRamGenerator.html#a1713b5dfe61c3dc71ba1fec7d58d1297">moduleName</a>() &lt;&lt; <span class="stringliteral">&quot;.vhdl&quot;</span>;</div>
<div class="line"><span class="lineno">  234</span> </div>
<div class="line"><span class="lineno">  235</span>    <a class="code hl_function" href="classFileSystem.html#aa15c3f647bd294c84b840a79d0d39b82">FileSystem::copy</a>(inputFile, outputPath);</div>
<div class="line"><span class="lineno">  236</span>    std::vector&lt;TCEString&gt; files;</div>
<div class="line"><span class="lineno">  237</span>    files.push_back(outputFile);</div>
<div class="line"><span class="lineno">  238</span>    <span class="keywordflow">return</span> files;</div>
<div class="line"><span class="lineno">  239</span>}</div>
<div class="ttc" id="aclassFileSystem_html_a589e96706800e07569fe6f56cd7d4728"><div class="ttname"><a href="classFileSystem.html#a589e96706800e07569fe6f56cd7d4728">FileSystem::DIRECTORY_SEPARATOR</a></div><div class="ttdeci">static const std::string DIRECTORY_SEPARATOR</div><div class="ttdef"><b>Definition</b> <a href="FileSystem_8hh_source.html#l00189">FileSystem.hh:189</a></div></div>
<div class="ttc" id="aclassFileSystem_html_aa15c3f647bd294c84b840a79d0d39b82"><div class="ttname"><a href="classFileSystem.html#aa15c3f647bd294c84b840a79d0d39b82">FileSystem::copy</a></div><div class="ttdeci">static void copy(const std::string &amp;source, const std::string &amp;target)</div><div class="ttdef"><b>Definition</b> <a href="FileSystem_8cc_source.html#l00524">FileSystem.cc:524</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_acc3933983d86f7d9722ef1395ad0df98"><div class="ttname"><a href="classMemoryGenerator.html#acc3933983d86f7d9722ef1395ad0df98">MemoryGenerator::templatePath</a></div><div class="ttdeci">TCEString templatePath() const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00325">MemoryGenerator.cc:325</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a1713b5dfe61c3dc71ba1fec7d58d1297"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a1713b5dfe61c3dc71ba1fec7d58d1297">XilinxBlockRamGenerator::moduleName</a></div><div class="ttdeci">virtual TCEString moduleName() const</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8cc_source.html#l00243">XilinxBlockRamGenerator.cc:243</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a761bda2e2b282964a5fad02bb0ded284"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a761bda2e2b282964a5fad02bb0ded284">XilinxBlockRamGenerator::DP_FILE</a></div><div class="ttdeci">static const TCEString DP_FILE</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8hh_source.html#l00089">XilinxBlockRamGenerator.hh:89</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a772f0ec2ac98c62acbc7bcd2fdf9e887"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a772f0ec2ac98c62acbc7bcd2fdf9e887">XilinxBlockRamGenerator::SP_FILE</a></div><div class="ttdeci">static const TCEString SP_FILE</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8hh_source.html#l00090">XilinxBlockRamGenerator.hh:90</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00081">connectToArbiter_</a>, <a class="el" href="FileSystem_8cc_source.html#l00524">FileSystem::copy()</a>, <a class="el" href="FileSystem_8hh_source.html#l00189">FileSystem::DIRECTORY_SEPARATOR</a>, <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00089">DP_FILE</a>, <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00243">moduleName()</a>, <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00090">SP_FILE</a>, and <a class="el" href="MemoryGenerator_8cc_source.html#l00325">MemoryGenerator::templatePath()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classXilinxBlockRamGenerator_a7e361c00654c88d0f5dab5c759f0c1be_cgraph.gif" border="0" usemap="#aclassXilinxBlockRamGenerator_a7e361c00654c88d0f5dab5c759f0c1be_cgraph" alt=""/></div>
<map name="aclassXilinxBlockRamGenerator_a7e361c00654c88d0f5dab5c759f0c1be_cgraph" id="aclassXilinxBlockRamGenerator_a7e361c00654c88d0f5dab5c759f0c1be_cgraph">
<area shape="rect" title=" " alt="" coords="5,55,196,95"/>
<area shape="rect" href="classFileSystem.html#aa15c3f647bd294c84b840a79d0d39b82" title=" " alt="" coords="295,5,429,31"/>
<area shape="poly" title=" " alt="" coords="190,53,243,41,288,31,289,36,245,46,191,58"/>
<area shape="rect" href="classXilinxBlockRamGenerator.html#a1713b5dfe61c3dc71ba1fec7d58d1297" title=" " alt="" coords="267,55,457,95"/>
<area shape="poly" title=" " alt="" coords="196,73,253,73,253,78,196,78"/>
<area shape="rect" href="classMemoryGenerator.html#acc3933983d86f7d9722ef1395ad0df98" title=" " alt="" coords="244,120,480,145"/>
<area shape="poly" title=" " alt="" coords="191,93,245,105,289,115,288,120,243,110,190,98"/>
<area shape="rect" href="classFileSystem.html#ac734a06be3830f50adfbbdbe499c75cf" title=" " alt="" coords="528,5,721,31"/>
<area shape="poly" title=" " alt="" coords="429,15,514,15,514,21,429,21"/>
<area shape="rect" href="classEnvironment.html#a819f7fa497ca8fb9d0a6d0351bb09c1d" title=" " alt="" coords="530,120,719,145"/>
<area shape="poly" title=" " alt="" coords="480,130,516,130,516,135,480,135"/>
</map>
</div>

</div>
</div>
<a id="aaa6bf82b37219a2f5845cb3af26980e6" name="aaa6bf82b37219a2f5845cb3af26980e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa6bf82b37219a2f5845cb3af26980e6">&#9670;&#160;</a></span>generatesComponentHdlFile()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool XilinxBlockRamGenerator::generatesComponentHdlFile </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classMemoryGenerator.html#a6a2a016eea92d522edf0ebb795f8e6e6">MemoryGenerator</a>.</p>

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00101">101</a> of file <a class="el" href="XilinxBlockRamGenerator_8cc_source.html">XilinxBlockRamGenerator.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  101</span>                                                         {</div>
<div class="line"><span class="lineno">  102</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><span class="lineno">  103</span>}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae417b64cecf225fad6a49d9c19bcebbc" name="ae417b64cecf225fad6a49d9c19bcebbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae417b64cecf225fad6a49d9c19bcebbc">&#9670;&#160;</a></span>instanceName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTCEString.html">TCEString</a> XilinxBlockRamGenerator::instanceName </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>coreId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classMemoryGenerator.html#a534817a3d2fbe016d500880abb37f499">MemoryGenerator</a>.</p>

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00253">253</a> of file <a class="el" href="XilinxBlockRamGenerator_8cc_source.html">XilinxBlockRamGenerator.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  253</span>                                                           {</div>
<div class="line"><span class="lineno">  254</span>    <a class="code hl_class" href="classTCEString.html">TCEString</a> iname = <span class="stringliteral">&quot;onchip_mem_&quot;</span>;</div>
<div class="line"><span class="lineno">  255</span> </div>
<div class="line"><span class="lineno">  256</span>    <span class="keywordflow">if</span> (coreId != -1) {</div>
<div class="line"><span class="lineno">  257</span>        iname &lt;&lt; <span class="stringliteral">&quot;core&quot;</span> &lt;&lt; coreId &lt;&lt; <span class="stringliteral">&quot;_&quot;</span>;</div>
<div class="line"><span class="lineno">  258</span>    }</div>
<div class="line"><span class="lineno">  259</span>    <span class="keywordflow">return</span> iname &lt;&lt; <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a98549f3bf7903008b882507132d2540f">signalPrefix_</a>;</div>
<div class="line"><span class="lineno">  260</span>}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00083">signalPrefix_</a>.</p>

</div>
</div>
<a id="a7eeb8eaab9af15b2b329972f84a3a948" name="a7eeb8eaab9af15b2b329972f84a3a948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eeb8eaab9af15b2b329972f84a3a948">&#9670;&#160;</a></span>isCompatible()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool XilinxBlockRamGenerator::isCompatible </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>ttaCore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>coreId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classTCEString.html">TCEString</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>reasons</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Tests that the memory generator is compatible with TTA core. If incompatible, reasons are appended to the reasons vector</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ttaCore</td><td>TTA toplevel </td></tr>
    <tr><td class="paramname">coreId</td><td>The core ID number </td></tr>
    <tr><td class="paramname">reasons</td><td>Reasons why incompatible </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>is memory generator compatible with the TTA core </dd></dl>

<p>Reimplemented from <a class="el" href="classMemoryGenerator.html#ab26e3c45486942ffc027db173e551b03">MemoryGenerator</a>.</p>

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00274">274</a> of file <a class="el" href="XilinxBlockRamGenerator_8cc_source.html">XilinxBlockRamGenerator.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  275</span>                                                         {</div>
<div class="line"><span class="lineno">  276</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a>) {</div>
<div class="line"><span class="lineno">  277</span>        <span class="comment">// TODO: Actually check almaifBlock_ ports?</span></div>
<div class="line"><span class="lineno">  278</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><span class="lineno">  279</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  280</span>        <span class="keywordflow">return</span> <a class="code hl_function" href="classMemoryGenerator.html#ab26e3c45486942ffc027db173e551b03">MemoryGenerator::isCompatible</a>(ttaCore, coreId, reasons);</div>
<div class="line"><span class="lineno">  281</span>    }</div>
<div class="line"><span class="lineno">  282</span>}</div>
<div class="ttc" id="aclassMemoryGenerator_html_ab26e3c45486942ffc027db173e551b03"><div class="ttname"><a href="classMemoryGenerator.html#ab26e3c45486942ffc027db173e551b03">MemoryGenerator::isCompatible</a></div><div class="ttdeci">virtual bool isCompatible(const ProGe::NetlistBlock &amp;ttaCore, int coreId, std::vector&lt; TCEString &gt; &amp;reasons) const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00082">MemoryGenerator.cc:82</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00081">connectToArbiter_</a>, and <a class="el" href="MemoryGenerator_8cc_source.html#l00082">MemoryGenerator::isCompatible()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classXilinxBlockRamGenerator_a7eeb8eaab9af15b2b329972f84a3a948_cgraph.gif" border="0" usemap="#aclassXilinxBlockRamGenerator_a7eeb8eaab9af15b2b329972f84a3a948_cgraph" alt=""/></div>
<map name="aclassXilinxBlockRamGenerator_a7eeb8eaab9af15b2b329972f84a3a948_cgraph" id="aclassXilinxBlockRamGenerator_a7eeb8eaab9af15b2b329972f84a3a948_cgraph">
<area shape="rect" title=" " alt="" coords="5,77,196,117"/>
<area shape="rect" href="classMemoryGenerator.html#ab26e3c45486942ffc027db173e551b03" title=" " alt="" coords="244,84,479,109"/>
<area shape="poly" title=" " alt="" coords="196,94,230,94,230,99,196,99"/>
<area shape="rect" href="classMemoryGenerator.html#a6b889ee296c81f3fd519497fde7f3a1f" title=" " alt="" coords="534,5,762,31"/>
<area shape="poly" title=" " alt="" coords="396,81,526,39,561,31,563,36,527,45,398,86"/>
<area shape="rect" href="classMemoryGenerator.html#ac7c8506721b65383c0ad0028b3698c6b" title=" " alt="" coords="527,55,769,80"/>
<area shape="poly" title=" " alt="" coords="479,82,513,78,513,84,479,87"/>
<area shape="rect" href="classProGe_1_1NetlistBlock.html#a65d25e796b04ca69361bc067f86a0a54" title=" " alt="" coords="574,105,722,145"/>
<area shape="poly" title=" " alt="" coords="479,105,560,113,560,119,479,111"/>
<area shape="rect" href="classMemoryGenerator.html#a64b406a0511dae57450c8e86049206bb" title=" " alt="" coords="561,169,735,195"/>
<area shape="poly" title=" " alt="" coords="395,107,456,130,527,154,565,164,564,169,526,159,454,135,393,112"/>
</map>
</div>

</div>
</div>
<a id="a1713b5dfe61c3dc71ba1fec7d58d1297" name="a1713b5dfe61c3dc71ba1fec7d58d1297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1713b5dfe61c3dc71ba1fec7d58d1297">&#9670;&#160;</a></span>moduleName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTCEString.html">TCEString</a> XilinxBlockRamGenerator::moduleName </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classMemoryGenerator.html#a578e3213a296d7548f08b5961ca05f33">MemoryGenerator</a>.</p>

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00243">243</a> of file <a class="el" href="XilinxBlockRamGenerator_8cc_source.html">XilinxBlockRamGenerator.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  243</span>                                          {</div>
<div class="line"><span class="lineno">  244</span>    <a class="code hl_class" href="classTCEString.html">TCEString</a> name = <span class="stringliteral">&quot;xilinx_&quot;</span>;</div>
<div class="line"><span class="lineno">  245</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a>)</div>
<div class="line"><span class="lineno">  246</span>        name += <span class="stringliteral">&quot;dp_&quot;</span>;</div>
<div class="line"><span class="lineno">  247</span>    name += <span class="stringliteral">&quot;blockram&quot;</span>;</div>
<div class="line"><span class="lineno">  248</span>    <span class="keywordflow">return</span> name;</div>
<div class="line"><span class="lineno">  249</span>}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00081">connectToArbiter_</a>.</p>

<p class="reference">Referenced by <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00227">generateComponentFile()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a8e5cd2e2297af2016644d04501f0335d" name="a8e5cd2e2297af2016644d04501f0335d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e5cd2e2297af2016644d04501f0335d">&#9670;&#160;</a></span>almaifBlock_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a>* XilinxBlockRamGenerator::almaifBlock_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00082">82</a> of file <a class="el" href="XilinxBlockRamGenerator_8hh_source.html">XilinxBlockRamGenerator.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00149">addMemory()</a>.</p>

</div>
</div>
<a id="a3499de732707a4bbe420f983f5c810e6" name="a3499de732707a4bbe420f983f5c810e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3499de732707a4bbe420f983f5c810e6">&#9670;&#160;</a></span>connectToArbiter_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const bool XilinxBlockRamGenerator::connectToArbiter_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00081">81</a> of file <a class="el" href="XilinxBlockRamGenerator_8hh_source.html">XilinxBlockRamGenerator.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00149">addMemory()</a>, <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00227">generateComponentFile()</a>, <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00274">isCompatible()</a>, <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00243">moduleName()</a>, and <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00047">XilinxBlockRamGenerator()</a>.</p>

</div>
</div>
<a id="a761bda2e2b282964a5fad02bb0ded284" name="a761bda2e2b282964a5fad02bb0ded284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a761bda2e2b282964a5fad02bb0ded284">&#9670;&#160;</a></span>DP_FILE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classTCEString.html">TCEString</a> XilinxBlockRamGenerator::DP_FILE = &quot;xilinx_dp_blockram.vhdl&quot;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00089">89</a> of file <a class="el" href="XilinxBlockRamGenerator_8hh_source.html">XilinxBlockRamGenerator.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00227">generateComponentFile()</a>.</p>

</div>
</div>
<a id="ab64a524c2dcb825cc7aa07fcddb373c6" name="ab64a524c2dcb825cc7aa07fcddb373c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab64a524c2dcb825cc7aa07fcddb373c6">&#9670;&#160;</a></span>overrideAddrWidth_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const bool XilinxBlockRamGenerator::overrideAddrWidth_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00084">84</a> of file <a class="el" href="XilinxBlockRamGenerator_8hh_source.html">XilinxBlockRamGenerator.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00149">addMemory()</a>, and <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00106">addPorts()</a>.</p>

</div>
</div>
<a id="a98549f3bf7903008b882507132d2540f" name="a98549f3bf7903008b882507132d2540f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98549f3bf7903008b882507132d2540f">&#9670;&#160;</a></span>signalPrefix_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTCEString.html">TCEString</a> XilinxBlockRamGenerator::signalPrefix_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00083">83</a> of file <a class="el" href="XilinxBlockRamGenerator_8hh_source.html">XilinxBlockRamGenerator.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00263">almaifPortName()</a>, and <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00253">instanceName()</a>.</p>

</div>
</div>
<a id="ac0f4f797ad1b5930b0cab24d9f620934" name="ac0f4f797ad1b5930b0cab24d9f620934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0f4f797ad1b5930b0cab24d9f620934">&#9670;&#160;</a></span>singleMemoryBlock_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const bool XilinxBlockRamGenerator::singleMemoryBlock_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00085">85</a> of file <a class="el" href="XilinxBlockRamGenerator_8hh_source.html">XilinxBlockRamGenerator.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00149">addMemory()</a>.</p>

</div>
</div>
<a id="a772f0ec2ac98c62acbc7bcd2fdf9e887" name="a772f0ec2ac98c62acbc7bcd2fdf9e887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a772f0ec2ac98c62acbc7bcd2fdf9e887">&#9670;&#160;</a></span>SP_FILE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classTCEString.html">TCEString</a> XilinxBlockRamGenerator::SP_FILE = &quot;xilinx_blockram.vhdl&quot;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XilinxBlockRamGenerator_8hh_source.html#l00090">90</a> of file <a class="el" href="XilinxBlockRamGenerator_8hh_source.html">XilinxBlockRamGenerator.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="XilinxBlockRamGenerator_8cc_source.html#l00227">generateComponentFile()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="XilinxBlockRamGenerator_8hh_source.html">XilinxBlockRamGenerator.hh</a></li>
<li><a class="el" href="XilinxBlockRamGenerator_8cc_source.html">XilinxBlockRamGenerator.cc</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
