# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FIR_filter3.srcs/sources_1/new/fir_filter2.vhd" \
"../../../../FIR_tester1.vhd" \

# Do not sort compile order
nosort
