* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Oct 14 2019 21:21:51

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : state_reg_0
T_19_22_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_1/in_3

T_19_22_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g0_4
T_20_22_wire_logic_cluster/lc_2/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g0_4
T_20_22_wire_logic_cluster/lc_6/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_22_lc_trk_g3_4
T_19_22_wire_logic_cluster/lc_3/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g1_4
T_19_21_wire_logic_cluster/lc_0/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_22_lc_trk_g3_4
T_19_22_wire_logic_cluster/lc_5/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g1_4
T_19_21_wire_logic_cluster/lc_6/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_2/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_22_lc_trk_g3_4
T_19_22_wire_logic_cluster/lc_1/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g3_4
T_18_21_wire_logic_cluster/lc_6/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g0_4
T_20_22_wire_logic_cluster/lc_0/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_20_21_lc_trk_g3_4
T_20_21_wire_logic_cluster/lc_6/in_3

End 

Net : spi0.n895
T_19_23_wire_logic_cluster/lc_1/out
T_19_20_sp4_v_t_42
T_16_24_sp4_h_l_0
T_18_24_lc_trk_g3_5
T_18_24_wire_logic_cluster/lc_5/s_r

End 

Net : n3418
T_20_22_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g1_2
T_20_23_wire_logic_cluster/lc_7/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g1_2
T_20_23_wire_logic_cluster/lc_3/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g1_2
T_20_23_wire_logic_cluster/lc_2/in_3

T_20_22_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g1_2
T_20_23_wire_logic_cluster/lc_0/in_3

T_20_22_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g1_2
T_20_23_wire_logic_cluster/lc_4/in_3

T_20_22_wire_logic_cluster/lc_2/out
T_21_23_lc_trk_g3_2
T_21_23_wire_logic_cluster/lc_3/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_21_23_lc_trk_g3_2
T_21_23_wire_logic_cluster/lc_5/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_21_23_lc_trk_g3_2
T_21_23_wire_logic_cluster/lc_1/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_21_23_lc_trk_g3_2
T_21_23_wire_logic_cluster/lc_7/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_21_23_lc_trk_g3_2
T_21_23_wire_logic_cluster/lc_0/in_3

T_20_22_wire_logic_cluster/lc_2/out
T_21_23_lc_trk_g3_2
T_21_23_wire_logic_cluster/lc_2/in_3

T_20_22_wire_logic_cluster/lc_2/out
T_21_23_lc_trk_g3_2
T_21_23_wire_logic_cluster/lc_6/in_3

T_20_22_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g0_2
T_21_22_wire_logic_cluster/lc_2/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g0_2
T_21_22_wire_logic_cluster/lc_4/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g0_2
T_21_22_wire_logic_cluster/lc_1/in_3

T_20_22_wire_logic_cluster/lc_2/out
T_20_21_sp4_v_t_36
T_20_24_lc_trk_g0_4
T_20_24_wire_logic_cluster/lc_0/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_20_21_sp4_v_t_36
T_20_24_lc_trk_g0_4
T_20_24_wire_logic_cluster/lc_1/in_3

T_20_22_wire_logic_cluster/lc_2/out
T_20_21_sp4_v_t_36
T_20_24_lc_trk_g0_4
T_20_24_wire_logic_cluster/lc_7/in_3

T_20_22_wire_logic_cluster/lc_2/out
T_20_21_sp4_v_t_36
T_20_24_lc_trk_g0_4
T_20_24_wire_logic_cluster/lc_5/in_3

T_20_22_wire_logic_cluster/lc_2/out
T_20_21_sp4_v_t_36
T_19_24_lc_trk_g2_4
T_19_24_wire_logic_cluster/lc_2/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_20_21_sp4_v_t_36
T_19_24_lc_trk_g2_4
T_19_24_wire_logic_cluster/lc_4/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_20_21_sp4_v_t_36
T_19_24_lc_trk_g2_4
T_19_24_wire_logic_cluster/lc_7/in_3

T_20_22_wire_logic_cluster/lc_2/out
T_20_22_lc_trk_g3_2
T_20_22_wire_logic_cluster/lc_4/in_3

End 

Net : state_reg_2
T_19_22_wire_logic_cluster/lc_6/out
T_20_22_lc_trk_g1_6
T_20_22_wire_logic_cluster/lc_2/in_1

T_19_22_wire_logic_cluster/lc_6/out
T_20_22_lc_trk_g1_6
T_20_22_wire_logic_cluster/lc_6/in_1

T_19_22_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g0_6
T_19_21_wire_logic_cluster/lc_0/in_0

T_19_22_wire_logic_cluster/lc_6/out
T_19_22_lc_trk_g2_6
T_19_22_wire_logic_cluster/lc_3/in_1

T_19_22_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g0_6
T_19_21_wire_logic_cluster/lc_5/in_1

T_19_22_wire_logic_cluster/lc_6/out
T_19_21_sp4_v_t_44
T_18_24_lc_trk_g3_4
T_18_24_wire_logic_cluster/lc_0/in_3

T_19_22_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g0_6
T_19_21_wire_logic_cluster/lc_6/in_0

T_19_22_wire_logic_cluster/lc_6/out
T_19_22_lc_trk_g2_6
T_19_22_wire_logic_cluster/lc_0/in_0

T_19_22_wire_logic_cluster/lc_6/out
T_19_23_lc_trk_g0_6
T_19_23_wire_logic_cluster/lc_5/in_3

T_19_22_wire_logic_cluster/lc_6/out
T_20_22_lc_trk_g1_6
T_20_22_input_2_5
T_20_22_wire_logic_cluster/lc_5/in_2

T_19_22_wire_logic_cluster/lc_6/out
T_19_22_lc_trk_g2_6
T_19_22_wire_logic_cluster/lc_1/in_1

T_19_22_wire_logic_cluster/lc_6/out
T_18_21_lc_trk_g3_6
T_18_21_wire_logic_cluster/lc_6/in_3

T_19_22_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g0_6
T_19_21_wire_logic_cluster/lc_1/in_3

T_19_22_wire_logic_cluster/lc_6/out
T_20_22_lc_trk_g1_6
T_20_22_wire_logic_cluster/lc_0/in_1

T_19_22_wire_logic_cluster/lc_6/out
T_19_22_lc_trk_g2_6
T_19_22_wire_logic_cluster/lc_6/in_0

T_19_22_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g2_6
T_20_21_wire_logic_cluster/lc_6/in_0

End 

Net : n1763
T_20_22_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g1_6
T_20_23_wire_logic_cluster/lc_2/in_1

T_20_22_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g1_6
T_20_23_wire_logic_cluster/lc_0/in_1

T_20_22_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g1_6
T_20_23_wire_logic_cluster/lc_4/in_1

T_20_22_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g1_6
T_20_23_input_2_7
T_20_23_wire_logic_cluster/lc_7/in_2

T_20_22_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g1_6
T_20_23_input_2_3
T_20_23_wire_logic_cluster/lc_3/in_2

T_20_22_wire_logic_cluster/lc_6/out
T_21_23_lc_trk_g3_6
T_21_23_wire_logic_cluster/lc_0/in_1

T_20_22_wire_logic_cluster/lc_6/out
T_21_23_lc_trk_g3_6
T_21_23_wire_logic_cluster/lc_2/in_1

T_20_22_wire_logic_cluster/lc_6/out
T_21_23_lc_trk_g3_6
T_21_23_wire_logic_cluster/lc_6/in_1

T_20_22_wire_logic_cluster/lc_6/out
T_21_23_lc_trk_g2_6
T_21_23_wire_logic_cluster/lc_3/in_3

T_20_22_wire_logic_cluster/lc_6/out
T_21_23_lc_trk_g2_6
T_21_23_wire_logic_cluster/lc_5/in_3

T_20_22_wire_logic_cluster/lc_6/out
T_21_23_lc_trk_g2_6
T_21_23_wire_logic_cluster/lc_1/in_3

T_20_22_wire_logic_cluster/lc_6/out
T_21_23_lc_trk_g2_6
T_21_23_wire_logic_cluster/lc_7/in_3

T_20_22_wire_logic_cluster/lc_6/out
T_21_22_lc_trk_g0_6
T_21_22_wire_logic_cluster/lc_1/in_1

T_20_22_wire_logic_cluster/lc_6/out
T_21_22_lc_trk_g0_6
T_21_22_input_2_2
T_21_22_wire_logic_cluster/lc_2/in_2

T_20_22_wire_logic_cluster/lc_6/out
T_21_22_lc_trk_g0_6
T_21_22_input_2_4
T_21_22_wire_logic_cluster/lc_4/in_2

End 

Net : spi0.state_next_0
T_19_21_wire_logic_cluster/lc_7/out
T_19_22_lc_trk_g1_7
T_19_22_wire_logic_cluster/lc_1/in_3

End 

Net : spi0.n1458
T_19_22_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g1_3
T_19_21_wire_logic_cluster/lc_7/in_1

T_19_22_wire_logic_cluster/lc_3/out
T_19_22_lc_trk_g0_3
T_19_22_wire_logic_cluster/lc_0/in_1

T_19_22_wire_logic_cluster/lc_3/out
T_19_22_lc_trk_g0_3
T_19_22_wire_logic_cluster/lc_6/in_1

End 

Net : spi0.n4
T_19_22_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_4/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_2/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g1_1
T_19_21_wire_logic_cluster/lc_4/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_5/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_1/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_6/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_0/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_4/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_2/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_18_23_lc_trk_g0_1
T_18_23_wire_logic_cluster/lc_4/in_1

T_19_22_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g1_1
T_19_21_wire_logic_cluster/lc_3/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_7/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_1/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_3/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_5/in_3

End 

Net : state_reg_1
T_19_21_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_2/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_6/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g0_1
T_19_21_wire_logic_cluster/lc_2/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_sp4_h_l_7
T_18_21_sp4_v_t_36
T_18_24_lc_trk_g0_4
T_18_24_wire_logic_cluster/lc_0/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_19_22_lc_trk_g1_1
T_19_22_wire_logic_cluster/lc_3/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g2_1
T_19_21_wire_logic_cluster/lc_0/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g0_1
T_19_21_wire_logic_cluster/lc_5/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_19_19_sp4_v_t_47
T_19_23_lc_trk_g1_2
T_19_23_wire_logic_cluster/lc_2/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_19_22_lc_trk_g1_1
T_19_22_wire_logic_cluster/lc_5/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_19_19_sp4_v_t_47
T_19_23_lc_trk_g1_2
T_19_23_wire_logic_cluster/lc_5/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_5/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_sp4_h_l_7
T_18_21_sp4_v_t_36
T_18_17_sp4_v_t_41
T_18_21_lc_trk_g0_4
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_sp4_h_l_7
T_18_21_sp4_v_t_36
T_18_23_lc_trk_g3_1
T_18_23_wire_logic_cluster/lc_4/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_sp4_h_l_7
T_20_21_lc_trk_g2_7
T_20_21_wire_logic_cluster/lc_5/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_sp4_h_l_7
T_20_21_lc_trk_g2_7
T_20_21_wire_logic_cluster/lc_1/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_sp4_h_l_7
T_20_21_lc_trk_g2_7
T_20_21_wire_logic_cluster/lc_4/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_sp4_h_l_7
T_20_21_lc_trk_g2_7
T_20_21_wire_logic_cluster/lc_2/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_sp4_h_l_7
T_19_21_lc_trk_g0_2
T_19_21_wire_logic_cluster/lc_3/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g0_1
T_19_21_wire_logic_cluster/lc_1/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_sp4_h_l_7
T_19_21_lc_trk_g0_2
T_19_21_input_2_4
T_19_21_wire_logic_cluster/lc_4/in_2

T_19_21_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g1_1
T_18_22_wire_logic_cluster/lc_7/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g0_1
T_18_22_wire_logic_cluster/lc_6/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g0_1
T_18_22_wire_logic_cluster/lc_0/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g1_1
T_18_22_wire_logic_cluster/lc_1/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g1_1
T_18_22_wire_logic_cluster/lc_3/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g1_1
T_18_22_wire_logic_cluster/lc_5/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g0_1
T_18_22_wire_logic_cluster/lc_4/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g0_1
T_18_22_wire_logic_cluster/lc_2/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_0/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_19_22_lc_trk_g1_1
T_19_22_wire_logic_cluster/lc_2/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_sp4_h_l_7
T_20_21_lc_trk_g2_7
T_20_21_wire_logic_cluster/lc_6/in_1

End 

Net : n888
T_19_21_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g2_0
T_19_21_wire_logic_cluster/lc_7/in_3

T_19_21_wire_logic_cluster/lc_0/out
T_20_22_lc_trk_g2_0
T_20_22_wire_logic_cluster/lc_5/in_1

T_19_21_wire_logic_cluster/lc_0/out
T_19_22_lc_trk_g1_0
T_19_22_wire_logic_cluster/lc_0/in_3

T_19_21_wire_logic_cluster/lc_0/out
T_19_22_lc_trk_g1_0
T_19_22_wire_logic_cluster/lc_6/in_3

T_19_21_wire_logic_cluster/lc_0/out
T_19_22_lc_trk_g1_0
T_19_22_wire_logic_cluster/lc_4/in_3

End 

Net : spi0.n13_cascade_
T_19_21_wire_logic_cluster/lc_6/ltout
T_19_21_wire_logic_cluster/lc_7/in_2

End 

Net : spi0.n3476_cascade_
T_19_21_wire_logic_cluster/lc_5/ltout
T_19_21_wire_logic_cluster/lc_6/in_2

End 

Net : spi0.n25
T_19_21_wire_logic_cluster/lc_2/out
T_19_21_lc_trk_g3_2
T_19_21_wire_logic_cluster/lc_6/in_3

End 

Net : spi0.state_next_2__N_307
T_19_21_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g0_3
T_19_21_wire_logic_cluster/lc_2/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g0_3
T_19_21_wire_logic_cluster/lc_4/in_1

End 

Net : spi0.state_next_2_cascade_
T_19_22_wire_logic_cluster/lc_0/ltout
T_19_22_wire_logic_cluster/lc_1/in_2

End 

Net : spi0.n3467
T_19_22_wire_logic_cluster/lc_5/out
T_19_22_lc_trk_g1_5
T_19_22_input_2_0
T_19_22_wire_logic_cluster/lc_0/in_2

End 

Net : spi0.state_next_1
T_20_22_wire_logic_cluster/lc_5/out
T_19_22_sp4_h_l_2
T_18_22_sp4_v_t_45
T_18_23_lc_trk_g2_5
T_18_23_wire_logic_cluster/lc_4/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_19_22_sp4_h_l_2
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_7/in_0

T_20_22_wire_logic_cluster/lc_5/out
T_19_22_sp4_h_l_2
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_1/in_0

T_20_22_wire_logic_cluster/lc_5/out
T_19_22_sp4_h_l_2
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_3/in_0

T_20_22_wire_logic_cluster/lc_5/out
T_19_22_sp4_h_l_2
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_5/in_0

T_20_22_wire_logic_cluster/lc_5/out
T_19_22_sp4_h_l_2
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_6/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_19_22_sp4_h_l_2
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_0/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_19_22_sp4_h_l_2
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_4/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_19_22_sp4_h_l_2
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_2/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g0_5
T_20_21_input_2_5
T_20_21_wire_logic_cluster/lc_5/in_2

T_20_22_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g0_5
T_20_21_input_2_1
T_20_21_wire_logic_cluster/lc_1/in_2

T_20_22_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g2_5
T_19_21_wire_logic_cluster/lc_3/in_0

T_20_22_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g0_5
T_20_21_wire_logic_cluster/lc_4/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g0_5
T_20_21_wire_logic_cluster/lc_2/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g2_5
T_19_21_wire_logic_cluster/lc_4/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_19_22_lc_trk_g2_5
T_19_22_wire_logic_cluster/lc_2/in_1

End 

Net : spi0.n911
T_19_23_wire_logic_cluster/lc_2/out
T_20_22_lc_trk_g2_2
T_20_22_wire_logic_cluster/lc_5/in_3

T_19_23_wire_logic_cluster/lc_2/out
T_19_20_sp4_v_t_44
T_19_21_lc_trk_g2_4
T_19_21_wire_logic_cluster/lc_1/in_1

End 

Net : state_next_2__N_308
T_20_21_wire_logic_cluster/lc_2/out
T_19_22_lc_trk_g1_2
T_19_22_input_2_3
T_19_22_wire_logic_cluster/lc_3/in_2

T_20_21_wire_logic_cluster/lc_2/out
T_19_21_lc_trk_g2_2
T_19_21_input_2_0
T_19_21_wire_logic_cluster/lc_0/in_2

T_20_21_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_36
T_19_23_lc_trk_g2_4
T_19_23_input_2_2
T_19_23_wire_logic_cluster/lc_2/in_2

T_20_21_wire_logic_cluster/lc_2/out
T_19_22_lc_trk_g1_2
T_19_22_wire_logic_cluster/lc_2/in_3

End 

Net : spi0.state_next_2__N_306
T_19_21_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g0_4
T_19_21_wire_logic_cluster/lc_5/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_19_22_lc_trk_g0_4
T_19_22_wire_logic_cluster/lc_5/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_20_21_lc_trk_g0_4
T_20_21_wire_logic_cluster/lc_5/in_1

End 

Net : spi0.n4_cascade_
T_19_22_wire_logic_cluster/lc_1/ltout
T_19_22_wire_logic_cluster/lc_2/in_2

End 

Net : rx_shift_reg_15__N_315
T_19_23_wire_logic_cluster/lc_5/out
T_18_23_sp4_h_l_2
T_21_19_sp4_v_t_39
T_21_21_lc_trk_g3_2
T_21_21_wire_logic_cluster/lc_4/in_3

T_19_23_wire_logic_cluster/lc_5/out
T_18_23_sp4_h_l_2
T_17_23_lc_trk_g1_2
T_17_23_wire_logic_cluster/lc_0/in_3

T_19_23_wire_logic_cluster/lc_5/out
T_18_23_sp4_h_l_2
T_21_23_sp4_v_t_42
T_21_24_lc_trk_g3_2
T_21_24_wire_logic_cluster/lc_0/in_3

T_19_23_wire_logic_cluster/lc_5/out
T_20_22_lc_trk_g3_5
T_20_22_wire_logic_cluster/lc_1/in_3

T_19_23_wire_logic_cluster/lc_5/out
T_20_22_lc_trk_g3_5
T_20_22_wire_logic_cluster/lc_7/in_3

T_19_23_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g1_5
T_19_24_wire_logic_cluster/lc_0/in_0

T_19_23_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g1_5
T_19_24_wire_logic_cluster/lc_3/in_3

T_19_23_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g1_5
T_19_24_wire_logic_cluster/lc_5/in_3

End 

Net : rx_shift_reg_2
T_19_24_wire_logic_cluster/lc_4/out
T_19_23_sp4_v_t_40
T_16_23_sp4_h_l_5
T_17_23_lc_trk_g2_5
T_17_23_wire_logic_cluster/lc_0/in_1

T_19_24_wire_logic_cluster/lc_4/out
T_19_24_lc_trk_g0_4
T_19_24_wire_logic_cluster/lc_7/in_1

End 

Net : spi0.n13
T_19_21_wire_logic_cluster/lc_6/out
T_19_22_lc_trk_g1_6
T_19_22_wire_logic_cluster/lc_4/in_1

End 

Net : rx_shift_reg_4
T_20_24_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_38
T_21_21_sp4_h_l_8
T_21_21_lc_trk_g0_5
T_21_21_wire_logic_cluster/lc_4/in_1

T_20_24_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_38
T_20_22_lc_trk_g3_6
T_20_22_wire_logic_cluster/lc_4/in_1

End 

Net : n888_cascade_
T_19_21_wire_logic_cluster/lc_0/ltout
T_19_21_wire_logic_cluster/lc_1/in_2

End 

Net : n3418_cascade_
T_20_22_wire_logic_cluster/lc_2/ltout
T_20_22_wire_logic_cluster/lc_3/in_2

End 

Net : spi0.n500
T_19_22_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g0_2
T_18_23_input_2_4
T_18_23_wire_logic_cluster/lc_4/in_2

End 

Net : tx_shift_reg_6
T_21_22_wire_logic_cluster/lc_4/out
T_20_23_lc_trk_g0_4
T_20_23_wire_logic_cluster/lc_3/in_3

End 

Net : tx_shift_reg_0
T_18_24_wire_logic_cluster/lc_0/out
T_18_24_sp4_h_l_5
T_21_20_sp4_v_t_40
T_21_23_lc_trk_g0_0
T_21_23_wire_logic_cluster/lc_1/in_1

End 

Net : spi0.n3467_cascade_
T_19_22_wire_logic_cluster/lc_5/ltout
T_19_22_wire_logic_cluster/lc_6/in_2

End 

Net : spi0.n1458_cascade_
T_19_22_wire_logic_cluster/lc_3/ltout
T_19_22_wire_logic_cluster/lc_4/in_2

End 

Net : rx_shift_reg_3
T_19_24_wire_logic_cluster/lc_7/out
T_20_24_lc_trk_g1_7
T_20_24_wire_logic_cluster/lc_7/in_1

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_lc_trk_g1_7
T_19_24_wire_logic_cluster/lc_5/in_1

End 

Net : rx_shift_reg_6
T_20_22_wire_logic_cluster/lc_3/out
T_21_21_sp4_v_t_39
T_20_24_lc_trk_g2_7
T_20_24_wire_logic_cluster/lc_0/in_3

T_20_22_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g1_3
T_20_22_wire_logic_cluster/lc_7/in_1

End 

Net : tx_shift_reg_1
T_21_23_wire_logic_cluster/lc_1/out
T_21_23_lc_trk_g3_1
T_21_23_wire_logic_cluster/lc_6/in_0

End 

Net : rx_shift_reg_1
T_19_24_wire_logic_cluster/lc_2/out
T_19_24_lc_trk_g3_2
T_19_24_wire_logic_cluster/lc_3/in_0

T_19_24_wire_logic_cluster/lc_2/out
T_19_24_lc_trk_g3_2
T_19_24_wire_logic_cluster/lc_4/in_3

End 

Net : rx_buf_byte_1
T_17_23_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g0_0
T_17_23_wire_logic_cluster/lc_0/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_17_11_sp12_v_t_23
T_17_19_lc_trk_g3_0
T_17_19_input_2_3
T_17_19_wire_logic_cluster/lc_3/in_2

T_17_23_wire_logic_cluster/lc_0/out
T_17_11_sp12_v_t_23
T_17_19_lc_trk_g3_0
T_17_19_input_2_5
T_17_19_wire_logic_cluster/lc_5/in_2

T_17_23_wire_logic_cluster/lc_0/out
T_17_19_sp4_v_t_37
T_16_20_lc_trk_g2_5
T_16_20_input_2_5
T_16_20_wire_logic_cluster/lc_5/in_2

T_17_23_wire_logic_cluster/lc_0/out
T_17_19_sp4_v_t_37
T_16_20_lc_trk_g2_5
T_16_20_input_2_3
T_16_20_wire_logic_cluster/lc_3/in_2

End 

Net : rx_buf_byte_2
T_19_24_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g2_5
T_19_24_wire_logic_cluster/lc_5/in_0

T_19_24_wire_logic_cluster/lc_5/out
T_19_23_sp4_v_t_42
T_19_19_sp4_v_t_42
T_18_20_lc_trk_g3_2
T_18_20_wire_logic_cluster/lc_4/in_3

T_19_24_wire_logic_cluster/lc_5/out
T_19_23_sp4_v_t_42
T_19_19_sp4_v_t_42
T_18_20_lc_trk_g3_2
T_18_20_wire_logic_cluster/lc_6/in_3

T_19_24_wire_logic_cluster/lc_5/out
T_19_23_sp4_v_t_42
T_19_19_sp4_v_t_42
T_16_19_sp4_h_l_7
T_18_19_lc_trk_g2_2
T_18_19_input_2_6
T_18_19_wire_logic_cluster/lc_6/in_2

T_19_24_wire_logic_cluster/lc_5/out
T_19_23_sp4_v_t_42
T_19_19_sp4_v_t_42
T_16_19_sp4_h_l_7
T_18_19_lc_trk_g3_2
T_18_19_input_2_1
T_18_19_wire_logic_cluster/lc_1/in_2

End 

Net : rx_buf_byte_4
T_20_22_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g0_1
T_20_22_wire_logic_cluster/lc_1/in_0

T_20_22_wire_logic_cluster/lc_1/out
T_20_22_sp4_h_l_7
T_19_22_sp4_v_t_42
T_19_18_sp4_v_t_47
T_18_20_lc_trk_g2_2
T_18_20_wire_logic_cluster/lc_3/in_1

T_20_22_wire_logic_cluster/lc_1/out
T_20_22_sp4_h_l_7
T_19_22_sp4_v_t_42
T_19_18_sp4_v_t_47
T_18_20_lc_trk_g2_2
T_18_20_input_2_0
T_18_20_wire_logic_cluster/lc_0/in_2

T_20_22_wire_logic_cluster/lc_1/out
T_20_22_sp4_h_l_7
T_19_22_sp4_v_t_42
T_19_18_sp4_v_t_47
T_18_20_lc_trk_g2_2
T_18_20_wire_logic_cluster/lc_5/in_3

T_20_22_wire_logic_cluster/lc_1/out
T_21_22_sp4_h_l_2
T_17_22_sp4_h_l_2
T_16_18_sp4_v_t_42
T_16_21_lc_trk_g0_2
T_16_21_input_2_2
T_16_21_wire_logic_cluster/lc_2/in_2

End 

Net : rx_buf_byte_5
T_20_22_wire_logic_cluster/lc_7/out
T_20_22_lc_trk_g2_7
T_20_22_wire_logic_cluster/lc_7/in_0

T_20_22_wire_logic_cluster/lc_7/out
T_20_22_sp4_h_l_3
T_19_18_sp4_v_t_45
T_18_19_lc_trk_g3_5
T_18_19_wire_logic_cluster/lc_0/in_0

T_20_22_wire_logic_cluster/lc_7/out
T_18_22_sp4_h_l_11
T_17_18_sp4_v_t_46
T_16_19_lc_trk_g3_6
T_16_19_input_2_3
T_16_19_wire_logic_cluster/lc_3/in_2

T_20_22_wire_logic_cluster/lc_7/out
T_20_22_sp4_h_l_3
T_19_18_sp4_v_t_45
T_16_18_sp4_h_l_2
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_5/in_3

T_20_22_wire_logic_cluster/lc_7/out
T_20_22_sp4_h_l_3
T_19_18_sp4_v_t_45
T_16_18_sp4_h_l_2
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_7/in_3

End 

Net : rx_buf_byte_6
T_21_24_wire_logic_cluster/lc_0/out
T_21_24_lc_trk_g0_0
T_21_24_wire_logic_cluster/lc_0/in_0

T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_20_20_sp4_v_t_40
T_20_16_sp4_v_t_45
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_7/in_3

T_21_24_wire_logic_cluster/lc_0/out
T_18_24_sp12_h_l_0
T_17_12_sp12_v_t_23
T_17_19_lc_trk_g3_3
T_17_19_input_2_2
T_17_19_wire_logic_cluster/lc_2/in_2

T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_20_20_sp4_v_t_40
T_17_20_sp4_h_l_11
T_16_16_sp4_v_t_41
T_16_19_lc_trk_g1_1
T_16_19_input_2_6
T_16_19_wire_logic_cluster/lc_6/in_2

T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_20_20_sp4_v_t_40
T_17_20_sp4_h_l_11
T_16_16_sp4_v_t_41
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_1/in_3

End 

Net : tx_shift_reg_12
T_21_23_wire_logic_cluster/lc_0/out
T_21_23_lc_trk_g2_0
T_21_23_wire_logic_cluster/lc_2/in_0

End 

Net : tx_shift_reg_7
T_20_23_wire_logic_cluster/lc_3/out
T_20_23_lc_trk_g1_3
T_20_23_wire_logic_cluster/lc_0/in_0

End 

Net : tx_shift_reg_8
T_20_23_wire_logic_cluster/lc_0/out
T_20_23_lc_trk_g0_0
T_20_23_wire_logic_cluster/lc_4/in_0

End 

Net : tx_shift_reg_9
T_20_23_wire_logic_cluster/lc_4/out
T_20_23_lc_trk_g2_4
T_20_23_wire_logic_cluster/lc_2/in_0

End 

Net : rx_buf_byte_3
T_21_21_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g0_4
T_21_21_wire_logic_cluster/lc_4/in_0

T_21_21_wire_logic_cluster/lc_4/out
T_22_21_sp12_h_l_0
T_10_21_sp12_h_l_0
T_16_21_lc_trk_g1_7
T_16_21_input_2_6
T_16_21_wire_logic_cluster/lc_6/in_2

T_21_21_wire_logic_cluster/lc_4/out
T_22_21_sp12_h_l_0
T_10_21_sp12_h_l_0
T_16_21_lc_trk_g1_7
T_16_21_wire_logic_cluster/lc_3/in_3

T_21_21_wire_logic_cluster/lc_4/out
T_22_21_sp12_h_l_0
T_10_21_sp12_h_l_0
T_16_21_lc_trk_g1_7
T_16_21_input_2_0
T_16_21_wire_logic_cluster/lc_0/in_2

T_21_21_wire_logic_cluster/lc_4/out
T_21_19_sp4_v_t_37
T_18_19_sp4_h_l_6
T_17_19_lc_trk_g1_6
T_17_19_wire_logic_cluster/lc_4/in_3

End 

Net : spi0.n507
T_18_22_wire_logic_cluster/lc_7/out
T_19_21_lc_trk_g2_7
T_19_21_input_2_3
T_19_21_wire_logic_cluster/lc_3/in_2

End 

Net : rx_buf_byte_0
T_19_24_wire_logic_cluster/lc_3/out
T_19_24_lc_trk_g1_3
T_19_24_wire_logic_cluster/lc_3/in_1

T_19_24_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_19_lc_trk_g2_1
T_19_19_wire_logic_cluster/lc_1/in_0

T_19_24_wire_logic_cluster/lc_3/out
T_20_23_sp4_v_t_39
T_20_19_sp4_v_t_47
T_20_20_lc_trk_g3_7
T_20_20_wire_logic_cluster/lc_7/in_3

T_19_24_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_18_sp4_v_t_42
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_1/in_3

T_19_24_wire_logic_cluster/lc_3/out
T_20_23_sp4_v_t_39
T_20_19_sp4_v_t_47
T_20_20_lc_trk_g3_7
T_20_20_input_2_0
T_20_20_wire_logic_cluster/lc_0/in_2

End 

Net : spi0.n503
T_20_21_wire_logic_cluster/lc_4/out
T_20_21_lc_trk_g2_4
T_20_21_wire_logic_cluster/lc_1/in_1

End 

Net : rx_shift_reg_7
T_20_24_wire_logic_cluster/lc_0/out
T_20_24_lc_trk_g0_0
T_20_24_wire_logic_cluster/lc_5/in_1

T_20_24_wire_logic_cluster/lc_0/out
T_21_24_lc_trk_g1_0
T_21_24_wire_logic_cluster/lc_0/in_1

End 

Net : tx_shift_reg_14
T_21_23_wire_logic_cluster/lc_3/out
T_21_23_lc_trk_g1_3
T_21_23_wire_logic_cluster/lc_5/in_1

End 

Net : tx_shift_reg_2
T_21_23_wire_logic_cluster/lc_6/out
T_21_23_lc_trk_g0_6
T_21_23_wire_logic_cluster/lc_7/in_1

End 

Net : tx_shift_reg_13
T_21_23_wire_logic_cluster/lc_2/out
T_21_23_lc_trk_g2_2
T_21_23_wire_logic_cluster/lc_3/in_1

End 

Net : rx_shift_reg_5
T_20_22_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_1/in_1

T_20_22_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_3/in_3

End 

Net : spi0.n504
T_20_21_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g1_5
T_20_21_input_2_4
T_20_21_wire_logic_cluster/lc_4/in_2

End 

Net : spi0.n493
T_18_22_wire_logic_cluster/lc_5/out
T_18_22_lc_trk_g1_5
T_18_22_input_2_4
T_18_22_wire_logic_cluster/lc_4/in_2

End 

Net : spi0.n492
T_18_22_wire_logic_cluster/lc_4/out
T_18_22_lc_trk_g3_4
T_18_22_input_2_7
T_18_22_wire_logic_cluster/lc_7/in_2

End 

Net : spi0.n495
T_18_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g2_1
T_18_22_input_2_3
T_18_22_wire_logic_cluster/lc_3/in_2

End 

Net : spi0.n496
T_18_22_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g1_0
T_18_22_input_2_1
T_18_22_wire_logic_cluster/lc_1/in_2

End 

Net : spi0.n497
T_18_22_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g2_6
T_18_22_input_2_0
T_18_22_wire_logic_cluster/lc_0/in_2

End 

Net : spi0.n498
T_18_22_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g0_2
T_18_22_input_2_6
T_18_22_wire_logic_cluster/lc_6/in_2

End 

Net : spi0.n499
T_18_23_wire_logic_cluster/lc_4/out
T_18_22_lc_trk_g0_4
T_18_22_input_2_2
T_18_22_wire_logic_cluster/lc_2/in_2

End 

Net : spi0.n494
T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g0_3
T_18_22_input_2_5
T_18_22_wire_logic_cluster/lc_5/in_2

End 

Net : spi0.n502
T_20_21_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g1_1
T_20_21_input_2_2
T_20_21_wire_logic_cluster/lc_2/in_2

End 

Net : rx_buf_byte_7
T_19_24_wire_logic_cluster/lc_0/out
T_19_24_lc_trk_g1_0
T_19_24_wire_logic_cluster/lc_0/in_3

T_19_24_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_37
T_19_16_sp4_v_t_45
T_19_18_lc_trk_g3_0
T_19_18_wire_logic_cluster/lc_0/in_3

T_19_24_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_37
T_19_16_sp4_v_t_45
T_19_18_lc_trk_g3_0
T_19_18_input_2_7
T_19_18_wire_logic_cluster/lc_7/in_2

T_19_24_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_37
T_16_20_sp4_h_l_6
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_0/in_0

T_19_24_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_37
T_19_16_sp4_v_t_45
T_18_18_lc_trk_g0_3
T_18_18_wire_logic_cluster/lc_6/in_3

End 

Net : tx_shift_reg_10
T_20_23_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g2_2
T_20_23_wire_logic_cluster/lc_7/in_3

End 

Net : tx_shift_reg_4
T_21_22_wire_logic_cluster/lc_1/out
T_21_22_lc_trk_g2_1
T_21_22_wire_logic_cluster/lc_2/in_3

End 

Net : spi0.CS_w
T_18_21_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g3_6
T_17_21_wire_logic_cluster/lc_0/in_3

End 

Net : tx_shift_reg_5
T_21_22_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g3_2
T_21_22_wire_logic_cluster/lc_4/in_3

End 

Net : tx_shift_reg_11
T_20_23_wire_logic_cluster/lc_7/out
T_21_23_lc_trk_g1_7
T_21_23_wire_logic_cluster/lc_0/in_0

End 

Net : tx_shift_reg_3
T_21_23_wire_logic_cluster/lc_7/out
T_21_22_lc_trk_g0_7
T_21_22_wire_logic_cluster/lc_1/in_0

End 

Net : rx_shift_reg_8
T_20_24_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g3_5
T_19_24_input_2_0
T_19_24_wire_logic_cluster/lc_0/in_2

End 

Net : rx_shift_reg_0
T_20_24_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g2_1
T_19_24_wire_logic_cluster/lc_2/in_3

End 

Net : GB_BUFFER_SLM_CLK_c_THRU_CO
T_28_18_wire_logic_cluster/lc_5/out
T_29_18_sp4_h_l_10
T_33_18_span4_horz_1
T_33_18_span4_vert_t_12
T_33_19_lc_trk_g1_4
T_33_19_wire_io_cluster/io_1/D_OUT_0

End 

Net : GB_BUFFER_pll_clk_unbuf_THRU_CO
T_11_7_wire_logic_cluster/lc_1/out
T_11_4_sp12_v_t_22
T_11_13_sp4_v_t_36
T_8_17_sp4_h_l_6
T_4_17_sp4_h_l_9
T_0_17_span4_horz_16
T_0_17_lc_trk_g1_0
T_0_17_wire_gbuf/in

End 

Net : ICE_SYSCLK_c
T_33_16_wire_io_cluster/io_1/D_IN_0
T_27_16_sp12_h_l_0
T_26_4_sp12_v_t_23
T_15_4_sp12_h_l_0
T_14_4_sp4_h_l_1
T_13_0_span4_vert_43
T_13_0_lc_trk_g0_3
T_16_0_wire_pll/REFERENCECLK

End 

Net : RESET_c
T_11_25_wire_logic_cluster/lc_0/out
T_11_25_sp4_h_l_5
T_10_25_sp4_v_t_46
T_10_29_sp4_v_t_42
T_6_33_span4_horz_r_1
T_2_33_span4_horz_r_1
T_4_33_lc_trk_g0_1
T_4_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : SLM_CLK_c
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_18_glb2local_2
T_28_18_lc_trk_g0_6
T_28_18_wire_logic_cluster/lc_5/in_3

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_33_4_wire_io_cluster/io_0/outclk

End 

Net : SOUT_c
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_25_sp12_v_t_23
T_7_25_sp12_h_l_0
T_14_25_sp4_h_l_9
T_18_25_sp4_h_l_0
T_21_21_sp4_v_t_43
T_20_24_lc_trk_g3_3
T_20_24_wire_logic_cluster/lc_1/in_1

End 

Net : UART_RX_c
T_33_4_wire_io_cluster/io_1/D_IN_0
T_31_4_sp12_h_l_0
T_30_4_sp12_v_t_23
T_19_16_sp12_h_l_0
T_24_16_lc_trk_g0_4
T_24_16_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_12_16_0_
Net : bfn_17_11_0_
Net : bfn_17_12_0_
Net : bfn_18_10_0_
Net : bfn_18_11_0_
Net : bfn_24_10_0_
T_28_16_wire_logic_cluster/carry_in_mux/cout
T_28_16_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_24_7_0_
Net : bfn_24_8_0_
Net : bfn_24_9_0_
Net : even_byte_flag
T_24_20_wire_logic_cluster/lc_0/out
T_24_20_lc_trk_g1_0
T_24_20_wire_logic_cluster/lc_1/in_0

T_24_20_wire_logic_cluster/lc_0/out
T_24_20_lc_trk_g1_0
T_24_20_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_read_cmd
T_14_22_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g1_3
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

T_14_22_wire_logic_cluster/lc_3/out
T_15_22_lc_trk_g1_3
T_15_22_input_2_6
T_15_22_wire_logic_cluster/lc_6/in_2

T_14_22_wire_logic_cluster/lc_3/out
T_15_22_lc_trk_g1_3
T_15_22_wire_logic_cluster/lc_4/in_0

T_14_22_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g1_3
T_13_23_wire_logic_cluster/lc_7/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_8_22_sp12_h_l_1
T_19_10_sp12_v_t_22
T_19_20_lc_trk_g3_5
T_19_20_wire_logic_cluster/lc_1/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_8_22_sp12_h_l_1
T_19_10_sp12_v_t_22
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_0/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_8_22_sp12_h_l_1
T_18_22_sp4_h_l_10
T_21_18_sp4_v_t_41
T_20_20_lc_trk_g0_4
T_20_20_wire_logic_cluster/lc_5/in_3

End 

Net : fifo_temp_output_0
T_19_18_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g0_1
T_19_18_input_2_1
T_19_18_wire_logic_cluster/lc_1/in_2

T_19_18_wire_logic_cluster/lc_1/out
T_19_15_sp4_v_t_42
T_19_16_lc_trk_g3_2
T_19_16_wire_logic_cluster/lc_2/in_3

End 

Net : fifo_temp_output_1
T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_3/in_3

T_15_20_wire_logic_cluster/lc_3/out
T_15_20_sp4_h_l_11
T_18_16_sp4_v_t_40
T_17_17_lc_trk_g3_0
T_17_17_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_temp_output_2
T_20_18_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_1/in_3

T_20_18_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_3/in_3

End 

Net : fifo_temp_output_3
T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_7/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_18_15_sp4_v_t_38
T_17_18_lc_trk_g2_6
T_17_18_wire_logic_cluster/lc_6/in_0

End 

Net : fifo_temp_output_4
T_16_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_1/in_1

T_16_21_wire_logic_cluster/lc_1/out
T_16_10_sp12_v_t_22
T_16_15_lc_trk_g2_6
T_16_15_wire_logic_cluster/lc_1/in_3

End 

Net : fifo_temp_output_5
T_18_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_1/in_3

End 

Net : fifo_temp_output_6
T_16_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g2_6
T_16_17_input_2_6
T_16_17_wire_logic_cluster/lc_6/in_2

End 

Net : fifo_temp_output_7
T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_7/in_3

T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_input_2_4
T_16_17_wire_logic_cluster/lc_4/in_2

End 

Net : fifo_write_cmd
T_18_20_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g2_7
T_18_20_wire_logic_cluster/lc_2/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_19_20_lc_trk_g1_7
T_19_20_input_2_0
T_19_20_wire_logic_cluster/lc_0/in_2

T_18_20_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g0_7
T_18_19_wire_logic_cluster/lc_2/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g2_7
T_19_19_wire_logic_cluster/lc_6/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_18_18_sp4_v_t_43
T_15_22_sp4_h_l_11
T_15_22_lc_trk_g0_6
T_15_22_wire_logic_cluster/lc_3/in_1

End 

Net : is_fifo_empty_flag
T_15_22_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_6/in_3

T_15_22_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_3/in_0

T_15_22_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_4/in_3

T_15_22_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g3_7
T_14_22_wire_logic_cluster/lc_3/in_3

T_15_22_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g3_7
T_14_22_wire_logic_cluster/lc_0/in_0

T_15_22_wire_logic_cluster/lc_7/out
T_15_22_sp4_h_l_3
T_14_22_sp4_v_t_44
T_13_23_lc_trk_g3_4
T_13_23_wire_logic_cluster/lc_7/in_0

T_15_22_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_42
T_17_20_sp4_h_l_0
T_19_20_lc_trk_g2_5
T_19_20_wire_logic_cluster/lc_1/in_0

T_15_22_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_42
T_17_20_sp4_h_l_0
T_21_20_sp4_h_l_3
T_20_20_lc_trk_g0_3
T_20_20_input_2_5
T_20_20_wire_logic_cluster/lc_5/in_2

End 

Net : is_tx_fifo_full_flag
T_18_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_7/in_3

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_2/in_0

T_18_19_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_7/in_3

T_18_19_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_2/in_0

T_18_19_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g0_3
T_19_19_wire_logic_cluster/lc_6/in_1

T_18_19_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g2_3
T_19_20_wire_logic_cluster/lc_0/in_3

End 

Net : mem_LUT_data_raw_r_0
T_20_19_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g3_7
T_19_18_wire_logic_cluster/lc_1/in_3

End 

Net : mem_LUT_data_raw_r_1
T_17_20_wire_logic_cluster/lc_0/out
T_16_20_sp4_h_l_8
T_15_20_lc_trk_g1_0
T_15_20_input_2_3
T_15_20_wire_logic_cluster/lc_3/in_2

End 

Net : mem_LUT_data_raw_r_2
T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_20_16_sp4_v_t_38
T_20_18_lc_trk_g2_3
T_20_18_input_2_3
T_20_18_wire_logic_cluster/lc_3/in_2

End 

Net : mem_LUT_data_raw_r_3
T_14_21_wire_logic_cluster/lc_7/out
T_15_18_sp4_v_t_39
T_15_19_lc_trk_g2_7
T_15_19_wire_logic_cluster/lc_7/in_0

End 

Net : mem_LUT_data_raw_r_4
T_17_20_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g1_5
T_16_21_wire_logic_cluster/lc_1/in_3

End 

Net : mem_LUT_data_raw_r_5
T_16_18_wire_logic_cluster/lc_7/out
T_16_18_sp4_h_l_3
T_18_18_lc_trk_g2_6
T_18_18_wire_logic_cluster/lc_3/in_1

End 

Net : mem_LUT_data_raw_r_6
T_16_18_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_6/in_3

End 

Net : mem_LUT_data_raw_r_7
T_16_18_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g0_5
T_16_17_wire_logic_cluster/lc_4/in_3

End 

Net : n1
T_21_22_wire_logic_cluster/lc_6/out
T_21_22_sp4_h_l_1
T_20_18_sp4_v_t_43
T_19_19_lc_trk_g3_3
T_19_19_input_2_0
T_19_19_wire_logic_cluster/lc_0/in_2

T_21_22_wire_logic_cluster/lc_6/out
T_21_22_sp4_h_l_1
T_20_18_sp4_v_t_43
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_4/in_0

End 

Net : n10
T_28_14_wire_logic_cluster/lc_7/out
T_28_14_lc_trk_g3_7
T_28_14_wire_logic_cluster/lc_7/in_1

End 

Net : n11
T_28_14_wire_logic_cluster/lc_6/out
T_28_14_lc_trk_g1_6
T_28_14_wire_logic_cluster/lc_6/in_1

End 

Net : n12
T_28_14_wire_logic_cluster/lc_5/out
T_28_14_lc_trk_g1_5
T_28_14_wire_logic_cluster/lc_5/in_1

End 

Net : n13
T_28_14_wire_logic_cluster/lc_4/out
T_28_14_lc_trk_g3_4
T_28_14_wire_logic_cluster/lc_4/in_1

End 

Net : n14
T_28_14_wire_logic_cluster/lc_3/out
T_28_14_lc_trk_g1_3
T_28_14_wire_logic_cluster/lc_3/in_1

End 

Net : n15
T_28_14_wire_logic_cluster/lc_2/out
T_28_14_lc_trk_g1_2
T_28_14_wire_logic_cluster/lc_2/in_1

End 

Net : n15_adj_498
T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g3_7
T_18_19_wire_logic_cluster/lc_3/in_3

End 

Net : n16
T_28_14_wire_logic_cluster/lc_1/out
T_28_14_lc_trk_g3_1
T_28_14_wire_logic_cluster/lc_1/in_1

End 

Net : n1697
T_20_15_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g0_3
T_19_16_wire_logic_cluster/lc_2/in_1

T_20_15_wire_logic_cluster/lc_3/out
T_20_14_sp12_v_t_22
T_20_18_lc_trk_g3_1
T_20_18_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_3/out
T_14_15_sp12_h_l_1
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_3
T_17_15_sp4_v_t_44
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_3
T_17_15_sp4_v_t_44
T_17_18_lc_trk_g1_4
T_17_18_wire_logic_cluster/lc_6/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_3
T_17_15_sp4_v_t_44
T_17_18_lc_trk_g1_4
T_17_18_wire_logic_cluster/lc_1/in_0

T_20_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_3
T_17_15_sp4_v_t_44
T_16_17_lc_trk_g0_2
T_16_17_wire_logic_cluster/lc_5/in_1

T_20_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_3
T_17_15_sp4_v_t_44
T_16_17_lc_trk_g0_2
T_16_17_wire_logic_cluster/lc_7/in_1

End 

Net : n17
T_28_14_wire_logic_cluster/lc_0/out
T_28_14_lc_trk_g3_0
T_28_14_wire_logic_cluster/lc_0/in_1

End 

Net : n1782
T_21_20_wire_logic_cluster/lc_6/out
T_21_20_lc_trk_g2_6
T_21_20_wire_logic_cluster/lc_3/in_3

T_21_20_wire_logic_cluster/lc_6/out
T_21_19_sp4_v_t_44
T_18_19_sp4_h_l_9
T_17_19_lc_trk_g0_1
T_17_19_wire_logic_cluster/lc_7/in_0

T_21_20_wire_logic_cluster/lc_6/out
T_21_19_sp4_v_t_44
T_18_19_sp4_h_l_9
T_17_15_sp4_v_t_39
T_17_18_lc_trk_g1_7
T_17_18_input_2_2
T_17_18_wire_logic_cluster/lc_2/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_sp4_h_l_1
T_17_20_sp4_h_l_1
T_16_16_sp4_v_t_36
T_15_17_lc_trk_g2_4
T_15_17_input_2_6
T_15_17_wire_logic_cluster/lc_6/in_2

End 

Net : n1787
T_21_20_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g2_7
T_20_20_wire_logic_cluster/lc_6/in_3

T_21_20_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_46
T_18_19_sp4_h_l_5
T_18_19_lc_trk_g1_0
T_18_19_wire_logic_cluster/lc_4/in_3

T_21_20_wire_logic_cluster/lc_7/out
T_20_20_sp4_h_l_6
T_19_16_sp4_v_t_46
T_18_17_lc_trk_g3_6
T_18_17_wire_logic_cluster/lc_3/in_0

T_21_20_wire_logic_cluster/lc_7/out
T_20_20_sp4_h_l_6
T_16_20_sp4_h_l_9
T_15_16_sp4_v_t_39
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_5/in_3

End 

Net : n18
T_28_13_wire_logic_cluster/lc_7/out
T_28_13_lc_trk_g3_7
T_28_13_wire_logic_cluster/lc_7/in_1

End 

Net : n1801_cascade_
T_22_20_wire_logic_cluster/lc_4/ltout
T_22_20_wire_logic_cluster/lc_5/in_2

End 

Net : n1827
T_14_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_41
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_3/in_1

T_14_22_wire_logic_cluster/lc_0/out
T_14_22_sp4_h_l_5
T_17_18_sp4_v_t_40
T_16_21_lc_trk_g3_0
T_16_21_wire_logic_cluster/lc_1/in_0

T_14_22_wire_logic_cluster/lc_0/out
T_15_18_sp4_v_t_36
T_15_19_lc_trk_g3_4
T_15_19_input_2_7
T_15_19_wire_logic_cluster/lc_7/in_2

T_14_22_wire_logic_cluster/lc_0/out
T_14_22_sp4_h_l_5
T_17_18_sp4_v_t_40
T_17_14_sp4_v_t_40
T_16_17_lc_trk_g3_0
T_16_17_wire_logic_cluster/lc_6/in_1

T_14_22_wire_logic_cluster/lc_0/out
T_14_22_sp4_h_l_5
T_17_18_sp4_v_t_40
T_17_14_sp4_v_t_40
T_16_17_lc_trk_g3_0
T_16_17_wire_logic_cluster/lc_4/in_1

T_14_22_wire_logic_cluster/lc_0/out
T_15_18_sp4_v_t_36
T_16_18_sp4_h_l_1
T_18_18_lc_trk_g3_4
T_18_18_input_2_3
T_18_18_wire_logic_cluster/lc_3/in_2

T_14_22_wire_logic_cluster/lc_0/out
T_15_18_sp4_v_t_36
T_16_18_sp4_h_l_1
T_20_18_sp4_h_l_4
T_19_18_lc_trk_g0_4
T_19_18_wire_logic_cluster/lc_1/in_1

T_14_22_wire_logic_cluster/lc_0/out
T_15_18_sp4_v_t_36
T_16_18_sp4_h_l_1
T_20_18_sp4_h_l_4
T_20_18_lc_trk_g0_1
T_20_18_wire_logic_cluster/lc_3/in_0

End 

Net : n1851
T_20_15_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g1_2
T_20_15_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g2_2
T_20_15_wire_logic_cluster/lc_1/in_3

T_20_15_wire_logic_cluster/lc_2/out
T_20_16_lc_trk_g0_2
T_20_16_wire_logic_cluster/lc_0/cen

T_20_15_wire_logic_cluster/lc_2/out
T_20_16_lc_trk_g0_2
T_20_16_wire_logic_cluster/lc_0/cen

End 

Net : n19
T_28_13_wire_logic_cluster/lc_6/out
T_28_13_lc_trk_g1_6
T_28_13_wire_logic_cluster/lc_6/in_1

End 

Net : n1934
T_20_15_wire_logic_cluster/lc_0/out
T_20_13_sp4_v_t_45
T_20_16_lc_trk_g1_5
T_20_16_wire_logic_cluster/lc_5/s_r

T_20_15_wire_logic_cluster/lc_0/out
T_20_13_sp4_v_t_45
T_20_16_lc_trk_g1_5
T_20_16_wire_logic_cluster/lc_5/s_r

End 

Net : n1934_cascade_
T_20_15_wire_logic_cluster/lc_0/ltout
T_20_15_wire_logic_cluster/lc_1/in_2

End 

Net : n2
T_28_15_wire_logic_cluster/lc_7/out
T_28_15_lc_trk_g3_7
T_28_15_wire_logic_cluster/lc_7/in_1

End 

Net : n20
T_28_13_wire_logic_cluster/lc_5/out
T_28_13_lc_trk_g1_5
T_28_13_wire_logic_cluster/lc_5/in_1

End 

Net : n21
T_28_13_wire_logic_cluster/lc_4/out
T_28_13_lc_trk_g3_4
T_28_13_wire_logic_cluster/lc_4/in_1

End 

Net : n22
T_28_13_wire_logic_cluster/lc_3/out
T_28_13_lc_trk_g1_3
T_28_13_wire_logic_cluster/lc_3/in_1

End 

Net : n23
T_28_13_wire_logic_cluster/lc_2/out
T_28_13_lc_trk_g1_2
T_28_13_wire_logic_cluster/lc_2/in_1

End 

Net : n24
T_28_13_wire_logic_cluster/lc_1/out
T_28_13_lc_trk_g3_1
T_28_13_wire_logic_cluster/lc_1/in_1

End 

Net : n24_adj_499
T_15_22_wire_logic_cluster/lc_3/out
T_15_22_lc_trk_g0_3
T_15_22_wire_logic_cluster/lc_7/in_0

End 

Net : n25
T_28_13_wire_logic_cluster/lc_0/out
T_28_13_lc_trk_g3_0
T_28_13_wire_logic_cluster/lc_0/in_1

End 

Net : n2527
T_15_20_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_38
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_5/in_1

T_15_20_wire_logic_cluster/lc_7/out
T_15_20_sp4_h_l_3
T_18_16_sp4_v_t_44
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_2/in_3

End 

Net : n2_adj_493_cascade_
T_13_24_wire_logic_cluster/lc_5/ltout
T_13_24_wire_logic_cluster/lc_6/in_2

End 

Net : n3
T_28_15_wire_logic_cluster/lc_6/out
T_28_15_lc_trk_g1_6
T_28_15_wire_logic_cluster/lc_6/in_1

End 

Net : n3078
Net : n3079
Net : n3080
Net : n3081
Net : n3082
Net : n3083
Net : n3084
Net : n3086
Net : n3087
Net : n3088
Net : n3089
Net : n3090
Net : n3091
Net : n3092
Net : n3094
Net : n3095
Net : n3096
Net : n3097
Net : n3098
Net : n3099
Net : n3100
Net : n3110
T_19_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_3/in_0

End 

Net : n3191
T_22_20_wire_logic_cluster/lc_2/out
T_22_20_lc_trk_g2_2
T_22_20_wire_logic_cluster/lc_5/in_3

T_22_20_wire_logic_cluster/lc_2/out
T_22_20_sp4_h_l_9
T_21_16_sp4_v_t_44
T_21_19_lc_trk_g0_4
T_21_19_wire_logic_cluster/lc_5/s_r

T_22_20_wire_logic_cluster/lc_2/out
T_22_20_sp4_h_l_9
T_21_16_sp4_v_t_44
T_21_19_lc_trk_g0_4
T_21_19_wire_logic_cluster/lc_5/s_r

End 

Net : n32
T_15_21_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g1_5
T_15_22_wire_logic_cluster/lc_3/in_3

End 

Net : n3381_cascade_
T_22_15_wire_logic_cluster/lc_3/ltout
T_22_15_wire_logic_cluster/lc_4/in_2

End 

Net : n3414
T_19_19_wire_logic_cluster/lc_0/out
T_19_19_sp4_h_l_5
T_18_19_lc_trk_g0_5
T_18_19_wire_logic_cluster/lc_7/in_0

End 

Net : n3428
T_15_19_wire_logic_cluster/lc_0/out
T_15_15_sp12_v_t_23
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_7/in_3

End 

Net : n4
T_15_19_wire_logic_cluster/lc_3/out
T_15_16_sp4_v_t_46
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_6/in_3

T_15_19_wire_logic_cluster/lc_3/out
T_15_19_sp4_h_l_11
T_18_15_sp4_v_t_46
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_3/in_3

End 

Net : n4_adj_492
T_28_15_wire_logic_cluster/lc_5/out
T_28_15_lc_trk_g1_5
T_28_15_wire_logic_cluster/lc_5/in_1

End 

Net : n4_adj_494
T_17_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g0_6
T_18_19_input_2_4
T_18_19_wire_logic_cluster/lc_4/in_2

End 

Net : n4_adj_494_cascade_
T_17_19_wire_logic_cluster/lc_6/ltout
T_17_19_wire_logic_cluster/lc_7/in_2

End 

Net : n4_adj_495
T_21_20_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g2_2
T_20_20_input_2_6
T_20_20_wire_logic_cluster/lc_6/in_2

End 

Net : n4_adj_495_cascade_
T_21_20_wire_logic_cluster/lc_2/ltout
T_21_20_wire_logic_cluster/lc_3/in_2

End 

Net : n4_adj_500_cascade_
T_15_22_wire_logic_cluster/lc_6/ltout
T_15_22_wire_logic_cluster/lc_7/in_2

End 

Net : n5
T_28_15_wire_logic_cluster/lc_4/out
T_28_15_lc_trk_g3_4
T_28_15_wire_logic_cluster/lc_4/in_1

End 

Net : n5_adj_496
T_20_21_wire_logic_cluster/lc_6/out
T_20_21_sp4_h_l_1
T_22_21_lc_trk_g3_4
T_22_21_wire_logic_cluster/lc_4/in_3

T_20_21_wire_logic_cluster/lc_6/out
T_20_21_sp4_h_l_1
T_23_17_sp4_v_t_42
T_22_20_lc_trk_g3_2
T_22_20_wire_logic_cluster/lc_6/in_3

End 

Net : n6
T_22_19_wire_logic_cluster/lc_5/out
T_22_20_lc_trk_g0_5
T_22_20_wire_logic_cluster/lc_5/in_0

T_22_19_wire_logic_cluster/lc_5/out
T_21_20_lc_trk_g1_5
T_21_20_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_21_20_lc_trk_g1_5
T_21_20_input_2_6
T_21_20_wire_logic_cluster/lc_6/in_2

End 

Net : n6_adj_491
T_28_15_wire_logic_cluster/lc_3/out
T_28_15_lc_trk_g1_3
T_28_15_wire_logic_cluster/lc_3/in_1

End 

Net : n7
T_28_15_wire_logic_cluster/lc_2/out
T_28_15_lc_trk_g1_2
T_28_15_wire_logic_cluster/lc_2/in_1

End 

Net : n8_adj_490
T_28_15_wire_logic_cluster/lc_1/out
T_28_15_lc_trk_g3_1
T_28_15_wire_logic_cluster/lc_1/in_1

End 

Net : n9
T_28_15_wire_logic_cluster/lc_0/out
T_28_15_lc_trk_g3_0
T_28_15_wire_logic_cluster/lc_0/in_1

End 

Net : pc_data_rx_0
T_15_17_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_6/in_1

T_15_17_wire_logic_cluster/lc_6/out
T_15_16_sp4_v_t_44
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_4/in_1

End 

Net : pc_data_rx_1
T_18_17_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g0_3
T_18_17_input_2_3
T_18_17_wire_logic_cluster/lc_3/in_2

T_18_17_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g3_3
T_19_18_wire_logic_cluster/lc_6/in_0

End 

Net : pc_data_rx_2
T_21_20_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g0_3
T_21_20_wire_logic_cluster/lc_3/in_0

T_21_20_wire_logic_cluster/lc_3/out
T_21_11_sp12_v_t_22
T_10_23_sp12_h_l_1
T_16_23_lc_trk_g0_6
T_16_23_wire_logic_cluster/lc_6/in_0

End 

Net : pc_data_rx_3
T_20_20_wire_logic_cluster/lc_6/out
T_20_20_lc_trk_g1_6
T_20_20_wire_logic_cluster/lc_6/in_1

T_20_20_wire_logic_cluster/lc_6/out
T_20_19_sp4_v_t_44
T_19_23_lc_trk_g2_1
T_19_23_input_2_3
T_19_23_wire_logic_cluster/lc_3/in_2

End 

Net : pc_data_rx_4
T_17_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g1_7
T_17_19_wire_logic_cluster/lc_7/in_3

T_17_19_wire_logic_cluster/lc_7/out
T_18_18_sp4_v_t_47
T_17_22_lc_trk_g2_2
T_17_22_wire_logic_cluster/lc_7/in_3

End 

Net : pc_data_rx_5
T_18_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_4/in_1

T_18_19_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_45
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_3/in_0

End 

Net : pc_data_rx_6
T_17_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g3_2
T_17_18_wire_logic_cluster/lc_2/in_1

T_17_18_wire_logic_cluster/lc_2/out
T_17_16_sp12_v_t_23
T_17_22_lc_trk_g3_4
T_17_22_wire_logic_cluster/lc_2/in_3

End 

Net : pc_data_rx_7
T_15_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g0_5
T_15_18_input_2_5
T_15_18_wire_logic_cluster/lc_5/in_2

T_15_18_wire_logic_cluster/lc_5/out
T_15_18_sp12_h_l_1
T_14_18_sp12_v_t_22
T_14_22_lc_trk_g2_1
T_14_22_wire_logic_cluster/lc_5/in_0

End 

Net : pc_rx.n1
T_23_19_wire_logic_cluster/lc_0/out
T_23_20_lc_trk_g1_0
T_23_20_wire_logic_cluster/lc_0/in_3

End 

Net : pc_rx.n1798_cascade_
T_23_21_wire_logic_cluster/lc_1/ltout
T_23_21_wire_logic_cluster/lc_2/in_2

End 

Net : pc_rx.n1849
T_22_19_wire_logic_cluster/lc_1/out
T_22_19_sp4_h_l_7
T_21_15_sp4_v_t_42
T_21_18_lc_trk_g0_2
T_21_18_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_1/out
T_22_19_sp4_h_l_7
T_21_15_sp4_v_t_42
T_21_18_lc_trk_g0_2
T_21_18_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_1/out
T_22_15_sp4_v_t_39
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_3/cen

End 

Net : pc_rx.n1946
T_22_19_wire_logic_cluster/lc_4/out
T_21_18_lc_trk_g2_4
T_21_18_wire_logic_cluster/lc_5/s_r

T_22_19_wire_logic_cluster/lc_4/out
T_21_18_lc_trk_g2_4
T_21_18_wire_logic_cluster/lc_5/s_r

T_22_19_wire_logic_cluster/lc_4/out
T_22_18_sp4_v_t_40
T_22_14_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_22_19_wire_logic_cluster/lc_4/out
T_22_18_sp4_v_t_40
T_22_14_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_22_19_wire_logic_cluster/lc_4/out
T_22_18_sp4_v_t_40
T_22_14_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_22_19_wire_logic_cluster/lc_4/out
T_22_18_sp4_v_t_40
T_22_14_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_22_19_wire_logic_cluster/lc_4/out
T_22_18_sp4_v_t_40
T_22_14_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_22_19_wire_logic_cluster/lc_4/out
T_22_18_sp4_v_t_40
T_22_14_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_22_19_wire_logic_cluster/lc_4/out
T_22_18_sp4_v_t_40
T_22_14_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_22_19_wire_logic_cluster/lc_4/out
T_22_18_sp4_v_t_40
T_22_14_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_5/s_r

End 

Net : pc_rx.n2605
T_21_16_wire_logic_cluster/lc_6/out
T_22_15_sp4_v_t_45
T_22_18_lc_trk_g1_5
T_22_18_wire_logic_cluster/lc_7/in_3

End 

Net : pc_rx.n2615
T_22_20_wire_logic_cluster/lc_3/out
T_23_20_lc_trk_g0_3
T_23_20_wire_logic_cluster/lc_0/in_1

End 

Net : pc_rx.n3060
Net : pc_rx.n3061
Net : pc_rx.n3062
Net : pc_rx.n3063
Net : pc_rx.n3064
Net : pc_rx.n3065
Net : pc_rx.n3066
Net : pc_rx.n3068
T_21_18_wire_logic_cluster/lc_0/cout
T_21_18_wire_logic_cluster/lc_1/in_3

End 

Net : pc_rx.n3399_cascade_
T_21_16_wire_logic_cluster/lc_3/ltout
T_21_16_wire_logic_cluster/lc_4/in_2

End 

Net : pc_rx.n3400_cascade_
T_21_16_wire_logic_cluster/lc_5/ltout
T_21_16_wire_logic_cluster/lc_6/in_2

End 

Net : pc_rx.n3412_cascade_
T_22_19_wire_logic_cluster/lc_3/ltout
T_22_19_wire_logic_cluster/lc_4/in_2

End 

Net : pc_rx.n3430
T_21_16_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g2_2
T_21_16_wire_logic_cluster/lc_4/in_0

End 

Net : pc_rx.n3432
T_22_19_wire_logic_cluster/lc_7/out
T_22_19_sp4_h_l_3
T_21_19_lc_trk_g1_3
T_21_19_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_7/out
T_22_19_sp4_h_l_3
T_21_19_lc_trk_g1_3
T_21_19_wire_logic_cluster/lc_0/cen

End 

Net : pc_rx.n4
T_23_19_wire_logic_cluster/lc_2/out
T_23_20_lc_trk_g1_2
T_23_20_input_2_1
T_23_20_wire_logic_cluster/lc_1/in_2

End 

Net : pc_rx.n6
T_21_16_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g2_1
T_21_16_wire_logic_cluster/lc_4/in_3

End 

Net : pc_rx.n6_adj_487
T_21_20_wire_logic_cluster/lc_5/out
T_22_19_lc_trk_g3_5
T_22_19_wire_logic_cluster/lc_1/in_3

End 

Net : pc_rx.r_Bit_Index_1
T_21_19_wire_logic_cluster/lc_1/out
T_21_19_lc_trk_g0_1
T_21_19_wire_logic_cluster/lc_1/in_0

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_lc_trk_g0_1
T_21_19_wire_logic_cluster/lc_0/in_1

T_21_19_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g0_1
T_21_20_wire_logic_cluster/lc_2/in_1

T_21_19_wire_logic_cluster/lc_1/out
T_22_20_lc_trk_g2_1
T_22_20_input_2_1
T_22_20_wire_logic_cluster/lc_1/in_2

T_21_19_wire_logic_cluster/lc_1/out
T_17_19_sp12_h_l_1
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_6/in_0

T_21_19_wire_logic_cluster/lc_1/out
T_17_19_sp12_h_l_1
T_5_19_sp12_h_l_1
T_15_19_lc_trk_g0_6
T_15_19_wire_logic_cluster/lc_3/in_3

T_21_19_wire_logic_cluster/lc_1/out
T_21_8_sp12_v_t_22
T_10_20_sp12_h_l_1
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_7/in_3

End 

Net : pc_rx.r_Bit_Index_2
T_21_19_wire_logic_cluster/lc_0/out
T_21_19_lc_trk_g1_0
T_21_19_wire_logic_cluster/lc_0/in_3

T_21_19_wire_logic_cluster/lc_0/out
T_21_20_lc_trk_g1_0
T_21_20_wire_logic_cluster/lc_2/in_3

T_21_19_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g2_0
T_22_20_wire_logic_cluster/lc_1/in_3

T_21_19_wire_logic_cluster/lc_0/out
T_18_19_sp12_h_l_0
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_6/in_3

T_21_19_wire_logic_cluster/lc_0/out
T_18_19_sp12_h_l_0
T_6_19_sp12_h_l_0
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_3/in_0

T_21_19_wire_logic_cluster/lc_0/out
T_18_19_sp12_h_l_0
T_17_19_sp4_h_l_1
T_16_19_sp4_v_t_42
T_15_20_lc_trk_g3_2
T_15_20_wire_logic_cluster/lc_7/in_0

End 

Net : pc_rx.r_Clock_Count_0
T_21_17_wire_logic_cluster/lc_0/out
T_21_17_lc_trk_g3_0
T_21_17_wire_logic_cluster/lc_0/in_1

T_21_17_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g1_0
T_21_16_wire_logic_cluster/lc_5/in_0

T_21_17_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g1_0
T_21_16_wire_logic_cluster/lc_3/in_0

End 

Net : pc_rx.r_Clock_Count_1
T_21_17_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g3_1
T_21_17_wire_logic_cluster/lc_1/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g1_1
T_21_16_wire_logic_cluster/lc_5/in_3

T_21_17_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g1_1
T_21_16_wire_logic_cluster/lc_3/in_3

End 

Net : pc_rx.r_Clock_Count_2
T_21_17_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g1_2
T_21_17_wire_logic_cluster/lc_2/in_1

T_21_17_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g1_2
T_21_16_input_2_5
T_21_16_wire_logic_cluster/lc_5/in_2

T_21_17_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g1_2
T_21_16_input_2_3
T_21_16_wire_logic_cluster/lc_3/in_2

End 

Net : pc_rx.r_Clock_Count_3
T_21_17_wire_logic_cluster/lc_3/out
T_21_17_lc_trk_g1_3
T_21_17_wire_logic_cluster/lc_3/in_1

T_21_17_wire_logic_cluster/lc_3/out
T_21_16_lc_trk_g1_3
T_21_16_wire_logic_cluster/lc_5/in_1

T_21_17_wire_logic_cluster/lc_3/out
T_21_16_lc_trk_g1_3
T_21_16_input_2_2
T_21_16_wire_logic_cluster/lc_2/in_2

End 

Net : pc_rx.r_Clock_Count_4
T_21_17_wire_logic_cluster/lc_4/out
T_21_17_lc_trk_g3_4
T_21_17_wire_logic_cluster/lc_4/in_1

T_21_17_wire_logic_cluster/lc_4/out
T_21_16_lc_trk_g1_4
T_21_16_wire_logic_cluster/lc_6/in_3

T_21_17_wire_logic_cluster/lc_4/out
T_21_16_lc_trk_g1_4
T_21_16_wire_logic_cluster/lc_2/in_3

End 

Net : pc_rx.r_Clock_Count_5
T_21_17_wire_logic_cluster/lc_5/out
T_21_17_lc_trk_g1_5
T_21_17_wire_logic_cluster/lc_5/in_1

T_21_17_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g1_5
T_21_16_wire_logic_cluster/lc_1/in_3

T_21_17_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g1_5
T_21_16_wire_logic_cluster/lc_6/in_0

End 

Net : pc_rx.r_Clock_Count_6
T_21_17_wire_logic_cluster/lc_6/out
T_21_17_lc_trk_g1_6
T_21_17_wire_logic_cluster/lc_6/in_1

T_21_17_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g1_6
T_21_16_wire_logic_cluster/lc_6/in_1

T_21_17_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g1_6
T_21_16_wire_logic_cluster/lc_2/in_1

End 

Net : pc_rx.r_Clock_Count_7
T_21_17_wire_logic_cluster/lc_7/out
T_21_17_lc_trk_g3_7
T_21_17_wire_logic_cluster/lc_7/in_1

T_21_17_wire_logic_cluster/lc_7/out
T_21_16_lc_trk_g1_7
T_21_16_wire_logic_cluster/lc_2/in_0

T_21_17_wire_logic_cluster/lc_7/out
T_22_18_lc_trk_g2_7
T_22_18_input_2_7
T_22_18_wire_logic_cluster/lc_7/in_2

End 

Net : pc_rx.r_Clock_Count_8
T_21_18_wire_logic_cluster/lc_0/out
T_21_18_lc_trk_g3_0
T_21_18_wire_logic_cluster/lc_0/in_1

T_21_18_wire_logic_cluster/lc_0/out
T_22_18_lc_trk_g0_0
T_22_18_wire_logic_cluster/lc_7/in_1

T_21_18_wire_logic_cluster/lc_0/out
T_21_15_sp4_v_t_40
T_21_16_lc_trk_g3_0
T_21_16_wire_logic_cluster/lc_1/in_0

End 

Net : pc_rx.r_Clock_Count_9
T_21_18_wire_logic_cluster/lc_1/out
T_21_18_lc_trk_g0_1
T_21_18_wire_logic_cluster/lc_1/in_0

T_21_18_wire_logic_cluster/lc_1/out
T_22_18_lc_trk_g0_1
T_22_18_wire_logic_cluster/lc_7/in_0

T_21_18_wire_logic_cluster/lc_1/out
T_21_15_sp12_v_t_22
T_21_16_lc_trk_g3_6
T_21_16_wire_logic_cluster/lc_4/in_1

End 

Net : pc_rx.r_Rx_Data_R
T_24_16_wire_logic_cluster/lc_1/out
T_24_17_lc_trk_g0_1
T_24_17_wire_logic_cluster/lc_4/in_1

End 

Net : pc_rx.r_SM_Main_0
T_23_20_wire_logic_cluster/lc_0/out
T_23_20_lc_trk_g3_0
T_23_20_wire_logic_cluster/lc_1/in_0

T_23_20_wire_logic_cluster/lc_0/out
T_23_21_lc_trk_g1_0
T_23_21_wire_logic_cluster/lc_1/in_0

T_23_20_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g3_0
T_22_20_wire_logic_cluster/lc_2/in_3

T_23_20_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g1_0
T_23_19_wire_logic_cluster/lc_0/in_3

T_23_20_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g3_0
T_22_20_input_2_3
T_22_20_wire_logic_cluster/lc_3/in_2

T_23_20_wire_logic_cluster/lc_0/out
T_23_21_lc_trk_g1_0
T_23_21_wire_logic_cluster/lc_7/in_0

T_23_20_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g3_0
T_22_19_wire_logic_cluster/lc_5/in_0

T_23_20_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g3_0
T_22_19_wire_logic_cluster/lc_3/in_0

T_23_20_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g3_0
T_22_19_input_2_1
T_22_19_wire_logic_cluster/lc_1/in_2

T_23_20_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g3_0
T_22_19_input_2_7
T_22_19_wire_logic_cluster/lc_7/in_2

End 

Net : pc_rx.r_SM_Main_1
T_23_20_wire_logic_cluster/lc_1/out
T_23_20_lc_trk_g3_1
T_23_20_wire_logic_cluster/lc_0/in_0

T_23_20_wire_logic_cluster/lc_1/out
T_23_20_lc_trk_g3_1
T_23_20_wire_logic_cluster/lc_1/in_3

T_23_20_wire_logic_cluster/lc_1/out
T_23_21_lc_trk_g1_1
T_23_21_wire_logic_cluster/lc_1/in_3

T_23_20_wire_logic_cluster/lc_1/out
T_22_20_lc_trk_g3_1
T_22_20_wire_logic_cluster/lc_4/in_0

T_23_20_wire_logic_cluster/lc_1/out
T_22_20_lc_trk_g3_1
T_22_20_wire_logic_cluster/lc_2/in_0

T_23_20_wire_logic_cluster/lc_1/out
T_23_21_lc_trk_g1_1
T_23_21_wire_logic_cluster/lc_2/in_0

T_23_20_wire_logic_cluster/lc_1/out
T_23_21_lc_trk_g1_1
T_23_21_wire_logic_cluster/lc_7/in_3

T_23_20_wire_logic_cluster/lc_1/out
T_22_20_sp4_h_l_10
T_21_20_lc_trk_g1_2
T_21_20_input_2_7
T_21_20_wire_logic_cluster/lc_7/in_2

T_23_20_wire_logic_cluster/lc_1/out
T_22_20_sp4_h_l_10
T_21_20_lc_trk_g1_2
T_21_20_wire_logic_cluster/lc_6/in_1

T_23_20_wire_logic_cluster/lc_1/out
T_22_19_lc_trk_g2_1
T_22_19_wire_logic_cluster/lc_4/in_3

T_23_20_wire_logic_cluster/lc_1/out
T_22_19_lc_trk_g2_1
T_22_19_wire_logic_cluster/lc_1/in_0

T_23_20_wire_logic_cluster/lc_1/out
T_22_19_lc_trk_g2_1
T_22_19_wire_logic_cluster/lc_7/in_0

End 

Net : pc_rx.r_SM_Main_2
T_23_21_wire_logic_cluster/lc_7/out
T_23_21_lc_trk_g2_7
T_23_21_input_2_1
T_23_21_wire_logic_cluster/lc_1/in_2

T_23_21_wire_logic_cluster/lc_7/out
T_23_21_lc_trk_g2_7
T_23_21_wire_logic_cluster/lc_2/in_1

T_23_21_wire_logic_cluster/lc_7/out
T_23_21_lc_trk_g2_7
T_23_21_input_2_7
T_23_21_wire_logic_cluster/lc_7/in_2

T_23_21_wire_logic_cluster/lc_7/out
T_23_20_sp4_v_t_46
T_24_20_sp4_h_l_4
T_23_20_lc_trk_g0_4
T_23_20_wire_logic_cluster/lc_5/s_r

T_23_21_wire_logic_cluster/lc_7/out
T_23_20_sp4_v_t_46
T_24_20_sp4_h_l_4
T_23_20_lc_trk_g0_4
T_23_20_wire_logic_cluster/lc_5/s_r

T_23_21_wire_logic_cluster/lc_7/out
T_22_20_lc_trk_g2_7
T_22_20_wire_logic_cluster/lc_2/in_1

T_23_21_wire_logic_cluster/lc_7/out
T_23_18_sp4_v_t_38
T_22_19_lc_trk_g2_6
T_22_19_wire_logic_cluster/lc_4/in_0

T_23_21_wire_logic_cluster/lc_7/out
T_23_18_sp4_v_t_38
T_22_19_lc_trk_g2_6
T_22_19_wire_logic_cluster/lc_5/in_3

T_23_21_wire_logic_cluster/lc_7/out
T_23_18_sp4_v_t_38
T_22_19_lc_trk_g2_6
T_22_19_wire_logic_cluster/lc_1/in_1

T_23_21_wire_logic_cluster/lc_7/out
T_23_18_sp4_v_t_38
T_22_19_lc_trk_g2_6
T_22_19_wire_logic_cluster/lc_7/in_3

End 

Net : pc_rx.r_SM_Main_2_N_104_2
T_22_18_wire_logic_cluster/lc_7/out
T_22_19_lc_trk_g0_7
T_22_19_wire_logic_cluster/lc_4/in_1

T_22_18_wire_logic_cluster/lc_7/out
T_22_19_lc_trk_g1_7
T_22_19_wire_logic_cluster/lc_7/in_1

T_22_18_wire_logic_cluster/lc_7/out
T_22_17_sp4_v_t_46
T_22_20_lc_trk_g1_6
T_22_20_wire_logic_cluster/lc_4/in_3

T_22_18_wire_logic_cluster/lc_7/out
T_22_17_sp4_v_t_46
T_22_20_lc_trk_g1_6
T_22_20_wire_logic_cluster/lc_1/in_0

T_22_18_wire_logic_cluster/lc_7/out
T_22_17_sp4_v_t_46
T_22_20_lc_trk_g1_6
T_22_20_wire_logic_cluster/lc_3/in_0

T_22_18_wire_logic_cluster/lc_7/out
T_22_17_sp4_v_t_46
T_21_20_lc_trk_g3_6
T_21_20_wire_logic_cluster/lc_7/in_0

T_22_18_wire_logic_cluster/lc_7/out
T_22_17_sp4_v_t_46
T_21_20_lc_trk_g3_6
T_21_20_wire_logic_cluster/lc_6/in_3

T_22_18_wire_logic_cluster/lc_7/out
T_23_17_sp4_v_t_47
T_23_20_lc_trk_g1_7
T_23_20_wire_logic_cluster/lc_1/in_1

T_22_18_wire_logic_cluster/lc_7/out
T_23_17_sp4_v_t_47
T_23_21_lc_trk_g0_2
T_23_21_wire_logic_cluster/lc_1/in_1

T_22_18_wire_logic_cluster/lc_7/out
T_23_17_sp4_v_t_47
T_23_21_lc_trk_g0_2
T_23_21_wire_logic_cluster/lc_7/in_1

End 

Net : pc_rx.r_SM_Main_2_N_107_0
T_22_20_wire_logic_cluster/lc_1/out
T_22_20_lc_trk_g1_1
T_22_20_wire_logic_cluster/lc_3/in_3

End 

Net : pc_rx.r_SM_Main_2_N_107_0_cascade_
T_22_20_wire_logic_cluster/lc_1/ltout
T_22_20_wire_logic_cluster/lc_2/in_2

End 

Net : pc_rx.r_SM_Main_2_N_110_0
T_21_16_wire_logic_cluster/lc_4/out
T_21_8_sp12_v_t_23
T_21_20_lc_trk_g3_0
T_21_20_wire_logic_cluster/lc_5/in_0

T_21_16_wire_logic_cluster/lc_4/out
T_22_15_sp4_v_t_41
T_22_19_lc_trk_g0_4
T_22_19_wire_logic_cluster/lc_3/in_3

T_21_16_wire_logic_cluster/lc_4/out
T_22_15_sp4_v_t_41
T_23_19_sp4_h_l_10
T_23_19_lc_trk_g1_7
T_23_19_wire_logic_cluster/lc_2/in_0

T_21_16_wire_logic_cluster/lc_4/out
T_22_15_sp4_v_t_41
T_23_19_sp4_h_l_10
T_23_19_lc_trk_g1_7
T_23_19_wire_logic_cluster/lc_0/in_0

End 

Net : pc_tx.n1
T_22_15_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_5/cen

T_22_15_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_5/cen

T_22_15_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_5/cen

T_22_15_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_5/cen

T_22_15_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_5/cen

T_22_15_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_5/cen

T_22_15_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_5/cen

T_22_15_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_5/cen

T_22_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_4
T_22_15_sp4_v_t_47
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_0/cen

T_22_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_4
T_22_15_sp4_v_t_47
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_0/cen

T_22_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_4
T_27_15_sp4_h_l_4
T_31_15_sp4_h_l_7
T_33_11_span4_vert_t_13
T_33_7_span4_vert_t_13
T_33_3_span4_vert_t_13
T_33_4_lc_trk_g0_5
T_33_4_wire_io_cluster/io_1/cen

End 

Net : pc_tx.n1518
T_20_15_wire_logic_cluster/lc_5/out
T_21_15_lc_trk_g1_5
T_21_15_wire_logic_cluster/lc_2/in_0

End 

Net : pc_tx.n1930
T_22_15_wire_logic_cluster/lc_7/out
T_22_10_sp12_v_t_22
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_5/s_r

T_22_15_wire_logic_cluster/lc_7/out
T_22_10_sp12_v_t_22
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_5/s_r

T_22_15_wire_logic_cluster/lc_7/out
T_22_10_sp12_v_t_22
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_5/s_r

T_22_15_wire_logic_cluster/lc_7/out
T_22_10_sp12_v_t_22
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_5/s_r

T_22_15_wire_logic_cluster/lc_7/out
T_22_10_sp12_v_t_22
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_5/s_r

T_22_15_wire_logic_cluster/lc_7/out
T_22_10_sp12_v_t_22
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_5/s_r

T_22_15_wire_logic_cluster/lc_7/out
T_22_10_sp12_v_t_22
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_5/s_r

T_22_15_wire_logic_cluster/lc_7/out
T_22_10_sp12_v_t_22
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_5/s_r

T_22_15_wire_logic_cluster/lc_7/out
T_22_10_sp12_v_t_22
T_22_15_sp4_v_t_40
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_5/s_r

T_22_15_wire_logic_cluster/lc_7/out
T_22_10_sp12_v_t_22
T_22_15_sp4_v_t_40
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_5/s_r

End 

Net : pc_tx.n2597
T_20_17_wire_logic_cluster/lc_7/out
T_21_14_sp4_v_t_39
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_7/out
T_21_14_sp4_v_t_39
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_0/in_3

End 

Net : pc_tx.n29
T_22_15_wire_logic_cluster/lc_6/out
T_22_15_lc_trk_g3_6
T_22_15_wire_logic_cluster/lc_0/in_3

End 

Net : pc_tx.n3
T_23_14_wire_logic_cluster/lc_6/out
T_23_8_sp12_v_t_23
T_24_8_sp12_h_l_0
T_27_8_sp4_h_l_5
T_30_4_sp4_v_t_46
T_31_4_sp4_h_l_4
T_33_4_lc_trk_g0_4
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : pc_tx.n3069
Net : pc_tx.n3070
Net : pc_tx.n3071
Net : pc_tx.n3072
Net : pc_tx.n3073
Net : pc_tx.n3074
Net : pc_tx.n3075
Net : pc_tx.n3077
T_22_17_wire_logic_cluster/lc_0/cout
T_22_17_wire_logic_cluster/lc_1/in_3

End 

Net : pc_tx.n3125_cascade_
T_22_15_wire_logic_cluster/lc_5/ltout
T_22_15_wire_logic_cluster/lc_6/in_2

End 

Net : pc_tx.n3455
T_17_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_7
T_20_16_sp4_v_t_37
T_19_17_lc_trk_g2_5
T_19_17_wire_logic_cluster/lc_3/in_0

End 

Net : pc_tx.n3456
T_17_17_wire_logic_cluster/lc_7/out
T_17_17_sp4_h_l_3
T_19_17_lc_trk_g2_6
T_19_17_wire_logic_cluster/lc_3/in_3

End 

Net : pc_tx.n3461_cascade_
T_19_17_wire_logic_cluster/lc_0/ltout
T_19_17_wire_logic_cluster/lc_1/in_2

End 

Net : pc_tx.n3462
T_20_18_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g3_6
T_19_17_wire_logic_cluster/lc_1/in_0

End 

Net : pc_tx.n3522
T_19_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g1_3
T_19_17_wire_logic_cluster/lc_1/in_3

End 

Net : pc_tx.o_Tx_Serial_N_212
T_19_17_wire_logic_cluster/lc_1/out
T_20_17_sp4_h_l_2
T_23_13_sp4_v_t_39
T_23_14_lc_trk_g2_7
T_23_14_wire_logic_cluster/lc_6/in_3

End 

Net : pc_tx.r_Bit_Index_1
T_20_16_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g3_6
T_20_16_wire_logic_cluster/lc_6/in_3

T_20_16_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g2_6
T_20_16_wire_logic_cluster/lc_7/in_1

T_20_16_wire_logic_cluster/lc_6/out
T_20_17_lc_trk_g0_6
T_20_17_wire_logic_cluster/lc_7/in_3

T_20_16_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g1_6
T_19_17_input_2_3
T_19_17_wire_logic_cluster/lc_3/in_2

End 

Net : pc_tx.r_Bit_Index_2
T_20_16_wire_logic_cluster/lc_7/out
T_20_16_lc_trk_g1_7
T_20_16_wire_logic_cluster/lc_7/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_7/in_1

T_20_16_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g1_7
T_19_17_wire_logic_cluster/lc_1/in_1

T_20_16_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g1_7
T_19_17_wire_logic_cluster/lc_3/in_1

End 

Net : pc_tx.r_Clock_Count_0
T_22_16_wire_logic_cluster/lc_0/out
T_22_16_lc_trk_g3_0
T_22_16_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g1_0
T_22_15_wire_logic_cluster/lc_5/in_0

End 

Net : pc_tx.r_Clock_Count_1
T_22_16_wire_logic_cluster/lc_1/out
T_22_16_lc_trk_g3_1
T_22_16_wire_logic_cluster/lc_1/in_1

T_22_16_wire_logic_cluster/lc_1/out
T_22_15_lc_trk_g0_1
T_22_15_input_2_5
T_22_15_wire_logic_cluster/lc_5/in_2

End 

Net : pc_tx.r_Clock_Count_2
T_22_16_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g1_2
T_22_16_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_lc_trk_g0_2
T_22_15_wire_logic_cluster/lc_5/in_3

End 

Net : pc_tx.r_Clock_Count_3
T_22_16_wire_logic_cluster/lc_3/out
T_22_16_lc_trk_g1_3
T_22_16_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_5/in_1

End 

Net : pc_tx.r_Clock_Count_4
T_22_16_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g3_4
T_22_16_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g1_4
T_22_15_wire_logic_cluster/lc_6/in_3

End 

Net : pc_tx.r_Clock_Count_5
T_22_16_wire_logic_cluster/lc_5/out
T_22_16_lc_trk_g1_5
T_22_16_wire_logic_cluster/lc_5/in_1

T_22_16_wire_logic_cluster/lc_5/out
T_22_15_lc_trk_g1_5
T_22_15_wire_logic_cluster/lc_6/in_0

End 

Net : pc_tx.r_Clock_Count_6
T_22_16_wire_logic_cluster/lc_6/out
T_22_16_lc_trk_g1_6
T_22_16_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_6/out
T_22_15_lc_trk_g1_6
T_22_15_wire_logic_cluster/lc_6/in_1

End 

Net : pc_tx.r_Clock_Count_7
T_22_16_wire_logic_cluster/lc_7/out
T_22_16_lc_trk_g3_7
T_22_16_wire_logic_cluster/lc_7/in_1

T_22_16_wire_logic_cluster/lc_7/out
T_22_15_lc_trk_g0_7
T_22_15_wire_logic_cluster/lc_0/in_1

End 

Net : pc_tx.r_Clock_Count_8
T_22_17_wire_logic_cluster/lc_0/out
T_22_17_lc_trk_g3_0
T_22_17_wire_logic_cluster/lc_0/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_22_14_sp4_v_t_40
T_22_15_lc_trk_g2_0
T_22_15_input_2_0
T_22_15_wire_logic_cluster/lc_0/in_2

End 

Net : pc_tx.r_Clock_Count_9
T_22_17_wire_logic_cluster/lc_1/out
T_22_17_lc_trk_g0_1
T_22_17_wire_logic_cluster/lc_1/in_0

T_22_17_wire_logic_cluster/lc_1/out
T_22_14_sp12_v_t_22
T_22_15_lc_trk_g2_6
T_22_15_wire_logic_cluster/lc_0/in_0

End 

Net : pll_clk_unbuf
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_7_glb2local_1
T_11_7_lc_trk_g0_5
T_11_7_wire_logic_cluster/lc_1/in_0

End 

Net : r_Bit_Index_0
T_22_20_wire_logic_cluster/lc_5/out
T_22_20_lc_trk_g1_5
T_22_20_wire_logic_cluster/lc_1/in_1

T_22_20_wire_logic_cluster/lc_5/out
T_22_20_lc_trk_g1_5
T_22_20_wire_logic_cluster/lc_5/in_1

T_22_20_wire_logic_cluster/lc_5/out
T_21_20_lc_trk_g3_5
T_21_20_wire_logic_cluster/lc_7/in_1

T_22_20_wire_logic_cluster/lc_5/out
T_21_20_lc_trk_g3_5
T_21_20_wire_logic_cluster/lc_6/in_0

T_22_20_wire_logic_cluster/lc_5/out
T_21_19_lc_trk_g3_5
T_21_19_wire_logic_cluster/lc_1/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_21_19_lc_trk_g3_5
T_21_19_wire_logic_cluster/lc_0/in_0

End 

Net : r_Bit_Index_0_adj_489
T_20_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g2_1
T_20_15_wire_logic_cluster/lc_1/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g0_1
T_20_16_wire_logic_cluster/lc_6/in_1

T_20_15_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g0_1
T_20_16_wire_logic_cluster/lc_7/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_13_sp4_v_t_47
T_20_17_lc_trk_g1_2
T_20_17_wire_logic_cluster/lc_7/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_12_sp12_v_t_22
T_20_18_lc_trk_g2_5
T_20_18_wire_logic_cluster/lc_6/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_13_sp4_v_t_47
T_19_17_lc_trk_g2_2
T_19_17_wire_logic_cluster/lc_0/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_41
T_17_16_lc_trk_g3_1
T_17_16_wire_logic_cluster/lc_1/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_41
T_17_17_lc_trk_g0_4
T_17_17_wire_logic_cluster/lc_7/in_3

End 

Net : r_Rx_Data
T_24_17_wire_logic_cluster/lc_4/out
T_24_16_sp4_v_t_40
T_23_19_lc_trk_g3_0
T_23_19_wire_logic_cluster/lc_2/in_3

T_24_17_wire_logic_cluster/lc_4/out
T_24_16_sp4_v_t_40
T_23_19_lc_trk_g3_0
T_23_19_wire_logic_cluster/lc_0/in_1

T_24_17_wire_logic_cluster/lc_4/out
T_23_17_sp4_h_l_0
T_22_17_sp4_v_t_37
T_22_19_lc_trk_g2_0
T_22_19_wire_logic_cluster/lc_3/in_1

T_24_17_wire_logic_cluster/lc_4/out
T_17_17_sp12_h_l_0
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_3/in_1

T_24_17_wire_logic_cluster/lc_4/out
T_23_17_sp4_h_l_0
T_22_17_sp4_v_t_43
T_21_20_lc_trk_g3_3
T_21_20_wire_logic_cluster/lc_5/in_3

T_24_17_wire_logic_cluster/lc_4/out
T_23_17_sp4_h_l_0
T_22_17_sp4_v_t_43
T_21_20_lc_trk_g3_3
T_21_20_wire_logic_cluster/lc_3/in_1

T_24_17_wire_logic_cluster/lc_4/out
T_24_16_sp4_v_t_40
T_21_20_sp4_h_l_10
T_20_20_lc_trk_g0_2
T_20_20_wire_logic_cluster/lc_6/in_0

T_24_17_wire_logic_cluster/lc_4/out
T_23_17_sp4_h_l_0
T_19_17_sp4_h_l_8
T_18_17_sp4_v_t_45
T_18_19_lc_trk_g2_0
T_18_19_wire_logic_cluster/lc_4/in_0

T_24_17_wire_logic_cluster/lc_4/out
T_23_17_sp4_h_l_0
T_19_17_sp4_h_l_8
T_18_17_sp4_v_t_45
T_17_18_lc_trk_g3_5
T_17_18_wire_logic_cluster/lc_2/in_0

T_24_17_wire_logic_cluster/lc_4/out
T_23_17_sp4_h_l_0
T_19_17_sp4_h_l_8
T_15_17_sp4_h_l_11
T_15_17_lc_trk_g0_6
T_15_17_wire_logic_cluster/lc_6/in_0

T_24_17_wire_logic_cluster/lc_4/out
T_23_17_sp4_h_l_0
T_19_17_sp4_h_l_8
T_18_17_sp4_v_t_45
T_17_19_lc_trk_g2_0
T_17_19_wire_logic_cluster/lc_7/in_1

T_24_17_wire_logic_cluster/lc_4/out
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_15_17_sp4_v_t_42
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_5/in_0

End 

Net : r_SM_Main_0
T_21_15_wire_logic_cluster/lc_2/out
T_21_15_lc_trk_g3_2
T_21_15_wire_logic_cluster/lc_2/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g3_2
T_20_15_wire_logic_cluster/lc_2/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g3_2
T_20_15_input_2_3
T_20_15_wire_logic_cluster/lc_3/in_2

T_21_15_wire_logic_cluster/lc_2/out
T_22_15_lc_trk_g1_2
T_22_15_wire_logic_cluster/lc_3/in_0

T_21_15_wire_logic_cluster/lc_2/out
T_22_15_lc_trk_g1_2
T_22_15_input_2_7
T_22_15_wire_logic_cluster/lc_7/in_2

T_21_15_wire_logic_cluster/lc_2/out
T_22_14_sp4_v_t_37
T_22_15_lc_trk_g3_5
T_22_15_wire_logic_cluster/lc_1/in_1

T_21_15_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_3/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_22_14_sp4_v_t_37
T_23_14_sp4_h_l_5
T_23_14_lc_trk_g0_0
T_23_14_wire_logic_cluster/lc_6/in_0

End 

Net : r_SM_Main_1
T_20_14_wire_logic_cluster/lc_3/out
T_20_14_lc_trk_g1_3
T_20_14_wire_logic_cluster/lc_3/in_1

T_20_14_wire_logic_cluster/lc_3/out
T_20_15_lc_trk_g1_3
T_20_15_wire_logic_cluster/lc_5/in_3

T_20_14_wire_logic_cluster/lc_3/out
T_20_15_lc_trk_g1_3
T_20_15_wire_logic_cluster/lc_0/in_0

T_20_14_wire_logic_cluster/lc_3/out
T_20_15_lc_trk_g1_3
T_20_15_input_2_2
T_20_15_wire_logic_cluster/lc_2/in_2

T_20_14_wire_logic_cluster/lc_3/out
T_20_15_lc_trk_g1_3
T_20_15_wire_logic_cluster/lc_3/in_3

T_20_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_6
T_23_14_lc_trk_g2_3
T_23_14_wire_logic_cluster/lc_6/in_1

T_20_14_wire_logic_cluster/lc_3/out
T_20_14_sp4_h_l_11
T_23_14_sp4_v_t_41
T_22_15_lc_trk_g3_1
T_22_15_wire_logic_cluster/lc_3/in_3

T_20_14_wire_logic_cluster/lc_3/out
T_20_14_sp4_h_l_11
T_23_14_sp4_v_t_41
T_22_15_lc_trk_g3_1
T_22_15_wire_logic_cluster/lc_7/in_3

T_20_14_wire_logic_cluster/lc_3/out
T_20_14_sp4_h_l_11
T_23_14_sp4_v_t_41
T_22_15_lc_trk_g3_1
T_22_15_wire_logic_cluster/lc_1/in_3

T_20_14_wire_logic_cluster/lc_3/out
T_20_14_sp4_h_l_11
T_23_14_sp4_v_t_41
T_22_15_lc_trk_g3_1
T_22_15_wire_logic_cluster/lc_4/in_0

End 

Net : r_SM_Main_2
T_22_15_wire_logic_cluster/lc_1/out
T_22_15_lc_trk_g2_1
T_22_15_wire_logic_cluster/lc_2/in_3

T_22_15_wire_logic_cluster/lc_1/out
T_22_15_lc_trk_g2_1
T_22_15_wire_logic_cluster/lc_7/in_0

T_22_15_wire_logic_cluster/lc_1/out
T_22_15_lc_trk_g2_1
T_22_15_wire_logic_cluster/lc_1/in_0

T_22_15_wire_logic_cluster/lc_1/out
T_22_15_lc_trk_g2_1
T_22_15_wire_logic_cluster/lc_4/in_3

T_22_15_wire_logic_cluster/lc_1/out
T_18_15_sp12_h_l_1
T_22_15_sp4_h_l_4
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_22_15_wire_logic_cluster/lc_1/out
T_18_15_sp12_h_l_1
T_20_15_lc_trk_g0_6
T_20_15_wire_logic_cluster/lc_2/in_0

T_22_15_wire_logic_cluster/lc_1/out
T_18_15_sp12_h_l_1
T_20_15_lc_trk_g1_6
T_20_15_wire_logic_cluster/lc_3/in_0

T_22_15_wire_logic_cluster/lc_1/out
T_18_15_sp12_h_l_1
T_22_15_sp4_h_l_4
T_21_15_sp4_v_t_47
T_21_11_sp4_v_t_36
T_20_14_lc_trk_g2_4
T_20_14_wire_logic_cluster/lc_5/s_r

End 

Net : r_SM_Main_2_N_180_1
T_22_15_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g3_0
T_22_15_input_2_3
T_22_15_wire_logic_cluster/lc_3/in_2

T_22_15_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g0_0
T_22_15_wire_logic_cluster/lc_7/in_1

T_22_15_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g3_0
T_21_15_wire_logic_cluster/lc_2/in_1

T_22_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_8
T_20_15_lc_trk_g1_0
T_20_15_input_2_5
T_20_15_wire_logic_cluster/lc_5/in_2

T_22_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_8
T_20_15_lc_trk_g1_0
T_20_15_wire_logic_cluster/lc_2/in_1

T_22_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_8
T_20_11_sp4_v_t_45
T_20_14_lc_trk_g0_5
T_20_14_wire_logic_cluster/lc_3/in_0

End 

Net : r_SM_Main_2_N_180_1_cascade_
T_22_15_wire_logic_cluster/lc_0/ltout
T_22_15_wire_logic_cluster/lc_1/in_2

End 

Net : r_SM_Main_2_N_183_0
T_20_20_wire_logic_cluster/lc_5/out
T_20_20_lc_trk_g3_5
T_20_20_wire_logic_cluster/lc_5/in_1

T_20_20_wire_logic_cluster/lc_5/out
T_20_13_sp12_v_t_22
T_20_15_lc_trk_g3_5
T_20_15_wire_logic_cluster/lc_5/in_1

T_20_20_wire_logic_cluster/lc_5/out
T_20_13_sp12_v_t_22
T_20_15_lc_trk_g3_5
T_20_15_wire_logic_cluster/lc_3/in_1

T_20_20_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_42
T_20_15_sp4_v_t_38
T_21_15_sp4_h_l_3
T_22_15_lc_trk_g3_3
T_22_15_wire_logic_cluster/lc_3/in_1

End 

Net : r_Tx_Data_0
T_19_16_wire_logic_cluster/lc_2/out
T_19_16_lc_trk_g2_2
T_19_16_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_2/out
T_19_17_lc_trk_g1_2
T_19_17_wire_logic_cluster/lc_0/in_3

End 

Net : r_Tx_Data_1
T_17_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g0_0
T_17_17_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_5
T_19_17_lc_trk_g3_0
T_19_17_wire_logic_cluster/lc_0/in_1

End 

Net : r_Tx_Data_2
T_20_18_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g2_1
T_20_18_wire_logic_cluster/lc_6/in_1

T_20_18_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g2_1
T_20_18_wire_logic_cluster/lc_1/in_0

End 

Net : r_Tx_Data_3
T_17_18_wire_logic_cluster/lc_6/out
T_17_18_lc_trk_g3_6
T_17_18_wire_logic_cluster/lc_6/in_1

T_17_18_wire_logic_cluster/lc_6/out
T_16_18_sp12_h_l_0
T_20_18_lc_trk_g1_3
T_20_18_wire_logic_cluster/lc_6/in_0

End 

Net : r_Tx_Data_4
T_16_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_1/in_0

End 

Net : r_Tx_Data_5
T_17_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g3_1
T_17_18_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_42
T_17_16_lc_trk_g2_2
T_17_16_wire_logic_cluster/lc_1/in_1

End 

Net : r_Tx_Data_6
T_16_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_5/in_0

T_16_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_7/in_1

End 

Net : r_Tx_Data_7
T_16_17_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g2_7
T_16_17_wire_logic_cluster/lc_7/in_0

T_16_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g0_7
T_17_17_wire_logic_cluster/lc_7/in_0

End 

Net : rd_addr_p1_w_1
T_15_21_wire_logic_cluster/lc_3/out
T_15_18_sp4_v_t_46
T_15_19_lc_trk_g3_6
T_15_19_wire_logic_cluster/lc_0/in_3

End 

Net : rd_addr_p1_w_1_cascade_
T_15_21_wire_logic_cluster/lc_3/ltout
T_15_21_wire_logic_cluster/lc_4/in_2

End 

Net : rd_addr_p1_w_2
T_19_19_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g0_2
T_19_19_wire_logic_cluster/lc_5/in_3

T_19_19_wire_logic_cluster/lc_2/out
T_14_19_sp12_h_l_0
T_15_19_lc_trk_g0_4
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

End 

Net : rd_addr_r_0
T_19_20_wire_logic_cluster/lc_1/out
T_19_20_lc_trk_g0_1
T_19_20_input_2_1
T_19_20_wire_logic_cluster/lc_1/in_2

T_19_20_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g1_1
T_19_19_wire_logic_cluster/lc_2/in_0

T_19_20_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g0_1
T_20_20_input_2_1
T_20_20_wire_logic_cluster/lc_1/in_2

T_19_20_wire_logic_cluster/lc_1/out
T_19_17_sp12_v_t_22
T_19_18_lc_trk_g2_6
T_19_18_wire_logic_cluster/lc_3/in_3

T_19_20_wire_logic_cluster/lc_1/out
T_18_20_sp4_h_l_10
T_17_20_lc_trk_g0_2
T_17_20_wire_logic_cluster/lc_4/in_0

T_19_20_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_5/in_0

T_19_20_wire_logic_cluster/lc_1/out
T_15_20_sp12_h_l_1
T_16_20_lc_trk_g1_5
T_16_20_input_2_4
T_16_20_wire_logic_cluster/lc_4/in_2

T_19_20_wire_logic_cluster/lc_1/out
T_18_20_sp4_h_l_10
T_17_20_sp4_v_t_47
T_16_21_lc_trk_g3_7
T_16_21_wire_logic_cluster/lc_5/in_3

T_19_20_wire_logic_cluster/lc_1/out
T_18_20_sp4_h_l_10
T_17_16_sp4_v_t_47
T_16_19_lc_trk_g3_7
T_16_19_wire_logic_cluster/lc_4/in_0

T_19_20_wire_logic_cluster/lc_1/out
T_18_20_sp4_h_l_10
T_17_16_sp4_v_t_38
T_17_18_lc_trk_g2_3
T_17_18_wire_logic_cluster/lc_4/in_3

T_19_20_wire_logic_cluster/lc_1/out
T_18_20_sp4_h_l_10
T_21_20_sp4_v_t_47
T_21_22_lc_trk_g2_2
T_21_22_wire_logic_cluster/lc_6/in_0

T_19_20_wire_logic_cluster/lc_1/out
T_19_17_sp4_v_t_42
T_16_21_sp4_h_l_7
T_15_21_lc_trk_g1_7
T_15_21_wire_logic_cluster/lc_5/in_3

T_19_20_wire_logic_cluster/lc_1/out
T_19_17_sp4_v_t_42
T_16_21_sp4_h_l_7
T_15_21_lc_trk_g1_7
T_15_21_wire_logic_cluster/lc_3/in_3

T_19_20_wire_logic_cluster/lc_1/out
T_19_17_sp4_v_t_42
T_16_21_sp4_h_l_7
T_15_21_sp4_v_t_36
T_15_22_lc_trk_g3_4
T_15_22_wire_logic_cluster/lc_6/in_1

End 

Net : rd_addr_r_1
T_15_21_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g3_4
T_15_21_input_2_5
T_15_21_wire_logic_cluster/lc_5/in_2

T_15_21_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g3_4
T_15_21_wire_logic_cluster/lc_3/in_0

T_15_21_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g3_4
T_15_21_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g3_4
T_14_21_wire_logic_cluster/lc_7/in_0

T_15_21_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g1_4
T_16_21_input_2_5
T_16_21_wire_logic_cluster/lc_5/in_2

T_15_21_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g3_4
T_16_20_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_40
T_16_20_sp4_h_l_5
T_17_20_lc_trk_g3_5
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

T_15_21_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_40
T_16_20_sp4_h_l_5
T_17_20_lc_trk_g3_5
T_17_20_wire_logic_cluster/lc_7/in_1

T_15_21_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_40
T_16_20_sp4_h_l_10
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_5/in_0

T_15_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_0
T_17_17_sp4_v_t_37
T_16_19_lc_trk_g1_0
T_16_19_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_40
T_16_20_sp4_h_l_10
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_0
T_17_17_sp4_v_t_37
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_7/in_0

T_15_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_0
T_17_17_sp4_v_t_37
T_16_18_lc_trk_g2_5
T_16_18_input_2_3
T_16_18_wire_logic_cluster/lc_3/in_2

T_15_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_0
T_17_17_sp4_v_t_37
T_16_18_lc_trk_g2_5
T_16_18_input_2_5
T_16_18_wire_logic_cluster/lc_5/in_2

T_15_21_wire_logic_cluster/lc_4/out
T_16_21_sp4_h_l_8
T_19_17_sp4_v_t_39
T_18_19_lc_trk_g1_2
T_18_19_input_2_5
T_18_19_wire_logic_cluster/lc_5/in_2

T_15_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_0
T_17_17_sp4_v_t_37
T_17_18_lc_trk_g2_5
T_17_18_wire_logic_cluster/lc_4/in_1

T_15_21_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_40
T_16_20_sp4_h_l_10
T_19_16_sp4_v_t_47
T_19_19_lc_trk_g0_7
T_19_19_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_40
T_16_20_sp4_h_l_10
T_19_16_sp4_v_t_47
T_19_19_lc_trk_g0_7
T_19_19_wire_logic_cluster/lc_2/in_1

T_15_21_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_40
T_16_20_sp4_h_l_10
T_20_20_sp4_h_l_10
T_20_20_lc_trk_g1_7
T_20_20_wire_logic_cluster/lc_1/in_3

T_15_21_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_40
T_16_20_sp4_h_l_10
T_19_16_sp4_v_t_47
T_19_19_lc_trk_g0_7
T_19_19_wire_logic_cluster/lc_3/in_0

T_15_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_0
T_18_21_sp4_h_l_8
T_21_17_sp4_v_t_39
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_7/in_3

T_15_21_wire_logic_cluster/lc_4/out
T_16_21_sp4_h_l_8
T_19_17_sp4_v_t_39
T_19_18_lc_trk_g2_7
T_19_18_input_2_3
T_19_18_wire_logic_cluster/lc_3/in_2

End 

Net : reset_all_w
T_13_24_wire_logic_cluster/lc_4/out
T_13_23_lc_trk_g0_4
T_13_23_wire_logic_cluster/lc_7/in_1

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_11_24_sp4_v_t_37
T_11_25_lc_trk_g2_5
T_11_25_wire_logic_cluster/lc_0/in_3

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_43
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_0/in_3

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_43
T_15_22_lc_trk_g2_6
T_15_22_wire_logic_cluster/lc_7/in_1

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_43
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_4/in_0

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_43
T_15_21_lc_trk_g3_3
T_15_21_input_2_0
T_15_21_wire_logic_cluster/lc_0/in_2

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_16_24_sp4_h_l_8
T_19_20_sp4_v_t_45
T_18_23_lc_trk_g3_5
T_18_23_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_43
T_16_20_sp4_h_l_11
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_3/in_0

T_13_24_wire_logic_cluster/lc_4/out
T_14_24_sp4_h_l_8
T_17_20_sp4_v_t_39
T_16_21_lc_trk_g2_7
T_16_21_input_2_1
T_16_21_wire_logic_cluster/lc_1/in_2

T_13_24_wire_logic_cluster/lc_4/out
T_14_24_sp4_h_l_8
T_17_20_sp4_v_t_45
T_17_21_lc_trk_g3_5
T_17_21_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_11_24_sp4_h_l_5
T_15_24_sp4_h_l_5
T_18_20_sp4_v_t_40
T_18_22_lc_trk_g3_5
T_18_22_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_11_24_sp4_h_l_5
T_15_24_sp4_h_l_5
T_18_20_sp4_v_t_40
T_18_22_lc_trk_g3_5
T_18_22_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_11_24_sp4_h_l_5
T_15_24_sp4_h_l_5
T_18_20_sp4_v_t_40
T_18_22_lc_trk_g3_5
T_18_22_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_11_24_sp4_h_l_5
T_15_24_sp4_h_l_5
T_18_20_sp4_v_t_40
T_18_22_lc_trk_g3_5
T_18_22_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_11_24_sp4_h_l_5
T_15_24_sp4_h_l_5
T_18_20_sp4_v_t_40
T_18_22_lc_trk_g3_5
T_18_22_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_11_24_sp4_h_l_5
T_15_24_sp4_h_l_5
T_18_20_sp4_v_t_40
T_18_22_lc_trk_g3_5
T_18_22_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_11_24_sp4_h_l_5
T_15_24_sp4_h_l_5
T_18_20_sp4_v_t_40
T_18_22_lc_trk_g3_5
T_18_22_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_11_24_sp4_h_l_5
T_15_24_sp4_h_l_5
T_18_20_sp4_v_t_40
T_18_22_lc_trk_g3_5
T_18_22_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_43
T_15_16_sp4_v_t_43
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_7/in_1

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_43
T_16_20_sp4_h_l_11
T_19_20_sp4_v_t_41
T_19_22_lc_trk_g2_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_43
T_16_20_sp4_h_l_11
T_19_20_sp4_v_t_41
T_19_22_lc_trk_g2_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_43
T_16_20_sp4_h_l_11
T_19_20_sp4_v_t_41
T_19_22_lc_trk_g2_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_16_24_sp4_h_l_8
T_19_20_sp4_v_t_45
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_16_24_sp4_h_l_8
T_19_20_sp4_v_t_45
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_16_24_sp4_h_l_8
T_19_20_sp4_v_t_45
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_14_24_sp4_h_l_8
T_17_20_sp4_v_t_45
T_17_16_sp4_v_t_41
T_17_19_lc_trk_g1_1
T_17_19_wire_logic_cluster/lc_1/in_3

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_43
T_16_20_sp4_h_l_11
T_19_16_sp4_v_t_40
T_19_20_lc_trk_g1_5
T_19_20_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_43
T_16_20_sp4_h_l_11
T_19_16_sp4_v_t_40
T_19_20_lc_trk_g1_5
T_19_20_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_14_24_sp4_h_l_8
T_18_24_sp4_h_l_8
T_21_20_sp4_v_t_45
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_14_24_sp4_h_l_8
T_18_24_sp4_h_l_8
T_21_20_sp4_v_t_45
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_14_24_sp4_h_l_8
T_18_24_sp4_h_l_8
T_21_20_sp4_v_t_45
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_14_24_sp4_h_l_8
T_18_24_sp4_h_l_8
T_21_20_sp4_v_t_45
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/s_r

T_13_24_wire_logic_cluster/lc_4/out
T_11_24_sp4_h_l_5
T_15_24_sp4_h_l_5
T_18_20_sp4_v_t_40
T_18_16_sp4_v_t_45
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_3/in_1

T_13_24_wire_logic_cluster/lc_4/out
T_14_24_sp4_h_l_8
T_17_20_sp4_v_t_45
T_17_16_sp4_v_t_41
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_6/in_0

T_13_24_wire_logic_cluster/lc_4/out
T_14_24_sp4_h_l_8
T_17_20_sp4_v_t_45
T_17_16_sp4_v_t_41
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_4/in_0

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_43
T_16_20_sp4_h_l_11
T_19_16_sp4_v_t_40
T_19_20_lc_trk_g1_5
T_19_20_wire_logic_cluster/lc_1/in_1

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_43
T_16_20_sp4_h_l_11
T_19_16_sp4_v_t_40
T_19_20_lc_trk_g1_5
T_19_20_wire_logic_cluster/lc_0/in_0

T_13_24_wire_logic_cluster/lc_4/out
T_11_24_sp4_h_l_5
T_15_24_sp4_h_l_5
T_18_20_sp4_v_t_40
T_18_16_sp4_v_t_45
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_3/in_0

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_43
T_16_20_sp4_h_l_11
T_19_16_sp4_v_t_40
T_19_19_lc_trk_g1_0
T_19_19_input_2_5
T_19_19_wire_logic_cluster/lc_5/in_2

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_43
T_16_20_sp4_h_l_11
T_19_16_sp4_v_t_40
T_19_18_lc_trk_g2_5
T_19_18_wire_logic_cluster/lc_1/in_0

T_13_24_wire_logic_cluster/lc_4/out
T_14_24_sp4_h_l_8
T_18_24_sp4_h_l_8
T_21_20_sp4_v_t_45
T_21_16_sp4_v_t_41
T_20_18_lc_trk_g0_4
T_20_18_wire_logic_cluster/lc_3/in_1

End 

Net : reset_all_w_N_61
T_13_24_wire_logic_cluster/lc_2/out
T_13_24_lc_trk_g2_2
T_13_24_wire_logic_cluster/lc_5/in_3

T_13_24_wire_logic_cluster/lc_2/out
T_13_24_lc_trk_g2_2
T_13_24_wire_logic_cluster/lc_1/in_3

T_13_24_wire_logic_cluster/lc_2/out
T_13_24_lc_trk_g2_2
T_13_24_input_2_0
T_13_24_wire_logic_cluster/lc_0/in_2

End 

Net : reset_all_w_N_61_cascade_
T_13_24_wire_logic_cluster/lc_2/ltout
T_13_24_wire_logic_cluster/lc_3/in_2

End 

Net : reset_clk_counter_0
T_13_24_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g0_1
T_13_24_wire_logic_cluster/lc_5/in_0

T_13_24_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g3_1
T_13_24_input_2_2
T_13_24_wire_logic_cluster/lc_2/in_2

T_13_24_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g3_1
T_13_24_input_2_4
T_13_24_wire_logic_cluster/lc_4/in_2

T_13_24_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g0_1
T_13_24_wire_logic_cluster/lc_1/in_0

T_13_24_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g0_1
T_13_24_wire_logic_cluster/lc_3/in_0

T_13_24_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g0_1
T_13_24_wire_logic_cluster/lc_0/in_1

End 

Net : reset_clk_counter_1
T_13_24_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g1_3
T_13_24_wire_logic_cluster/lc_2/in_0

T_13_24_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g1_3
T_13_24_wire_logic_cluster/lc_4/in_0

T_13_24_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g1_3
T_13_24_wire_logic_cluster/lc_3/in_3

T_13_24_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g1_3
T_13_24_wire_logic_cluster/lc_0/in_0

T_13_24_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g1_3
T_13_24_wire_logic_cluster/lc_6/in_0

End 

Net : reset_clk_counter_2
T_13_24_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g1_0
T_13_24_wire_logic_cluster/lc_2/in_3

T_13_24_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g1_0
T_13_24_wire_logic_cluster/lc_4/in_3

T_13_24_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g1_0
T_13_24_wire_logic_cluster/lc_0/in_3

T_13_24_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g1_0
T_13_24_wire_logic_cluster/lc_6/in_3

End 

Net : reset_clk_counter_3
T_13_24_wire_logic_cluster/lc_6/out
T_13_24_lc_trk_g3_6
T_13_24_wire_logic_cluster/lc_2/in_1

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_lc_trk_g3_6
T_13_24_wire_logic_cluster/lc_4/in_1

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_lc_trk_g3_6
T_13_24_wire_logic_cluster/lc_6/in_1

End 

Net : CONSTANT_ONE_NET
T_16_20_wire_logic_cluster/lc_7/out
T_16_19_sp4_v_t_46
T_16_22_lc_trk_g1_6
T_16_22_input_2_1
T_16_22_wire_logic_cluster/lc_1/in_2

T_16_20_wire_logic_cluster/lc_7/out
T_16_19_sp4_v_t_46
T_16_22_lc_trk_g0_6
T_16_22_input_2_2
T_16_22_wire_logic_cluster/lc_2/in_2

T_16_20_wire_logic_cluster/lc_7/out
T_16_19_sp4_v_t_46
T_16_22_lc_trk_g1_6
T_16_22_input_2_3
T_16_22_wire_logic_cluster/lc_3/in_2

T_16_20_wire_logic_cluster/lc_7/out
T_16_19_sp4_v_t_46
T_16_22_lc_trk_g0_6
T_16_22_input_2_4
T_16_22_wire_logic_cluster/lc_4/in_2

T_16_20_wire_logic_cluster/lc_7/out
T_16_19_sp4_v_t_46
T_16_22_lc_trk_g0_6
T_16_22_wire_logic_cluster/lc_5/in_1

T_16_20_wire_logic_cluster/lc_7/out
T_16_15_sp12_v_t_22
T_16_27_sp12_v_t_22
T_16_33_lc_trk_g0_5
T_16_33_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_17_29_sp4_v_t_36
T_17_33_lc_trk_g1_1
T_17_33_wire_io_cluster/io_0/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_17_29_sp4_v_t_36
T_17_33_span4_horz_r_0
T_19_33_lc_trk_g1_0
T_19_33_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_30_20_sp12_h_l_1
T_33_20_lc_trk_g1_6
T_33_20_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_17_29_sp4_v_t_36
T_17_33_span4_horz_r_0
T_20_33_lc_trk_g0_4
T_20_33_wire_io_cluster/io_0/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_17_29_sp4_v_t_36
T_17_33_span4_horz_r_0
T_20_33_lc_trk_g1_4
T_20_33_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_17_29_sp4_v_t_36
T_13_33_span4_horz_r_0
T_9_33_span4_horz_r_0
T_11_33_lc_trk_g1_0
T_11_33_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_28_20_sp4_h_l_10
T_32_20_sp4_h_l_6
T_33_20_span4_vert_t_15
T_33_21_lc_trk_g1_7
T_33_21_wire_io_cluster/io_0/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_28_20_sp4_h_l_10
T_32_20_sp4_h_l_6
T_33_20_span4_vert_t_15
T_33_21_lc_trk_g0_7
T_33_21_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_17_8_sp12_v_t_22
T_17_0_span12_vert_14
T_17_0_span4_vert_31
T_17_0_span4_horz_r_1
T_20_0_lc_trk_g0_5
T_16_0_wire_pll/RESET

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_28_20_sp4_h_l_10
T_32_20_sp4_h_l_6
T_33_20_span4_vert_t_15
T_33_23_lc_trk_g0_7
T_33_23_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_17_29_sp4_v_t_36
T_13_33_span4_horz_r_0
T_9_33_span4_horz_r_0
T_5_33_span4_horz_r_0
T_8_33_lc_trk_g0_4
T_8_33_wire_io_cluster/io_0/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_17_29_sp4_v_t_36
T_13_33_span4_horz_r_0
T_9_33_span4_horz_r_0
T_5_33_span4_horz_r_0
T_8_33_lc_trk_g1_4
T_8_33_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_29_20_sp12_v_t_22
T_29_29_sp4_v_t_36
T_25_33_span4_horz_r_0
T_25_33_lc_trk_g0_0
T_25_33_wire_io_cluster/io_0/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_17_29_sp4_v_t_36
T_13_33_span4_horz_r_0
T_9_33_span4_horz_r_0
T_5_33_span4_horz_r_0
T_7_33_lc_trk_g0_0
T_7_33_wire_io_cluster/io_0/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_17_29_sp4_v_t_36
T_13_33_span4_horz_r_0
T_9_33_span4_horz_r_0
T_5_33_span4_horz_r_0
T_7_33_lc_trk_g1_0
T_7_33_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_29_20_sp12_v_t_22
T_29_29_sp4_v_t_36
T_25_33_span4_horz_r_0
T_26_33_lc_trk_g0_4
T_26_33_wire_io_cluster/io_0/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_29_20_sp12_v_t_22
T_29_29_sp4_v_t_36
T_25_33_span4_horz_r_0
T_26_33_lc_trk_g1_4
T_26_33_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_17_29_sp4_v_t_36
T_13_33_span4_horz_r_0
T_9_33_span4_horz_r_0
T_5_33_span4_horz_r_0
T_6_33_lc_trk_g1_4
T_6_33_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_29_20_sp12_v_t_22
T_29_29_sp4_v_t_36
T_25_33_span4_horz_r_0
T_27_33_lc_trk_g0_0
T_27_33_wire_io_cluster/io_0/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_16_15_sp12_v_t_22
T_17_27_sp12_h_l_1
T_29_27_sp12_h_l_1
T_33_27_lc_trk_g0_1
T_33_27_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_16_15_sp12_v_t_22
T_17_27_sp12_h_l_1
T_28_27_sp12_v_t_22
T_28_33_lc_trk_g0_5
T_28_33_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_28_20_sp4_h_l_10
T_32_20_sp4_h_l_6
T_33_20_span4_vert_t_15
T_33_24_span4_vert_t_15
T_33_28_lc_trk_g1_3
T_33_28_wire_io_cluster/io_0/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_29_20_sp12_v_t_22
T_29_29_sp4_v_t_36
T_29_33_lc_trk_g1_1
T_29_33_wire_io_cluster/io_0/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_29_20_sp12_v_t_22
T_29_29_sp4_v_t_36
T_29_33_lc_trk_g0_1
T_29_33_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_28_20_sp4_h_l_10
T_32_20_sp4_h_l_6
T_33_20_span4_vert_t_15
T_33_24_span4_vert_t_15
T_33_28_span4_vert_t_15
T_33_29_lc_trk_g0_7
T_33_29_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_29_20_sp12_v_t_22
T_29_29_sp4_v_t_36
T_29_33_span4_horz_r_0
T_30_33_lc_trk_g0_4
T_30_33_wire_io_cluster/io_0/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_29_20_sp12_v_t_22
T_29_29_sp4_v_t_36
T_29_33_span4_horz_r_0
T_30_33_lc_trk_g1_4
T_30_33_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_28_20_sp4_h_l_10
T_32_20_sp4_h_l_6
T_33_20_span4_vert_t_15
T_33_24_span4_vert_t_15
T_33_28_span4_vert_t_15
T_33_30_lc_trk_g1_3
T_33_30_wire_io_cluster/io_0/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_28_20_sp4_h_l_10
T_32_20_sp4_h_l_6
T_33_20_span4_vert_t_15
T_33_24_span4_vert_t_15
T_33_28_span4_vert_t_15
T_33_30_lc_trk_g0_3
T_33_30_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_29_20_sp12_v_t_22
T_29_29_sp4_v_t_36
T_29_33_span4_horz_r_0
T_31_33_lc_trk_g0_0
T_31_33_wire_io_cluster/io_0/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_29_20_sp12_v_t_22
T_29_29_sp4_v_t_36
T_29_33_span4_horz_r_0
T_31_33_lc_trk_g1_0
T_31_33_wire_io_cluster/io_1/D_OUT_0

T_16_20_wire_logic_cluster/lc_7/out
T_6_20_sp12_h_l_1
T_17_20_sp12_v_t_22
T_18_20_sp12_h_l_1
T_28_20_sp4_h_l_10
T_32_20_sp4_h_l_6
T_33_20_span4_vert_t_15
T_33_24_span4_vert_t_15
T_33_28_span4_vert_t_15
T_33_31_lc_trk_g1_7
T_33_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : spi0.n10_cascade_
T_16_23_wire_logic_cluster/lc_1/ltout
T_16_23_wire_logic_cluster/lc_2/in_2

End 

Net : spi0.n1931
T_16_23_wire_logic_cluster/lc_2/out
T_17_23_sp4_h_l_4
T_16_19_sp4_v_t_44
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_16_23_wire_logic_cluster/lc_2/out
T_17_23_sp4_h_l_4
T_16_19_sp4_v_t_44
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_16_23_wire_logic_cluster/lc_2/out
T_17_23_sp4_h_l_4
T_16_19_sp4_v_t_44
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_16_23_wire_logic_cluster/lc_2/out
T_17_23_sp4_h_l_4
T_16_19_sp4_v_t_44
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_16_23_wire_logic_cluster/lc_2/out
T_17_23_sp4_h_l_4
T_16_19_sp4_v_t_44
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_16_23_wire_logic_cluster/lc_2/out
T_17_23_sp4_h_l_4
T_16_19_sp4_v_t_44
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_16_23_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_44
T_16_21_lc_trk_g3_4
T_16_21_wire_logic_cluster/lc_4/in_3

End 

Net : spi0.n3055
Net : spi0.n3056
Net : spi0.n3057
Net : spi0.n3058
Net : spi0.n3059
T_16_22_wire_logic_cluster/lc_4/cout
T_16_22_wire_logic_cluster/lc_5/in_3

End 

Net : DEBUG_0_c_24
T_28_16_wire_logic_cluster/lc_0/out
T_28_16_lc_trk_g1_0
T_28_16_wire_logic_cluster/lc_0/in_1

T_28_16_wire_logic_cluster/lc_0/out
T_29_14_sp4_v_t_44
T_29_10_sp4_v_t_40
T_29_6_sp4_v_t_45
T_30_6_sp4_h_l_1
T_33_6_lc_trk_g0_4
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : DEBUG_1_c
T_23_21_wire_logic_cluster/lc_2/out
T_23_21_lc_trk_g3_2
T_23_21_wire_logic_cluster/lc_2/in_3

T_23_21_wire_logic_cluster/lc_2/out
T_24_21_lc_trk_g0_2
T_24_21_wire_logic_cluster/lc_7/in_3

T_23_21_wire_logic_cluster/lc_2/out
T_24_21_lc_trk_g0_2
T_24_21_wire_logic_cluster/lc_1/in_3

T_23_21_wire_logic_cluster/lc_2/out
T_23_19_sp12_v_t_23
T_23_7_sp12_v_t_23
T_24_7_sp12_h_l_0
T_27_7_sp4_h_l_5
T_31_7_sp4_h_l_1
T_33_3_span4_vert_t_12
T_33_6_lc_trk_g1_4
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : DEBUG_2_c
T_24_20_wire_logic_cluster/lc_1/out
T_23_20_sp4_h_l_10
T_22_20_lc_trk_g0_2
T_22_20_wire_logic_cluster/lc_6/in_0

T_24_20_wire_logic_cluster/lc_1/out
T_23_20_sp4_h_l_10
T_22_20_lc_trk_g0_2
T_22_20_wire_logic_cluster/lc_0/in_0

T_24_20_wire_logic_cluster/lc_1/out
T_25_18_sp4_v_t_46
T_26_18_sp4_h_l_4
T_29_14_sp4_v_t_41
T_29_10_sp4_v_t_42
T_30_10_sp4_h_l_7
T_33_10_lc_trk_g1_2
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : DEBUG_3_c
T_22_21_wire_logic_cluster/lc_4/out
T_23_21_sp4_h_l_8
T_27_21_sp4_h_l_8
T_30_17_sp4_v_t_39
T_31_17_sp4_h_l_7
T_33_13_span4_vert_t_13
T_33_14_lc_trk_g0_5
T_33_14_wire_io_cluster/io_1/D_OUT_0

T_22_21_wire_logic_cluster/lc_4/out
T_22_13_sp12_v_t_23
T_11_25_sp12_h_l_0
T_0_25_span12_horz_4
T_4_25_sp4_h_l_7
T_3_25_sp4_v_t_36
T_3_29_sp4_v_t_44
T_3_33_lc_trk_g0_1
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : spi0.spi_clk
T_16_21_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g0_4
T_16_21_wire_logic_cluster/lc_4/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_17_19_sp4_v_t_36
T_17_21_lc_trk_g3_1
T_17_21_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_8
T_18_21_lc_trk_g2_0
T_18_21_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_5
T_18_21_sp4_h_l_1
T_19_21_lc_trk_g3_1
T_19_21_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_5
T_18_21_sp4_h_l_1
T_19_21_lc_trk_g3_1
T_19_21_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_5
T_18_21_sp4_h_l_1
T_19_21_lc_trk_g3_1
T_19_21_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_19_sp4_v_t_36
T_17_23_lc_trk_g1_1
T_17_23_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_21_sp4_v_t_40
T_18_22_lc_trk_g2_0
T_18_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_21_sp4_v_t_40
T_18_22_lc_trk_g2_0
T_18_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_21_sp4_v_t_40
T_18_22_lc_trk_g2_0
T_18_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_21_sp4_v_t_40
T_18_22_lc_trk_g2_0
T_18_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_21_sp4_v_t_40
T_18_22_lc_trk_g2_0
T_18_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_21_sp4_v_t_40
T_18_22_lc_trk_g2_0
T_18_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_21_sp4_v_t_40
T_18_22_lc_trk_g2_0
T_18_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_21_sp4_v_t_40
T_18_22_lc_trk_g2_0
T_18_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_20_21_lc_trk_g0_0
T_20_21_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_20_21_lc_trk_g0_0
T_20_21_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_20_21_lc_trk_g0_0
T_20_21_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_20_21_lc_trk_g0_0
T_20_21_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_21_sp4_v_t_37
T_18_23_lc_trk_g2_0
T_18_23_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_20_21_sp4_h_l_5
T_19_21_sp4_v_t_40
T_19_22_lc_trk_g2_0
T_19_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_20_21_sp4_h_l_5
T_19_21_sp4_v_t_40
T_19_22_lc_trk_g2_0
T_19_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_20_21_sp4_h_l_5
T_19_21_sp4_v_t_40
T_19_22_lc_trk_g2_0
T_19_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_8
T_21_21_sp4_h_l_4
T_21_21_lc_trk_g1_1
T_21_21_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_21_sp4_v_t_40
T_18_24_lc_trk_g0_0
T_18_24_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_8
T_21_21_sp4_h_l_4
T_20_21_sp4_v_t_41
T_20_22_lc_trk_g3_1
T_20_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_8
T_21_21_sp4_h_l_4
T_20_21_sp4_v_t_41
T_20_22_lc_trk_g3_1
T_20_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_8
T_21_21_sp4_h_l_4
T_20_21_sp4_v_t_41
T_20_22_lc_trk_g3_1
T_20_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_8
T_21_21_sp4_h_l_4
T_20_21_sp4_v_t_41
T_20_22_lc_trk_g3_1
T_20_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_8
T_21_21_sp4_h_l_4
T_20_21_sp4_v_t_41
T_20_22_lc_trk_g3_1
T_20_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_22_21_lc_trk_g0_4
T_22_21_wire_logic_cluster/lc_4/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_20_21_sp4_h_l_5
T_19_21_sp4_v_t_40
T_19_24_lc_trk_g0_0
T_19_24_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_20_21_sp4_h_l_5
T_19_21_sp4_v_t_40
T_19_24_lc_trk_g0_0
T_19_24_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_20_21_sp4_h_l_5
T_19_21_sp4_v_t_40
T_19_24_lc_trk_g0_0
T_19_24_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_20_21_sp4_h_l_5
T_19_21_sp4_v_t_40
T_19_24_lc_trk_g0_0
T_19_24_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_20_21_sp4_h_l_5
T_19_21_sp4_v_t_40
T_19_24_lc_trk_g0_0
T_19_24_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp12_h_l_0
T_20_21_sp4_h_l_5
T_19_21_sp4_v_t_40
T_19_24_lc_trk_g0_0
T_19_24_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_8
T_20_21_sp4_v_t_45
T_20_23_lc_trk_g2_0
T_20_23_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_5
T_18_21_sp4_h_l_1
T_22_21_sp4_h_l_4
T_21_21_sp4_v_t_41
T_21_22_lc_trk_g3_1
T_21_22_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_8
T_21_21_sp4_h_l_4
T_20_21_sp4_v_t_41
T_20_24_lc_trk_g1_1
T_20_24_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_8
T_21_21_sp4_h_l_4
T_20_21_sp4_v_t_41
T_20_24_lc_trk_g1_1
T_20_24_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_8
T_21_21_sp4_h_l_4
T_20_21_sp4_v_t_41
T_20_24_lc_trk_g1_1
T_20_24_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_8
T_21_21_sp4_h_l_4
T_20_21_sp4_v_t_41
T_20_24_lc_trk_g1_1
T_20_24_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_19_21_sp4_h_l_8
T_22_21_sp4_v_t_36
T_21_23_lc_trk_g1_1
T_21_23_wire_logic_cluster/lc_3/clk

T_16_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_5
T_18_21_sp4_h_l_1
T_22_21_sp4_h_l_4
T_21_21_sp4_v_t_41
T_21_24_lc_trk_g1_1
T_21_24_wire_logic_cluster/lc_3/clk

End 

Net : spi0.spi_clk_counter_0
T_16_22_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g3_0
T_16_22_wire_logic_cluster/lc_0/in_1

T_16_22_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g1_0
T_16_23_wire_logic_cluster/lc_1/in_0

End 

Net : spi0.spi_clk_counter_1
T_16_22_wire_logic_cluster/lc_1/out
T_16_22_lc_trk_g3_1
T_16_22_wire_logic_cluster/lc_1/in_1

T_16_22_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g1_1
T_16_23_wire_logic_cluster/lc_1/in_3

End 

Net : spi0.spi_clk_counter_2
T_16_22_wire_logic_cluster/lc_2/out
T_16_22_lc_trk_g3_2
T_16_22_wire_logic_cluster/lc_2/in_1

T_16_22_wire_logic_cluster/lc_2/out
T_16_23_lc_trk_g1_2
T_16_23_input_2_1
T_16_23_wire_logic_cluster/lc_1/in_2

End 

Net : spi0.spi_clk_counter_3
T_16_22_wire_logic_cluster/lc_3/out
T_16_22_lc_trk_g1_3
T_16_22_wire_logic_cluster/lc_3/in_1

T_16_22_wire_logic_cluster/lc_3/out
T_16_23_lc_trk_g1_3
T_16_23_wire_logic_cluster/lc_2/in_0

End 

Net : spi0.spi_clk_counter_4
T_16_22_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g3_4
T_16_22_wire_logic_cluster/lc_4/in_1

T_16_22_wire_logic_cluster/lc_4/out
T_16_23_lc_trk_g1_4
T_16_23_wire_logic_cluster/lc_2/in_3

End 

Net : spi0.spi_clk_counter_5
T_16_22_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g2_5
T_16_22_wire_logic_cluster/lc_5/in_0

T_16_22_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g1_5
T_16_23_wire_logic_cluster/lc_1/in_1

End 

Net : DEBUG_8_c
T_21_23_wire_logic_cluster/lc_5/out
T_21_23_sp12_h_l_1
T_9_23_sp12_h_l_1
T_8_23_sp12_v_t_22
T_8_26_sp4_v_t_42
T_5_30_sp4_h_l_0
T_4_30_sp4_v_t_43
T_4_33_lc_trk_g1_3
T_4_33_wire_io_cluster/io_0/D_OUT_0

T_21_23_wire_logic_cluster/lc_5/out
T_21_16_sp12_v_t_22
T_21_4_sp12_v_t_22
T_22_4_sp12_h_l_1
T_26_4_sp4_h_l_4
T_29_0_span4_vert_47
T_29_0_lc_trk_g1_7
T_29_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : DEBUG_9_c
T_17_21_wire_logic_cluster/lc_0/out
T_14_21_sp12_h_l_0
T_22_21_lc_trk_g0_3
T_22_21_wire_logic_cluster/lc_4/in_1

T_17_21_wire_logic_cluster/lc_0/out
T_17_17_sp12_v_t_23
T_6_29_sp12_h_l_0
T_5_29_sp12_v_t_23
T_5_33_lc_trk_g0_0
T_5_33_wire_io_cluster/io_0/D_OUT_0

T_17_21_wire_logic_cluster/lc_0/out
T_17_9_sp12_v_t_23
T_18_9_sp12_h_l_0
T_29_0_span12_vert_16
T_29_0_lc_trk_g1_0
T_29_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : spi_busy
T_20_22_wire_logic_cluster/lc_0/out
T_20_19_sp4_v_t_40
T_20_20_lc_trk_g2_0
T_20_20_wire_logic_cluster/lc_3/in_1

T_20_22_wire_logic_cluster/lc_0/out
T_20_19_sp4_v_t_40
T_20_20_lc_trk_g2_0
T_20_20_wire_logic_cluster/lc_4/in_0

End 

Net : spi_busy_falling_edge
T_20_20_wire_logic_cluster/lc_3/out
T_18_20_sp4_h_l_3
T_18_20_lc_trk_g0_6
T_18_20_wire_logic_cluster/lc_7/in_1

End 

Net : spi_busy_prev
T_20_20_wire_logic_cluster/lc_4/out
T_20_20_lc_trk_g2_4
T_20_20_wire_logic_cluster/lc_3/in_3

End 

Net : start_transfer_edge
T_22_20_wire_logic_cluster/lc_6/out
T_22_20_lc_trk_g2_6
T_22_20_input_2_6
T_22_20_wire_logic_cluster/lc_6/in_2

T_22_20_wire_logic_cluster/lc_6/out
T_21_20_sp4_h_l_4
T_20_20_sp4_v_t_47
T_19_21_lc_trk_g3_7
T_19_21_wire_logic_cluster/lc_2/in_0

End 

Net : start_transfer_prev
T_22_20_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g1_0
T_22_20_wire_logic_cluster/lc_6/in_1

End 

Net : tx_addr_byte_0
T_15_22_wire_logic_cluster/lc_2/out
T_15_22_lc_trk_g0_2
T_15_22_wire_logic_cluster/lc_2/in_0

T_15_22_wire_logic_cluster/lc_2/out
T_13_22_sp4_h_l_1
T_17_22_sp4_h_l_1
T_20_22_sp4_v_t_43
T_20_23_lc_trk_g3_3
T_20_23_input_2_0
T_20_23_wire_logic_cluster/lc_0/in_2

End 

Net : tx_addr_byte_1
T_19_23_wire_logic_cluster/lc_6/out
T_19_23_lc_trk_g3_6
T_19_23_wire_logic_cluster/lc_6/in_3

T_19_23_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g0_6
T_20_23_input_2_4
T_20_23_wire_logic_cluster/lc_4/in_2

End 

Net : tx_addr_byte_2
T_15_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g0_5
T_15_23_wire_logic_cluster/lc_5/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_23_sp12_h_l_1
T_20_23_lc_trk_g1_5
T_20_23_input_2_2
T_20_23_wire_logic_cluster/lc_2/in_2

End 

Net : tx_addr_byte_3
T_19_23_wire_logic_cluster/lc_0/out
T_19_23_lc_trk_g0_0
T_19_23_wire_logic_cluster/lc_0/in_0

T_19_23_wire_logic_cluster/lc_0/out
T_19_23_sp4_h_l_5
T_20_23_lc_trk_g3_5
T_20_23_wire_logic_cluster/lc_7/in_1

End 

Net : tx_addr_byte_4
T_21_20_wire_logic_cluster/lc_4/out
T_21_20_lc_trk_g1_4
T_21_20_wire_logic_cluster/lc_4/in_3

T_21_20_wire_logic_cluster/lc_4/out
T_21_19_sp4_v_t_40
T_21_23_lc_trk_g1_5
T_21_23_input_2_0
T_21_23_wire_logic_cluster/lc_0/in_2

End 

Net : tx_addr_byte_5
T_17_22_wire_logic_cluster/lc_6/out
T_17_22_lc_trk_g3_6
T_17_22_wire_logic_cluster/lc_6/in_3

T_17_22_wire_logic_cluster/lc_6/out
T_18_19_sp4_v_t_37
T_19_23_sp4_h_l_6
T_21_23_lc_trk_g3_3
T_21_23_input_2_2
T_21_23_wire_logic_cluster/lc_2/in_2

End 

Net : tx_addr_byte_6
T_15_22_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g3_0
T_15_22_wire_logic_cluster/lc_0/in_3

T_15_22_wire_logic_cluster/lc_0/out
T_15_22_sp4_h_l_5
T_19_22_sp4_h_l_5
T_22_22_sp4_v_t_40
T_21_23_lc_trk_g3_0
T_21_23_input_2_3
T_21_23_wire_logic_cluster/lc_3/in_2

End 

Net : tx_addr_byte_7
T_15_23_wire_logic_cluster/lc_7/out
T_15_23_lc_trk_g1_7
T_15_23_wire_logic_cluster/lc_7/in_3

T_15_23_wire_logic_cluster/lc_7/out
T_13_23_sp12_h_l_1
T_21_23_lc_trk_g1_2
T_21_23_input_2_5
T_21_23_wire_logic_cluster/lc_5/in_2

End 

Net : tx_data_byte_0
T_15_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g1_4
T_15_20_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_40
T_15_22_lc_trk_g1_0
T_15_22_wire_logic_cluster/lc_2/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_15_12_sp12_v_t_23
T_16_24_sp12_h_l_0
T_18_24_lc_trk_g0_7
T_18_24_wire_logic_cluster/lc_0/in_1

End 

Net : tx_data_byte_1
T_19_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g3_6
T_19_18_wire_logic_cluster/lc_6/in_3

T_19_18_wire_logic_cluster/lc_6/out
T_19_12_sp12_v_t_23
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_10_18_sp12_h_l_0
T_21_18_sp12_v_t_23
T_21_23_lc_trk_g2_7
T_21_23_input_2_1
T_21_23_wire_logic_cluster/lc_1/in_2

End 

Net : tx_data_byte_2
T_16_23_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g3_6
T_16_23_wire_logic_cluster/lc_6/in_3

T_16_23_wire_logic_cluster/lc_6/out
T_15_23_lc_trk_g2_6
T_15_23_wire_logic_cluster/lc_5/in_1

T_16_23_wire_logic_cluster/lc_6/out
T_16_23_sp4_h_l_1
T_20_23_sp4_h_l_4
T_21_23_lc_trk_g2_4
T_21_23_input_2_6
T_21_23_wire_logic_cluster/lc_6/in_2

End 

Net : tx_data_byte_3
T_19_23_wire_logic_cluster/lc_3/out
T_19_23_lc_trk_g0_3
T_19_23_wire_logic_cluster/lc_0/in_1

T_19_23_wire_logic_cluster/lc_3/out
T_19_23_lc_trk_g0_3
T_19_23_wire_logic_cluster/lc_3/in_0

T_19_23_wire_logic_cluster/lc_3/out
T_19_23_sp4_h_l_11
T_22_19_sp4_v_t_46
T_21_23_lc_trk_g2_3
T_21_23_input_2_7
T_21_23_wire_logic_cluster/lc_7/in_2

End 

Net : tx_data_byte_4
T_17_22_wire_logic_cluster/lc_7/out
T_17_22_lc_trk_g1_7
T_17_22_wire_logic_cluster/lc_7/in_1

T_17_22_wire_logic_cluster/lc_7/out
T_15_22_sp12_h_l_1
T_21_22_lc_trk_g1_6
T_21_22_input_2_1
T_21_22_wire_logic_cluster/lc_1/in_2

T_17_22_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_42
T_19_20_sp4_h_l_7
T_21_20_lc_trk_g3_2
T_21_20_wire_logic_cluster/lc_4/in_1

End 

Net : tx_data_byte_5
T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_3/out
T_17_16_sp12_v_t_22
T_17_22_lc_trk_g3_5
T_17_22_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_3/out
T_18_17_sp4_h_l_6
T_21_17_sp4_v_t_46
T_21_21_sp4_v_t_46
T_21_22_lc_trk_g3_6
T_21_22_wire_logic_cluster/lc_2/in_1

End 

Net : tx_data_byte_6
T_17_22_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g0_2
T_17_22_wire_logic_cluster/lc_2/in_0

T_17_22_wire_logic_cluster/lc_2/out
T_15_22_sp4_h_l_1
T_15_22_lc_trk_g0_4
T_15_22_wire_logic_cluster/lc_0/in_0

T_17_22_wire_logic_cluster/lc_2/out
T_12_22_sp12_h_l_0
T_21_22_lc_trk_g1_4
T_21_22_wire_logic_cluster/lc_4/in_1

End 

Net : tx_data_byte_7
T_14_22_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_5/in_3

T_14_22_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g2_5
T_15_23_wire_logic_cluster/lc_7/in_0

T_14_22_wire_logic_cluster/lc_5/out
T_14_22_sp12_h_l_1
T_18_22_sp4_h_l_4
T_21_22_sp4_v_t_41
T_20_23_lc_trk_g3_1
T_20_23_wire_logic_cluster/lc_3/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_0
T_20_20_wire_logic_cluster/lc_0/out
T_20_20_lc_trk_g1_0
T_20_20_wire_logic_cluster/lc_0/in_3

T_20_20_wire_logic_cluster/lc_0/out
T_20_19_lc_trk_g1_0
T_20_19_input_2_7
T_20_19_wire_logic_cluster/lc_7/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_1
T_17_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_5/in_3

T_17_19_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g1_5
T_17_20_wire_logic_cluster/lc_0/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_2
T_18_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g2_6
T_18_20_wire_logic_cluster/lc_6/in_0

T_18_20_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g2_6
T_17_20_wire_logic_cluster/lc_7/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_3
T_17_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g0_4
T_17_19_input_2_4
T_17_19_wire_logic_cluster/lc_4/in_2

T_17_19_wire_logic_cluster/lc_4/out
T_16_19_sp4_h_l_0
T_15_19_sp4_v_t_37
T_14_21_lc_trk_g1_0
T_14_21_input_2_7
T_14_21_wire_logic_cluster/lc_7/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_4
T_16_21_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g3_2
T_16_21_wire_logic_cluster/lc_2/in_3

T_16_21_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_5/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_5
T_17_18_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g2_7
T_17_18_input_2_7
T_17_18_wire_logic_cluster/lc_7/in_2

T_17_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g2_7
T_16_18_input_2_7
T_16_18_wire_logic_cluster/lc_7/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_6
T_16_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g0_1
T_16_19_input_2_1
T_16_19_wire_logic_cluster/lc_1/in_2

T_16_19_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_3/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_7
T_18_18_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g0_6
T_18_18_input_2_6
T_18_18_wire_logic_cluster/lc_6/in_2

T_18_18_wire_logic_cluster/lc_6/out
T_17_18_sp4_h_l_4
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_5/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_0
T_19_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g3_1
T_19_19_wire_logic_cluster/lc_1/in_3

T_19_19_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g1_1
T_20_19_wire_logic_cluster/lc_7/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_1
T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_3/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g0_3
T_17_20_wire_logic_cluster/lc_0/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_2
T_18_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_4/in_0

T_18_20_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g3_4
T_17_20_input_2_7
T_17_20_wire_logic_cluster/lc_7/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_3
T_16_21_wire_logic_cluster/lc_6/out
T_16_21_lc_trk_g3_6
T_16_21_wire_logic_cluster/lc_6/in_3

T_16_21_wire_logic_cluster/lc_6/out
T_15_21_sp4_h_l_4
T_14_21_lc_trk_g0_4
T_14_21_wire_logic_cluster/lc_7/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_4
T_18_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_3/in_3

T_18_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_5/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_5
T_16_19_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_3/in_3

T_16_19_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g1_3
T_16_18_wire_logic_cluster/lc_7/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_6
T_17_19_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g3_2
T_17_19_wire_logic_cluster/lc_2/in_3

T_17_19_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_3/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_7
T_16_20_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g1_0
T_16_20_wire_logic_cluster/lc_0/in_3

T_16_20_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_40
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_5/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_0
T_20_20_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g0_7
T_20_20_input_2_7
T_20_20_wire_logic_cluster/lc_7/in_2

T_20_20_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g0_7
T_20_20_wire_logic_cluster/lc_1/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_1
T_16_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_5/in_3

T_16_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_4/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_2
T_18_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g2_6
T_18_19_wire_logic_cluster/lc_6/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g2_6
T_18_19_wire_logic_cluster/lc_5/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_3
T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g2_3
T_16_21_input_2_3
T_16_21_wire_logic_cluster/lc_3/in_2

T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_5/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_4
T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g0_0
T_18_20_wire_logic_cluster/lc_0/in_0

T_18_20_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g2_0
T_17_20_input_2_4
T_17_20_wire_logic_cluster/lc_4/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_5
T_18_19_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g0_0
T_18_19_input_2_0
T_18_19_wire_logic_cluster/lc_0/in_2

T_18_19_wire_logic_cluster/lc_0/out
T_17_18_lc_trk_g2_0
T_17_18_input_2_4
T_17_18_wire_logic_cluster/lc_4/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_6
T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_19_19_lc_trk_g1_6
T_19_19_wire_logic_cluster/lc_7/in_0

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_15_19_sp4_h_l_6
T_16_19_lc_trk_g2_6
T_16_19_input_2_4
T_16_19_wire_logic_cluster/lc_4/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_7
T_19_18_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g0_0
T_19_18_input_2_0
T_19_18_wire_logic_cluster/lc_0/in_2

T_19_18_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g1_0
T_19_18_wire_logic_cluster/lc_3/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_0
T_18_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g0_1
T_18_20_input_2_1
T_18_20_wire_logic_cluster/lc_1/in_2

T_18_20_wire_logic_cluster/lc_1/out
T_14_20_sp12_h_l_1
T_20_20_lc_trk_g0_6
T_20_20_wire_logic_cluster/lc_1/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_1
T_16_20_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g3_3
T_16_20_wire_logic_cluster/lc_3/in_3

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_4/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_2
T_18_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g1_1
T_18_19_wire_logic_cluster/lc_1/in_3

T_18_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g1_1
T_18_19_wire_logic_cluster/lc_5/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_3
T_16_21_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g1_0
T_16_21_wire_logic_cluster/lc_0/in_3

T_16_21_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g1_0
T_16_21_wire_logic_cluster/lc_5/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_4
T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g2_5
T_18_20_input_2_5
T_18_20_wire_logic_cluster/lc_5/in_2

T_18_20_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_4/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_5
T_17_18_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_5/in_1

T_17_18_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_4/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_6
T_16_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g1_6
T_16_19_wire_logic_cluster/lc_6/in_3

T_16_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g1_6
T_16_19_wire_logic_cluster/lc_4/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_7
T_19_18_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g1_7
T_19_18_wire_logic_cluster/lc_7/in_3

T_19_18_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g1_7
T_19_18_wire_logic_cluster/lc_3/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n2_cascade_
T_19_19_wire_logic_cluster/lc_3/ltout
T_19_19_wire_logic_cluster/lc_4/in_2

End 

Net : tx_fifo.lscc_fifo_inst.n3
T_18_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g0_2
T_18_20_input_2_4
T_18_20_wire_logic_cluster/lc_4/in_2

T_18_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_1/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_5/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_1/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_16_20_sp4_h_l_1
T_16_20_lc_trk_g0_4
T_16_20_input_2_0
T_16_20_wire_logic_cluster/lc_0/in_2

T_18_20_wire_logic_cluster/lc_2/out
T_16_20_sp4_h_l_1
T_16_20_lc_trk_g0_4
T_16_20_wire_logic_cluster/lc_3/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g3_2
T_19_19_input_2_1
T_19_19_wire_logic_cluster/lc_1/in_2

T_18_20_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_41
T_17_19_lc_trk_g3_1
T_17_19_wire_logic_cluster/lc_3/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_41
T_17_19_lc_trk_g3_1
T_17_19_wire_logic_cluster/lc_2/in_0

T_18_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_44
T_15_21_sp4_h_l_9
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_6/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_18_19_sp4_v_t_36
T_15_19_sp4_h_l_1
T_16_19_lc_trk_g3_1
T_16_19_wire_logic_cluster/lc_3/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_44
T_15_21_sp4_h_l_9
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_44
T_17_18_lc_trk_g3_4
T_17_18_input_2_5
T_17_18_wire_logic_cluster/lc_5/in_2

T_18_20_wire_logic_cluster/lc_2/out
T_18_19_sp4_v_t_36
T_15_19_sp4_h_l_1
T_16_19_lc_trk_g3_1
T_16_19_wire_logic_cluster/lc_6/in_0

T_18_20_wire_logic_cluster/lc_2/out
T_19_17_sp4_v_t_45
T_19_18_lc_trk_g3_5
T_19_18_wire_logic_cluster/lc_7/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n3528
T_16_20_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_0/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n3534
T_18_19_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g0_5
T_17_20_wire_logic_cluster/lc_7/in_0

End 

Net : tx_fifo.lscc_fifo_inst.n3540
T_16_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_2
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_7/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n3546
T_16_19_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g1_4
T_16_18_wire_logic_cluster/lc_3/in_0

End 

Net : tx_fifo.lscc_fifo_inst.n3552
T_19_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_3
T_16_18_lc_trk_g0_3
T_16_18_wire_logic_cluster/lc_5/in_0

End 

Net : tx_fifo.lscc_fifo_inst.n3558
T_17_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_7/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n3564
T_20_20_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g0_1
T_20_19_wire_logic_cluster/lc_7/in_0

End 

Net : tx_fifo.lscc_fifo_inst.n3570_cascade_
T_17_20_wire_logic_cluster/lc_4/ltout
T_17_20_wire_logic_cluster/lc_5/in_2

End 

Net : tx_fifo.lscc_fifo_inst.n3_cascade_
T_18_20_wire_logic_cluster/lc_2/ltout
T_18_20_wire_logic_cluster/lc_3/in_2

End 

Net : tx_fifo.lscc_fifo_inst.n4
T_19_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g3_6
T_18_19_wire_logic_cluster/lc_6/in_3

T_19_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g3_6
T_18_19_wire_logic_cluster/lc_0/in_3

T_19_19_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g0_6
T_19_18_wire_logic_cluster/lc_0/in_0

T_19_19_wire_logic_cluster/lc_6/out
T_10_19_sp12_h_l_0
T_17_19_lc_trk_g0_0
T_17_19_wire_logic_cluster/lc_5/in_1

T_19_19_wire_logic_cluster/lc_6/out
T_10_19_sp12_h_l_0
T_17_19_lc_trk_g0_0
T_17_19_wire_logic_cluster/lc_4/in_0

T_19_19_wire_logic_cluster/lc_6/out
T_20_20_lc_trk_g2_6
T_20_20_wire_logic_cluster/lc_7/in_1

T_19_19_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g1_6
T_18_20_wire_logic_cluster/lc_0/in_3

T_19_19_wire_logic_cluster/lc_6/out
T_20_20_lc_trk_g2_6
T_20_20_wire_logic_cluster/lc_0/in_0

T_19_19_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_41
T_18_20_lc_trk_g3_1
T_18_20_input_2_6
T_18_20_wire_logic_cluster/lc_6/in_2

T_19_19_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g3_6
T_18_18_wire_logic_cluster/lc_6/in_1

T_19_19_wire_logic_cluster/lc_6/out
T_10_19_sp12_h_l_0
T_16_19_lc_trk_g1_7
T_16_19_wire_logic_cluster/lc_1/in_1

T_19_19_wire_logic_cluster/lc_6/out
T_19_19_sp4_h_l_1
T_18_15_sp4_v_t_36
T_17_18_lc_trk_g2_4
T_17_18_wire_logic_cluster/lc_7/in_1

T_19_19_wire_logic_cluster/lc_6/out
T_18_19_sp4_h_l_4
T_17_19_sp4_v_t_41
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_5/in_1

T_19_19_wire_logic_cluster/lc_6/out
T_18_19_sp4_h_l_4
T_17_19_sp4_v_t_47
T_16_21_lc_trk_g0_1
T_16_21_wire_logic_cluster/lc_3/in_0

T_19_19_wire_logic_cluster/lc_6/out
T_18_19_sp4_h_l_4
T_17_19_sp4_v_t_47
T_16_21_lc_trk_g0_1
T_16_21_wire_logic_cluster/lc_2/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n4_cascade_
T_19_19_wire_logic_cluster/lc_6/ltout
T_19_19_wire_logic_cluster/lc_7/in_2

End 

Net : tx_fifo.lscc_fifo_inst.rd_addr_r_2
T_19_19_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g2_5
T_19_19_wire_logic_cluster/lc_4/in_3

T_19_19_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g2_5
T_19_19_wire_logic_cluster/lc_2/in_3

T_19_19_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g2_5
T_19_19_wire_logic_cluster/lc_5/in_0

End 

Net : tx_fifo.lscc_fifo_inst.rd_fifo_en_prev_r
T_13_23_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g2_7
T_14_22_wire_logic_cluster/lc_0/in_1

End 

Net : tx_fifo.lscc_fifo_inst.rd_fifo_en_w
T_15_22_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g1_4
T_15_21_wire_logic_cluster/lc_4/in_1

T_15_22_wire_logic_cluster/lc_4/out
T_16_21_sp4_v_t_41
T_13_21_sp4_h_l_10
T_14_21_lc_trk_g2_2
T_14_21_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_36
T_17_20_sp4_h_l_6
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_1/cen

T_15_22_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_36
T_17_20_sp4_h_l_6
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_1/cen

T_15_22_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_36
T_17_20_sp4_h_l_6
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_1/cen

T_15_22_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_36
T_17_20_sp4_h_l_6
T_16_16_sp4_v_t_46
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_36
T_17_20_sp4_h_l_6
T_16_16_sp4_v_t_46
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_36
T_17_20_sp4_h_l_6
T_16_16_sp4_v_t_46
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_4/out
T_16_22_sp4_h_l_8
T_19_18_sp4_v_t_39
T_19_19_lc_trk_g3_7
T_19_19_wire_logic_cluster/lc_5/in_1

T_15_22_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_36
T_17_20_sp4_h_l_6
T_20_16_sp4_v_t_43
T_20_19_lc_trk_g1_3
T_20_19_wire_logic_cluster/lc_0/cen

End 

Net : tx_uart_active_flag
T_22_15_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g3_4
T_22_15_wire_logic_cluster/lc_4/in_1

T_22_15_wire_logic_cluster/lc_4/out
T_21_15_sp4_h_l_0
T_20_15_sp4_v_t_37
T_20_19_sp4_v_t_45
T_20_20_lc_trk_g2_5
T_20_20_wire_logic_cluster/lc_5/in_0

T_22_15_wire_logic_cluster/lc_4/out
T_15_15_sp12_h_l_0
T_14_15_sp12_v_t_23
T_14_22_lc_trk_g3_3
T_14_22_wire_logic_cluster/lc_3/in_1

End 

Net : uart_rx_complete_prev
T_24_21_wire_logic_cluster/lc_7/out
T_24_21_lc_trk_g2_7
T_24_21_wire_logic_cluster/lc_1/in_0

End 

Net : uart_rx_complete_rising_edge
T_24_21_wire_logic_cluster/lc_1/out
T_24_20_lc_trk_g1_1
T_24_20_wire_logic_cluster/lc_1/in_3

T_24_21_wire_logic_cluster/lc_1/out
T_24_20_lc_trk_g1_1
T_24_20_wire_logic_cluster/lc_0/in_0

T_24_21_wire_logic_cluster/lc_1/out
T_23_21_sp4_h_l_10
T_22_17_sp4_v_t_47
T_21_20_lc_trk_g3_7
T_21_20_wire_logic_cluster/lc_4/in_0

T_24_21_wire_logic_cluster/lc_1/out
T_20_21_sp12_h_l_1
T_19_21_sp12_v_t_22
T_19_23_lc_trk_g2_5
T_19_23_wire_logic_cluster/lc_6/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_20_21_sp12_h_l_1
T_19_21_sp12_v_t_22
T_19_23_lc_trk_g2_5
T_19_23_wire_logic_cluster/lc_0/in_3

T_24_21_wire_logic_cluster/lc_1/out
T_20_21_sp12_h_l_1
T_19_21_sp12_v_t_22
T_19_23_lc_trk_g3_5
T_19_23_wire_logic_cluster/lc_3/in_3

T_24_21_wire_logic_cluster/lc_1/out
T_24_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_17_22_lc_trk_g1_2
T_17_22_wire_logic_cluster/lc_6/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_24_18_sp12_v_t_22
T_13_18_sp12_h_l_1
T_19_18_lc_trk_g1_6
T_19_18_wire_logic_cluster/lc_6/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_24_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_17_22_lc_trk_g1_2
T_17_22_wire_logic_cluster/lc_7/in_0

T_24_21_wire_logic_cluster/lc_1/out
T_24_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_17_22_lc_trk_g1_2
T_17_22_wire_logic_cluster/lc_2/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_24_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_15_22_lc_trk_g1_6
T_15_22_wire_logic_cluster/lc_2/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_24_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_15_22_lc_trk_g1_6
T_15_22_wire_logic_cluster/lc_0/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_24_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_17_22_sp4_h_l_4
T_16_18_sp4_v_t_44
T_15_20_lc_trk_g0_2
T_15_20_wire_logic_cluster/lc_4/in_0

T_24_21_wire_logic_cluster/lc_1/out
T_24_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_17_22_sp4_h_l_4
T_16_22_sp4_v_t_47
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_6/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_24_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_17_22_sp4_h_l_4
T_16_22_sp4_v_t_47
T_15_23_lc_trk_g3_7
T_15_23_wire_logic_cluster/lc_5/in_3

T_24_21_wire_logic_cluster/lc_1/out
T_24_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_17_22_sp4_h_l_4
T_16_22_sp4_v_t_47
T_15_23_lc_trk_g3_7
T_15_23_wire_logic_cluster/lc_7/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_23_21_sp4_h_l_10
T_22_17_sp4_v_t_47
T_19_17_sp4_h_l_4
T_15_17_sp4_h_l_7
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_3/in_1

T_24_21_wire_logic_cluster/lc_1/out
T_24_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_17_22_sp4_h_l_4
T_13_22_sp4_h_l_4
T_14_22_lc_trk_g2_4
T_14_22_wire_logic_cluster/lc_5/in_1

End 

Net : wr_addr_p1_w_2
T_17_19_wire_logic_cluster/lc_0/out
T_17_19_sp4_h_l_5
T_19_19_lc_trk_g3_0
T_19_19_wire_logic_cluster/lc_4/in_1

End 

Net : wr_addr_p1_w_2_cascade_
T_17_19_wire_logic_cluster/lc_0/ltout
T_17_19_wire_logic_cluster/lc_1/in_2

End 

Net : wr_addr_r_0
T_19_20_wire_logic_cluster/lc_0/out
T_19_20_lc_trk_g1_0
T_19_20_wire_logic_cluster/lc_0/in_1

T_19_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_2/in_1

T_19_20_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g0_0
T_19_19_wire_logic_cluster/lc_6/in_0

T_19_20_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g0_0
T_19_19_wire_logic_cluster/lc_3/in_1

T_19_20_wire_logic_cluster/lc_0/out
T_19_20_sp4_h_l_5
T_18_16_sp4_v_t_47
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_0/in_0

T_19_20_wire_logic_cluster/lc_0/out
T_19_20_sp4_h_l_5
T_22_20_sp4_v_t_40
T_21_22_lc_trk_g0_5
T_21_22_wire_logic_cluster/lc_6/in_3

T_19_20_wire_logic_cluster/lc_0/out
T_16_20_sp12_h_l_0
T_15_20_sp12_v_t_23
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_5/in_1

T_19_20_wire_logic_cluster/lc_0/out
T_16_20_sp12_h_l_0
T_15_20_sp12_v_t_23
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_0/in_0

T_19_20_wire_logic_cluster/lc_0/out
T_16_20_sp12_h_l_0
T_15_20_sp12_v_t_23
T_15_22_lc_trk_g2_4
T_15_22_wire_logic_cluster/lc_6/in_0

End 

Net : wr_addr_r_1
T_15_21_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g3_0
T_15_21_wire_logic_cluster/lc_5/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g3_0
T_15_21_wire_logic_cluster/lc_0/in_3

T_15_21_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g0_0
T_16_21_wire_logic_cluster/lc_6/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g0_0
T_16_21_wire_logic_cluster/lc_3/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g0_0
T_16_21_wire_logic_cluster/lc_0/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g0_0
T_16_21_wire_logic_cluster/lc_2/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_15_18_sp4_v_t_40
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g3_0
T_16_20_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g3_0
T_16_20_wire_logic_cluster/lc_5/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g3_0
T_16_20_wire_logic_cluster/lc_3/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_41
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_3/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_41
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_6/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_41
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_1/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_46
T_17_19_lc_trk_g2_3
T_17_19_wire_logic_cluster/lc_3/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_40
T_18_20_lc_trk_g1_0
T_18_20_wire_logic_cluster/lc_4/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_40
T_18_20_lc_trk_g1_0
T_18_20_wire_logic_cluster/lc_3/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_46
T_17_19_lc_trk_g2_3
T_17_19_wire_logic_cluster/lc_2/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_40
T_18_20_lc_trk_g1_0
T_18_20_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_40
T_18_20_lc_trk_g1_0
T_18_20_wire_logic_cluster/lc_1/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_40
T_18_20_lc_trk_g1_0
T_18_20_wire_logic_cluster/lc_5/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_46
T_17_19_lc_trk_g2_3
T_17_19_wire_logic_cluster/lc_5/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_40
T_18_20_lc_trk_g1_0
T_18_20_wire_logic_cluster/lc_6/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_46
T_17_19_lc_trk_g2_3
T_17_19_wire_logic_cluster/lc_4/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_46
T_17_19_lc_trk_g2_3
T_17_19_wire_logic_cluster/lc_0/in_3

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_46
T_18_19_lc_trk_g2_3
T_18_19_wire_logic_cluster/lc_6/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_46
T_18_19_lc_trk_g2_3
T_18_19_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_46
T_18_19_lc_trk_g2_3
T_18_19_wire_logic_cluster/lc_1/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_40
T_17_18_lc_trk_g3_0
T_17_18_wire_logic_cluster/lc_5/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_40
T_17_18_lc_trk_g3_0
T_17_18_wire_logic_cluster/lc_7/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_16_21_sp4_h_l_0
T_19_17_sp4_v_t_37
T_19_19_lc_trk_g2_0
T_19_19_wire_logic_cluster/lc_0/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_16_21_sp4_h_l_0
T_19_17_sp4_v_t_37
T_19_19_lc_trk_g2_0
T_19_19_wire_logic_cluster/lc_1/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_41
T_17_22_sp4_h_l_10
T_20_18_sp4_v_t_41
T_20_20_lc_trk_g3_4
T_20_20_wire_logic_cluster/lc_7/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_16_21_sp4_h_l_0
T_19_17_sp4_v_t_37
T_19_19_lc_trk_g2_0
T_19_19_wire_logic_cluster/lc_7/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_41
T_17_22_sp4_h_l_10
T_20_18_sp4_v_t_41
T_20_20_lc_trk_g3_4
T_20_20_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_40
T_18_18_lc_trk_g2_0
T_18_18_wire_logic_cluster/lc_6/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_16_21_sp4_h_l_0
T_19_17_sp4_v_t_37
T_19_19_lc_trk_g2_0
T_19_19_wire_logic_cluster/lc_3/in_3

T_15_21_wire_logic_cluster/lc_0/out
T_16_21_sp4_h_l_0
T_19_17_sp4_v_t_43
T_19_18_lc_trk_g2_3
T_19_18_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_16_21_sp4_h_l_0
T_19_17_sp4_v_t_43
T_19_18_lc_trk_g2_3
T_19_18_wire_logic_cluster/lc_7/in_0

End 

Net : wr_addr_r_2
T_17_19_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_0/in_1

T_17_19_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_1/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_10
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_0/in_0

End 

Net : wr_fifo_en_w
T_18_19_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_1
T_15_19_sp4_v_t_42
T_15_21_lc_trk_g2_7
T_15_21_wire_logic_cluster/lc_0/in_1

End 

Net : wr_fifo_en_w_cascade_
T_18_19_wire_logic_cluster/lc_2/ltout
T_18_19_wire_logic_cluster/lc_3/in_2

End 

