#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  4 15:27:06 2021
# Process ID: 14116
# Current directory: C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10196 C:\Users\PC\Desktop\DE1\Digital-electronics-1\Labs\projekt\project\project.xpr
# Log file: C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/vivado.log
# Journal file: C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.xpr
INFO: [Project 1-313] Project file moved from 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.gen/sources_1', nor could it be found using path 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.gen/sources_1'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:arty-a7-35:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 985.004 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top tb_LED_bargraph [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top LED_bargraph [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LED_bargraph' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_LED_bargraph_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sources_1/new/LED_bargraph.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_bargraph'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sim_1/new/tb_LED_bargraph.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_LED_bargraph'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_LED_bargraph_behav xil_defaultlib.tb_LED_bargraph -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_LED_bargraph_behav xil_defaultlib.tb_LED_bargraph -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.LED_bargraph [led_bargraph_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_led_bargraph
Built simulation snapshot tb_LED_bargraph_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 985.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LED_bargraph_behav -key {Behavioral:sim_1:Functional:tb_LED_bargraph} -tclbatch {tb_LED_bargraph.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_LED_bargraph.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 985.004 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 985.004 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 985.004 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_pwm [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top pwm [current_fileset]
update_compile_order -fileset sources_1
set_property top tb_LED_bargraph [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LED_bargraph' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_LED_bargraph_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_LED_bargraph_behav xil_defaultlib.tb_LED_bargraph -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_LED_bargraph_behav xil_defaultlib.tb_LED_bargraph -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LED_bargraph_behav -key {Behavioral:sim_1:Functional:tb_LED_bargraph} -tclbatch {tb_LED_bargraph.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_LED_bargraph.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ms
run: Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1496.461 ; gain = 0.000
xsim: Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 1496.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LED_bargraph_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ms
launch_simulation: Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 1496.461 ; gain = 0.000
set_property top tb_pwm [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pwm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_pwm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sources_1/new/clk_enable_4khz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_enable_beep'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pwm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sim_1/new/tb_pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_pwm'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_pwm_behav xil_defaultlib.tb_pwm -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_pwm_behav xil_defaultlib.tb_pwm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000)\]
Compiling architecture behavioral of entity xil_defaultlib.clk_enable_beep [clk_enable_beep_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_pwm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pwm_behav -key {Behavioral:sim_1:Functional:tb_pwm} -tclbatch {tb_pwm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_pwm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1496.461 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1496.461 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1496.461 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_state_machine [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
ERROR: [VRFC 10-1471] type error near s_echo_i ; current type std_logic; expected type std_logic_vector [C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd:28]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd:10]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
ERROR: [VRFC 10-1471] type error near s_echo_i ; current type std_logic; expected type std_logic_vector [C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd:28]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd:10]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/PC/Desktop/DE1/Digital-electronics-1/Labs/projekt/project/project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  4 16:49:25 2021...
