Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec 15 12:57:19 2018
| Host         : DESKTOP-CQ2ECPO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controlador_control_sets_placed.rpt
| Design       : controlador
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           13 |
| No           | No                    | Yes                    |              31 |           15 |
| No           | Yes                   | No                     |              46 |           13 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |             148 |           48 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------------------+-----------------------+------------------+----------------+
|     Clock Signal    |                Enable Signal                |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------+---------------------------------------------+-----------------------+------------------+----------------+
|  utt0/inst/clk_out1 | utt1/en_2_cycles                            | utt1/clk_3megas_out   |                1 |              1 |
|  utt0/inst/clk_out1 | uut3/PWM_in_reg[0][0]                       | reset_IBUF            |                3 |              8 |
|  utt0/inst/clk_out1 | uut2/sample_out_ready_reg                   | reset_IBUF            |                1 |              8 |
|  utt0/inst/clk_out1 | uut5/controller/control_reg[0]_0            |                       |                3 |              8 |
|  utt0/inst/clk_out1 | uut5/controller/E[0]                        |                       |                2 |              8 |
|  utt0/inst/clk_out1 | utt1/en_2_cycles                            | uut3/r_reg[8]_i_1_n_0 |                2 |              9 |
|  utt0/inst/clk_out1 | uut5/controller/FSM_onehot_state[9]_i_1_n_0 | reset_IBUF            |                2 |             10 |
|  utt0/inst/clk_out1 | uut3/cur_b_reg[0][0]                        | reset_IBUF            |                7 |             19 |
|  utt0/inst/clk_out1 | uut2/E[0]                                   | reset_IBUF            |                8 |             19 |
|  utt0/inst/clk_out1 | uut2/last_b_reg[0][0]                       | reset_IBUF            |                7 |             19 |
|  utt0/inst/clk_out1 |                                             |                       |               13 |             21 |
|  utt0/inst/clk_out1 | utt1/en_4cycles                             | reset_IBUF            |                9 |             25 |
|  utt0/inst/clk_out1 |                                             | reset_IBUF            |               15 |             31 |
|  utt0/inst/clk_out1 | Sample_In_enable                            | reset_IBUF            |               11 |             40 |
|  utt0/inst/clk_out1 |                                             | uut5/controller/clr   |               13 |             46 |
+---------------------+---------------------------------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 8      |                     4 |
| 9      |                     1 |
| 10     |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


