==39224== Cachegrind, a cache and branch-prediction profiler
==39224== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39224== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39224== Command: ./sift .
==39224== 
--39224-- warning: L3 cache found, using its data for the LL simulation.
--39224-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39224-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39224== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39224== (see section Limitations in user manual)
==39224== NOTE: further instances of this message will not be shown
==39224== 
==39224== I   refs:      3,167,698,658
==39224== I1  misses:            1,822
==39224== LLi misses:            1,817
==39224== I1  miss rate:          0.00%
==39224== LLi miss rate:          0.00%
==39224== 
==39224== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39224== D1  misses:        4,833,096  (  2,828,479 rd   +   2,004,617 wr)
==39224== LLd misses:        4,077,567  (  2,190,442 rd   +   1,887,125 wr)
==39224== D1  miss rate:           0.5% (        0.4%     +         0.7%  )
==39224== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39224== 
==39224== LL refs:           4,834,918  (  2,830,301 rd   +   2,004,617 wr)
==39224== LL misses:         4,079,384  (  2,192,259 rd   +   1,887,125 wr)
==39224== LL miss rate:            0.1% (        0.1%     +         0.6%  )
