









--pipelin reg tb

library IEEE;
use IEEE.std_logic_1164.all;

entity tb_pipelineReg is
	port(
	iCLK            : in std_logic);
end tb_pipelineReg;



architecture behavior of tb_pipelineReg is

 component mem_wb_buffer
port(
	reset				: in std_logic;
	enable				: in std_logic;
	clock				: in std_logic;
	--
	s_DMemData 		: in std_logic_vector(31 downto 0);
	o_DMemData		: out std_logic_vector(31 downto 0);
	s_DMemWr		: in std_logic;
	o_DMemWr		: out std_logic;
	
	
	--everything for ex/mem
	s_DMemAddr		: in std_logic_vector(31 downto 0);
	o_DMemAddr		: out std_logic_vector(31 downto 0);
	s_RegWrAddr		: in std_logic_vector(31 downto 0);
	o_RegWrAddr 	: out std_logic_vector(31 downto 0);
	s_MemToReg		: in std_logic;
	o_MemToReg		: out std_logic;
	s_ra			: in std_logic;
	o_ra			: out std_logic);
	
  end component;

--singals
signal tb_DmemData, tb_DmemAddr, tb_RegWrAddr	: std_logic_vector(31 downto 0);
signal tb_DmemWr, tb_ra, tb_MemtoReg, tb_reset, tb_enable : std_logic;

begin
mem_wb : mem_wb_buffer
port map(clock => iclk,
	s_DmemAddr	=> tb_DmemAddr,
	s_DmemData	=> tb_DmemData,
	s_DmemWr	=> tb_DmemWr,
	s_RegWrAddr	=> tb_RegWrAddr,
	s_MemtoReg	=> tb_MemtoReg,
	s_ra		=> tb_ra,
	reset		=> tb_reset,
	enable		=> tb_enable);

TB : process
begin


tb_DMemAddr	<= x"0101ffff";
tb_DMemData	<= x"11110000";
tb_DMemWr	<=  '1';
tb_RegWrAddr	<=  x"00001111";
tb_MemToReg	<=  '0';
tb_ra		<=  '1';
tb_reset		<=  '0';
tb_enable 		<=  '1';
wait for 100 ns;

tb_DMemAddr	<= x"0101ffff";
tb_DMemData	<= x"11110000";
tb_DMemWr	<=  '1';
tb_RegWrAddr	<=  x"00001111";
tb_MemToReg	<=  '0';
tb_ra		<=  '1';
tb_reset		<=  '1';
tb_enable 		<=  '0';
wait for 100 ns;


tb_DMemAddr	<= x"0101ffff";
tb_DMemData	<= x"11110000";
tb_DMemWr	<=  '1';
tb_RegWrAddr	<=  x"00001111";
tb_MemToReg	<=  '0';
tb_ra		<=  '1';
tb_reset		<=  '0';
tb_enable 		<=  '0';
wait for 100 ns;


tb_DMemAddr	<= x"0101ffff";
tb_DMemData	<= x"11110000";
tb_DMemWr	<=  '1';
tb_RegWrAddr	<=  x"00001111";
tb_MemToReg	<=  '0';
tb_ra		<=  '1';
tb_reset		<=  '0';
tb_enable 		<=  '1';
wait for 100 ns;


tb_DMemAddr	<= x"0101ffff";
tb_DMemData	<= x"11110000";
tb_DMemWr	<=  '1';
tb_RegWrAddr	<=  x"00001111";
tb_MemToReg	<=  '0';
tb_ra		<=  '1';
tb_reset		<=  '1';
tb_enable 		<=  '1';
wait for 100 ns;



end process;
end behavior;