
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec  3 2021 11:43:58 CET (Dec  3 2021 10:43:58 UTC)

// Verification Directory fv/counter5b 

module counter5b(clk, rst, countOUT);
  input clk, rst;
  output [4:0] countOUT;
  wire clk, rst;
  wire [4:0] countOUT;
  wire [4:0] lstcnt;
  wire n_0, n_1, n_2, n_4, n_6, n_7, n_11, n_12;
  wire n_13, n_22, n_28, n_34, n_40;
  IND2D1BWP7T g89(.A1 (n_4), .B1 (countOUT[3]), .ZN (n_7));
  IND2D1BWP7T g92(.A1 (n_2), .B1 (countOUT[2]), .ZN (n_4));
  CKXOR2D1BWP7T g93(.A1 (countOUT[0]), .A2 (countOUT[1]), .Z (n_1));
  ND2D1BWP7T g95(.A1 (lstcnt[0]), .A2 (lstcnt[1]), .ZN (n_2));
  INVD0BWP7T g96(.I (rst), .ZN (n_6));
  XNR2D1BWP7T g2(.A1 (n_7), .A2 (lstcnt[4]), .ZN (n_11));
  XNR2D1BWP7T g103(.A1 (n_4), .A2 (lstcnt[3]), .ZN (n_12));
  XNR2D1BWP7T g104(.A1 (n_2), .A2 (lstcnt[2]), .ZN (n_13));
  INVD4BWP7T drc_bufs(.I (n_0), .ZN (countOUT[0]));
  INVD4BWP7T drc_bufs111(.I (n_22), .ZN (countOUT[3]));
  INVD4BWP7T drc_bufs117(.I (n_28), .ZN (countOUT[2]));
  INVD4BWP7T drc_bufs123(.I (n_34), .ZN (countOUT[1]));
  INVD4BWP7T drc_bufs129(.I (n_40), .ZN (countOUT[4]));
  DFCND0BWP7T \lstcnt_reg[0] (.CDN (n_6), .CP (clk), .D (n_0), .Q
       (lstcnt[0]), .QN (n_0));
  DFCND0BWP7T \lstcnt_reg[3] (.CDN (n_6), .CP (clk), .D (n_12), .Q
       (lstcnt[3]), .QN (n_22));
  DFCND0BWP7T \lstcnt_reg[2] (.CDN (n_6), .CP (clk), .D (n_13), .Q
       (lstcnt[2]), .QN (n_28));
  DFCND0BWP7T \lstcnt_reg[1] (.CDN (n_6), .CP (clk), .D (n_1), .Q
       (lstcnt[1]), .QN (n_34));
  DFCND0BWP7T \lstcnt_reg[4] (.CDN (n_6), .CP (clk), .D (n_11), .Q
       (lstcnt[4]), .QN (n_40));
endmodule

