CAPI=2:
# Vendor 		: 
# Author 		: ling
# Filename 	:  
# Date Created: 2022.04.26 
# Version		: V1.0
# File description	:
# Revision History :
name: "lowrisc:dv:memory_map_info:0.1"
description: "memory_map_info DV UVM environmnt"
filesets:
  files_dv:
    depend:
      - lowrisc:dv:bind_abs
      - lowrisc:dut:top_pkg:0.1
    files:
      - memory_map_info_pkg.sv
      - access_addr_info.sv: {is_include_file: true}
      - slv_port_info.sv: {is_include_file: true}
      - mst_port_info.sv: {is_include_file: true}
      - memory_map_info.sv: {is_include_file: true}
    file_type: systemVerilogSource

# generate:
#   ral:
#     generator: ralgen
#     parameters:
#       name: axi
#       ip_hjson: ../../data/axi.hjson

targets:
  default:
    filesets:
      - files_dv
    # generate:
      # - ral
