# Basic memory module
 A 1kb-RAM module is implemented in verilog HDL
