# Simulation of Dynamic Fast Latched Comparator
This project involves the simulation and analysis of a dynamic fast latched comparator circuit using 180nm technology. The simulations were conducted using Cadence Virtuoso to evaluate the performance under specific conditions.

__Overview__<br/> 
Technology: 180nm CMOS process<br/> 
Tools Used: Cadence Virtuoso, ADS<br/> 
Clock Frequency: 250 MHz<br/> 


