============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 01 2024  05:24:16 pm
  Module:                 uart_can_bridge
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (46 ps) Setup Check with Pin can_rx_inst_bit_count_reg[6]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_bit_count_reg[6]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     215                  
     Required Time:=    1785                  
      Launch Clock:-       0                  
         Data Path:-    1739                  
             Slack:=      46                  

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK   -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q     -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                        -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                  -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                  -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                  -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                        -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3315__8428/Z                  -       A->Z   R     NAND2X1        1   6.8   199   203    1658    (-,-) 
  g3279__2883/Z                  -       B->Z   F     NAND2X1        1   6.4    98    81    1739    (-,-) 
  can_rx_inst_bit_count_reg[6]/D -       -      F     DFFQSRX1       1     -     -     0    1739    (-,-) 
#---------------------------------------------------------------------------------------------------------

