// Seed: 190758468
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  inout id_8;
  inout id_7;
  output id_6;
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  assign id_5 = id_7;
  logic id_9;
  type_12(
      1, 1'b0 - id_3[1 : ""]
  ); type_13(
      1, 1, 1, 1
  );
  logic id_10;
endmodule
