============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 21 2019  01:36:39 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1           5    11.732    gscl45nm 
AOI21X1          9    25.342    gscl45nm 
BUFX2           46   107.939    gscl45nm 
DFFSR           39   402.659    gscl45nm 
HAX1            46   215.878    gscl45nm 
INVX1           72   101.369    gscl45nm 
MUX2X1          35   131.404    gscl45nm 
OAI21X1          6    16.895    gscl45nm 
XOR2X1           5    23.465    gscl45nm 
-----------------------------------------
total          263  1036.684             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        39  402.659   38.8 
inverter          72  101.369    9.8 
buffer            46  107.939   10.4 
logic            106  424.716   41.0 
-------------------------------------
total            263 1036.684  100.0 

