$date
	Thu Nov 17 14:51:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_top $end
$var wire 2 ! A [1:0] $end
$var wire 2 " B [1:0] $end
$var wire 2 # C [1:0] $end
$var wire 2 $ D [1:0] $end
$var wire 1 % zero_flag $end
$var wire 8 & out [7:0] $end
$var wire 1 ' carry_flag $end
$var wire 4 ( bus_low [3:0] $end
$var wire 4 ) bus_high [3:0] $end
$var reg 1 * clk $end
$var reg 1 + clr $end
$scope module uut $end
$var wire 2 , A [1:0] $end
$var wire 2 - B [1:0] $end
$var wire 2 . C [1:0] $end
$var wire 2 / D [1:0] $end
$var wire 1 0 buf_clk $end
$var wire 8 1 bus [7:0] $end
$var wire 1 ' carry_flag $end
$var wire 1 * clk $end
$var wire 1 + clr $end
$var wire 1 2 ld_acc $end
$var wire 1 3 ld_b_reg $end
$var wire 1 4 ld_ir $end
$var wire 1 5 ld_mar $end
$var wire 1 6 ld_out_reg $end
$var wire 1 7 low_acc_out_en $end
$var wire 1 % zero_flag $end
$var wire 1 8 subadd_out_en $end
$var wire 1 9 sub_add $end
$var wire 1 : pc_out_en $end
$var wire 8 ; out [7:0] $end
$var wire 4 < op_code [3:0] $end
$var wire 4 = mar_out [3:0] $end
$var wire 1 > low_mem_out_en $end
$var wire 1 ? low_ld_out_reg $end
$var wire 1 @ low_ld_mar $end
$var wire 1 A low_ld_ir $end
$var wire 1 B low_ld_b_reg $end
$var wire 1 C low_ld_acc $end
$var wire 1 D low_ir_out_en $end
$var wire 1 E low_halt $end
$var wire 8 F ir_out [7:0] $end
$var wire 1 G inc $end
$var wire 4 H bus_low [3:0] $end
$var wire 4 I bus_high [3:0] $end
$var wire 8 J b_reg_out [7:0] $end
$var wire 1 K acc_out_en $end
$var wire 8 L acc_out [7:0] $end
$scope module acc $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 8 M d [7:0] $end
$var wire 1 2 i_en $end
$var wire 8 N qbar [7:0] $end
$var reg 8 O q [7:0] $end
$upscope $end
$scope module asub $end
$var wire 8 P A [7:0] $end
$var wire 1 Q add_sub_low_out_en $end
$var wire 1 R cout $end
$var wire 4 S op_new [3:0] $end
$var wire 8 T out [7:0] $end
$var wire 1 9 sub $end
$var wire 1 8 out_en $end
$var wire 8 U add_sub_out [7:0] $end
$var wire 8 V B [7:0] $end
$scope module r1 $end
$var wire 8 W a [7:0] $end
$var wire 1 X cin $end
$var wire 1 R cout $end
$var wire 4 Y operation [3:0] $end
$var wire 8 Z sum [7:0] $end
$var wire 1 9 sub $end
$var wire 8 [ b [7:0] $end
$var reg 8 \ temp [7:0] $end
$upscope $end
$scope module tri8 $end
$var wire 8 ] in [7:0] $end
$var wire 1 Q low_enable $end
$var wire 8 ^ out [7:0] $end
$scope module b0 $end
$var wire 4 _ in [3:0] $end
$var wire 1 Q low_enable $end
$var wire 4 ` out [3:0] $end
$upscope $end
$scope module b1 $end
$var wire 4 a in [3:0] $end
$var wire 1 Q low_enable $end
$var wire 4 b out [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module b_reg $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 8 c d [7:0] $end
$var wire 1 3 i_en $end
$var wire 8 d qbar [7:0] $end
$var reg 8 e q [7:0] $end
$upscope $end
$scope module buf0 $end
$var wire 4 f in [3:0] $end
$var wire 4 g out [3:0] $end
$var wire 1 D low_enable $end
$upscope $end
$scope module buf1 $end
$var wire 8 h in [7:0] $end
$var wire 1 7 low_enable $end
$var wire 8 i out [7:0] $end
$scope module b0 $end
$var wire 4 j in [3:0] $end
$var wire 1 7 low_enable $end
$var wire 4 k out [3:0] $end
$upscope $end
$scope module b1 $end
$var wire 4 l in [3:0] $end
$var wire 1 7 low_enable $end
$var wire 4 m out [3:0] $end
$upscope $end
$upscope $end
$scope module ir $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 8 n d [7:0] $end
$var wire 1 4 i_en $end
$var wire 8 o qbar [7:0] $end
$var reg 8 p q [7:0] $end
$upscope $end
$scope module mar $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 4 q d [3:0] $end
$var wire 1 5 i_en $end
$var wire 4 r qbar [3:0] $end
$var reg 4 s q [3:0] $end
$upscope $end
$scope module mem $end
$var wire 4 t addr [3:0] $end
$var wire 1 > low_o_en $end
$var reg 8 u data_out [7:0] $end
$upscope $end
$scope module out_reg $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 8 v d [7:0] $end
$var wire 1 6 i_en $end
$var wire 8 w qbar [7:0] $end
$var reg 8 x q [7:0] $end
$upscope $end
$scope module pc $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 1 y not_pc_out_en $end
$var wire 1 : pc_out_en $end
$var wire 4 z out [3:0] $end
$var wire 1 G inc $end
$var reg 4 { hold [3:0] $end
$scope module tbuf $end
$var wire 4 | in [3:0] $end
$var wire 1 y low_enable $end
$var wire 4 } out [3:0] $end
$upscope $end
$upscope $end
$scope module seq $end
$var wire 1 K acc_out_en $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 1 D low_ir_out_en $end
$var wire 1 C low_ld_acc $end
$var wire 1 B low_ld_b_reg $end
$var wire 1 A low_ld_ir $end
$var wire 1 @ low_ld_mar $end
$var wire 1 ? low_ld_out_reg $end
$var wire 1 > low_mem_out_en $end
$var wire 4 ~ op_code [3:0] $end
$var wire 1 9 sub_add $end
$var wire 1 8 subadd_out_en $end
$var wire 6 !" t [5:0] $end
$var wire 1 "" sub $end
$var wire 1 : pc_out_en $end
$var wire 1 #" out $end
$var wire 1 E low_halt $end
$var wire 1 $" lda $end
$var wire 1 G inc $end
$var wire 1 %" add $end
$scope module counter $end
$var wire 1 0 clk $end
$var wire 1 + res $end
$var reg 6 &" t [5:0] $end
$upscope $end
$scope module decoder $end
$var wire 1 E low_halt $end
$var wire 4 '" op_code [3:0] $end
$var wire 1 #" out $end
$var wire 1 "" sub $end
$var wire 1 $" lda $end
$var wire 1 %" add $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '"
b100000 &"
x%"
x$"
x#"
x""
b100000 !"
bx ~
bx }
bx |
bx {
bx z
0y
bx x
bx w
bzxxxx v
bz u
bx t
bx s
bx r
bx q
bx p
bx o
bzxxxx n
bz m
bx l
bz k
bx j
bzxxxx i
bx h
bz g
bx f
bx e
bx d
bzxxxx c
bz b
bx a
bz `
bx _
bzxxxx ^
bx ]
bx \
bx [
bx Z
bx Y
0X
bx W
bx V
bx U
bzxxxx T
bx S
zR
1Q
bx P
bx O
bx N
bzxxxx M
bx L
0K
bx J
bz I
bx H
0G
bx F
xE
1D
1C
1B
1A
0@
1?
1>
bx =
bx <
bx ;
1:
09
08
17
06
15
04
03
02
bzxxxx 1
x0
bz /
bz .
bz -
bz ,
x+
x*
bz )
bx (
z'
bx &
z%
bz $
bz #
bz "
bz !
$end
#2
x0
1E
0#"
b0 (
b0 H
b0 q
bz0000 1
bz0000 M
bz0000 T
bz0000 ^
bz0000 c
bz0000 i
bz0000 n
bz0000 v
b0 z
b0 }
b1111 r
b11111111 o
1$"
0%"
0""
b0 <
b0 S
b0 Y
b0 ~
b0 '"
b0 f
b0 j
b0 l
b11111111 N
b11111111 d
b11111111 w
b0 {
b0 |
b0 =
b0 s
b0 t
b0 F
b0 p
b0 L
b0 O
b0 P
b0 W
b0 h
b0 J
b0 V
b0 [
b0 e
b0 &
b0 ;
b0 x
1+
#8
0+
#10
10
1*
#15
05
1@
bz (
bz H
bz q
bz 1
bz M
bz T
bz ^
bz c
bz i
bz n
bz v
bz z
bz }
1y
0:
1G
b10000 !"
b10000 &"
00
0*
#20
b1 {
b1 |
10
1*
#25
b0 )
b0 I
b1000 (
b1000 H
b1000 q
b1000 1
b1000 M
b1000 T
b1000 ^
b1000 c
b1000 i
b1000 n
b1000 v
b1000 u
14
0>
0A
0G
b1000 !"
b1000 &"
00
0*
#30
b11110111 o
b1000 f
b1000 F
b1000 p
10
1*
#35
bz )
bz I
15
bz1000 1
bz1000 M
bz1000 T
bz1000 ^
bz1000 c
bz1000 i
bz1000 n
bz1000 v
bz u
0@
b1000 g
0D
04
1>
1A
b100 !"
b100 &"
00
0*
#40
b111 r
b1000 =
b1000 s
b1000 t
10
1*
#45
b0 )
b0 I
12
b1001 u
05
13
0C
b1001 (
b1001 H
b1001 q
0>
1@
0B
b1001 1
b1001 M
b1001 T
b1001 ^
b1001 c
b1001 i
b1001 n
b1001 v
bz g
1D
b10 !"
b10 &"
00
0*
#50
b11110110 d
b1001 j
b11110110 N
b1001 J
b1001 V
b1001 [
b1001 e
b1001 L
b1001 O
b1001 P
b1001 W
b1001 h
10
1*
#55
bz )
bz I
bz (
bz H
bz q
02
bz 1
bz M
bz T
bz ^
bz c
bz i
bz n
bz v
bz u
03
1C
1>
1B
b1 !"
b1 &"
00
0*
#60
10
1*
#65
15
0@
b1 (
b1 H
b1 q
bz0001 1
bz0001 M
bz0001 T
bz0001 ^
bz0001 c
bz0001 i
bz0001 n
bz0001 v
b1 z
b1 }
0y
1:
b100000 !"
b100000 &"
00
0*
#70
b1110 r
b1 =
b1 s
b1 t
10
1*
#75
05
1@
bz (
bz H
bz q
bz 1
bz M
bz T
bz ^
bz c
bz i
bz n
bz v
bz z
bz }
1y
0:
1G
b10000 !"
b10000 &"
00
0*
#80
b10 {
b10 |
10
1*
#85
b11 )
b11 I
b1001 (
b1001 H
b1001 q
b111001 1
b111001 M
b111001 T
b111001 ^
b111001 c
b111001 i
b111001 n
b111001 v
b111001 u
14
0>
0A
0G
b1000 !"
b1000 &"
00
0*
#90
b0 _
b0 a
b0 U
b0 Z
b0 \
b0 ]
b11000110 o
0$"
b11 <
b11 S
b11 Y
b11 ~
b11 '"
b1001 f
b111001 F
b111001 p
10
1*
#95
bz )
bz I
bz (
bz H
bz q
bz 1
bz M
bz T
bz ^
bz c
bz i
bz n
bz v
bz u
04
1>
1A
b100 !"
b100 &"
00
0*
#100
10
1*
#105
13
0B
b10 !"
b10 &"
00
0*
#110
bx _
bx a
bx d
bx U
bx Z
bx \
bx ]
bz J
bz V
bz [
bz e
10
1*
#115
12
03
0C
1B
b1 !"
b1 &"
00
0*
#120
bz j
bz l
bx N
bz L
bz O
bz P
bz W
bz h
10
1*
#125
02
1C
15
0@
b10 (
b10 H
b10 q
bz0010 1
bz0010 M
bz0010 T
bz0010 ^
bz0010 c
bz0010 i
bz0010 n
bz0010 v
b10 z
b10 }
0y
1:
b100000 !"
b100000 &"
00
0*
#130
b1101 r
b10 =
b10 s
b10 t
10
1*
#135
05
1@
bz (
bz H
bz q
bz 1
bz M
bz T
bz ^
bz c
bz i
bz n
bz v
bz z
bz }
1y
0:
1G
b10000 !"
b10000 &"
00
0*
#140
b11 {
b11 |
10
1*
#145
b1110 )
b1110 I
b1110 (
b1110 H
b1110 q
b11101110 1
b11101110 M
b11101110 T
b11101110 ^
b11101110 c
b11101110 i
b11101110 n
b11101110 v
b11101110 u
14
0>
0A
0G
b1000 !"
b1000 &"
00
0*
#150
1#"
1E
b10001 o
b1110 <
b1110 S
b1110 Y
b1110 ~
b1110 '"
b1110 f
b11101110 F
b11101110 p
10
1*
#155
16
bx (
bx H
bx q
bx )
bx I
bz u
0?
bx k
bx 1
bx M
bx T
bx ^
bx c
bx i
bx n
bx v
bx m
07
04
1>
1K
1A
b100 !"
b100 &"
00
0*
#160
bx w
bx &
bx ;
bx x
10
1*
#165
06
13
bz (
bz H
bz q
bz )
bz I
1?
0B
bz k
bz 1
bz M
bz T
bz ^
bz c
bz i
bz n
bz v
bz m
17
0K
b10 !"
b10 &"
00
0*
#170
10
1*
#175
12
03
0C
1B
b1 !"
b1 &"
00
0*
#180
10
1*
#185
02
1C
15
0@
b11 (
b11 H
b11 q
bz0011 1
bz0011 M
bz0011 T
bz0011 ^
bz0011 c
bz0011 i
bz0011 n
bz0011 v
b11 z
b11 }
0y
1:
b100000 !"
b100000 &"
00
0*
#190
b1100 r
b11 =
b11 s
b11 t
10
1*
#195
05
1@
bz (
bz H
bz q
bz 1
bz M
bz T
bz ^
bz c
bz i
bz n
bz v
bz z
bz }
1y
0:
1G
b10000 !"
b10000 &"
00
0*
#200
b100 {
b100 |
10
1*
#205
b1111 )
b1111 I
b1111 (
b1111 H
b1111 q
b11111111 1
b11111111 M
b11111111 T
b11111111 ^
b11111111 c
b11111111 i
b11111111 n
b11111111 v
b11111111 u
14
0>
0A
0G
b1000 !"
b1000 &"
00
0*
#210
0#"
0E
b0 o
b1111 <
b1111 S
b1111 Y
b1111 ~
b1111 '"
b1111 f
b11111111 F
b11111111 p
z0
1*
#215
z0
0*
#220
z0
1*
#225
z0
0*
#230
z0
1*
#235
z0
0*
#240
z0
1*
#245
z0
0*
#250
z0
1*
#255
z0
0*
#260
z0
1*
#265
z0
0*
#270
z0
1*
#275
z0
0*
#280
z0
1*
#285
z0
0*
#290
z0
1*
#295
z0
0*
#300
z0
1*
#305
z0
0*
#310
z0
1*
#315
z0
0*
#320
z0
1*
#325
z0
0*
#330
z0
1*
#335
z0
0*
#340
z0
1*
#345
z0
0*
#350
z0
1*
#355
z0
0*
#360
z0
1*
#365
z0
0*
#370
z0
1*
#375
z0
0*
#380
z0
1*
#385
z0
0*
#390
z0
1*
#395
z0
0*
#400
z0
1*
#405
z0
0*
#410
z0
1*
#415
z0
0*
#420
z0
1*
#425
z0
0*
#430
z0
1*
#435
z0
0*
#440
z0
1*
#445
z0
0*
#450
z0
1*
#455
z0
0*
#460
z0
1*
#465
z0
0*
#470
z0
1*
#475
z0
0*
#480
z0
1*
#485
z0
0*
#490
z0
1*
#495
z0
0*
#500
z0
1*
#505
z0
0*
#508
