<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/memories
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v</a>
time_elapsed: 0.004s
ram usage: 9532 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/memories -e top <a href="../../../../third_party/tools/yosys/tests/memories/firrtl_938.v.html" target="file-frame">third_party/tools/yosys/tests/memories/firrtl_938.v</a>
proc %top.always.248.0 (i8$ %data_a, i6$ %addr_a, i6$ %we_a, i6$ %clk) -&gt; (i8$ %q_a, i8$ %ram) {
0:
    br %init
init:
    %clk1 = prb i6$ %clk
    wait %check, %clk
check:
    %clk2 = prb i6$ %clk
    %1 = const i6 0
    %2 = eq i6 %clk1, %1
    %3 = neq i6 %clk2, %1
    %posedge = and i1 %2, %3
    br %posedge, %init, %event
event:
    %we_a1 = prb i6$ %we_a
    %4 = const i6 0
    %5 = neq i6 %we_a1, %4
    br %5, %if_false, %if_true
if_true:
    %addr_a1 = prb i6$ %addr_a
    %6 = const i8 0
    %7 = sig i8 %6
    %8 = shr i8$ %ram, i8$ %7, i6 %addr_a1
    %9 = exts i1$, i8$ %8, 0, 1
    %data_a1 = prb i8$ %data_a
    %10 = exts i1, i8 %data_a1, 0, 1
    %11 = const time 0s 1d
    drv i1$ %9, %10, %11
    %data_a2 = prb i8$ %data_a
    %12 = const time 0s 1d
    drv i8$ %q_a, %data_a2, %12
    br %if_exit
if_false:
    br %if_exit
if_exit:
    %13 = const i8 0
    %ram1 = prb i8$ %ram
    %addr_a2 = prb i6$ %addr_a
    %14 = const i8 0
    %15 = shr i8 %ram1, i8 %14, i6 %addr_a2
    %16 = exts i1, i8 %15, 0, 1
    %17 = inss i8 %13, i1 %16, 0, 1
    %18 = const time 0s 1d
    drv i8$ %q_a, %17, %18
    br %0
}

entity @top (i8$ %data_a, i6$ %addr_a, i6$ %we_a, i6$ %clk) -&gt; (i8$ %q_a) {
    %0 = const i8 0
    %ram = sig i8 %0
    inst %top.always.248.0 (i8$ %data_a, i6$ %addr_a, i6$ %we_a, i6$ %clk) -&gt; (i8$ %q_a, i8$ %ram)
}

</pre>
</body>