#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5610944f40b0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
L_0x7fe143578210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561094536090_0 .net "ALUOutM", 0 0, L_0x7fe143578210;  1 drivers
o0x7fe1435c12b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561094536170_0 .net "AluOutM", 31 0, o0x7fe1435c12b8;  0 drivers
L_0x7fe143578060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561094536260_0 .net "MemToRegM", 0 0, L_0x7fe143578060;  1 drivers
L_0x7fe1435780f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561094536360_0 .net "MemWriteM", 0 0, L_0x7fe1435780f0;  1 drivers
L_0x7fe143578018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561094536400_0 .net "RegWriteM", 0 0, L_0x7fe143578018;  1 drivers
L_0x7fe143578180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5610945364f0_0 .net "WriteDataM", 31 0, L_0x7fe143578180;  1 drivers
L_0x7fe1435780a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5610945365e0_0 .net "WriteRegM", 0 0, L_0x7fe1435780a8;  1 drivers
L_0x7fe143578138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x7fe1435c1018 .resolv tri, v0x561094535d10_0, L_0x7fe143578138;
v0x561094536680_0 .net8 "active", 0 0, RS_0x7fe1435c1018;  2 drivers
L_0x7fe1435781c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561094536770_0 .net "address_reg", 31 0, L_0x7fe1435781c8;  1 drivers
v0x5610945368a0_0 .var "clk", 0 0;
S_0x56109451a790 .scope module, "memory" "memory" 2 27, 3 1 0, S_0x5610944f40b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWriteM"
    .port_info 2 /INPUT 1 "MemToRegM"
    .port_info 3 /INPUT 1 "MemWriteM"
    .port_info 4 /OUTPUT 32 "AluOutM"
    .port_info 5 /INPUT 32 "WriteDataM"
    .port_info 6 /INPUT 1 "WriteRegM"
    .port_info 7 /OUTPUT 1 "active"
L_0x561094546b00 .functor BUFZ 32, v0x561094535e50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5610945358d0_0 .net "AluOutM", 31 0, o0x7fe1435c12b8;  alias, 0 drivers
v0x5610945359d0_0 .net "MemToRegM", 0 0, L_0x7fe143578060;  alias, 1 drivers
v0x561094535a90_0 .net "MemWriteM", 0 0, L_0x7fe1435780f0;  alias, 1 drivers
v0x561094535b30_0 .net "RegWriteM", 0 0, L_0x7fe143578018;  alias, 1 drivers
v0x561094535bd0_0 .net "WriteDataM", 31 0, L_0x7fe143578180;  alias, 1 drivers
v0x561094535c70_0 .net "WriteRegM", 0 0, L_0x7fe1435780a8;  alias, 1 drivers
v0x561094535d10_0 .var "active", 0 0;
v0x561094535db0_0 .net "address", 31 0, L_0x561094546b00;  1 drivers
v0x561094535e50_0 .var "address_reg", 31 0;
v0x561094535f10_0 .net "clk", 0 0, v0x5610945368a0_0;  1 drivers
S_0x56109451aa30 .scope module, "dataMem" "dataMemory" 3 16, 4 3 0, S_0x56109451a790;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "active"
    .port_info 2 /INPUT 1 "rw"
    .port_info 3 /INPUT 32 "index"
    .port_info 4 /OUTPUT 32 "outputMem"
    .port_info 5 /INPUT 32 "inputMem"
L_0x561094546a90 .functor BUFZ 32, v0x561094535670_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561094507c80_0 .net8 "active", 0 0, RS_0x7fe1435c1018;  alias, 2 drivers
v0x561094535140_0 .net "clk", 0 0, v0x5610945368a0_0;  alias, 1 drivers
v0x561094535200_0 .var/i "i", 31 0;
v0x5610945352c0_0 .net "index", 31 0, L_0x561094546b00;  alias, 1 drivers
v0x5610945353a0_0 .net "inputMem", 31 0, L_0x7fe143578180;  alias, 1 drivers
v0x5610945354d0 .array "memData", 0 511, 31 0;
v0x561094535590_0 .net "outputMem", 31 0, L_0x561094546a90;  1 drivers
v0x561094535670_0 .var "outputMemReg", 31 0;
v0x561094535750_0 .net "rw", 0 0, L_0x7fe1435780f0;  alias, 1 drivers
E_0x56109451e980 .event posedge, v0x561094535140_0;
    .scope S_0x56109451aa30;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561094535200_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x561094535200_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x561094535200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5610945354d0, 0, 4;
    %load/vec4 v0x561094535200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561094535200_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x56109451aa30;
T_1 ;
    %wait E_0x56109451e980;
    %load/vec4 v0x561094507c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x561094535750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %ix/getv 4, v0x5610945352c0_0;
    %load/vec4a v0x5610945354d0, 4;
    %store/vec4 v0x561094535670_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x5610945353a0_0;
    %ix/getv 3, v0x5610945352c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5610945354d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561094535670_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56109451a790;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561094535d10_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x56109451a790;
T_3 ;
    %wait E_0x56109451e980;
    %load/vec4 v0x561094535a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561094535e50_0, 0;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x5610945358d0_0;
    %assign/vec4 v0x561094535e50_0, 0;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5610944f40b0;
T_4 ;
    %vpi_call 2 13 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5610944f40b0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610945368a0_0, 0, 1;
    %pushi/vec4 5000, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50, 0;
    %load/vec4 v0x5610945368a0_0;
    %inv;
    %store/vec4 v0x5610945368a0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tbMemory.v";
    "memory.v";
    "dataMemory.v";
