{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417845124774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417845124775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 00:52:04 2014 " "Processing started: Sat Dec 06 00:52:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417845124775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417845124775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417845124775 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1417845125046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_irm/terasic_irm.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_irm/terasic_irm.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_IRM " "Found entity 1: TERASIC_IRM" {  } { { "ip/TERASIC_IRM/TERASIC_IRM.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/TERASIC_IRM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845125091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb.v 1 1 " "Found 1 design units, including 1 entities, in source file usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb " "Found entity 1: usb" {  } { { "usb.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/usb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845125093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/seg7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845125095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_irda_0.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_irda_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Terasic_IrDA_0 " "Found entity 1: Terasic_IrDA_0" {  } { { "Terasic_IrDA_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/Terasic_IrDA_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845125097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_irm/irda_receive_terasic.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_irm/irda_receive_terasic.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRDA_RECEIVE_Terasic " "Found entity 1: IRDA_RECEIVE_Terasic" {  } { { "ip/TERASIC_IRM/irda_receive_terasic.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/irda_receive_terasic.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845125100 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altpll altpll.v " "Entity \"altpll\" obtained from \"altpll.v\" instead of from Quartus II megafunction library" {  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 225 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1417845125103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dffpipe_l2c " "Found entity 1: altpll_dffpipe_l2c" {  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125103 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpll_stdsync_sv6 " "Found entity 2: altpll_stdsync_sv6" {  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125103 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpll_altpll_ktn2 " "Found entity 3: altpll_altpll_ktn2" {  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125103 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpll " "Found entity 4: altpll" {  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845125103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(166) " "Verilog HDL information at AUDIO_IF.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417845125110 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(182) " "Verilog HDL information at AUDIO_IF.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417845125110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_audio/audio_if.v 4 4 " "Found 4 design units, including 4 entities, in source file ip/terasic_audio/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_ADC " "Found entity 1: AUDIO_ADC" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125110 ""} { "Info" "ISGN_ENTITY_NAME" "2 AUDIO_DAC " "Found entity 2: AUDIO_DAC" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125110 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_fifo " "Found entity 3: audio_fifo" {  } { { "ip/TERASIC_AUDIO/audio_fifo.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125110 ""} { "Info" "ISGN_ENTITY_NAME" "4 AUDIO_IF " "Found entity 4: AUDIO_IF" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845125110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_audio.v 4 4 " "Found 4 design units, including 4 entities, in source file altpll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_audio_dffpipe_l2c " "Found entity 1: altpll_audio_dffpipe_l2c" {  } { { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125114 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpll_audio_stdsync_sv6 " "Found entity 2: altpll_audio_stdsync_sv6" {  } { { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125114 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpll_audio_altpll_lo32 " "Found entity 3: altpll_audio_altpll_lo32" {  } { { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125114 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpll_audio " "Found entity 4: altpll_audio" {  } { { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845125114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845125115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_seg7/seg7_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_seg7/seg7_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_IF " "Found entity 1: SEG7_IF" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845125118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_isp1362/isp1362_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_isp1362/isp1362_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISP1362_IF " "Found entity 1: ISP1362_IF" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845125120 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de2_115_sd_card_audio_player.v(563) " "Verilog HDL warning at de2_115_sd_card_audio_player.v(563): extended using \"x\" or \"z\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 563 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417845125157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de2_115_sd_card_audio_player.v(564) " "Verilog HDL warning at de2_115_sd_card_audio_player.v(564): extended using \"x\" or \"z\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 564 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417845125157 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sd_card_audio_player.v 1 1 " "Using design file de2_115_sd_card_audio_player.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_Card_Audio_Player " "Found entity 1: DE2_115_SD_Card_Audio_Player" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845125158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_SD_Card_Audio_Player " "Elaborating entity \"DE2_115_SD_Card_Audio_Player\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417845125161 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de2_115_sd_card_audio_player.v(299) " "Output port \"VGA_B\" at de2_115_sd_card_audio_player.v(299) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125165 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de2_115_sd_card_audio_player.v(302) " "Output port \"VGA_G\" at de2_115_sd_card_audio_player.v(302) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125165 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de2_115_sd_card_audio_player.v(304) " "Output port \"VGA_R\" at de2_115_sd_card_audio_player.v(304) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125165 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de2_115_sd_card_audio_player.v(384) " "Output port \"DRAM_ADDR\" at de2_115_sd_card_audio_player.v(384) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125165 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de2_115_sd_card_audio_player.v(385) " "Output port \"DRAM_BA\" at de2_115_sd_card_audio_player.v(385) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 385 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125166 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM de2_115_sd_card_audio_player.v(391) " "Output port \"DRAM_DQM\" at de2_115_sd_card_audio_player.v(391) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 391 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125166 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR de2_115_sd_card_audio_player.v(396) " "Output port \"SRAM_ADDR\" at de2_115_sd_card_audio_player.v(396) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125166 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N de2_115_sd_card_audio_player.v(300) " "Output port \"VGA_BLANK_N\" at de2_115_sd_card_audio_player.v(300) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 300 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125166 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK de2_115_sd_card_audio_player.v(301) " "Output port \"VGA_CLK\" at de2_115_sd_card_audio_player.v(301) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125166 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de2_115_sd_card_audio_player.v(303) " "Output port \"VGA_HS\" at de2_115_sd_card_audio_player.v(303) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 303 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125166 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N de2_115_sd_card_audio_player.v(305) " "Output port \"VGA_SYNC_N\" at de2_115_sd_card_audio_player.v(305) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 305 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125166 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de2_115_sd_card_audio_player.v(306) " "Output port \"VGA_VS\" at de2_115_sd_card_audio_player.v(306) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 306 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125166 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de2_115_sd_card_audio_player.v(386) " "Output port \"DRAM_CAS_N\" at de2_115_sd_card_audio_player.v(386) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 386 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125166 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de2_115_sd_card_audio_player.v(387) " "Output port \"DRAM_CKE\" at de2_115_sd_card_audio_player.v(387) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 387 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125166 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de2_115_sd_card_audio_player.v(388) " "Output port \"DRAM_CLK\" at de2_115_sd_card_audio_player.v(388) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 388 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125167 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de2_115_sd_card_audio_player.v(389) " "Output port \"DRAM_CS_N\" at de2_115_sd_card_audio_player.v(389) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 389 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125167 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de2_115_sd_card_audio_player.v(392) " "Output port \"DRAM_RAS_N\" at de2_115_sd_card_audio_player.v(392) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 392 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125167 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de2_115_sd_card_audio_player.v(393) " "Output port \"DRAM_WE_N\" at de2_115_sd_card_audio_player.v(393) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 393 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125167 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N de2_115_sd_card_audio_player.v(397) " "Output port \"SRAM_CE_N\" at de2_115_sd_card_audio_player.v(397) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 397 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125167 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N de2_115_sd_card_audio_player.v(399) " "Output port \"SRAM_LB_N\" at de2_115_sd_card_audio_player.v(399) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 399 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125167 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N de2_115_sd_card_audio_player.v(400) " "Output port \"SRAM_OE_N\" at de2_115_sd_card_audio_player.v(400) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 400 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125167 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N de2_115_sd_card_audio_player.v(401) " "Output port \"SRAM_UB_N\" at de2_115_sd_card_audio_player.v(401) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125167 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N de2_115_sd_card_audio_player.v(402) " "Output port \"SRAM_WE_N\" at de2_115_sd_card_audio_player.v(402) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845125167 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "PS2_CLK PS2_DAT de2_115_sd_card_audio_player.v(288) " "Bidirectional port \"PS2_DAT\" at de2_115_sd_card_audio_player.v(288) has a one-way connection to bidirectional port \"PS2_CLK\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 288 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845125169 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "PS2_CLK2 PS2_DAT2 de2_115_sd_card_audio_player.v(290) " "Bidirectional port \"PS2_DAT2\" at de2_115_sd_card_audio_player.v(290) has a one-way connection to bidirectional port \"PS2_CLK2\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 290 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845125169 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sopc.v 52 52 " "Using design file de2_115_sopc.v, which is not specified as a design file for the current project, but contains definitions for 52 design units and 52 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_clock_0_in_arbitrator " "Found entity 1: DE2_115_SOPC_clock_0_in_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_clock_0_out_arbitrator " "Found entity 2: DE2_115_SOPC_clock_0_out_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_clock_1_in_arbitrator " "Found entity 3: DE2_115_SOPC_clock_1_in_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_clock_1_out_arbitrator " "Found entity 4: DE2_115_SOPC_clock_1_out_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 839 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_clock_2_in_arbitrator " "Found entity 5: DE2_115_SOPC_clock_2_in_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 1042 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE2_115_SOPC_clock_2_out_arbitrator " "Found entity 6: DE2_115_SOPC_clock_2_out_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 1346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE2_115_SOPC_clock_3_in_arbitrator " "Found entity 7: DE2_115_SOPC_clock_3_in_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 1549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE2_115_SOPC_clock_3_out_arbitrator " "Found entity 8: DE2_115_SOPC_clock_3_out_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 1855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "9 Terasic_IrDA_0_avalon_slave_arbitrator " "Found entity 9: Terasic_IrDA_0_avalon_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 2060 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "10 altpll_pll_slave_arbitrator " "Found entity 10: altpll_pll_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 2351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "11 altpll_audio_pll_slave_arbitrator " "Found entity 11: altpll_audio_pll_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 2619 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "12 audio_avalon_slave_arbitrator " "Found entity 12: audio_avalon_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 2887 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "13 rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module " "Found entity 13: rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 3155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "14 rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module " "Found entity 14: rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 5669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "15 clock_crossing_io_s1_arbitrator " "Found entity 15: clock_crossing_io_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "16 clock_crossing_io_m1_arbitrator " "Found entity 16: clock_crossing_io_m1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8680 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "17 clock_crossing_io_bridge_arbitrator " "Found entity 17: clock_crossing_io_bridge_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_jtag_debug_module_arbitrator " "Found entity 18: cpu_jtag_debug_module_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "19 Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module " "Found entity 19: Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9675 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_data_master_arbitrator " "Found entity 20: cpu_data_master_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9720 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_instruction_master_arbitrator " "Found entity 21: cpu_instruction_master_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 10396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "22 eep_i2c_scl_s1_arbitrator " "Found entity 22: eep_i2c_scl_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 10749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "23 eep_i2c_sda_s1_arbitrator " "Found entity 23: eep_i2c_sda_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 11020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "24 i2c_scl_s1_arbitrator " "Found entity 24: i2c_scl_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 11291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "25 i2c_sda_s1_arbitrator " "Found entity 25: i2c_sda_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 11562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "26 jtag_uart_avalon_jtag_slave_arbitrator " "Found entity 26: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 11833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "27 key_s1_arbitrator " "Found entity 27: key_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 12144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "28 lcd_control_slave_arbitrator " "Found entity 28: lcd_control_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 12423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "29 ledg_s1_arbitrator " "Found entity 29: ledg_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 12721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "30 ledr_s1_arbitrator " "Found entity 30: ledr_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 12992 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "31 onchip_memory2_s1_arbitrator " "Found entity 31: onchip_memory2_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 13263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "32 rs232_s1_arbitrator " "Found entity 32: rs232_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 13723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "33 sd_clk_s1_arbitrator " "Found entity 33: sd_clk_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 14028 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "34 sd_cmd_s1_arbitrator " "Found entity 34: sd_cmd_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 14299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "35 sd_dat_s1_arbitrator " "Found entity 35: sd_dat_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 14570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "36 sd_wp_n_s1_arbitrator " "Found entity 36: sd_wp_n_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 14841 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "37 seg7_avalon_slave_arbitrator " "Found entity 37: seg7_avalon_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 15094 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "38 sma_in_s1_arbitrator " "Found entity 38: sma_in_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 15374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "39 sma_out_s1_arbitrator " "Found entity 39: sma_out_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 15629 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "40 sw_s1_arbitrator " "Found entity 40: sw_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 15902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "41 sysid_control_slave_arbitrator " "Found entity 41: sysid_control_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "42 timer_s1_arbitrator " "Found entity 42: timer_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "43 tri_state_bridge_flash_avalon_slave_arbitrator " "Found entity 43: tri_state_bridge_flash_avalon_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "44 tri_state_bridge_flash_bridge_arbitrator " "Found entity 44: tri_state_bridge_flash_bridge_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 17367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "45 usb_dc_arbitrator " "Found entity 45: usb_dc_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 17380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "46 usb_hc_arbitrator " "Found entity 46: usb_hc_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 17687 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "47 DE2_115_SOPC_reset_altpll_sys_domain_synch_module " "Found entity 47: DE2_115_SOPC_reset_altpll_sys_domain_synch_module" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 17994 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "48 DE2_115_SOPC_reset_clk_50_domain_synch_module " "Found entity 48: DE2_115_SOPC_reset_clk_50_domain_synch_module" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "49 DE2_115_SOPC_reset_altpll_audio_domain_synch_module " "Found entity 49: DE2_115_SOPC_reset_altpll_audio_domain_synch_module" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "50 DE2_115_SOPC " "Found entity 50: DE2_115_SOPC" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "51 cfi_flash_lane0_module " "Found entity 51: cfi_flash_lane0_module" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""} { "Info" "ISGN_ENTITY_NAME" "52 cfi_flash " "Found entity 52: cfi_flash" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125244 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845125244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC DE2_115_SOPC:DE2_115_SOPC_inst " "Elaborating entity \"DE2_115_SOPC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\"" {  } { { "de2_115_sd_card_audio_player.v" "DE2_115_SOPC_inst" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_in_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in " "Elaborating entity \"DE2_115_SOPC_clock_0_in_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_0_in" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_out_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0_out_arbitrator:the_DE2_115_SOPC_clock_0_out " "Elaborating entity \"DE2_115_SOPC_clock_0_out_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0_out_arbitrator:the_DE2_115_SOPC_clock_0_out\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_0_out" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125450 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sopc_clock_0.v 5 5 " "Using design file de2_115_sopc_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_clock_0_edge_to_pulse " "Found entity 1: DE2_115_SOPC_clock_0_edge_to_pulse" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125467 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_clock_0_slave_FSM " "Found entity 2: DE2_115_SOPC_clock_0_slave_FSM" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125467 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_clock_0_master_FSM " "Found entity 3: DE2_115_SOPC_clock_0_master_FSM" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125467 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_clock_0_bit_pipe " "Found entity 4: DE2_115_SOPC_clock_0_bit_pipe" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125467 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_clock_0 " "Found entity 5: DE2_115_SOPC_clock_0" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125467 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845125467 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(95) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(95): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125468 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(104) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(104): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125468 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(113) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(113): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125468 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(239) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(239): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125469 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(248) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(248): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125469 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(257) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(257): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125469 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(266) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(266): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125469 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(275) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(275): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0 " "Elaborating entity \"DE2_115_SOPC_clock_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_0" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de2_115_sopc_clock_0.v" "the_altera_std_synchronizer" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 503 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845125504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125504 ""}  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 503 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845125504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_edge_to_pulse DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse " "Elaborating entity \"DE2_115_SOPC_clock_0_edge_to_pulse\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de2_115_sopc_clock_0.v" "read_done_edge_to_pulse" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_slave_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM " "Elaborating entity \"DE2_115_SOPC_clock_0_slave_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM\"" {  } { { "de2_115_sopc_clock_0.v" "slave_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_master_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_master_FSM:master_FSM " "Elaborating entity \"DE2_115_SOPC_clock_0_master_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_master_FSM:master_FSM\"" {  } { { "de2_115_sopc_clock_0.v" "master_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_bit_pipe DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe " "Elaborating entity \"DE2_115_SOPC_clock_0_bit_pipe\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de2_115_sopc_clock_0.v" "endofpacket_bit_pipe" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_in_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1_in_arbitrator:the_DE2_115_SOPC_clock_1_in " "Elaborating entity \"DE2_115_SOPC_clock_1_in_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1_in_arbitrator:the_DE2_115_SOPC_clock_1_in\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_1_in" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_out_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1_out_arbitrator:the_DE2_115_SOPC_clock_1_out " "Elaborating entity \"DE2_115_SOPC_clock_1_out_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1_out_arbitrator:the_DE2_115_SOPC_clock_1_out\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_1_out" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125560 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sopc_clock_1.v 5 5 " "Using design file de2_115_sopc_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_clock_1_edge_to_pulse " "Found entity 1: DE2_115_SOPC_clock_1_edge_to_pulse" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125577 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_clock_1_slave_FSM " "Found entity 2: DE2_115_SOPC_clock_1_slave_FSM" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125577 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_clock_1_master_FSM " "Found entity 3: DE2_115_SOPC_clock_1_master_FSM" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125577 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_clock_1_bit_pipe " "Found entity 4: DE2_115_SOPC_clock_1_bit_pipe" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125577 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_clock_1 " "Found entity 5: DE2_115_SOPC_clock_1" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125577 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845125577 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(95) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(95): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125578 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(104) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(104): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125578 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(113) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(113): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125578 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(239) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(239): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125579 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(248) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(248): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125579 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(257) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(257): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125579 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(266) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(266): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125579 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(275) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(275): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1 " "Elaborating entity \"DE2_115_SOPC_clock_1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_edge_to_pulse DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse " "Elaborating entity \"DE2_115_SOPC_clock_1_edge_to_pulse\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de2_115_sopc_clock_1.v" "read_done_edge_to_pulse" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_slave_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_slave_FSM:slave_FSM " "Elaborating entity \"DE2_115_SOPC_clock_1_slave_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_slave_FSM:slave_FSM\"" {  } { { "de2_115_sopc_clock_1.v" "slave_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_master_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_master_FSM:master_FSM " "Elaborating entity \"DE2_115_SOPC_clock_1_master_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_master_FSM:master_FSM\"" {  } { { "de2_115_sopc_clock_1.v" "master_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_bit_pipe DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe " "Elaborating entity \"DE2_115_SOPC_clock_1_bit_pipe\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de2_115_sopc_clock_1.v" "endofpacket_bit_pipe" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_in_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2_in_arbitrator:the_DE2_115_SOPC_clock_2_in " "Elaborating entity \"DE2_115_SOPC_clock_2_in_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2_in_arbitrator:the_DE2_115_SOPC_clock_2_in\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_2_in" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_out_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2_out_arbitrator:the_DE2_115_SOPC_clock_2_out " "Elaborating entity \"DE2_115_SOPC_clock_2_out_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2_out_arbitrator:the_DE2_115_SOPC_clock_2_out\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_2_out" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125661 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sopc_clock_2.v 5 5 " "Using design file de2_115_sopc_clock_2.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_clock_2_edge_to_pulse " "Found entity 1: DE2_115_SOPC_clock_2_edge_to_pulse" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125677 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_clock_2_slave_FSM " "Found entity 2: DE2_115_SOPC_clock_2_slave_FSM" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125677 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_clock_2_master_FSM " "Found entity 3: DE2_115_SOPC_clock_2_master_FSM" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125677 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_clock_2_bit_pipe " "Found entity 4: DE2_115_SOPC_clock_2_bit_pipe" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125677 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_clock_2 " "Found entity 5: DE2_115_SOPC_clock_2" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845125677 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(95) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(95): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125678 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(104) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(104): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125678 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(113) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(113): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125678 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(239) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(239): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125679 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(248) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(248): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125679 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(257) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(257): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125679 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(266) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(266): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125679 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(275) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(275): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2 " "Elaborating entity \"DE2_115_SOPC_clock_2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_2" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_edge_to_pulse DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse " "Elaborating entity \"DE2_115_SOPC_clock_2_edge_to_pulse\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de2_115_sopc_clock_2.v" "read_done_edge_to_pulse" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_slave_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_slave_FSM:slave_FSM " "Elaborating entity \"DE2_115_SOPC_clock_2_slave_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_slave_FSM:slave_FSM\"" {  } { { "de2_115_sopc_clock_2.v" "slave_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_master_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_master_FSM:master_FSM " "Elaborating entity \"DE2_115_SOPC_clock_2_master_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_master_FSM:master_FSM\"" {  } { { "de2_115_sopc_clock_2.v" "master_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_bit_pipe DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe " "Elaborating entity \"DE2_115_SOPC_clock_2_bit_pipe\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de2_115_sopc_clock_2.v" "endofpacket_bit_pipe" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_in_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3_in_arbitrator:the_DE2_115_SOPC_clock_3_in " "Elaborating entity \"DE2_115_SOPC_clock_3_in_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3_in_arbitrator:the_DE2_115_SOPC_clock_3_in\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_3_in" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_out_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3_out_arbitrator:the_DE2_115_SOPC_clock_3_out " "Elaborating entity \"DE2_115_SOPC_clock_3_out_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3_out_arbitrator:the_DE2_115_SOPC_clock_3_out\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_3_out" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125761 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sopc_clock_3.v 5 5 " "Using design file de2_115_sopc_clock_3.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_clock_3_edge_to_pulse " "Found entity 1: DE2_115_SOPC_clock_3_edge_to_pulse" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125779 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_clock_3_slave_FSM " "Found entity 2: DE2_115_SOPC_clock_3_slave_FSM" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125779 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_clock_3_master_FSM " "Found entity 3: DE2_115_SOPC_clock_3_master_FSM" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125779 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_clock_3_bit_pipe " "Found entity 4: DE2_115_SOPC_clock_3_bit_pipe" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125779 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_clock_3 " "Found entity 5: DE2_115_SOPC_clock_3" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845125779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845125779 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(95) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(95): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125780 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(104) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(104): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125780 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(113) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(113): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125780 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(239) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(239): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125781 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(248) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(248): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125781 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(257) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(257): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125781 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(266) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(266): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125781 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(275) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(275): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845125781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3 " "Elaborating entity \"DE2_115_SOPC_clock_3\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_3" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_edge_to_pulse DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse " "Elaborating entity \"DE2_115_SOPC_clock_3_edge_to_pulse\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de2_115_sopc_clock_3.v" "read_done_edge_to_pulse" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_slave_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_slave_FSM:slave_FSM " "Elaborating entity \"DE2_115_SOPC_clock_3_slave_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_slave_FSM:slave_FSM\"" {  } { { "de2_115_sopc_clock_3.v" "slave_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_master_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_master_FSM:master_FSM " "Elaborating entity \"DE2_115_SOPC_clock_3_master_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_master_FSM:master_FSM\"" {  } { { "de2_115_sopc_clock_3.v" "master_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_bit_pipe DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe " "Elaborating entity \"DE2_115_SOPC_clock_3_bit_pipe\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de2_115_sopc_clock_3.v" "endofpacket_bit_pipe" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Terasic_IrDA_0_avalon_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0_avalon_slave_arbitrator:the_Terasic_IrDA_0_avalon_slave " "Elaborating entity \"Terasic_IrDA_0_avalon_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0_avalon_slave_arbitrator:the_Terasic_IrDA_0_avalon_slave\"" {  } { { "de2_115_sopc.v" "the_Terasic_IrDA_0_avalon_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Terasic_IrDA_0 DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0 " "Elaborating entity \"Terasic_IrDA_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\"" {  } { { "de2_115_sopc.v" "the_Terasic_IrDA_0" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_IRM DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0 " "Elaborating entity \"TERASIC_IRM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0\"" {  } { { "Terasic_IrDA_0.v" "terasic_irda_0" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/Terasic_IrDA_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRDA_RECEIVE_Terasic DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst " "Elaborating entity \"IRDA_RECEIVE_Terasic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst\"" {  } { { "ip/TERASIC_IRM/TERASIC_IRM.v" "IRDA_RECEIVE_Terasic_inst" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/TERASIC_IRM.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_pll_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_pll_slave_arbitrator:the_altpll_pll_slave " "Elaborating entity \"altpll_pll_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_pll_slave_arbitrator:the_altpll_pll_slave\"" {  } { { "de2_115_sopc.v" "the_altpll_pll_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll " "Elaborating entity \"altpll\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\"" {  } { { "de2_115_sopc.v" "the_altpll" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_stdsync_sv6 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"altpll_stdsync_sv6\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2\"" {  } { { "altpll.v" "stdsync2" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dffpipe_l2c DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2\|altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"altpll_dffpipe_l2c\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2\|altpll_dffpipe_l2c:dffpipe3\"" {  } { { "altpll.v" "dffpipe3" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_altpll_ktn2 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1 " "Elaborating entity \"altpll_altpll_ktn2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\"" {  } { { "altpll.v" "sd1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio_pll_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio_pll_slave_arbitrator:the_altpll_audio_pll_slave " "Elaborating entity \"altpll_audio_pll_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio_pll_slave_arbitrator:the_altpll_audio_pll_slave\"" {  } { { "de2_115_sopc.v" "the_altpll_audio_pll_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio " "Elaborating entity \"altpll_audio\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\"" {  } { { "de2_115_sopc.v" "the_altpll_audio" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio_stdsync_sv6 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_stdsync_sv6:stdsync2 " "Elaborating entity \"altpll_audio_stdsync_sv6\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_stdsync_sv6:stdsync2\"" {  } { { "altpll_audio.v" "stdsync2" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio_dffpipe_l2c DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_stdsync_sv6:stdsync2\|altpll_audio_dffpipe_l2c:dffpipe3 " "Elaborating entity \"altpll_audio_dffpipe_l2c\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_stdsync_sv6:stdsync2\|altpll_audio_dffpipe_l2c:dffpipe3\"" {  } { { "altpll_audio.v" "dffpipe3" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845125994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio_altpll_lo32 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1 " "Elaborating entity \"altpll_audio_altpll_lo32\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\"" {  } { { "altpll_audio.v" "sd1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_avalon_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|audio_avalon_slave_arbitrator:the_audio_avalon_slave " "Elaborating entity \"audio_avalon_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio_avalon_slave_arbitrator:the_audio_avalon_slave\"" {  } { { "de2_115_sopc.v" "the_audio_avalon_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio " "Elaborating entity \"audio\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\"" {  } { { "de2_115_sopc.v" "the_audio" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_IF DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio " "Elaborating entity \"AUDIO_IF\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\"" {  } { { "audio.v" "audio" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/audio.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\"" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "DAC_Instance" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_DAC.v(99) " "Verilog HDL assignment warning at AUDIO_DAC.v(99): truncated value with size 32 to match size of target (5)" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417845126059 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo " "Elaborating entity \"audio_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\"" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "dac_fifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/TERASIC_AUDIO/audio_fifo.v" "dcfifo_component" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/TERASIC_AUDIO/audio_fifo.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845126253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126253 ""}  } { { "ip/TERASIC_AUDIO/audio_fifo.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845126253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_u4i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_u4i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_u4i1 " "Found entity 1: dcfifo_u4i1" {  } { { "db/dcfifo_u4i1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845126323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845126323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_u4i1 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated " "Elaborating entity \"dcfifo_u4i1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845126405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845126405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_u4i1.tdf" "rdptr_g1p" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845126480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845126480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_u4i1.tdf" "wrptr_g1p" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oj31 " "Found entity 1: altsyncram_oj31" {  } { { "db/altsyncram_oj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_oj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845126565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845126565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oj31 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|altsyncram_oj31:fifo_ram " "Elaborating entity \"altsyncram_oj31\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|altsyncram_oj31:fifo_ram\"" {  } { { "db/dcfifo_u4i1.tdf" "fifo_ram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845126627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845126627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_u4i1.tdf" "rs_dgwp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845126643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845126643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe12" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845126661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845126661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_u4i1.tdf" "wraclr" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845126676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845126676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_u4i1.tdf" "ws_dgrp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845126691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845126691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe17" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845126765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845126765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_u4i1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845126838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845126838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_a66\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_u4i1.tdf" "rdempty_eq_comp1_msb" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845126929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845126929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_u4i1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_ADC DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance " "Elaborating entity \"AUDIO_ADC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\"" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "ADC_Instance" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845126948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(73) " "Verilog HDL assignment warning at AUDIO_ADC.v(73): truncated value with size 32 to match size of target (5)" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417845126949 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(89) " "Verilog HDL assignment warning at AUDIO_ADC.v(89): truncated value with size 32 to match size of target (5)" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417845126949 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1 " "Elaborating entity \"clock_crossing_io_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\"" {  } { { "de2_115_sopc.v" "the_clock_crossing_io_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1 " "Elaborating entity \"rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1\"" {  } { { "de2_115_sopc.v" "rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1 " "Elaborating entity \"rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1\"" {  } { { "de2_115_sopc.v" "rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_m1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1 " "Elaborating entity \"clock_crossing_io_m1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1\"" {  } { { "de2_115_sopc.v" "the_clock_crossing_io_m1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_crossing_io.v 3 3 " "Using design file clock_crossing_io.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_crossing_io_downstream_fifo " "Found entity 1: clock_crossing_io_downstream_fifo" {  } { { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845127289 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_crossing_io_upstream_fifo " "Found entity 2: clock_crossing_io_upstream_fifo" {  } { { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845127289 ""} { "Info" "ISGN_ENTITY_NAME" "3 clock_crossing_io " "Found entity 3: clock_crossing_io" {  } { { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845127289 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845127289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io " "Elaborating entity \"clock_crossing_io\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\"" {  } { { "de2_115_sopc.v" "the_clock_crossing_io" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_downstream_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo " "Elaborating entity \"clock_crossing_io_downstream_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\"" {  } { { "clock_crossing_io.v" "the_downstream_fifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing_io.v" "downstream_fifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845127466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 52 " "Parameter \"lpm_width\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127466 ""}  } { { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845127466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mvf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_mvf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mvf1 " "Found entity 1: dcfifo_mvf1" {  } { { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 38 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845127534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845127534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mvf1 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated " "Elaborating entity \"dcfifo_mvf1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q57 " "Found entity 1: a_graycounter_q57" {  } { { "db/a_graycounter_q57.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_q57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845127613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845127613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q57 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|a_graycounter_q57:rdptr_g1p " "Elaborating entity \"a_graycounter_q57\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|a_graycounter_q57:rdptr_g1p\"" {  } { { "db/dcfifo_mvf1.tdf" "rdptr_g1p" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mjc " "Found entity 1: a_graycounter_mjc" {  } { { "db/a_graycounter_mjc.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_mjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845127688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845127688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mjc DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|a_graycounter_mjc:wrptr_g1p " "Elaborating entity \"a_graycounter_mjc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|a_graycounter_mjc:wrptr_g1p\"" {  } { { "db/dcfifo_mvf1.tdf" "wrptr_g1p" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mj31 " "Found entity 1: altsyncram_mj31" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845127775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845127775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mj31 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram " "Elaborating entity \"altsyncram_mj31\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\"" {  } { { "db/dcfifo_mvf1.tdf" "fifo_ram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fkd " "Found entity 1: alt_synch_pipe_fkd" {  } { { "db/alt_synch_pipe_fkd.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_fkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845127868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845127868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fkd DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fkd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\"" {  } { { "db/dcfifo_mvf1.tdf" "rs_dgwp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845127882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845127882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe12 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe12\"" {  } { { "db/alt_synch_pipe_fkd.tdf" "dffpipe12" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_fkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gkd " "Found entity 1: alt_synch_pipe_gkd" {  } { { "db/alt_synch_pipe_gkd.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_gkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845127899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845127899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gkd DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gkd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\"" {  } { { "db/dcfifo_mvf1.tdf" "ws_dgrp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845127913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845127913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe15 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_gkd.tdf" "dffpipe15" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_gkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/cmpr_966.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845127987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845127987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_966\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_mvf1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845127989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_upstream_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo " "Elaborating entity \"clock_crossing_io_upstream_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\"" {  } { { "clock_crossing_io.v" "the_upstream_fifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing_io.v" "upstream_fifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845128155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Parameter \"lpm_width\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128155 ""}  } { { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845128155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_75g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_75g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_75g1 " "Found entity 1: dcfifo_75g1" {  } { { "db/dcfifo_75g1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845128223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845128223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_75g1 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated " "Elaborating entity \"dcfifo_75g1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845128248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845128248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_75g1.tdf" "wrptr_g_gray2bin" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qj31 " "Found entity 1: altsyncram_qj31" {  } { { "db/altsyncram_qj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_qj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845128340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845128340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qj31 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_qj31:fifo_ram " "Elaborating entity \"altsyncram_qj31\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_qj31:fifo_ram\"" {  } { { "db/dcfifo_75g1.tdf" "fifo_ram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kkd " "Found entity 1: alt_synch_pipe_kkd" {  } { { "db/alt_synch_pipe_kkd.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_kkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845128405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845128405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kkd DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_kkd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\"" {  } { { "db/dcfifo_75g1.tdf" "rs_dgwp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845128419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845128419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe6 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_kkd.tdf" "dffpipe6" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_kkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845128437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845128437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|dffpipe_gd9:ws_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|dffpipe_gd9:ws_brp\"" {  } { { "db/dcfifo_75g1.tdf" "ws_brp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_lkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845128455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845128455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\"" {  } { { "db/dcfifo_75g1.tdf" "ws_dgrp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845128470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845128470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe10 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe10\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe10" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_lkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "de2_115_sopc.v" "the_cpu_jtag_debug_module" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master " "Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "de2_115_sopc.v" "the_cpu_data_master" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master " "Elaborating entity \"Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "de2_115_sopc.v" "Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 10134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "de2_115_sopc.v" "the_cpu_instruction_master" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845128578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 28 28 " "Found 28 design units, including 28 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Found entity 1: cpu_ic_data_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Found entity 2: cpu_ic_tag_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_bht_module " "Found entity 3: cpu_bht_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_a_module " "Found entity 4: cpu_register_bank_a_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_register_bank_b_module " "Found entity 5: cpu_register_bank_b_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_dc_tag_module " "Found entity 6: cpu_dc_tag_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_dc_data_module " "Found entity 7: cpu_dc_data_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_dc_victim_module " "Found entity 8: cpu_dc_victim_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_debug " "Found entity 9: cpu_nios2_oci_debug" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_ociram_lpm_dram_bdp_component_module " "Found entity 10: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_ocimem " "Found entity 11: cpu_nios2_ocimem" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_avalon_reg " "Found entity 12: cpu_nios2_avalon_reg" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_break " "Found entity 13: cpu_nios2_oci_break" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_xbrk " "Found entity 14: cpu_nios2_oci_xbrk" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 1254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_dbrk " "Found entity 15: cpu_nios2_oci_dbrk" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 1511 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_itrace " "Found entity 16: cpu_nios2_oci_itrace" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_td_mode " "Found entity 17: cpu_nios2_oci_td_mode" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 1992 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_dtrace " "Found entity 18: cpu_nios2_oci_dtrace" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2056 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_compute_tm_count " "Found entity 19: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_fifowp_inc " "Found entity 20: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci_fifocount_inc " "Found entity 21: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_nios2_oci_fifo " "Found entity 22: cpu_nios2_oci_fifo" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_oci_pib " "Found entity 23: cpu_nios2_oci_pib" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2799 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_traceram_lpm_dram_bdp_component_module " "Found entity 24: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2864 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu_nios2_oci_im " "Found entity 25: cpu_nios2_oci_im" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "26 cpu_nios2_performance_monitors " "Found entity 26: cpu_nios2_performance_monitors" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "27 cpu_nios2_oci " "Found entity 27: cpu_nios2_oci" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3097 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""} { "Info" "ISGN_ENTITY_NAME" "28 cpu " "Found entity 28: cpu" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845129485 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1963) " "Verilog HDL or VHDL warning at cpu.v(1963): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 1963 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845129492 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1965) " "Verilog HDL or VHDL warning at cpu.v(1965): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 1965 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845129492 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(2115) " "Verilog HDL or VHDL warning at cpu.v(2115): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2115 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845129493 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(3013) " "Verilog HDL or VHDL warning at cpu.v(3013): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3013 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845129497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu " "Elaborating entity \"cpu\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\"" {  } { { "de2_115_sopc.v" "the_cpu" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845129528 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.v 1 1 " "Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_test_bench.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845129990 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845129990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Elaborating entity \"cpu_test_bench\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.v" "the_cpu_test_bench" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 5932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845129993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Elaborating entity \"cpu_ic_data_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.v" "cpu_ic_data" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 6957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845130103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130103 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845130103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845130180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845130180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.v" "cpu_ic_tag" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 7023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845130294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Parameter \"width_b\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130294 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845130294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5g1 " "Found entity 1: altsyncram_i5g1" {  } { { "db/altsyncram_i5g1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_i5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845130369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845130369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i5g1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i5g1:auto_generated " "Elaborating entity \"altsyncram_i5g1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_bht_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht " "Elaborating entity \"cpu_bht_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\"" {  } { { "cpu.v" "cpu_bht" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 7227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 183 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845130449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_bht_ram.mif " "Parameter \"init_file\" = \"cpu_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130450 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 183 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845130450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bpf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bpf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bpf1 " "Found entity 1: altsyncram_bpf1" {  } { { "db/altsyncram_bpf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_bpf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845130521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845130521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bpf1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_bpf1:auto_generated " "Elaborating entity \"altsyncram_bpf1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_bpf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.v" "cpu_register_bank_a" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 7373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845130598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130598 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845130598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b7f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b7f1 " "Found entity 1: altsyncram_b7f1" {  } { { "db/altsyncram_b7f1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_b7f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845130675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845130675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b7f1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b7f1:auto_generated " "Elaborating entity \"altsyncram_b7f1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.v" "cpu_register_bank_b" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 7394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 303 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845130800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130800 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 303 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845130800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7f1 " "Found entity 1: altsyncram_c7f1" {  } { { "db/altsyncram_c7f1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_c7f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845130877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845130877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7f1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c7f1:auto_generated " "Elaborating entity \"altsyncram_c7f1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_tag_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag " "Elaborating entity \"cpu_dc_tag_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\"" {  } { { "cpu.v" "cpu_dc_tag" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 7827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845130987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_dc_tag_ram.mif " "Parameter \"init_file\" = \"cpu_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845130987 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845130987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ef1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ef1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ef1 " "Found entity 1: altsyncram_7ef1" {  } { { "db/altsyncram_7ef1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_7ef1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845131061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845131061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ef1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7ef1:auto_generated " "Elaborating entity \"altsyncram_7ef1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7ef1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_data_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data " "Elaborating entity \"cpu_dc_data_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\"" {  } { { "cpu.v" "cpu_dc_data" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 7881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 426 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845131165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131165 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 426 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845131165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845131242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845131242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_victim_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim " "Elaborating entity \"cpu_dc_victim_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\"" {  } { { "cpu.v" "cpu_dc_victim" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 7897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 489 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845131360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131360 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 489 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845131360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845131435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845131435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131437 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_mult_cell.v 1 1 " "Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mult_cell " "Found entity 1: cpu_mult_cell" {  } { { "cpu_mult_cell.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845131496 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845131496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mult_cell DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell " "Elaborating entity \"cpu_mult_cell\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\"" {  } { { "cpu.v" "the_cpu_mult_cell" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 9825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Elaborating entity \"altmult_add\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131569 ""}  } { { "cpu_mult_cell.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845131569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_mgr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_mgr2 " "Found entity 1: mult_add_mgr2" {  } { { "db/mult_add_mgr2.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/mult_add_mgr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845131643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845131643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_mgr2 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated " "Elaborating entity \"mult_add_mgr2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ks81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ks81 " "Found entity 1: ded_mult_ks81" {  } { { "db/ded_mult_ks81.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/ded_mult_ks81.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845131663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845131663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ks81 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1 " "Elaborating entity \"ded_mult_ks81\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\"" {  } { { "db/mult_add_mgr2.tdf" "ded_mult1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/mult_add_mgr2.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845131682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845131682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_ks81.tdf" "pre_result" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/ded_mult_ks81.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Elaborating entity \"altmult_add\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_2" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131737 ""}  } { { "cpu_mult_cell.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845131737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ogr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ogr2 " "Found entity 1: mult_add_ogr2" {  } { { "db/mult_add_ogr2.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/mult_add_ogr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845131811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845131811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ogr2 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated " "Elaborating entity \"mult_add_ogr2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Elaborating entity \"cpu_nios2_oci\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.v" "the_cpu_nios2_oci" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.v" "the_cpu_nios2_oci_debug" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.v" "the_cpu_nios2_ocimem" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_ociram_lpm_dram_bdp_component" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 693 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845131966 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 693 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845131966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f572 " "Found entity 1: altsyncram_f572" {  } { { "db/altsyncram_f572.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_f572.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845132044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f572 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated " "Elaborating entity \"altsyncram_f572\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.v" "the_cpu_nios2_avalon_reg" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.v" "the_cpu_nios2_oci_break" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_xbrk" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dbrk" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dtrace" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.v" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.v" "the_cpu_nios2_oci_fifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.v" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.v" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.v" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132278 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_oci_test_bench.v 1 1 " "Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_oci_test_bench " "Found entity 1: cpu_oci_test_bench" {  } { { "cpu_oci_test_bench.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_oci_test_bench.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132292 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845132292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_oci_test_bench DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench " "Elaborating entity \"cpu_oci_test_bench\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench\"" {  } { { "cpu.v" "the_cpu_oci_test_bench" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132294 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "cpu_oci_test_bench " "Entity \"cpu_oci_test_bench\" contains only dangling pins" {  } { { "cpu.v" "the_cpu_oci_test_bench" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2453 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1417845132295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.v" "the_cpu_nios2_oci_pib" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.v" "the_cpu_nios2_oci_im" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132395 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845132395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845132474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132477 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.v 1 1 " "Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132549 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845132549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.v" "the_cpu_jtag_debug_module_wrapper" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132552 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.v 1 1 " "Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_tck.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132571 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845132571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_tck" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132574 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.v 1 1 " "Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_sysclk.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132604 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845132604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_sysclk" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "cpu_jtag_debug_module_phy" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845132643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132643 ""}  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845132643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132645 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eep_i2c_scl_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_scl_s1_arbitrator:the_eep_i2c_scl_s1 " "Elaborating entity \"eep_i2c_scl_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_scl_s1_arbitrator:the_eep_i2c_scl_s1\"" {  } { { "de2_115_sopc.v" "the_eep_i2c_scl_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132658 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eep_i2c_scl.v 1 1 " "Using design file eep_i2c_scl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eep_i2c_scl " "Found entity 1: eep_i2c_scl" {  } { { "eep_i2c_scl.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/eep_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132675 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845132675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eep_i2c_scl DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_scl:the_eep_i2c_scl " "Elaborating entity \"eep_i2c_scl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_scl:the_eep_i2c_scl\"" {  } { { "de2_115_sopc.v" "the_eep_i2c_scl" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eep_i2c_sda_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda_s1_arbitrator:the_eep_i2c_sda_s1 " "Elaborating entity \"eep_i2c_sda_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda_s1_arbitrator:the_eep_i2c_sda_s1\"" {  } { { "de2_115_sopc.v" "the_eep_i2c_sda_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132684 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eep_i2c_sda.v 1 1 " "Using design file eep_i2c_sda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eep_i2c_sda " "Found entity 1: eep_i2c_sda" {  } { { "eep_i2c_sda.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/eep_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132701 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845132701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eep_i2c_sda DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda:the_eep_i2c_sda " "Elaborating entity \"eep_i2c_sda\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda:the_eep_i2c_sda\"" {  } { { "de2_115_sopc.v" "the_eep_i2c_sda" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_scl_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_scl_s1_arbitrator:the_i2c_scl_s1 " "Elaborating entity \"i2c_scl_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_scl_s1_arbitrator:the_i2c_scl_s1\"" {  } { { "de2_115_sopc.v" "the_i2c_scl_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132710 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_scl.v 1 1 " "Using design file i2c_scl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_scl " "Found entity 1: i2c_scl" {  } { { "i2c_scl.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132727 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845132727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_scl DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_scl:the_i2c_scl " "Elaborating entity \"i2c_scl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_scl:the_i2c_scl\"" {  } { { "de2_115_sopc.v" "the_i2c_scl" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sda_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda_s1_arbitrator:the_i2c_sda_s1 " "Elaborating entity \"i2c_sda_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda_s1_arbitrator:the_i2c_sda_s1\"" {  } { { "de2_115_sopc.v" "the_i2c_sda_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132736 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_sda.v 1 1 " "Using design file i2c_sda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_sda " "Found entity 1: i2c_sda" {  } { { "i2c_sda.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845132752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sda DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda:the_i2c_sda " "Elaborating entity \"i2c_sda\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda:the_i2c_sda\"" {  } { { "de2_115_sopc.v" "the_i2c_sda" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "de2_115_sopc.v" "the_jtag_uart_avalon_jtag_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.v 7 7 " "Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132786 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132786 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132786 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132786 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132786 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132786 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Found entity 7: jtag_uart" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 520 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845132786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart " "Elaborating entity \"jtag_uart\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\"" {  } { { "de2_115_sopc.v" "the_jtag_uart" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_w" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "wfifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 180 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845132907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132907 ""}  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 180 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845132907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845132975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845132991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845132991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845132993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845133008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845133008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845133084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845133084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845133163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845133163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845133240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845133240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845133327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845133327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_r" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "jtag_uart_alt_jtag_atlantic" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 757 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845133503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133503 ""}  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 757 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845133503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|key_s1_arbitrator:the_key_s1 " "Elaborating entity \"key_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|key_s1_arbitrator:the_key_s1\"" {  } { { "de2_115_sopc.v" "the_key_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133509 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key.v 1 1 " "Using design file key.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "key.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845133527 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845133527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key DE2_115_SOPC:DE2_115_SOPC_inst\|key:the_key " "Elaborating entity \"key\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|key:the_key\"" {  } { { "de2_115_sopc.v" "the_key" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_control_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave " "Elaborating entity \"lcd_control_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\"" {  } { { "de2_115_sopc.v" "the_lcd_control_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133542 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(57) " "Verilog HDL warning at lcd.v(57): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/lcd.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417845133563 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd.v 1 1 " "Using design file lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845133563 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845133563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd DE2_115_SOPC:DE2_115_SOPC_inst\|lcd:the_lcd " "Elaborating entity \"lcd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|lcd:the_lcd\"" {  } { { "de2_115_sopc.v" "the_lcd" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledg_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|ledg_s1_arbitrator:the_ledg_s1 " "Elaborating entity \"ledg_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|ledg_s1_arbitrator:the_ledg_s1\"" {  } { { "de2_115_sopc.v" "the_ledg_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133573 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ledg.v 1 1 " "Using design file ledg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ledg " "Found entity 1: ledg" {  } { { "ledg.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845133590 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845133590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledg DE2_115_SOPC:DE2_115_SOPC_inst\|ledg:the_ledg " "Elaborating entity \"ledg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|ledg:the_ledg\"" {  } { { "de2_115_sopc.v" "the_ledg" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledr_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|ledr_s1_arbitrator:the_ledr_s1 " "Elaborating entity \"ledr_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|ledr_s1_arbitrator:the_ledr_s1\"" {  } { { "de2_115_sopc.v" "the_ledr_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133601 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ledr.v 1 1 " "Using design file ledr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ledr " "Found entity 1: ledr" {  } { { "ledr.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845133619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845133619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledr DE2_115_SOPC:DE2_115_SOPC_inst\|ledr:the_ledr " "Elaborating entity \"ledr\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|ledr:the_ledr\"" {  } { { "de2_115_sopc.v" "the_ledr" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1 " "Elaborating entity \"onchip_memory2_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1\"" {  } { { "de2_115_sopc.v" "the_onchip_memory2_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133631 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onchip_memory2.v 1 1 " "Using design file onchip_memory2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_memory2 " "Found entity 1: onchip_memory2" {  } { { "onchip_memory2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845133658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845133658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2 DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2 " "Elaborating entity \"onchip_memory2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\"" {  } { { "de2_115_sopc.v" "the_onchip_memory2" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845133660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845134003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845134018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845134018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_memory2.hex " "Parameter \"init_file\" = \"onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845134018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845134018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845134018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845134018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845134018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845134018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845134018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845134018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845134018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845134018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845134018 ""}  } { { "onchip_memory2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845134018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s7c1 " "Found entity 1: altsyncram_s7c1" {  } { { "db/altsyncram_s7c1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_s7c1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845134138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845134138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s7c1 DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated " "Elaborating entity \"altsyncram_s7c1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845134140 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "onchip_memory2.hex 8192 10 " "Width of data items in \"onchip_memory2.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 8192 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 onchip_memory2.hex " "Data at line (2) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1417845134465 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 onchip_memory2.hex " "Data at line (3) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1417845134465 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 onchip_memory2.hex " "Data at line (4) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1417845134465 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 onchip_memory2.hex " "Data at line (5) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1417845134465 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 onchip_memory2.hex " "Data at line (6) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1417845134465 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 onchip_memory2.hex " "Data at line (7) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1417845134465 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 onchip_memory2.hex " "Data at line (8) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1417845134465 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 onchip_memory2.hex " "Data at line (9) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1417845134465 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 onchip_memory2.hex " "Data at line (10) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1417845134465 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 onchip_memory2.hex " "Data at line (11) of memory initialization file \"onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1417845134465 ""}  } { { "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Quartus II" 0 -1 1417845134465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845136778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845136778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_s7c1.tdf" "decode3" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_s7c1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845136780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/mux_oob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845136863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845136863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_s7c1.tdf" "mux2" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_s7c1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845136865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|rs232_s1_arbitrator:the_rs232_s1 " "Elaborating entity \"rs232_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232_s1_arbitrator:the_rs232_s1\"" {  } { { "de2_115_sopc.v" "the_rs232_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845136948 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rs232.v 7 7 " "Using design file rs232.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_log_module " "Found entity 1: rs232_log_module" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845136972 ""} { "Info" "ISGN_ENTITY_NAME" "2 rs232_tx " "Found entity 2: rs232_tx" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845136972 ""} { "Info" "ISGN_ENTITY_NAME" "3 rs232_rx_stimulus_source_character_source_rom_module " "Found entity 3: rs232_rx_stimulus_source_character_source_rom_module" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845136972 ""} { "Info" "ISGN_ENTITY_NAME" "4 rs232_rx_stimulus_source " "Found entity 4: rs232_rx_stimulus_source" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845136972 ""} { "Info" "ISGN_ENTITY_NAME" "5 rs232_rx " "Found entity 5: rs232_rx" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 478 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845136972 ""} { "Info" "ISGN_ENTITY_NAME" "6 rs232_regs " "Found entity 6: rs232_regs" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 733 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845136972 ""} { "Info" "ISGN_ENTITY_NAME" "7 rs232 " "Found entity 7: rs232" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 1018 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845136972 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845136972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232 DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232 " "Elaborating entity \"rs232\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\"" {  } { { "de2_115_sopc.v" "the_rs232" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845136976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_tx DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_tx:the_rs232_tx " "Elaborating entity \"rs232_tx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_tx:the_rs232_tx\"" {  } { { "rs232.v" "the_rs232_tx" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845136986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_rx DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_rx:the_rs232_rx " "Elaborating entity \"rs232_rx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_rx:the_rs232_rx\"" {  } { { "rs232.v" "the_rs232_rx" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845136999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_rx_stimulus_source DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_rx:the_rs232_rx\|rs232_rx_stimulus_source:the_rs232_rx_stimulus_source " "Elaborating entity \"rs232_rx_stimulus_source\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_rx:the_rs232_rx\|rs232_rx_stimulus_source:the_rs232_rx_stimulus_source\"" {  } { { "rs232.v" "the_rs232_rx_stimulus_source" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_regs DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_regs:the_rs232_regs " "Elaborating entity \"rs232_regs\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_regs:the_rs232_regs\"" {  } { { "rs232.v" "the_rs232_regs" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sd_clk_s1_arbitrator:the_sd_clk_s1 " "Elaborating entity \"sd_clk_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_clk_s1_arbitrator:the_sd_clk_s1\"" {  } { { "de2_115_sopc.v" "the_sd_clk_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137039 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd_clk.v 1 1 " "Using design file sd_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_clk " "Found entity 1: sd_clk" {  } { { "sd_clk.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sd_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845137056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845137056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk DE2_115_SOPC:DE2_115_SOPC_inst\|sd_clk:the_sd_clk " "Elaborating entity \"sd_clk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_clk:the_sd_clk\"" {  } { { "de2_115_sopc.v" "the_sd_clk" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd_s1_arbitrator:the_sd_cmd_s1 " "Elaborating entity \"sd_cmd_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd_s1_arbitrator:the_sd_cmd_s1\"" {  } { { "de2_115_sopc.v" "the_sd_cmd_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137066 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd_cmd.v 1 1 " "Using design file sd_cmd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd " "Found entity 1: sd_cmd" {  } { { "sd_cmd.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sd_cmd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845137083 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845137083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd:the_sd_cmd " "Elaborating entity \"sd_cmd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd:the_sd_cmd\"" {  } { { "de2_115_sopc.v" "the_sd_cmd" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sd_dat_s1_arbitrator:the_sd_dat_s1 " "Elaborating entity \"sd_dat_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_dat_s1_arbitrator:the_sd_dat_s1\"" {  } { { "de2_115_sopc.v" "the_sd_dat_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137093 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd_dat.v 1 1 " "Using design file sd_dat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_dat " "Found entity 1: sd_dat" {  } { { "sd_dat.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sd_dat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845137110 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845137110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat DE2_115_SOPC:DE2_115_SOPC_inst\|sd_dat:the_sd_dat " "Elaborating entity \"sd_dat\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_dat:the_sd_dat\"" {  } { { "de2_115_sopc.v" "the_sd_dat" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_wp_n_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1 " "Elaborating entity \"sd_wp_n_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1\"" {  } { { "de2_115_sopc.v" "the_sd_wp_n_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137121 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd_wp_n.v 1 1 " "Using design file sd_wp_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_wp_n " "Found entity 1: sd_wp_n" {  } { { "sd_wp_n.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sd_wp_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845137139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845137139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_wp_n DE2_115_SOPC:DE2_115_SOPC_inst\|sd_wp_n:the_sd_wp_n " "Elaborating entity \"sd_wp_n\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_wp_n:the_sd_wp_n\"" {  } { { "de2_115_sopc.v" "the_sd_wp_n" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_avalon_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|seg7_avalon_slave_arbitrator:the_seg7_avalon_slave " "Elaborating entity \"seg7_avalon_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|seg7_avalon_slave_arbitrator:the_seg7_avalon_slave\"" {  } { { "de2_115_sopc.v" "the_seg7_avalon_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7 " "Elaborating entity \"seg7\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\"" {  } { { "de2_115_sopc.v" "the_seg7" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_IF DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst " "Elaborating entity \"SEG7_IF\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\"" {  } { { "seg7.v" "seg7_inst" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/seg7.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sma_in_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sma_in_s1_arbitrator:the_sma_in_s1 " "Elaborating entity \"sma_in_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sma_in_s1_arbitrator:the_sma_in_s1\"" {  } { { "de2_115_sopc.v" "the_sma_in_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137205 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sma_in.v 1 1 " "Using design file sma_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sma_in " "Found entity 1: sma_in" {  } { { "sma_in.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sma_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845137222 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845137222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sma_in DE2_115_SOPC:DE2_115_SOPC_inst\|sma_in:the_sma_in " "Elaborating entity \"sma_in\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sma_in:the_sma_in\"" {  } { { "de2_115_sopc.v" "the_sma_in" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sma_out_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sma_out_s1_arbitrator:the_sma_out_s1 " "Elaborating entity \"sma_out_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sma_out_s1_arbitrator:the_sma_out_s1\"" {  } { { "de2_115_sopc.v" "the_sma_out_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137232 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sma_out.v 1 1 " "Using design file sma_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sma_out " "Found entity 1: sma_out" {  } { { "sma_out.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sma_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845137250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845137250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sma_out DE2_115_SOPC:DE2_115_SOPC_inst\|sma_out:the_sma_out " "Elaborating entity \"sma_out\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sma_out:the_sma_out\"" {  } { { "de2_115_sopc.v" "the_sma_out" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sw_s1_arbitrator:the_sw_s1 " "Elaborating entity \"sw_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sw_s1_arbitrator:the_sw_s1\"" {  } { { "de2_115_sopc.v" "the_sw_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sw.v 1 1 " "Using design file sw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sw " "Found entity 1: sw" {  } { { "sw.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845137278 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845137278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw DE2_115_SOPC:DE2_115_SOPC_inst\|sw:the_sw " "Elaborating entity \"sw\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sw:the_sw\"" {  } { { "de2_115_sopc.v" "the_sw" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "de2_115_sopc.v" "the_sysid_control_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137302 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.v 1 1 " "Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Found entity 1: sysid" {  } { { "sysid.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845137319 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845137319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid DE2_115_SOPC:DE2_115_SOPC_inst\|sysid:the_sysid " "Elaborating entity \"sysid\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sysid:the_sysid\"" {  } { { "de2_115_sopc.v" "the_sysid" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|timer_s1_arbitrator:the_timer_s1 " "Elaborating entity \"timer_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|timer_s1_arbitrator:the_timer_s1\"" {  } { { "de2_115_sopc.v" "the_timer_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137328 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timer.v 1 1 " "Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845137346 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845137346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer DE2_115_SOPC:DE2_115_SOPC_inst\|timer:the_timer " "Elaborating entity \"timer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|timer:the_timer\"" {  } { { "de2_115_sopc.v" "the_timer" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_bridge_flash_avalon_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave " "Elaborating entity \"tri_state_bridge_flash_avalon_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave\"" {  } { { "de2_115_sopc.v" "the_tri_state_bridge_flash_avalon_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_dc_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|usb_dc_arbitrator:the_usb_dc " "Elaborating entity \"usb_dc_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb_dc_arbitrator:the_usb_dc\"" {  } { { "de2_115_sopc.v" "the_usb_dc" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_hc_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|usb_hc_arbitrator:the_usb_hc " "Elaborating entity \"usb_hc_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb_hc_arbitrator:the_usb_hc\"" {  } { { "de2_115_sopc.v" "the_usb_hc" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb " "Elaborating entity \"usb\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\"" {  } { { "de2_115_sopc.v" "the_usb" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISP1362_IF DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb " "Elaborating entity \"ISP1362_IF\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\"" {  } { { "usb.v" "usb" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/usb.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_reset_altpll_sys_domain_synch_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch " "Elaborating entity \"DE2_115_SOPC_reset_altpll_sys_domain_synch_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch\"" {  } { { "de2_115_sopc.v" "DE2_115_SOPC_reset_altpll_sys_domain_synch" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_reset_clk_50_domain_synch_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch " "Elaborating entity \"DE2_115_SOPC_reset_clk_50_domain_synch_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch\"" {  } { { "de2_115_sopc.v" "DE2_115_SOPC_reset_clk_50_domain_synch" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_reset_altpll_audio_domain_synch_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch " "Elaborating entity \"DE2_115_SOPC_reset_altpll_audio_domain_synch_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch\"" {  } { { "de2_115_sopc.v" "DE2_115_SOPC_reset_altpll_audio_domain_synch" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845137463 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b cpu_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"cpu_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1417845138553 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3470 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1417845138557 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_qj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_qj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_qj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_qj31.tdf" 41 2 0 } } { "db/dcfifo_75g1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 124 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 328 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 73 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[2\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 105 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[3\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 137 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[7\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 265 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[8\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 297 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[9\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 329 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[10\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 361 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[13\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 457 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[38\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1257 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[39\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1289 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[40\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1321 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[41\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1353 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[42\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1385 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[43\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1417 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[44\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1449 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[45\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1481 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[46\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1513 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[47\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1545 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[48\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1577 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[49\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1609 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[50\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1641 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[51\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1673 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845140182 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a51"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1417845140182 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1417845140182 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1417845152796 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Bidir \"PS2_DAT2\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 290 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 310 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 311 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "Bidir \"ENET0_MDIO\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "Bidir \"ENET1_MDIO\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 346 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "Bidir \"EX_IO\[0\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "Bidir \"EX_IO\[1\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "Bidir \"EX_IO\[2\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "Bidir \"EX_IO\[3\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Bidir \"EX_IO\[4\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Bidir \"EX_IO\[5\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Bidir \"EX_IO\[6\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845153053 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1417845153053 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "OTG_FSPEED VCC pin " "The pin \"OTG_FSPEED\" is fed by VCC" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 377 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1417845153057 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "OTG_LSPEED GND pin " "The pin \"OTG_LSPEED\" is fed by GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 378 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1417845153057 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1417845153057 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[2\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[2\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[2\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[2\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[10\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[10\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[10\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[10\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[1\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[1\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[1\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[1\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[9\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[9\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[9\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[9\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[0\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[0\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[0\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[0\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[8\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[8\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[8\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[8\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[3\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[3\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[3\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[3\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[11\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[11\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[11\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[11\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[4\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[4\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[4\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[4\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[12\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[12\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[12\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[12\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[5\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[5\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[5\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[5\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[13\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[13\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[13\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[13\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[6\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[6\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[6\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[6\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[14\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[14\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[14\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[14\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[7\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[7\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[7\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[7\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[15\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[15\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[15\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[15\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845153162 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1417845153162 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 86 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 3175 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16768 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16767 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16770 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8553 -1 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 55 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 59 2 0 } } { "db/a_graycounter_q57.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_q57.tdf" 32 2 0 } } { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 102 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 5689 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9546 -1 0 } } { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 541 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 17139 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8293 -1 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 5421 -1 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_mjc.tdf" 32 2 0 } } { "db/a_graycounter_q57.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_q57.tdf" 41 2 0 } } { "db/dcfifo_u4i1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 59 2 0 } } { "db/dcfifo_u4i1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 63 2 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 5823 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9354 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 13386 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16873 -1 0 } } { "db/dcfifo_75g1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 63 2 0 } } { "db/dcfifo_75g1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 67 2 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_mjc.tdf" 41 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_t57.tdf" 32 2 0 } } { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 586 -1 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 9253 -1 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 5855 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_pjc.tdf" 44 2 0 } } { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 84 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_t57.tdf" 44 2 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 9402 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 949 -1 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 5786 -1 0 } } { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 85 -1 0 } } { "timer.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/timer.v" 166 -1 0 } } { "timer.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/timer.v" 175 -1 0 } } { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 258 -1 0 } } { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 226 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1417845153349 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1417845153350 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PS2_CLK~synth " "Node \"PS2_CLK~synth\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 287 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845157588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PS2_CLK2~synth " "Node \"PS2_CLK2~synth\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845157588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_FSPEED~synth " "Node \"OTG_FSPEED~synth\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 377 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845157588 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1417845157588 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 387 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 388 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 389 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 397 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N VCC " "Pin \"FL_WP_N\" is stuck at VCC" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 412 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845157589 "|DE2_115_SD_Card_Audio_Player|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417845157589 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845158720 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1417845164011 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1417845164383 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1417845164384 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845164472 "|DE2_115_SD_Card_Audio_Player|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417845164472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845164620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.map.smsg " "Generated suppressed messages file E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1417845165428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417845167082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845167082 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 150 -1 0 } } { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 280 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19303 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1417845167514 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845168205 "|DE2_115_SD_Card_Audio_Player|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 245 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845168205 "|DE2_115_SD_Card_Audio_Player|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 246 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845168205 "|DE2_115_SD_Card_Audio_Player|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 282 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845168205 "|DE2_115_SD_Card_Audio_Player|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 330 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845168205 "|DE2_115_SD_Card_Audio_Player|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845168205 "|DE2_115_SD_Card_Audio_Player|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845168205 "|DE2_115_SD_Card_Audio_Player|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 348 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845168205 "|DE2_115_SD_Card_Audio_Player|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 352 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845168205 "|DE2_115_SD_Card_Audio_Player|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845168205 "|DE2_115_SD_Card_Audio_Player|ENET1_LINK100"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1417845168205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8108 " "Implemented 8108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "95 " "Implemented 95 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417845168207 ""} { "Info" "ICUT_CUT_TM_OPINS" "251 " "Implemented 251 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417845168207 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "145 " "Implemented 145 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1417845168207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6979 " "Implemented 6979 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417845168207 ""} { "Info" "ICUT_CUT_TM_RAMS" "631 " "Implemented 631 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1417845168207 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1417845168207 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1417845168207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417845168207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 340 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 340 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "645 " "Peak virtual memory: 645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417845168337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 06 00:52:48 2014 " "Processing ended: Sat Dec 06 00:52:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417845168337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417845168337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417845168337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417845168337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417845169755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417845169756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 00:52:49 2014 " "Processing started: Sat Dec 06 00:52:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417845169756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1417845169756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1417845169757 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1417845169814 ""}
{ "Info" "0" "" "Project  = DE2_115_SD_Card_Audio_Player" {  } {  } 0 0 "Project  = DE2_115_SD_Card_Audio_Player" 0 0 "Fitter" 0 0 1417845169815 ""}
{ "Info" "0" "" "Revision = DE2_115_SD_Card_Audio_Player" {  } {  } 0 0 "Revision = DE2_115_SD_Card_Audio_Player" 0 0 "Fitter" 0 0 1417845169815 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1417845170074 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_SD_Card_Audio_Player EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115_SD_Card_Audio_Player\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1417845170213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1417845170280 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1417845170281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1417845170281 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|wire_pll7_clk\[0\] 80 217 0 0 " "Implementing clock multiplication of 80, clock division of 217, and phase shift of 0 degrees (0 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|wire_pll7_clk\[0\] port" {  } { { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 146 -1 0 } } { "" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8005 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1417845170397 ""}  } { { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 146 -1 0 } } { "" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8005 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1417845170397 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] port" {  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 150 -1 0 } } { "" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8032 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1417845170399 ""}  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 150 -1 0 } } { "" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8032 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1417845170399 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1417845170652 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417845171581 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417845171581 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417845171581 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417845171581 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417845171581 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417845171581 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417845171581 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417845171581 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417845171581 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1417845171581 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27508 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417845171607 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27510 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417845171607 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27512 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417845171607 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27514 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417845171607 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1417845171607 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1417845171619 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1417845171793 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "38 " "Following 38 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P1 HSMC_CLKOUT_P1(n) " "Pin \"HSMC_CLKOUT_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P1(n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 421 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 854 9224 9983 0} { 0 { 0 ""} 0 27532 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1(n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P2 HSMC_CLKOUT_P2(n) " "Pin \"HSMC_CLKOUT_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P2(n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 422 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 855 9224 9983 0} { 0 { 0 ""} 0 27534 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2(n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[0\] HSMC_TX_D_P\[0\](n) " "Pin \"HSMC_TX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[0\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 734 9224 9983 0} { 0 { 0 ""} 0 27536 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[0](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[1\] HSMC_TX_D_P\[1\](n) " "Pin \"HSMC_TX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[1\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 735 9224 9983 0} { 0 { 0 ""} 0 27538 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[1](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[2\] HSMC_TX_D_P\[2\](n) " "Pin \"HSMC_TX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[2\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 736 9224 9983 0} { 0 { 0 ""} 0 27540 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[2](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[3\] HSMC_TX_D_P\[3\](n) " "Pin \"HSMC_TX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[3\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 737 9224 9983 0} { 0 { 0 ""} 0 27542 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[3](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[4\] HSMC_TX_D_P\[4\](n) " "Pin \"HSMC_TX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[4\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 738 9224 9983 0} { 0 { 0 ""} 0 27544 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[4](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[5\] HSMC_TX_D_P\[5\](n) " "Pin \"HSMC_TX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[5\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 739 9224 9983 0} { 0 { 0 ""} 0 27546 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[5](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[6\] HSMC_TX_D_P\[6\](n) " "Pin \"HSMC_TX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[6\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 740 9224 9983 0} { 0 { 0 ""} 0 27548 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[6](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[7\] HSMC_TX_D_P\[7\](n) " "Pin \"HSMC_TX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[7\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 741 9224 9983 0} { 0 { 0 ""} 0 27550 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[7](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[8\] HSMC_TX_D_P\[8\](n) " "Pin \"HSMC_TX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[8\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 742 9224 9983 0} { 0 { 0 ""} 0 27552 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[8](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[9\] HSMC_TX_D_P\[9\](n) " "Pin \"HSMC_TX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[9\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 743 9224 9983 0} { 0 { 0 ""} 0 27554 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[9](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[10\] HSMC_TX_D_P\[10\](n) " "Pin \"HSMC_TX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[10\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 744 9224 9983 0} { 0 { 0 ""} 0 27556 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[10](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[11\] HSMC_TX_D_P\[11\](n) " "Pin \"HSMC_TX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[11\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 745 9224 9983 0} { 0 { 0 ""} 0 27558 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[11](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[12\] HSMC_TX_D_P\[12\](n) " "Pin \"HSMC_TX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[12\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 746 9224 9983 0} { 0 { 0 ""} 0 27560 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[12](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[13\] HSMC_TX_D_P\[13\](n) " "Pin \"HSMC_TX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[13\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 747 9224 9983 0} { 0 { 0 ""} 0 27562 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[13](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[14\] HSMC_TX_D_P\[14\](n) " "Pin \"HSMC_TX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[14\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 748 9224 9983 0} { 0 { 0 ""} 0 27564 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[14](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[15\] HSMC_TX_D_P\[15\](n) " "Pin \"HSMC_TX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[15\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 749 9224 9983 0} { 0 { 0 ""} 0 27566 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[15](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[16\] HSMC_TX_D_P\[16\](n) " "Pin \"HSMC_TX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[16\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 426 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 750 9224 9983 0} { 0 { 0 ""} 0 27568 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[16](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P1 HSMC_CLKIN_P1(n) " "Pin \"HSMC_CLKIN_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P1(n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 418 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 851 9224 9983 0} { 0 { 0 ""} 0 27570 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1(n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P2 HSMC_CLKIN_P2(n) " "Pin \"HSMC_CLKIN_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P2(n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 419 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 852 9224 9983 0} { 0 { 0 ""} 0 27571 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2(n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[0\] HSMC_RX_D_P\[0\](n) " "Pin \"HSMC_RX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[0\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 717 9224 9983 0} { 0 { 0 ""} 0 27572 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[0](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[1\] HSMC_RX_D_P\[1\](n) " "Pin \"HSMC_RX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[1\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 718 9224 9983 0} { 0 { 0 ""} 0 27573 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[1](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[2\] HSMC_RX_D_P\[2\](n) " "Pin \"HSMC_RX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[2\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 719 9224 9983 0} { 0 { 0 ""} 0 27574 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[2](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[3\] HSMC_RX_D_P\[3\](n) " "Pin \"HSMC_RX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[3\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 720 9224 9983 0} { 0 { 0 ""} 0 27575 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[3](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[4\] HSMC_RX_D_P\[4\](n) " "Pin \"HSMC_RX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[4\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 721 9224 9983 0} { 0 { 0 ""} 0 27576 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[4](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[5\] HSMC_RX_D_P\[5\](n) " "Pin \"HSMC_RX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[5\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 722 9224 9983 0} { 0 { 0 ""} 0 27577 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[5](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[6\] HSMC_RX_D_P\[6\](n) " "Pin \"HSMC_RX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[6\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 723 9224 9983 0} { 0 { 0 ""} 0 27578 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[6](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[7\] HSMC_RX_D_P\[7\](n) " "Pin \"HSMC_RX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[7\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 724 9224 9983 0} { 0 { 0 ""} 0 27579 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[7](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[8\] HSMC_RX_D_P\[8\](n) " "Pin \"HSMC_RX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[8\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 725 9224 9983 0} { 0 { 0 ""} 0 27580 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[8](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[9\] HSMC_RX_D_P\[9\](n) " "Pin \"HSMC_RX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[9\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 726 9224 9983 0} { 0 { 0 ""} 0 27581 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[9](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[10\] HSMC_RX_D_P\[10\](n) " "Pin \"HSMC_RX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[10\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 727 9224 9983 0} { 0 { 0 ""} 0 27582 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[10](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[11\] HSMC_RX_D_P\[11\](n) " "Pin \"HSMC_RX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[11\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 728 9224 9983 0} { 0 { 0 ""} 0 27583 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[11](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[12\] HSMC_RX_D_P\[12\](n) " "Pin \"HSMC_RX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[12\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 729 9224 9983 0} { 0 { 0 ""} 0 27584 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[12](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[13\] HSMC_RX_D_P\[13\](n) " "Pin \"HSMC_RX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[13\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 730 9224 9983 0} { 0 { 0 ""} 0 27585 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[13](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[14\] HSMC_RX_D_P\[14\](n) " "Pin \"HSMC_RX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[14\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 731 9224 9983 0} { 0 { 0 ""} 0 27586 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[14](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[15\] HSMC_RX_D_P\[15\](n) " "Pin \"HSMC_RX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[15\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 732 9224 9983 0} { 0 { 0 ""} 0 27587 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[15](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[16\] HSMC_RX_D_P\[16\](n) " "Pin \"HSMC_RX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[16\](n)\"" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 425 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 733 9224 9983 0} { 0 { 0 ""} 0 27588 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16](n) } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[16](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845173711 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1417845173711 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 " "The input ports of the PLL DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 and the PLL DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 ARESET " "PLL DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 and PLL DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 have different input signals for input port ARESET" {  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 192 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_altpll_ktn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8032 9224 9983 0} { 0 { 0 ""} 0 8005 9224 9983 0}  }  } } { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 180 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_altpll_lo32:sd1|wire_pll7_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1417845174512 ""}  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 192 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_altpll_ktn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8032 9224 9983 0} { 0 { 0 ""} 0 8005 9224 9983 0}  }  } } { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 180 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_altpll_lo32:sd1|wire_pll7_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1417845174512 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 0 Pin_Y2 " "PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } } { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 192 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_altpll_ktn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8032 9224 9983 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1417845174661 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_75g1 " "Entity dcfifo_75g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mvf1 " "Entity dcfifo_mvf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_u4i1 " "Entity dcfifo_u4i1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417845176677 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1417845176677 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SD_Card_Audio_Player.SDC " "Reading SDC File: 'DE2_115_SD_Card_Audio_Player.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1417845176831 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176834 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1417845176834 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1417845176834 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1417845176835 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Reading SDC File: 'cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1417845176835 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../quartus/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc " "Reading SDC File: '../../../../quartus/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1417845176874 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1417845177136 "|DE2_115_SD_Card_Audio_Player|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1417845177137 "|DE2_115_SD_Card_Audio_Player|AUD_DACLRCK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1417845177303 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1417845177309 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1417845177309 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1417845177309 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1417845177309 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1417845177309 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1417845177309 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1417845177309 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.250 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " "  54.250 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1417845177309 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " "  10.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1417845177309 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1417845177309 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417845178104 ""}  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 243 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27451 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417845178104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417845178105 ""}  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 192 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_altpll_ktn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8032 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417845178105 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417845178105 ""}  } { { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 180 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_altpll_lo32:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8005 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417845178105 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0)) " "Automatically promoted node AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417845178105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|request_bit~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|request_bit~0" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 45 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|request_bit~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10278 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~0" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10279 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~0" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 47 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|bit_index~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10280 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~1 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~1" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10281 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~1 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~1" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 47 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|bit_index~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10282 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~2" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10283 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~3 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~3" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10285 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~2" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 47 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|bit_index~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10287 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~4 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~4" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10288 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~5 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~5" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10289 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1417845178105 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417845178105 ""}  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 313 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27341 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417845178105 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417845178107 ""}  } { { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9681 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417845178107 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch\|data_out  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417845178107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~0" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10143 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[1\]~1 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[1\]~1" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 113 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10147 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~2" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10148 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~3 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~3" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10149 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~4 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~4" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10150 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~5 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~5" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10151 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~6 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~6" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10152 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~7 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~7" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10153 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[10\]~8 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[10\]~8" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 113 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file[10]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10155 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[16\]~9 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[16\]~9" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 113 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file[16]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1417845178107 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417845178107 ""}  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18005 -1 0 } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch\|data_out" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 968 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417845178107 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch\|data_out  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417845178109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst\|DATA_BUF\[31\]~8 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst\|DATA_BUF\[31\]~8" {  } { { "ip/TERASIC_IRM/irda_receive_terasic.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/irda_receive_terasic.v" 285 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0|TERASIC_IRM:terasic_irda_0|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_BUF[31]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 14114 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178109 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417845178109 ""}  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18050 -1 0 } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch\|data_out" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 965 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417845178109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|fifo_clear  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|fifo_clear " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417845178109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|always1~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|always1~0" {  } { { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|always1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10337 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~2" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|data32_from_adcfifo~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 14115 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~4 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~4" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|data32_from_adcfifo~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 14117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~5 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~5" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|data32_from_adcfifo~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 14118 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~6 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~6" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|data32_from_adcfifo~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 14119 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~7 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~7" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|data32_from_adcfifo~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 14138 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~8 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~8" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|data32_from_adcfifo~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 14139 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~9 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~9" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|data32_from_adcfifo~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 14154 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~10 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~10" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|data32_from_adcfifo~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 14155 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~11 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~11" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|data32_from_adcfifo~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 14158 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1417845178109 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417845178109 ""}  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 111 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|fifo_clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7999 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417845178109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\]  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417845178111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|valid_wrreq~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|valid_wrreq~0" {  } { { "db/dcfifo_u4i1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 96 2 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|valid_wrreq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 14453 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|adcfifo_writedata\[7\]~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|adcfifo_writedata\[7\]~2" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 69 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|adcfifo_writedata[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 14541 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178111 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417845178111 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_3dc.tdf" 33 9 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9400 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417845178111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|prev_reset  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417845178112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|readdata\[0\]~1 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|readdata\[0\]~1" {  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 249 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|readdata[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13845 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417845178112 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417845178112 ""}  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 296 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8063 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417845178112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1417845181194 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1417845181221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1417845181223 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1417845181252 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left AUD_DACLRCK " "Can't pack logic cell DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left and I/O node \"AUD_DACLRCK\" -- logic cell cannot be packed as I/O register" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|dac_is_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7878 9224 9983 0} { 0 { 0 ""} 0 789 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 313 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1417845181328 ""}  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|dac_is_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7878 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181328 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left AUD_ADCLRCK " "Can't pack logic cell DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left and I/O node \"AUD_ADCLRCK\" -- logic cell cannot be packed as I/O register" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7581 9224 9983 0} { 0 { 0 ""} 0 786 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 310 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1417845181329 ""}  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7581 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181329 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left AUD_ADCLRCK " "Can't pack logic cell DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left and I/O node \"AUD_ADCLRCK\" -- logic cell cannot be packed as I/O register" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7581 9224 9983 0} { 0 { 0 ""} 0 786 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 310 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1417845181335 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left AUD_ADCLRCK " "Can't pack logic cell DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left and I/O node \"AUD_ADCLRCK\" -- logic cell cannot be packed as I/O register" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7581 9224 9983 0} { 0 { 0 ""} 0 786 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 310 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1417845181335 ""}  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7581 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181335 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left AUD_ADCLRCK " "Can't pack logic cell DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left and I/O node \"AUD_ADCLRCK\" -- logic cell cannot be packed as I/O register" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7581 9224 9983 0} { 0 { 0 ""} 0 786 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 310 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1417845181336 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left AUD_ADCLRCK " "Can't pack logic cell DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|reg_adc_left and I/O node \"AUD_ADCLRCK\" -- logic cell cannot be packed as I/O register" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7581 9224 9983 0} { 0 { 0 ""} 0 786 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 310 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1417845181336 ""}  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7581 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181336 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left AUD_DACLRCK " "Can't pack logic cell DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left and I/O node \"AUD_DACLRCK\" -- logic cell cannot be packed as I/O register" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|dac_is_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7878 9224 9983 0} { 0 { 0 ""} 0 789 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 313 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1417845181337 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left AUD_DACLRCK " "Can't pack logic cell DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left and I/O node \"AUD_DACLRCK\" -- logic cell cannot be packed as I/O register" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|dac_is_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7878 9224 9983 0} { 0 { 0 ""} 0 789 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 313 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1417845181337 ""}  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|dac_is_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7878 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181337 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left AUD_DACLRCK " "Can't pack logic cell DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left and I/O node \"AUD_DACLRCK\" -- logic cell cannot be packed as I/O register" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|dac_is_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7878 9224 9983 0} { 0 { 0 ""} 0 789 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 313 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1417845181338 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left AUD_DACLRCK " "Can't pack logic cell DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|dac_is_left and I/O node \"AUD_DACLRCK\" -- logic cell cannot be packed as I/O register" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|dac_is_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7878 9224 9983 0} { 0 { 0 ""} 0 789 9224 9983 0}  }  } } { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 313 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Quartus II" 0 -1 1417845181338 ""}  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 48 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|dac_is_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7878 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181338 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[0\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[0\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[0\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[0]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27651 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181387 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[0]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27651 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181387 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[1\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[1\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[1\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[1]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27654 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181387 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[1]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27654 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181387 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[2\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[2\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[2\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[2]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27657 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181387 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[2]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27657 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181387 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[3\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[3\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[3\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[3]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27660 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181388 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[3]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27660 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181388 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[4\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[4\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[4\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[4]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27663 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181388 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[4]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27663 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181388 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[5\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[5\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[5\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[5]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27666 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181388 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[5]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27666 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181388 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[6\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[6\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[6\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[6]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27669 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181389 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[6]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27669 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181389 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[7\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[7\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[7\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[7]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27672 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181389 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[7]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27672 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181389 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[8\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[8\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[8\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[8\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[8]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27675 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181389 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[8]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27675 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181389 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[9\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[9\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[9\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[9\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[9]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27678 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181390 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[9]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27678 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181390 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[10\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[10\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[10\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[10\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[10]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27681 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181390 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[10]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27681 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181390 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[11\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[11\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[11\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[11\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[11]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27684 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181390 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[11]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27684 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181390 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[12\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[12\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[12\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[12\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[12]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27687 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181391 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[12]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27687 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181391 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[13\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[13\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[13\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[13\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[13]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27690 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181391 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[13]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27690 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181391 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[14\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[14\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[14\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[14\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[14]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27693 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181391 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[14]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27693 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181391 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[15\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[15\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[15\]~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|d_writedata\[15\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[15]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27696 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181392 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 8445 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[15]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27696 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181392 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd:the_sd_cmd\|data_out~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd:the_sd_cmd\|data_out~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd:the_sd_cmd\|data_out~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd:the_sd_cmd\|data_out~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "sd_cmd.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sd_cmd.v" 49 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|sd_cmd:the_sd_cmd|data_out~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27638 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181392 ""}  } { { "sd_cmd.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sd_cmd.v" 49 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|sd_cmd:the_sd_cmd|data_out~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27638 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181392 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda:the_eep_i2c_sda\|data_out~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda:the_eep_i2c_sda\|data_out~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda:the_eep_i2c_sda\|data_out~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda:the_eep_i2c_sda\|data_out~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "eep_i2c_sda.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/eep_i2c_sda.v" 49 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_sda:the_eep_i2c_sda|data_out~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27645 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181392 ""}  } { { "eep_i2c_sda.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/eep_i2c_sda.v" 49 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_sda:the_eep_i2c_sda|data_out~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27645 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181392 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda:the_i2c_sda\|data_out~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda:the_i2c_sda\|data_out~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda:the_i2c_sda\|data_out~_Duplicate_1 " "Can't pack node DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda:the_i2c_sda\|data_out~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "i2c_sda.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/i2c_sda.v" 49 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|i2c_sda:the_i2c_sda|data_out~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27648 9224 9983 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1417845181393 ""}  } { { "i2c_sda.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/i2c_sda.v" 49 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|i2c_sda:the_i2c_sda|data_out~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27648 9224 9983 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1417845181393 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417845183822 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417845183822 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON d1_in_a_write_cycle " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"d1_in_a_write_cycle\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417845183822 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1417845183822 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1417845183823 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1417845183850 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1417845186855 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1417845186883 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1417845186883 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "31 I/O Input Buffer " "Packed 31 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1417845186883 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "156 I/O Output Buffer " "Packed 156 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1417845186883 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "147 " "Created 147 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1417845186883 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1417845186883 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 clk\[0\] AUD_XCK~output " "PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 146 -1 0 } } { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 247 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19342 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 314 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1417845188096 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RESET_N " "Ignored I/O standard assignment to node \"ENET0_RESET_N\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RESET_N " "Ignored I/O standard assignment to node \"ENET1_RESET_N\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO\[0\] " "Ignored I/O standard assignment to node \"EXT_IO\[0\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO\[1\] " "Ignored I/O standard assignment to node \"EXT_IO\[1\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO\[2\] " "Ignored I/O standard assignment to node \"EXT_IO\[2\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO\[3\] " "Ignored I/O standard assignment to node \"EXT_IO\[3\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO\[4\] " "Ignored I/O standard assignment to node \"EXT_IO\[4\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO\[5\] " "Ignored I/O standard assignment to node \"EXT_IO\[5\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_IO\[6\] " "Ignored I/O standard assignment to node \"EXT_IO\[6\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RESET_N " "Ignored I/O standard assignment to node \"FL_RESET_N\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_OE_N " "Ignored I/O standard assignment to node \"OTG_OE_N\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_WE_N " "Ignored I/O standard assignment to node \"OTG_WE_N\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_KBCLK " "Ignored I/O standard assignment to node \"PS2_KBCLK\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_KBDAT " "Ignored I/O standard assignment to node \"PS2_KBDAT\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_MSCLK " "Ignored I/O standard assignment to node \"PS2_MSCLK\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_MSDAT " "Ignored I/O standard assignment to node \"PS2_MSDAT\"" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845188498 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1417845188498 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417845188502 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1417845188502 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417845188506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1417845194817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417845198929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1417845199029 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1417845224517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417845224517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1417845228166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1417845241071 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1417845241071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417845252947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1417845252953 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1417845252953 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "15.33 " "Total time spent on timing analysis during the Fitter is 15.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1417845253391 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1417845253482 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1417845255352 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1417845255435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1417845257302 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417845260873 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1417845263228 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "168 Cyclone IV E " "168 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 244 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 245 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 246 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENETCLK_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 763 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 282 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 772 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 340 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET0_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 808 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET1_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 822 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 615 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 616 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 618 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 619 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 620 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 621 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 622 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 624 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 625 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 626 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 627 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 628 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 629 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 630 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 632 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 634 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 636 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 639 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 644 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 671 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 672 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 673 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 675 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 677 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 679 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 680 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 682 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 683 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 684 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 685 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 751 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 752 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 753 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 755 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 756 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 757 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 274 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 274 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 274 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 274 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 274 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 274 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 274 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 274 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 287 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 758 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 288 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 775 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 289 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 759 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 290 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 776 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 294 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 295 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 295 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 295 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 295 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 310 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 786 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 311 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 313 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 789 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 318 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 792 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 322 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 794 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 576 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 577 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 578 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 580 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 582 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 583 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 584 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 585 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 586 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 587 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 588 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 589 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 368 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 590 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 377 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 831 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 378 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 832 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 407 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 407 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 710 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 407 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 711 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 407 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 712 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 407 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 713 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 407 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 714 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 407 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 715 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 407 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 716 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 415 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 365 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 826 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL J1 " "Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DREQ[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 375 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 595 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL B4 " "Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_DREQ[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 375 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 596 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 3.0-V LVTTL AH15 " "Pin HSMC_CLKIN0 uses I/O standard 3.0-V LVTTL at AH15" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN0 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 420 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 853 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 243 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 361 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 823 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 362 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 362 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 362 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 362 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 362 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 362 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 362 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 362 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 574 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 363 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 824 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 848 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_INT[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 373 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 593 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_INT[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 373 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 594 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 249 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SMA_CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 764 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 296 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 283 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 773 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 381 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 833 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 309 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1417845263625 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1417845263625 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "66 " "Following 66 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 328 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET0_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 798 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 346 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET1_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 812 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 615 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 616 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 618 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 619 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 620 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 621 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 622 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 624 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 625 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 626 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 627 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 628 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 629 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 630 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 632 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 634 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 636 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 639 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 644 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 671 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 672 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 673 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 675 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 677 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 679 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 680 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 682 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 683 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 684 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 685 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 751 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 752 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 753 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 755 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 756 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 757 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently enabled " "Pin PS2_CLK has a permanently enabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 287 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 758 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 288 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 775 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently enabled " "Pin PS2_CLK2 has a permanently enabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 289 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 759 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 290 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 776 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 310 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 786 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 311 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 313 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 789 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently enabled " "Pin OTG_FSPEED has a permanently enabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 377 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 831 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently enabled " "Pin OTG_LSPEED has a permanently enabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 378 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 832 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1417845263650 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1417845263650 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.fit.smsg " "Generated suppressed messages file E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1417845265005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 214 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 214 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1282 " "Peak virtual memory: 1282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417845268904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 06 00:54:28 2014 " "Processing ended: Sat Dec 06 00:54:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417845268904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417845268904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417845268904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1417845268904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1417845270288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417845270289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 00:54:30 2014 " "Processing started: Sat Dec 06 00:54:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417845270289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1417845270289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1417845270289 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1417845275660 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1417845275789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417845277953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 06 00:54:37 2014 " "Processing ended: Sat Dec 06 00:54:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417845277953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417845277953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417845277953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1417845277953 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1417845278709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1417845279278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417845279279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 00:54:38 2014 " "Processing started: Sat Dec 06 00:54:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417845279279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417845279279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player " "Command: quartus_sta DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417845279280 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1417845279344 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1417845279950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1417845279950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1417845280018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1417845280018 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_75g1 " "Entity dcfifo_75g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mvf1 " "Entity dcfifo_mvf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_u4i1 " "Entity dcfifo_u4i1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417845281517 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1417845281517 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SD_Card_Audio_Player.SDC " "Reading SDC File: 'DE2_115_SD_Card_Audio_Player.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1417845281635 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281638 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281638 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1417845281638 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1417845281638 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Reading SDC File: 'cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1417845281640 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../quartus/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc " "Reading SDC File: '../../../../quartus/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1417845281664 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1417845281885 "|DE2_115_SD_Card_Audio_Player|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1417845281885 "|DE2_115_SD_Card_Audio_Player|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282456 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1417845282462 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1417845282543 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1417845282830 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1417845282830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.759 " "Worst-case setup slack is -1.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.759       -62.471 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "   -1.759       -62.471 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.255         0.000 CLOCK_50  " "   12.255         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.313         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   21.313         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.700         0.000 altera_reserved_tck  " "   46.700         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417845282832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.277 " "Worst-case hold slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    0.277         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.365         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 CLOCK_50  " "    0.384         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417845282890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.159 " "Worst-case recovery slack is -2.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.159        -4.318 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   -2.159        -4.318 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    1.332         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.239         0.000 CLOCK_50  " "    6.239         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.741         0.000 altera_reserved_tck  " "   47.741         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417845282912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.590         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.375         0.000 altera_reserved_tck  " "    1.375         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.278         0.000 CLOCK_50  " "    2.278         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.589         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    2.589         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417845282935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.618 " "Worst-case minimum pulse width slack is 4.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.618         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    4.618         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.676         0.000 CLOCK_50  " "    9.676         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "   16.000         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "   16.000         0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.820         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   26.820         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.559         0.000 altera_reserved_tck  " "   49.559         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845282943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417845282943 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417845283649 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417845283649 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1417845283666 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1417845283730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1417845285870 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1417845286514 "|DE2_115_SD_Card_Audio_Player|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1417845286514 "|DE2_115_SD_Card_Audio_Player|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286537 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1417845286689 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1417845286689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.074 " "Worst-case setup slack is -1.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.074       -21.225 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "   -1.074       -21.225 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.831         0.000 CLOCK_50  " "   12.831         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.699         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   21.699         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.111         0.000 altera_reserved_tck  " "   47.111         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417845286702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.287 " "Worst-case hold slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    0.287         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337         0.000 CLOCK_50  " "    0.337         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.350         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 altera_reserved_tck  " "    0.353         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417845286759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.883 " "Worst-case recovery slack is -1.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.883        -3.766 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   -1.883        -3.766 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    1.679         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.584         0.000 CLOCK_50  " "    6.584         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.028         0.000 altera_reserved_tck  " "   48.028         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417845286790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.533 " "Worst-case removal slack is 0.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.533         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.267         0.000 altera_reserved_tck  " "    1.267         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.238         0.000 CLOCK_50  " "    2.238         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.295         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    2.295         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417845286820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.643 " "Worst-case minimum pulse width slack is 4.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.643         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    4.643         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.689         0.000 CLOCK_50  " "    9.689         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "   16.000         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "   16.000         0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.813         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   26.813         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490         0.000 altera_reserved_tck  " "   49.490         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845286837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417845286837 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417845287686 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417845287686 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1417845287715 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1417845288625 "|DE2_115_SD_Card_Audio_Player|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1417845288625 "|DE2_115_SD_Card_Audio_Player|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.505 " "Worst-case setup slack is 1.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.505         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    1.505         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.083         0.000 CLOCK_50  " "   16.083         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.238         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   24.238         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.668         0.000 altera_reserved_tck  " "   48.668         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417845288726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.099 " "Worst-case hold slack is 0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    0.099         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.146         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 CLOCK_50  " "    0.173         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 altera_reserved_tck  " "    0.179         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417845288809 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1417845288826 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1417845288826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.113 " "Worst-case recovery slack is -1.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.113        -2.226 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   -1.113        -2.226 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.076         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    3.076         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.882         0.000 CLOCK_50  " "    7.882         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.179         0.000 altera_reserved_tck  " "   49.179         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417845288852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.282 " "Worst-case removal slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.282         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651         0.000 altera_reserved_tck  " "    0.651         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041         0.000 CLOCK_50  " "    1.041         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.326         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    1.326         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417845288901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.756 " "Worst-case minimum pulse width slack is 4.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.756         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "    4.756         0.000 DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.239         0.000 CLOCK_50  " "    9.239         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "   16.000         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "   16.000         0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.877         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]  " "   26.877         0.000 DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.302         0.000 altera_reserved_tck  " "   49.302         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417845288932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417845288932 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417845290048 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417845290048 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417845290048 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417845290048 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.509 ns " "Worst Case Available Settling Time: 14.509 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417845290048 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417845290048 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417845290048 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417845290048 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417845290048 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1417845291588 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1417845291591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417845292322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 06 00:54:52 2014 " "Processing ended: Sat Dec 06 00:54:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417845292322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417845292322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417845292322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417845292322 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 563 s " "Quartus II Full Compilation was successful. 0 errors, 563 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417845293605 ""}
