# ë°ì´í„° íƒ€ì… ë ˆí¼ëŸ°ìŠ¤

ì¿¼ë¦¬ ë° ë®¤í…Œì´ì…˜ ëª…ë ¹ì–´ê°€ ë°˜í™˜í•˜ëŠ” ëª¨ë“  ë°ì´í„° íƒ€ì…ì…ë‹ˆë‹¤.

---

## HealthCheckResult

ì„œë²„ ìƒíƒœ í™•ì¸ ê²°ê³¼.

```python
{
    "status": str,        # "ok" ë˜ëŠ” ì˜¤ë¥˜ ë©”ì‹œì§€
    "backend_type": str   # "dummy" ë˜ëŠ” "real"
}
```

**ì˜ˆì œ:**
```python
{'status': 'ok', 'backend_type': 'dummy'}
```

**ì‚¬ìš©ì²˜:** [health_check](queries.md#health_check)

---

## ModuleInfo

ì¤‘ì²©ëœ í¬íŠ¸, ì¸ìŠ¤í„´ìŠ¤, ë„·ì„ í¬í•¨í•œ ëª¨ë“ˆì˜ ì™„ì „í•œ ì •ë³´.

```python
{
    "name": str,                      # ëª¨ë“ˆ ì´ë¦„
    "file": str,                      # ì†ŒìŠ¤ íŒŒì¼ ê²½ë¡œ
    "path": Optional[str],            # ê³„ì¸µ êµ¬ì¡° ê²½ë¡œ (ê³„ì¸µ êµ¬ì¡° ì¿¼ë¦¬ì¸ ê²½ìš°)
    "ports": list[PortInfo],          # í¬íŠ¸ ë¦¬ìŠ¤íŠ¸
    "instances": list[InstanceInfo],  # ì¸ìŠ¤í„´ìŠ¤ ë¦¬ìŠ¤íŠ¸
    "nets": list[NetInfo]             # ë„·/ì™€ì´ì–´ ë¦¬ìŠ¤íŠ¸
}
```

**ì˜ˆì œ:**
```python
{
    'name': 'top_module',
    'file': '/path/to/top.v',
    'path': None,
    'ports': [
        {'name': 'clk', 'direction': 'input', 'width': 1, 'path': None},
        {'name': 'data_out', 'direction': 'output', 'width': 32, 'path': None}
    ],
    'instances': [
        {'name': 'cpu_inst', 'module': 'cpu', 'parent': 'top_module', 'path': None}
    ],
    'nets': [
        {'name': 'internal_bus', 'width': 32, 'net_type': 'wire', 'path': None}
    ]
}
```

**ì‚¬ìš©ì²˜:** [get_modules](queries.md#get_modules)

---

## PortInfo

ëª¨ë“ˆ í¬íŠ¸ì— ëŒ€í•œ ì •ë³´.

```python
{
    "name": str,            # í¬íŠ¸ ì´ë¦„
    "direction": str,       # "input", "output", ë˜ëŠ” "inout"
    "width": int,           # ë¹„íŠ¸ í­
    "path": Optional[str]   # ê³„ì¸µ êµ¬ì¡° ê²½ë¡œ (ê³„ì¸µ êµ¬ì¡° ì¿¼ë¦¬ì¸ ê²½ìš°)
}
```

**ì˜ˆì œ:**
```python
{'name': 'data_in', 'direction': 'input', 'width': 32, 'path': None}
```

**ì‚¬ìš©ì²˜:** [get_ports](queries.md#get_ports), [ModuleInfo](#moduleinfo)

---

## InstanceInfo

ëª¨ë“ˆ ì¸ìŠ¤í„´ìŠ¤ì— ëŒ€í•œ ì •ë³´.

```python
{
    "name": str,            # ì¸ìŠ¤í„´ìŠ¤ ì´ë¦„
    "module": str,          # ì¸ìŠ¤í„´ìŠ¤í™”ë˜ëŠ” ëª¨ë“ˆ íƒ€ì…
    "parent": str,          # ë¶€ëª¨ ëª¨ë“ˆ ì´ë¦„
    "path": Optional[str]   # ê³„ì¸µ êµ¬ì¡° ê²½ë¡œ (ê³„ì¸µ êµ¬ì¡° ì¿¼ë¦¬ì¸ ê²½ìš°)
}
```

**ì˜ˆì œ:**
```python
{'name': 'cpu_inst', 'module': 'cpu', 'parent': 'top_module', 'path': None}
```

**ì‚¬ìš©ì²˜:** [get_instances](queries.md#get_instances), [ModuleInfo](#moduleinfo)

---

## NetInfo

ë„·/ì™€ì´ì–´ì— ëŒ€í•œ ì •ë³´.

```python
{
    "name": str,            # ë„· ì´ë¦„
    "width": int,           # ë¹„íŠ¸ í­
    "net_type": str,        # "wire", "reg", ë“±
    "path": Optional[str]   # ê³„ì¸µ êµ¬ì¡° ê²½ë¡œ (ê³„ì¸µ êµ¬ì¡° ì¿¼ë¦¬ì¸ ê²½ìš°)
}
```

**ì˜ˆì œ:**
```python
{'name': 'data_bus', 'width': 32, 'net_type': 'wire', 'path': None}
```

**ì‚¬ìš©ì²˜:** [get_nets](queries.md#get_nets), [ModuleInfo](#moduleinfo)

---

## ReadVerilogResult

Verilog íŒŒì¼ ì½ê¸° ê²°ê³¼.

```python
{
    "status": str,         # "success" ë˜ëŠ” "error"
    "message": str,        # ìƒíƒœ ë©”ì‹œì§€
    "modules_found": int   # ë°œê²¬ëœ ëª¨ë“ˆ ìˆ˜
}
```

**ì˜ˆì œ:**
```python
{'status': 'success', 'message': 'File loaded successfully', 'modules_found': 3}
```

**ì‚¬ìš©ì²˜:** [read_verilog](mutations.md#read_verilog)

---

## ReadFilelistResult

íŒŒì¼ë¦¬ìŠ¤íŠ¸ ì½ê¸° ê²°ê³¼.

```python
{
    "status": str,         # "success" ë˜ëŠ” "error"
    "message": str,        # ìƒíƒœ ë©”ì‹œì§€
    "files_read": int,     # ì½ì€ íŒŒì¼ ìˆ˜
    "modules_found": int   # ë°œê²¬ëœ ëª¨ë“ˆ ìˆ˜
}
```

**ì˜ˆì œ:**
```python
{
    'status': 'success',
    'message': 'Filelist loaded successfully',
    'files_read': 5,
    'modules_found': 12
}
```

**ì‚¬ìš©ì²˜:** [read_verilog_filelist](mutations.md#read_verilog_filelist)

---

## AddPortResult

í¬íŠ¸ ì¶”ê°€ ì‘ì—… ê²°ê³¼.

```python
{
    "success": bool,    # ì‘ì—… ì„±ê³µ ì—¬ë¶€
    "message": str,     # ìƒíƒœ ë©”ì‹œì§€
    "port_name": str    # ì¶”ê°€ëœ í¬íŠ¸ ì´ë¦„
}
```

**ì˜ˆì œ:**
```python
{'success': True, 'message': 'Port added successfully', 'port_name': 'debug_out'}
```

**ì‚¬ìš©ì²˜:** [add_port](mutations.md#add_port)

---

## AddNetResult

ë„· ì¶”ê°€ ì‘ì—… ê²°ê³¼.

```python
{
    "success": bool,   # ì‘ì—… ì„±ê³µ ì—¬ë¶€
    "message": str,    # ìƒíƒœ ë©”ì‹œì§€
    "net_name": str    # ì¶”ê°€ëœ ë„· ì´ë¦„
}
```

**ì˜ˆì œ:**
```python
{'success': True, 'message': 'Net added successfully', 'net_name': 'debug_bus'}
```

**ì‚¬ìš©ì²˜:** [add_net](mutations.md#add_net)

---

## íƒ€ì… ê´€ê³„

```
ModuleInfo
â”œâ”€â”€ ports: list[PortInfo]
â”œâ”€â”€ instances: list[InstanceInfo]
â””â”€â”€ nets: list[NetInfo]

get_modules() -> list[ModuleInfo]
get_ports() -> list[PortInfo]
get_instances() -> list[InstanceInfo]
get_nets() -> list[NetInfo]
```

## ì¼ë°˜ì ì¸ íŒ¨í„´

### ì¤‘ì²© ê°ì²´ ì ‘ê·¼

```python
# get_modulesëŠ” ì¤‘ì²© ê°ì²´ë¥¼ ë°˜í™˜í•©ë‹ˆë‹¤
modules: list[ModuleInfo] = client.get_modules()

for mod in modules:
    # ëª¨ë“ˆ ì •ë³´
    print(f"ëª¨ë“ˆ: {mod['name']}")
    print(f"íŒŒì¼: {mod['file']}")

    # ì¤‘ì²©ëœ í¬íŠ¸
    for port in mod['ports']:  # list[PortInfo]
        print(f"  í¬íŠ¸: {port['name']} ({port['direction']})")

    # ì¤‘ì²©ëœ ì¸ìŠ¤í„´ìŠ¤
    for inst in mod['instances']:  # list[InstanceInfo]
        print(f"  ì¸ìŠ¤í„´ìŠ¤: {inst['name']} ({inst['module']})")

    # ì¤‘ì²©ëœ ë„·
    for net in mod['nets']:  # list[NetInfo]
        print(f"  ë„·: {net['name']} ({net['net_type']})")
```

### íƒ€ì… íŒíŠ¸ ì‚¬ìš©

```python
from rtllib import Client
from rtllib.types import ModuleInfo, PortInfo, InstanceInfo, NetInfo

client = Client()

# íƒ€ì… íŒíŠ¸ì™€ í•¨ê»˜
modules: list[ModuleInfo] = client.get_modules()
ports: list[PortInfo] = client.get_ports("top")
instances: list[InstanceInfo] = client.get_instances("top")
nets: list[NetInfo] = client.get_nets("top")

# TypedDictëŠ” IDE ìë™ì™„ì„±ì„ ì œê³µí•©ë‹ˆë‹¤
for mod in modules:
    name: str = mod['name']           # IDEê°€ 'name'ì„ ì œì•ˆí•©ë‹ˆë‹¤
    file: str = mod['file']           # IDEê°€ 'file'ì„ ì œì•ˆí•©ë‹ˆë‹¤
    ports: list[PortInfo] = mod['ports']  # IDEê°€ 'ports'ë¥¼ ì œì•ˆí•©ë‹ˆë‹¤
```

### ì„±ê³µ í™•ì¸

```python
# 'status' í•„ë“œê°€ ìˆëŠ” íƒ€ì… (ReadVerilogResult, ReadFilelistResult)
result = client.read_verilog("/path/to/file.v")
if result['status'] == 'success':
    print(f"ì„±ê³µ: {result['modules_found']}ê°œ ëª¨ë“ˆ ë°œê²¬")
else:
    print(f"ì‹¤íŒ¨: {result['message']}")

# 'success' í•„ë“œê°€ ìˆëŠ” íƒ€ì… (AddPortResult, AddNetResult)
result = client.add_port("module", "port", "input", 8)
if result['success']:
    print(f"ì„±ê³µ: {result['port_name']} ì¶”ê°€ë¨")
else:
    print(f"ì‹¤íŒ¨: {result['message']}")
```

### ê³„ì¸µ êµ¬ì¡° ê²½ë¡œ

```python
# hierarchical=Falseì¸ ê²½ìš° (ê¸°ë³¸ê°’)
modules = client.get_modules(hierarchical=False)
for mod in modules:
    assert mod['path'] is None  # ìµœìƒìœ„ ëª¨ë“ˆë§Œ

# hierarchical=Trueì¸ ê²½ìš°
modules = client.get_modules(hierarchical=True)
for mod in modules:
    if mod['path'] is None:
        print(f"ìµœìƒìœ„: {mod['name']}")
    else:
        print(f"ì¸ìŠ¤í„´ìŠ¤: {mod['path']}.{mod['name']}")
```

### Optional í•„ë“œ ì²˜ë¦¬

```python
modules = client.get_modules(hierarchical=True)

for mod in modules:
    # 'path'ëŠ” Optional[str]ì…ë‹ˆë‹¤
    if mod['path']:
        # ì´ê²ƒì€ ê³„ì¸µ êµ¬ì¡° ì¸ìŠ¤í„´ìŠ¤ì…ë‹ˆë‹¤
        full_path = f"{mod['path']}.{mod['name']}"
    else:
        # ì´ê²ƒì€ ìµœìƒìœ„ ëª¨ë“ˆì…ë‹ˆë‹¤
        full_path = mod['name']

    print(f"ê²½ë¡œ: {full_path}")
```

### ë°ì´í„° ë³€í™˜

```python
# ModuleInfoë¥¼ ê°„ë‹¨í•œ ë”•ì…”ë„ˆë¦¬ë¡œ ë³€í™˜
def module_summary(mod: ModuleInfo) -> dict:
    return {
        'name': mod['name'],
        'file': mod['file'],
        'port_count': len(mod['ports']),
        'instance_count': len(mod['instances']),
        'net_count': len(mod['nets'])
    }

modules = client.get_modules()
summaries = [module_summary(mod) for mod in modules]
```

### ë¦¬ìŠ¤íŠ¸ í•„í„°ë§

```python
modules = client.get_modules()

# í¬íŠ¸ê°€ ìˆëŠ” ëª¨ë“ˆë§Œ
with_ports = [mod for mod in modules if mod['ports']]

# ì¸ìŠ¤í„´ìŠ¤ê°€ ìˆëŠ” ëª¨ë“ˆë§Œ
with_instances = [mod for mod in modules if mod['instances']]

# íŠ¹ì • ì´ë¦„ íŒ¨í„´
cpu_modules = [mod for mod in modules if 'cpu' in mod['name'].lower()]
```

## ë‹¤ìŒ ë‹¨ê³„

- ğŸ” [ì¿¼ë¦¬ ë ˆí¼ëŸ°ìŠ¤](queries.md) - ì¿¼ë¦¬ ëª…ë ¹ì–´ ë°°ìš°ê¸°
- âœï¸ [ë®¤í…Œì´ì…˜ ë ˆí¼ëŸ°ìŠ¤](mutations.md) - ë®¤í…Œì´ì…˜ ëª…ë ¹ì–´ ë°°ìš°ê¸°
- ğŸ’¡ [ì˜ˆì œ](../examples/basic-operations.md) - ì‹¤ì œ ì‚¬ìš© ì˜ˆì œ
