Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 7befa10bde6c44fba6b1c8240e34c40a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cpu_behav xil_defaultlib.sim_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 7 into rs is out of bounds [C:/Users/zhuduoyu/SingleCPU/SingleCPU.srcs/sources_1/new/transTocut.v:11]
WARNING: [VRFC 10-597] element index 7 into rt is out of bounds [C:/Users/zhuduoyu/SingleCPU/SingleCPU.srcs/sources_1/new/transTocut.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddPC2
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.JumpPC
Compiling module xil_defaultlib.ChooseInputA
Compiling module xil_defaultlib.ChooseInputB
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.AddPC1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ChooseReg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DBoutput
Compiling module xil_defaultlib.RW
Compiling module xil_defaultlib.transTocut
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.sim_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cpu_behav
