Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr 20 00:41:49 2022
| Host         : DESKTOP-IOM2HT6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clawgame_proc_timing_summary_routed.rpt -pb clawgame_proc_timing_summary_routed.pb -rpx clawgame_proc_timing_summary_routed.rpx -warn_on_violation
| Design       : clawgame_proc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.107      -31.090                     39                  440        0.211        0.000                      0                  440        4.500        0.000                       0                   335  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.107      -31.090                     39                  440        0.211        0.000                      0                  440        4.500        0.000                       0                   335  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           39  Failing Endpoints,  Worst Slack       -1.107ns,  Total Violation      -31.090ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.107ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[5].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.044ns  (logic 2.260ns (20.464%)  route 8.784ns (79.536%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 20.109 - 15.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 10.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.884    10.487    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg_0
    SLICE_X6Y28          FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.524    11.011 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=3, routed)           0.444    11.455    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/XM_IR[0]
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.124    11.579 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_i_48/O
                         net (fo=2, routed)           0.821    12.400    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/M_write_reg[1]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.524 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_8__8/O
                         net (fo=3, routed)           0.808    13.333    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_33
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    13.457 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0/O
                         net (fo=32, routed)          0.845    14.302    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.426 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_9__15/O
                         net (fo=2, routed)           0.429    14.854    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/bypassed_B[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.124    14.978 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4/O
                         net (fo=6, routed)           1.031    16.009    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.133 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2/O
                         net (fo=4, routed)           0.682    16.815    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.939 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30/O
                         net (fo=1, routed)           0.665    17.604    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    17.728 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_11__0/O
                         net (fo=10, routed)          0.505    18.233    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_47
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.124    18.357 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25/O
                         net (fo=1, routed)           0.154    18.511    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124    18.635 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0/O
                         net (fo=5, routed)           0.578    19.214    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0_n_0
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.124    19.338 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0/O
                         net (fo=3, routed)           0.545    19.883    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I1_O)        0.124    20.007 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4/O
                         net (fo=32, routed)          1.111    21.117    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.124    21.241 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_2__11/O
                         net (fo=1, routed)           0.165    21.406    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_104
    SLICE_X8Y36          LUT6 (Prop_lut6_I2_O)        0.124    21.530 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__61_comp/O
                         net (fo=1, routed)           0.000    21.530    WRAPPER/CPU/PC_reg/loop1[5].dff/q_reg_2
    SLICE_X8Y36          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[5].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.687    20.109    WRAPPER/CPU/PC_reg/loop1[5].dff/q_reg_3
    SLICE_X8Y36          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[5].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X8Y36          FDCE (Setup_fdce_C_D)        0.082    20.423    WRAPPER/CPU/PC_reg/loop1[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.423    
                         arrival time                         -21.530    
  -------------------------------------------------------------------
                         slack                                 -1.107    

Slack (VIOLATED) :        -1.097ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[14].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.033ns  (logic 2.260ns (20.485%)  route 8.773ns (79.515%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 20.106 - 15.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 10.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.884    10.487    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg_0
    SLICE_X6Y28          FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.524    11.011 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=3, routed)           0.444    11.455    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/XM_IR[0]
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.124    11.579 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_i_48/O
                         net (fo=2, routed)           0.821    12.400    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/M_write_reg[1]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.524 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_8__8/O
                         net (fo=3, routed)           0.808    13.333    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_33
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    13.457 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0/O
                         net (fo=32, routed)          0.845    14.302    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.426 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_9__15/O
                         net (fo=2, routed)           0.429    14.854    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/bypassed_B[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.124    14.978 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4/O
                         net (fo=6, routed)           1.031    16.009    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.133 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2/O
                         net (fo=4, routed)           0.682    16.815    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.939 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30/O
                         net (fo=1, routed)           0.665    17.604    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    17.728 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_11__0/O
                         net (fo=10, routed)          0.505    18.233    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_47
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.124    18.357 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25/O
                         net (fo=1, routed)           0.154    18.511    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124    18.635 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0/O
                         net (fo=5, routed)           0.578    19.214    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0_n_0
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.124    19.338 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0/O
                         net (fo=3, routed)           0.545    19.883    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I1_O)        0.124    20.007 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4/O
                         net (fo=32, routed)          0.961    20.968    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.124    21.092 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_2__20/O
                         net (fo=1, routed)           0.303    21.395    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_78
    SLICE_X8Y32          LUT6 (Prop_lut6_I3_O)        0.124    21.519 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__52/O
                         net (fo=1, routed)           0.000    21.519    WRAPPER/CPU/PC_reg/loop1[14].dff/q_reg_3
    SLICE_X8Y32          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[14].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.684    20.106    WRAPPER/CPU/PC_reg/loop1[14].dff/q_reg_4
    SLICE_X8Y32          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[14].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.374    
                         clock uncertainty           -0.035    20.338    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)        0.084    20.422    WRAPPER/CPU/PC_reg/loop1[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.422    
                         arrival time                         -21.519    
  -------------------------------------------------------------------
                         slack                                 -1.097    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[16].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.979ns  (logic 2.260ns (20.584%)  route 8.719ns (79.416%))
  Logic Levels:           14  (LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 20.108 - 15.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 10.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.884    10.487    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg_0
    SLICE_X6Y28          FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.524    11.011 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=3, routed)           0.444    11.455    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/XM_IR[0]
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.124    11.579 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_i_48/O
                         net (fo=2, routed)           0.821    12.400    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/M_write_reg[1]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.524 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_8__8/O
                         net (fo=3, routed)           0.808    13.333    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_33
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    13.457 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0/O
                         net (fo=32, routed)          0.845    14.302    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.426 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_9__15/O
                         net (fo=2, routed)           0.429    14.854    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/bypassed_B[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.124    14.978 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4/O
                         net (fo=6, routed)           1.031    16.009    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.133 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2/O
                         net (fo=4, routed)           0.682    16.815    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.939 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30/O
                         net (fo=1, routed)           0.665    17.604    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    17.728 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_11__0/O
                         net (fo=10, routed)          0.505    18.233    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_47
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.124    18.357 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25/O
                         net (fo=1, routed)           0.154    18.511    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124    18.635 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0/O
                         net (fo=5, routed)           0.729    19.364    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0_n_0
    SLICE_X9Y33          LUT5 (Prop_lut5_I3_O)        0.124    19.488 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_19_replica/O
                         net (fo=1, routed)           0.433    19.921    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/bypass_jr_DX0_repN
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124    20.045 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_4__31_comp_1/O
                         net (fo=25, routed)          0.766    20.811    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_4__31_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124    20.935 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_2__22/O
                         net (fo=1, routed)           0.407    21.342    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_72
    SLICE_X11Y33         LUT6 (Prop_lut6_I3_O)        0.124    21.466 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__50_comp_1/O
                         net (fo=1, routed)           0.000    21.466    WRAPPER/CPU/PC_reg/loop1[16].dff/q_reg_3
    SLICE_X11Y33         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.686    20.108    WRAPPER/CPU/PC_reg/loop1[16].dff/q_reg_4
    SLICE_X11Y33         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[16].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.376    
                         clock uncertainty           -0.035    20.340    
    SLICE_X11Y33         FDCE (Setup_fdce_C_D)        0.032    20.372    WRAPPER/CPU/PC_reg/loop1[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.372    
                         arrival time                         -21.466    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.064ns  (logic 2.260ns (20.426%)  route 8.804ns (79.574%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 20.187 - 15.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 10.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.884    10.487    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg_0
    SLICE_X6Y28          FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.524    11.011 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=3, routed)           0.444    11.455    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/XM_IR[0]
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.124    11.579 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_i_48/O
                         net (fo=2, routed)           0.821    12.400    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/M_write_reg[1]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.524 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_8__8/O
                         net (fo=3, routed)           0.808    13.333    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_33
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    13.457 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0/O
                         net (fo=32, routed)          0.845    14.302    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.426 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_9__15/O
                         net (fo=2, routed)           0.429    14.854    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/bypassed_B[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.124    14.978 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4/O
                         net (fo=6, routed)           1.031    16.009    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.133 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2/O
                         net (fo=4, routed)           0.682    16.815    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.939 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30/O
                         net (fo=1, routed)           0.665    17.604    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    17.728 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_11__0/O
                         net (fo=10, routed)          0.505    18.233    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_47
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.124    18.357 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25/O
                         net (fo=1, routed)           0.154    18.511    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124    18.635 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0/O
                         net (fo=5, routed)           0.578    19.214    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0_n_0
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.124    19.338 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0/O
                         net (fo=3, routed)           0.545    19.883    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I1_O)        0.124    20.007 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4/O
                         net (fo=32, routed)          0.844    20.851    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.124    20.975 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_2__9/O
                         net (fo=1, routed)           0.452    21.427    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_110
    SLICE_X7Y35          LUT6 (Prop_lut6_I3_O)        0.124    21.551 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__63_comp/O
                         net (fo=1, routed)           0.000    21.551    WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg_2
    SLICE_X7Y35          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.765    20.187    WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg_3
    SLICE_X7Y35          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.283    20.471    
                         clock uncertainty           -0.035    20.435    
    SLICE_X7Y35          FDCE (Setup_fdce_C_D)        0.034    20.469    WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.469    
                         arrival time                         -21.551    
  -------------------------------------------------------------------
                         slack                                 -1.082    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.956ns  (logic 2.260ns (20.629%)  route 8.696ns (79.371%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 20.110 - 15.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 10.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.884    10.487    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg_0
    SLICE_X6Y28          FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.524    11.011 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=3, routed)           0.444    11.455    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/XM_IR[0]
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.124    11.579 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_i_48/O
                         net (fo=2, routed)           0.821    12.400    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/M_write_reg[1]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.524 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_8__8/O
                         net (fo=3, routed)           0.808    13.333    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_33
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    13.457 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0/O
                         net (fo=32, routed)          0.845    14.302    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.426 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_9__15/O
                         net (fo=2, routed)           0.429    14.854    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/bypassed_B[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.124    14.978 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4/O
                         net (fo=6, routed)           1.031    16.009    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.133 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2/O
                         net (fo=4, routed)           0.682    16.815    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.939 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30/O
                         net (fo=1, routed)           0.665    17.604    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    17.728 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_11__0/O
                         net (fo=10, routed)          0.505    18.233    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_47
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.124    18.357 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25/O
                         net (fo=1, routed)           0.154    18.511    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124    18.635 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0/O
                         net (fo=5, routed)           0.578    19.214    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0_n_0
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.124    19.338 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0/O
                         net (fo=3, routed)           0.545    19.883    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I1_O)        0.124    20.007 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4/O
                         net (fo=32, routed)          1.039    21.045    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.124    21.169 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_2__17/O
                         net (fo=1, routed)           0.149    21.318    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_87
    SLICE_X11Y35         LUT6 (Prop_lut6_I1_O)        0.124    21.442 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__55_comp/O
                         net (fo=1, routed)           0.000    21.442    WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg_2
    SLICE_X11Y35         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.688    20.110    WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg_3
    SLICE_X11Y35         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.378    
                         clock uncertainty           -0.035    20.342    
    SLICE_X11Y35         FDCE (Setup_fdce_C_D)        0.034    20.376    WRAPPER/CPU/PC_reg/loop1[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.376    
                         arrival time                         -21.442    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -1.047ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.935ns  (logic 2.260ns (20.668%)  route 8.675ns (79.332%))
  Logic Levels:           14  (LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 20.108 - 15.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 10.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.884    10.487    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg_0
    SLICE_X6Y28          FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.524    11.011 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=3, routed)           0.444    11.455    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/XM_IR[0]
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.124    11.579 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_i_48/O
                         net (fo=2, routed)           0.821    12.400    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/M_write_reg[1]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.524 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_8__8/O
                         net (fo=3, routed)           0.808    13.333    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_33
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    13.457 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0/O
                         net (fo=32, routed)          0.845    14.302    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.426 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_9__15/O
                         net (fo=2, routed)           0.429    14.854    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/bypassed_B[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.124    14.978 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4/O
                         net (fo=6, routed)           1.031    16.009    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.133 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2/O
                         net (fo=4, routed)           0.682    16.815    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.939 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30/O
                         net (fo=1, routed)           0.665    17.604    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    17.728 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_11__0/O
                         net (fo=10, routed)          0.505    18.233    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_47
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.124    18.357 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25/O
                         net (fo=1, routed)           0.154    18.511    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124    18.635 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0/O
                         net (fo=5, routed)           0.729    19.364    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0_n_0
    SLICE_X9Y33          LUT5 (Prop_lut5_I3_O)        0.124    19.488 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_19_replica/O
                         net (fo=1, routed)           0.433    19.921    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/bypass_jr_DX0_repN
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124    20.045 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_4__31_comp_1/O
                         net (fo=25, routed)          0.555    20.601    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_4__31_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I5_O)        0.124    20.725 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_2__18_comp/O
                         net (fo=1, routed)           0.573    21.298    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_84
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124    21.422 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__54_comp/O
                         net (fo=1, routed)           0.000    21.422    WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg_2
    SLICE_X9Y34          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.686    20.108    WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg_3
    SLICE_X9Y34          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.376    
                         clock uncertainty           -0.035    20.340    
    SLICE_X9Y34          FDCE (Setup_fdce_C_D)        0.034    20.374    WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.374    
                         arrival time                         -21.422    
  -------------------------------------------------------------------
                         slack                                 -1.047    

Slack (VIOLATED) :        -1.033ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.921ns  (logic 2.260ns (20.693%)  route 8.661ns (79.307%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 20.108 - 15.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 10.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.884    10.487    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg_0
    SLICE_X6Y28          FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.524    11.011 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=3, routed)           0.444    11.455    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/XM_IR[0]
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.124    11.579 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_i_48/O
                         net (fo=2, routed)           0.821    12.400    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/M_write_reg[1]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.524 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_8__8/O
                         net (fo=3, routed)           0.808    13.333    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_33
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    13.457 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0/O
                         net (fo=32, routed)          0.845    14.302    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.426 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_9__15/O
                         net (fo=2, routed)           0.429    14.854    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/bypassed_B[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.124    14.978 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4/O
                         net (fo=6, routed)           1.031    16.009    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.133 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2/O
                         net (fo=4, routed)           0.682    16.815    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.939 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30/O
                         net (fo=1, routed)           0.665    17.604    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    17.728 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_11__0/O
                         net (fo=10, routed)          0.505    18.233    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_47
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.124    18.357 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25/O
                         net (fo=1, routed)           0.154    18.511    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124    18.635 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0/O
                         net (fo=5, routed)           0.578    19.214    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0_n_0
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.124    19.338 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0/O
                         net (fo=3, routed)           0.545    19.883    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I1_O)        0.124    20.007 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4/O
                         net (fo=32, routed)          0.857    20.864    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124    20.988 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_2__21/O
                         net (fo=1, routed)           0.296    21.284    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_75
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124    21.408 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__51/O
                         net (fo=1, routed)           0.000    21.408    WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg_2
    SLICE_X9Y34          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.686    20.108    WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg_3
    SLICE_X9Y34          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.376    
                         clock uncertainty           -0.035    20.340    
    SLICE_X9Y34          FDCE (Setup_fdce_C_D)        0.035    20.375    WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.375    
                         arrival time                         -21.408    
  -------------------------------------------------------------------
                         slack                                 -1.033    

Slack (VIOLATED) :        -0.997ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[23].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.934ns  (logic 2.260ns (20.670%)  route 8.674ns (79.330%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 20.109 - 15.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 10.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.884    10.487    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg_0
    SLICE_X6Y28          FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.524    11.011 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=3, routed)           0.444    11.455    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/XM_IR[0]
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.124    11.579 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_i_48/O
                         net (fo=2, routed)           0.821    12.400    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/M_write_reg[1]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.524 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_8__8/O
                         net (fo=3, routed)           0.808    13.333    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_33
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    13.457 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0/O
                         net (fo=32, routed)          0.845    14.302    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.426 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_9__15/O
                         net (fo=2, routed)           0.429    14.854    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/bypassed_B[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.124    14.978 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4/O
                         net (fo=6, routed)           1.031    16.009    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.133 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2/O
                         net (fo=4, routed)           0.682    16.815    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.939 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30/O
                         net (fo=1, routed)           0.665    17.604    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    17.728 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_11__0/O
                         net (fo=10, routed)          0.505    18.233    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_47
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.124    18.357 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25/O
                         net (fo=1, routed)           0.154    18.511    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124    18.635 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0/O
                         net (fo=5, routed)           0.578    19.214    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0_n_0
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.124    19.338 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0/O
                         net (fo=3, routed)           0.545    19.883    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I1_O)        0.124    20.007 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4/O
                         net (fo=32, routed)          0.851    20.858    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.124    20.982 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_2__62/O
                         net (fo=1, routed)           0.314    21.296    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_51
    SLICE_X10Y34         LUT6 (Prop_lut6_I3_O)        0.124    21.420 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__43/O
                         net (fo=1, routed)           0.000    21.420    WRAPPER/CPU/PC_reg/loop1[23].dff/q_reg_3
    SLICE_X10Y34         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.687    20.109    WRAPPER/CPU/PC_reg/loop1[23].dff/q_reg_4
    SLICE_X10Y34         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X10Y34         FDCE (Setup_fdce_C_D)        0.082    20.423    WRAPPER/CPU/PC_reg/loop1[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.423    
                         arrival time                         -21.420    
  -------------------------------------------------------------------
                         slack                                 -0.997    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[31].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.967ns  (logic 2.260ns (20.608%)  route 8.707ns (79.392%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 20.184 - 15.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 10.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.884    10.487    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg_0
    SLICE_X6Y28          FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.524    11.011 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=3, routed)           0.444    11.455    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/XM_IR[0]
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.124    11.579 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_i_48/O
                         net (fo=2, routed)           0.821    12.400    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/M_write_reg[1]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.524 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_8__8/O
                         net (fo=3, routed)           0.808    13.333    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_33
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    13.457 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0/O
                         net (fo=32, routed)          0.845    14.302    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.426 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_9__15/O
                         net (fo=2, routed)           0.429    14.854    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/bypassed_B[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.124    14.978 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4/O
                         net (fo=6, routed)           1.031    16.009    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.133 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2/O
                         net (fo=4, routed)           0.682    16.815    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.939 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30/O
                         net (fo=1, routed)           0.665    17.604    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    17.728 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_11__0/O
                         net (fo=10, routed)          0.505    18.233    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_47
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.124    18.357 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25/O
                         net (fo=1, routed)           0.154    18.511    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124    18.635 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0/O
                         net (fo=5, routed)           0.578    19.214    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0_n_0
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.124    19.338 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0/O
                         net (fo=3, routed)           0.545    19.883    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I1_O)        0.124    20.007 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4/O
                         net (fo=32, routed)          0.908    20.914    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I5_O)        0.124    21.038 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_3__24/O
                         net (fo=1, routed)           0.291    21.329    WRAPPER/CPU/MW_O_reg/loop1[31].dff/q_reg_7
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.124    21.453 r  WRAPPER/CPU/MW_O_reg/loop1[31].dff/q_i_1__35/O
                         net (fo=1, routed)           0.000    21.453    WRAPPER/CPU/PC_reg/loop1[31].dff/q_reg_1
    SLICE_X5Y32          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.762    20.184    WRAPPER/CPU/PC_reg/loop1[31].dff/q_reg_2
    SLICE_X5Y32          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.283    20.468    
                         clock uncertainty           -0.035    20.432    
    SLICE_X5Y32          FDCE (Setup_fdce_C_D)        0.034    20.466    WRAPPER/CPU/PC_reg/loop1[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.466    
                         arrival time                         -21.453    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.976ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[18].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.917ns  (logic 2.260ns (20.702%)  route 8.657ns (79.298%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 20.109 - 15.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 10.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.884    10.487    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg_0
    SLICE_X6Y28          FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.524    11.011 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=3, routed)           0.444    11.455    WRAPPER/CPU/XM_IR_reg/loop1[31].dff/XM_IR[0]
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.124    11.579 r  WRAPPER/CPU/XM_IR_reg/loop1[31].dff/q_i_48/O
                         net (fo=2, routed)           0.821    12.400    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/M_write_reg[1]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.524 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_8__8/O
                         net (fo=3, routed)           0.808    13.333    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_33
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    13.457 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0/O
                         net (fo=32, routed)          0.845    14.302    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25__0_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.426 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_9__15/O
                         net (fo=2, routed)           0.429    14.854    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/bypassed_B[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.124    14.978 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4/O
                         net (fo=6, routed)           1.031    16.009    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_6__4_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.133 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2/O
                         net (fo=4, routed)           0.682    16.815    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_7__2_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.939 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30/O
                         net (fo=1, routed)           0.665    17.604    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_30_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    17.728 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_11__0/O
                         net (fo=10, routed)          0.505    18.233    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_reg_47
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.124    18.357 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25/O
                         net (fo=1, routed)           0.154    18.511    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_25_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124    18.635 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0/O
                         net (fo=5, routed)           0.578    19.214    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_23__0_n_0
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.124    19.338 f  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0/O
                         net (fo=3, routed)           0.545    19.883    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_18__0_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I1_O)        0.124    20.007 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4/O
                         net (fo=32, routed)          0.987    20.994    WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_10__4_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I5_O)        0.124    21.118 r  WRAPPER/CPU/DX_IR_reg/loop1[24].dff/q_i_2__24/O
                         net (fo=1, routed)           0.162    21.280    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_66
    SLICE_X10Y34         LUT6 (Prop_lut6_I3_O)        0.124    21.404 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__48/O
                         net (fo=1, routed)           0.000    21.404    WRAPPER/CPU/PC_reg/loop1[18].dff/q_reg_3
    SLICE_X10Y34         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[18].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.687    20.109    WRAPPER/CPU/PC_reg/loop1[18].dff/q_reg_4
    SLICE_X10Y34         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[18].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X10Y34         FDCE (Setup_fdce_C_D)        0.086    20.427    WRAPPER/CPU/PC_reg/loop1[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.427    
                         arrival time                         -21.404    
  -------------------------------------------------------------------
                         slack                                 -0.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_O_reg/loop1[20].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_O_reg/loop1[20].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.324ns  (logic 0.167ns (51.601%)  route 0.157ns (48.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.635     6.555    WRAPPER/CPU/XM_O_reg/loop1[20].dff/q_reg_1
    SLICE_X12Y32         FDCE                                         r  WRAPPER/CPU/XM_O_reg/loop1[20].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.167     6.722 r  WRAPPER/CPU/XM_O_reg/loop1[20].dff/q_reg/Q
                         net (fo=4, routed)           0.157     6.879    WRAPPER/CPU/MW_O_reg/loop1[20].dff/q_reg_1
    SLICE_X11Y32         FDCE                                         r  WRAPPER/CPU/MW_O_reg/loop1[20].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.908     7.073    WRAPPER/CPU/MW_O_reg/loop1[20].dff/q_reg_2
    SLICE_X11Y32         FDCE                                         r  WRAPPER/CPU/MW_O_reg/loop1[20].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.590    
    SLICE_X11Y32         FDCE (Hold_fdce_C_D)         0.078     6.668    WRAPPER/CPU/MW_O_reg/loop1[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.668    
                         arrival time                           6.879    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/FD_IR_reg/loop1[24].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.342ns  (logic 0.212ns (62.047%)  route 0.130ns (37.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 7.077 - 5.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 6.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.638     6.558    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_30
    SLICE_X12Y37         FDCE                                         r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.167     6.725 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg/Q
                         net (fo=17, routed)          0.130     6.855    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I0_O)        0.045     6.900 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__68/O
                         net (fo=1, routed)           0.000     6.900    WRAPPER/CPU/FD_IR_reg/loop1[24].dff/FD_IR_in[0]
    SLICE_X13Y37         FDCE                                         r  WRAPPER/CPU/FD_IR_reg/loop1[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.912     7.077    WRAPPER/CPU/FD_IR_reg/loop1[24].dff/q_reg_34
    SLICE_X13Y37         FDCE                                         r  WRAPPER/CPU/FD_IR_reg/loop1[24].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.506     6.571    
    SLICE_X13Y37         FDCE (Hold_fdce_C_D)         0.098     6.669    WRAPPER/CPU/FD_IR_reg/loop1[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.669    
                         arrival time                           6.900    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_O_reg/loop1[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_O_reg/loop1[29].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.376ns  (logic 0.146ns (38.851%)  route 0.230ns (61.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 7.104 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.636     6.556    WRAPPER/CPU/XM_O_reg/loop1[29].dff/q_reg_1
    SLICE_X9Y33          FDCE                                         r  WRAPPER/CPU/XM_O_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.146     6.702 r  WRAPPER/CPU/XM_O_reg/loop1[29].dff/q_reg/Q
                         net (fo=4, routed)           0.230     6.932    WRAPPER/CPU/MW_O_reg/loop1[29].dff/q_reg_2
    SLICE_X7Y33          FDCE                                         r  WRAPPER/CPU/MW_O_reg/loop1[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.939     7.104    WRAPPER/CPU/MW_O_reg/loop1[29].dff/q_reg_3
    SLICE_X7Y33          FDCE                                         r  WRAPPER/CPU/MW_O_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.621    
    SLICE_X7Y33          FDCE (Hold_fdce_C_D)         0.078     6.699    WRAPPER/CPU/MW_O_reg/loop1[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.699    
                         arrival time                           6.932    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_O_reg/loop1[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_O_reg/loop1[23].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.310ns  (logic 0.167ns (53.795%)  route 0.143ns (46.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 7.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 6.553 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.633     6.553    WRAPPER/CPU/XM_O_reg/loop1[23].dff/q_reg_1
    SLICE_X10Y30         FDCE                                         r  WRAPPER/CPU/XM_O_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.167     6.720 r  WRAPPER/CPU/XM_O_reg/loop1[23].dff/q_reg/Q
                         net (fo=4, routed)           0.143     6.863    WRAPPER/CPU/MW_O_reg/loop1[23].dff/q_reg_1
    SLICE_X10Y29         FDCE                                         r  WRAPPER/CPU/MW_O_reg/loop1[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.905     7.070    WRAPPER/CPU/MW_O_reg/loop1[23].dff/q_reg_2
    SLICE_X10Y29         FDCE                                         r  WRAPPER/CPU/MW_O_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.566    
    SLICE_X10Y29         FDCE (Hold_fdce_C_D)         0.063     6.629    WRAPPER/CPU/MW_O_reg/loop1[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.629    
                         arrival time                           6.863    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/FD_IR_reg/loop1[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.405ns  (logic 0.191ns (47.201%)  route 0.214ns (52.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 7.077 - 5.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 6.557 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.637     6.557    WRAPPER/CPU/FD_IR_reg/loop1[29].dff/q_reg_2
    SLICE_X13Y35         FDCE                                         r  WRAPPER/CPU/FD_IR_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.146     6.703 f  WRAPPER/CPU/FD_IR_reg/loop1[29].dff/q_reg/Q
                         net (fo=19, routed)          0.214     6.917    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_35
    SLICE_X12Y37         LUT4 (Prop_lut4_I1_O)        0.045     6.962 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__67/O
                         net (fo=1, routed)           0.000     6.962    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/FD_IR_in[27]
    SLICE_X12Y37         FDCE                                         r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.912     7.077    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_30
    SLICE_X12Y37         FDCE                                         r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.573    
    SLICE_X12Y37         FDCE (Hold_fdce_C_D)         0.124     6.697    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.697    
                         arrival time                           6.962    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.667     1.587    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141     1.728 r  LEDCONTROLLER/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.849    LEDCONTROLLER/refresh_counter_reg_n_0_[10]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.960 r  LEDCONTROLLER/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    LEDCONTROLLER/refresh_counter_reg[8]_i_1_n_5
    SLICE_X0Y37          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.943     2.108    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[10]/C
                         clock pessimism             -0.521     1.587    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.105     1.692    LEDCONTROLLER/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.668     1.588    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.141     1.729 r  LEDCONTROLLER/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.850    LEDCONTROLLER/refresh_counter_reg_n_0_[14]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.961 r  LEDCONTROLLER/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.961    LEDCONTROLLER/refresh_counter_reg[12]_i_1_n_5
    SLICE_X0Y38          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.945     2.110    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[14]/C
                         clock pessimism             -0.522     1.588    
    SLICE_X0Y38          FDCE (Hold_fdce_C_D)         0.105     1.693    LEDCONTROLLER/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.666     1.586    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141     1.727 r  LEDCONTROLLER/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.848    LEDCONTROLLER/refresh_counter_reg_n_0_[2]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.959 r  LEDCONTROLLER/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    LEDCONTROLLER/refresh_counter_reg[0]_i_1_n_5
    SLICE_X0Y35          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.942     2.107    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[2]/C
                         clock pessimism             -0.521     1.586    
    SLICE_X0Y35          FDCE (Hold_fdce_C_D)         0.105     1.691    LEDCONTROLLER/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.666     1.586    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141     1.727 r  LEDCONTROLLER/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.848    LEDCONTROLLER/refresh_counter_reg_n_0_[6]
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.959 r  LEDCONTROLLER/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    LEDCONTROLLER/refresh_counter_reg[4]_i_1_n_5
    SLICE_X0Y36          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.942     2.107    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[6]/C
                         clock pessimism             -0.521     1.586    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.105     1.691    LEDCONTROLLER/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.399ns  (logic 0.212ns (53.075%)  route 0.187ns (46.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 7.075 - 5.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 6.557 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.637     6.557    WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg_36
    SLICE_X14Y34         FDCE                                         r  WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.167     6.724 r  WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg/Q
                         net (fo=27, routed)          0.187     6.911    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_36
    SLICE_X14Y34         LUT4 (Prop_lut4_I2_O)        0.045     6.956 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__65/O
                         net (fo=1, routed)           0.000     6.956    WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg_35[0]
    SLICE_X14Y34         FDCE                                         r  WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.910     7.075    WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg_36
    SLICE_X14Y34         FDCE                                         r  WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.518     6.557    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.124     6.681    WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.681    
                         arrival time                           6.956    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     WRAPPER/InstMem/dataOut_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y28     WRAPPER/CPU/DX_B_reg/loop1[2].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y35     WRAPPER/CPU/DX_B_reg/loop1[30].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y33    WRAPPER/CPU/DX_B_reg/loop1[31].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y26     WRAPPER/CPU/DX_B_reg/loop1[3].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y29     WRAPPER/CPU/DX_B_reg/loop1[4].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y28     WRAPPER/CPU/DX_B_reg/loop1[5].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y33     WRAPPER/CPU/DX_B_reg/loop1[6].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y29     WRAPPER/CPU/DX_B_reg/loop1[7].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73     GAME_TIMER/one_second_counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73     GAME_TIMER/one_second_counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73     GAME_TIMER/one_second_counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y40    WRAPPER/CPU/DX_A_reg/loop1[0].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y43    WRAPPER/CPU/DX_A_reg/loop1[19].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y40    WRAPPER/CPU/DX_A_reg/loop1[1].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y43    WRAPPER/CPU/DX_A_reg/loop1[21].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X17Y40    WRAPPER/CPU/DX_A_reg/loop1[22].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y31    WRAPPER/CPU/XM_O_reg/loop1[10].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y31    WRAPPER/CPU/XM_O_reg/loop1[13].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y28     WRAPPER/CPU/DX_B_reg/loop1[2].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y43    WRAPPER/RegisterFile/register7/loop1[21].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37     LEDCONTROLLER/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37     LEDCONTROLLER/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y38     LEDCONTROLLER/refresh_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y31     WRAPPER/CPU/PC_reg/loop1[28].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y41    WRAPPER/RegisterFile/register3/loop1[0].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y42    WRAPPER/RegisterFile/register3/loop1[10].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y47    WRAPPER/RegisterFile/register7/loop1[24].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y47    WRAPPER/RegisterFile/register7/loop1[26].dff/q_reg/C



