<profile>

<section name = "Vitis HLS Report for 'v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2'" level="0">
<item name = "Date">Fri Nov 15 11:03:01 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.33 ns, 3.653 ns, 1.44 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 32771, 16.002 ns, 0.175 ms, 3, 32771, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_955_2">1, 32769, 4, 1, 1, 0 ~ 32767, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 150, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 127, -</column>
<column name="Register">-, -, 176, 32, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1110_1_fu_383_p2">+, 0, 0, 18, 9, 9</column>
<column name="add_ln1110_fu_377_p2">+, 0, 0, 18, 9, 1</column>
<column name="add_ln955_fu_235_p2">+, 0, 0, 19, 12, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state2_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op33_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op44_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op49_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op51_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op55_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op63_store_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op66_store_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op72_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op84_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln955_fu_229_p2">icmp, 0, 0, 19, 12, 12</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="empty_75_fu_399_p3">select, 0, 0, 8, 1, 8</column>
<column name="linebuf_c_1_d0">select, 0, 0, 8, 1, 8</column>
<column name="linebuf_y_1_d0">select, 0, 0, 8, 1, 8</column>
<column name="select_ln1024_fu_320_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln1036_fu_332_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter3_empty_reg_212">14, 3, 8, 24</column>
<column name="ap_sig_allocacmp_out_x_1">9, 2, 12, 24</column>
<column name="out_x_fu_90">9, 2, 12, 24</column>
<column name="p_0_0_0_0_0423599_i_out_o">9, 2, 8, 16</column>
<column name="p_0_0_0_0_0423605_i_out_o">9, 2, 8, 16</column>
<column name="p_0_1_0_0_0601_i_out_o">9, 2, 8, 16</column>
<column name="p_0_1_0_0_0607_i_out_o">9, 2, 8, 16</column>
<column name="p_0_2_0_0_0603_i_out_o">9, 2, 8, 16</column>
<column name="stream_in_blk_n">9, 2, 1, 2</column>
<column name="stream_in_vresampled_blk_n">9, 2, 1, 2</column>
<column name="stream_in_vresampled_din">14, 3, 24, 72</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_reg_212">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_reg_212">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter3_empty_reg_212">8, 0, 8, 0</column>
<column name="icmp_ln955_reg_459">1, 0, 1, 0</column>
<column name="linebuf_c_1_addr_reg_480">12, 0, 12, 0</column>
<column name="linebuf_c_addr_reg_474">12, 0, 12, 0</column>
<column name="linebuf_y_1_addr_reg_469">12, 0, 12, 0</column>
<column name="linebuf_y_addr_reg_463">12, 0, 12, 0</column>
<column name="out_x_1_reg_454">12, 0, 12, 0</column>
<column name="out_x_fu_90">12, 0, 12, 0</column>
<column name="select_ln1024_reg_491">8, 0, 8, 0</column>
<column name="icmp_ln955_reg_459">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2, return value</column>
<column name="stream_in_dout">in, 24, ap_fifo, stream_in, pointer</column>
<column name="stream_in_num_data_valid">in, 5, ap_fifo, stream_in, pointer</column>
<column name="stream_in_fifo_cap">in, 5, ap_fifo, stream_in, pointer</column>
<column name="stream_in_empty_n">in, 1, ap_fifo, stream_in, pointer</column>
<column name="stream_in_read">out, 1, ap_fifo, stream_in, pointer</column>
<column name="stream_in_vresampled_din">out, 24, ap_fifo, stream_in_vresampled, pointer</column>
<column name="stream_in_vresampled_num_data_valid">in, 5, ap_fifo, stream_in_vresampled, pointer</column>
<column name="stream_in_vresampled_fifo_cap">in, 5, ap_fifo, stream_in_vresampled, pointer</column>
<column name="stream_in_vresampled_full_n">in, 1, ap_fifo, stream_in_vresampled, pointer</column>
<column name="stream_in_vresampled_write">out, 1, ap_fifo, stream_in_vresampled, pointer</column>
<column name="loopWidth">in, 12, ap_none, loopWidth, scalar</column>
<column name="out_y_cast_i">in, 1, ap_none, out_y_cast_i, scalar</column>
<column name="cmp393_i">in, 1, ap_none, cmp393_i, scalar</column>
<column name="linebuf_y_address0">out, 12, ap_memory, linebuf_y, array</column>
<column name="linebuf_y_ce0">out, 1, ap_memory, linebuf_y, array</column>
<column name="linebuf_y_we0">out, 1, ap_memory, linebuf_y, array</column>
<column name="linebuf_y_d0">out, 8, ap_memory, linebuf_y, array</column>
<column name="linebuf_y_address1">out, 12, ap_memory, linebuf_y, array</column>
<column name="linebuf_y_ce1">out, 1, ap_memory, linebuf_y, array</column>
<column name="linebuf_y_q1">in, 8, ap_memory, linebuf_y, array</column>
<column name="linebuf_y_1_address0">out, 12, ap_memory, linebuf_y_1, array</column>
<column name="linebuf_y_1_ce0">out, 1, ap_memory, linebuf_y_1, array</column>
<column name="linebuf_y_1_we0">out, 1, ap_memory, linebuf_y_1, array</column>
<column name="linebuf_y_1_d0">out, 8, ap_memory, linebuf_y_1, array</column>
<column name="linebuf_y_1_q0">in, 8, ap_memory, linebuf_y_1, array</column>
<column name="cmp105_i">in, 1, ap_none, cmp105_i, scalar</column>
<column name="linebuf_c_address0">out, 12, ap_memory, linebuf_c, array</column>
<column name="linebuf_c_ce0">out, 1, ap_memory, linebuf_c, array</column>
<column name="linebuf_c_we0">out, 1, ap_memory, linebuf_c, array</column>
<column name="linebuf_c_d0">out, 8, ap_memory, linebuf_c, array</column>
<column name="linebuf_c_address1">out, 12, ap_memory, linebuf_c, array</column>
<column name="linebuf_c_ce1">out, 1, ap_memory, linebuf_c, array</column>
<column name="linebuf_c_q1">in, 8, ap_memory, linebuf_c, array</column>
<column name="linebuf_c_1_address0">out, 12, ap_memory, linebuf_c_1, array</column>
<column name="linebuf_c_1_ce0">out, 1, ap_memory, linebuf_c_1, array</column>
<column name="linebuf_c_1_we0">out, 1, ap_memory, linebuf_c_1, array</column>
<column name="linebuf_c_1_d0">out, 8, ap_memory, linebuf_c_1, array</column>
<column name="linebuf_c_1_address1">out, 12, ap_memory, linebuf_c_1, array</column>
<column name="linebuf_c_1_ce1">out, 1, ap_memory, linebuf_c_1, array</column>
<column name="linebuf_c_1_q1">in, 8, ap_memory, linebuf_c_1, array</column>
<column name="y_cast2_i">in, 1, ap_none, y_cast2_i, scalar</column>
<column name="cmp33_i">in, 1, ap_none, cmp33_i, scalar</column>
<column name="p_read">in, 1, ap_none, p_read, scalar</column>
<column name="p_0_1_0_0_0607_i_out_i">in, 8, ap_ovld, p_0_1_0_0_0607_i_out, pointer</column>
<column name="p_0_1_0_0_0607_i_out_o">out, 8, ap_ovld, p_0_1_0_0_0607_i_out, pointer</column>
<column name="p_0_1_0_0_0607_i_out_o_ap_vld">out, 1, ap_ovld, p_0_1_0_0_0607_i_out, pointer</column>
<column name="p_0_0_0_0_0423605_i_out_i">in, 8, ap_ovld, p_0_0_0_0_0423605_i_out, pointer</column>
<column name="p_0_0_0_0_0423605_i_out_o">out, 8, ap_ovld, p_0_0_0_0_0423605_i_out, pointer</column>
<column name="p_0_0_0_0_0423605_i_out_o_ap_vld">out, 1, ap_ovld, p_0_0_0_0_0423605_i_out, pointer</column>
<column name="p_0_2_0_0_0603_i_out_i">in, 8, ap_ovld, p_0_2_0_0_0603_i_out, pointer</column>
<column name="p_0_2_0_0_0603_i_out_o">out, 8, ap_ovld, p_0_2_0_0_0603_i_out, pointer</column>
<column name="p_0_2_0_0_0603_i_out_o_ap_vld">out, 1, ap_ovld, p_0_2_0_0_0603_i_out, pointer</column>
<column name="p_0_1_0_0_0601_i_out_i">in, 8, ap_ovld, p_0_1_0_0_0601_i_out, pointer</column>
<column name="p_0_1_0_0_0601_i_out_o">out, 8, ap_ovld, p_0_1_0_0_0601_i_out, pointer</column>
<column name="p_0_1_0_0_0601_i_out_o_ap_vld">out, 1, ap_ovld, p_0_1_0_0_0601_i_out, pointer</column>
<column name="p_0_0_0_0_0423599_i_out_i">in, 8, ap_ovld, p_0_0_0_0_0423599_i_out, pointer</column>
<column name="p_0_0_0_0_0423599_i_out_o">out, 8, ap_ovld, p_0_0_0_0_0423599_i_out, pointer</column>
<column name="p_0_0_0_0_0423599_i_out_o_ap_vld">out, 1, ap_ovld, p_0_0_0_0_0423599_i_out, pointer</column>
</table>
</item>
</section>
</profile>
