// Seed: 1245629238
module module_0 (
    input supply0 id_0,
    output wand id_1,
    output supply1 id_2
);
  assign id_1 = 1'h0;
  assign module_1.id_3 = 0;
  bit id_4 = 1;
  always id_4 = #(1  : id_0  : 1 > {id_4, -1}) id_0;
endmodule
program module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wand id_3,
    output wor id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7
);
  logic id_9 = 1 == id_5;
  wire id_10;
  logic [7:0] id_11;
  parameter id_12 = 1 + 1;
  assign id_11[-1'b0] = 1;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_2
  );
  always @(posedge id_3) release id_10;
endprogram
