\doxysubsubsubsection{PLL Clock Output}
\hypertarget{group___r_c_c___p_l_l___clock___output}{}\label{group___r_c_c___p_l_l___clock___output}\index{PLL Clock Output@{PLL Clock Output}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga62762c1c562eb0255f2bf109e42d872a}{RCC\+\_\+\+PLLPCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04599fc122337e5f3ee8979df0c822c5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_gadce2ca306ca9620983351ce048be950f}{RCC\+\_\+\+PLLRCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa9da7446c63cd5b888d03a80171562}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___p_l_l___clock___output_ga62762c1c562eb0255f2bf109e42d872a}\label{group___r_c_c___p_l_l___clock___output_ga62762c1c562eb0255f2bf109e42d872a} 
\index{PLL Clock Output@{PLL Clock Output}!RCC\_PLLPCLK@{RCC\_PLLPCLK}}
\index{RCC\_PLLPCLK@{RCC\_PLLPCLK}!PLL Clock Output@{PLL Clock Output}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLPCLK}{RCC\_PLLPCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLPCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04599fc122337e5f3ee8979df0c822c5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN}}}

PLLPCLK selection from main PLL \Hypertarget{group___r_c_c___p_l_l___clock___output_gadce2ca306ca9620983351ce048be950f}\label{group___r_c_c___p_l_l___clock___output_gadce2ca306ca9620983351ce048be950f} 
\index{PLL Clock Output@{PLL Clock Output}!RCC\_PLLRCLK@{RCC\_PLLRCLK}}
\index{RCC\_PLLRCLK@{RCC\_PLLRCLK}!PLL Clock Output@{PLL Clock Output}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLRCLK}{RCC\_PLLRCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLRCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa9da7446c63cd5b888d03a80171562}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN}}}

PLLRCLK selection from main PLL 