// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _apply_rotary_pos_emb_HH_
#define _apply_rotary_pos_emb_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "apply_rotary_pos_g8j.h"
#include "apply_rotary_pos_hbi.h"
#include "apply_rotary_pos_ibs.h"

namespace ap_rtl {

struct apply_rotary_pos_emb : public sc_module {
    // Port declarations 278
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<11> > input_q_0_V_address0;
    sc_out< sc_logic > input_q_0_V_ce0;
    sc_in< sc_lv<40> > input_q_0_V_q0;
    sc_out< sc_lv<11> > input_q_0_V_address1;
    sc_out< sc_logic > input_q_0_V_ce1;
    sc_in< sc_lv<40> > input_q_0_V_q1;
    sc_out< sc_lv<11> > input_k_0_V_address0;
    sc_out< sc_logic > input_k_0_V_ce0;
    sc_in< sc_lv<40> > input_k_0_V_q0;
    sc_out< sc_lv<11> > input_k_0_V_address1;
    sc_out< sc_logic > input_k_0_V_ce1;
    sc_in< sc_lv<40> > input_k_0_V_q1;
    sc_out< sc_lv<5> > output_q_0_0_V_address0;
    sc_out< sc_logic > output_q_0_0_V_ce0;
    sc_out< sc_logic > output_q_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_0_0_V_d0;
    sc_out< sc_lv<5> > output_q_1_0_V_address0;
    sc_out< sc_logic > output_q_1_0_V_ce0;
    sc_out< sc_logic > output_q_1_0_V_we0;
    sc_out< sc_lv<40> > output_q_1_0_V_d0;
    sc_out< sc_lv<5> > output_q_2_0_V_address0;
    sc_out< sc_logic > output_q_2_0_V_ce0;
    sc_out< sc_logic > output_q_2_0_V_we0;
    sc_out< sc_lv<40> > output_q_2_0_V_d0;
    sc_out< sc_lv<5> > output_q_3_0_V_address0;
    sc_out< sc_logic > output_q_3_0_V_ce0;
    sc_out< sc_logic > output_q_3_0_V_we0;
    sc_out< sc_lv<40> > output_q_3_0_V_d0;
    sc_out< sc_lv<5> > output_q_4_0_V_address0;
    sc_out< sc_logic > output_q_4_0_V_ce0;
    sc_out< sc_logic > output_q_4_0_V_we0;
    sc_out< sc_lv<40> > output_q_4_0_V_d0;
    sc_out< sc_lv<5> > output_q_5_0_V_address0;
    sc_out< sc_logic > output_q_5_0_V_ce0;
    sc_out< sc_logic > output_q_5_0_V_we0;
    sc_out< sc_lv<40> > output_q_5_0_V_d0;
    sc_out< sc_lv<5> > output_q_6_0_V_address0;
    sc_out< sc_logic > output_q_6_0_V_ce0;
    sc_out< sc_logic > output_q_6_0_V_we0;
    sc_out< sc_lv<40> > output_q_6_0_V_d0;
    sc_out< sc_lv<5> > output_q_7_0_V_address0;
    sc_out< sc_logic > output_q_7_0_V_ce0;
    sc_out< sc_logic > output_q_7_0_V_we0;
    sc_out< sc_lv<40> > output_q_7_0_V_d0;
    sc_out< sc_lv<5> > output_q_8_0_V_address0;
    sc_out< sc_logic > output_q_8_0_V_ce0;
    sc_out< sc_logic > output_q_8_0_V_we0;
    sc_out< sc_lv<40> > output_q_8_0_V_d0;
    sc_out< sc_lv<5> > output_q_9_0_V_address0;
    sc_out< sc_logic > output_q_9_0_V_ce0;
    sc_out< sc_logic > output_q_9_0_V_we0;
    sc_out< sc_lv<40> > output_q_9_0_V_d0;
    sc_out< sc_lv<5> > output_q_10_0_V_address0;
    sc_out< sc_logic > output_q_10_0_V_ce0;
    sc_out< sc_logic > output_q_10_0_V_we0;
    sc_out< sc_lv<40> > output_q_10_0_V_d0;
    sc_out< sc_lv<5> > output_q_11_0_V_address0;
    sc_out< sc_logic > output_q_11_0_V_ce0;
    sc_out< sc_logic > output_q_11_0_V_we0;
    sc_out< sc_lv<40> > output_q_11_0_V_d0;
    sc_out< sc_lv<5> > output_q_12_0_V_address0;
    sc_out< sc_logic > output_q_12_0_V_ce0;
    sc_out< sc_logic > output_q_12_0_V_we0;
    sc_out< sc_lv<40> > output_q_12_0_V_d0;
    sc_out< sc_lv<5> > output_q_13_0_V_address0;
    sc_out< sc_logic > output_q_13_0_V_ce0;
    sc_out< sc_logic > output_q_13_0_V_we0;
    sc_out< sc_lv<40> > output_q_13_0_V_d0;
    sc_out< sc_lv<5> > output_q_14_0_V_address0;
    sc_out< sc_logic > output_q_14_0_V_ce0;
    sc_out< sc_logic > output_q_14_0_V_we0;
    sc_out< sc_lv<40> > output_q_14_0_V_d0;
    sc_out< sc_lv<5> > output_q_15_0_V_address0;
    sc_out< sc_logic > output_q_15_0_V_ce0;
    sc_out< sc_logic > output_q_15_0_V_we0;
    sc_out< sc_lv<40> > output_q_15_0_V_d0;
    sc_out< sc_lv<5> > output_q_16_0_V_address0;
    sc_out< sc_logic > output_q_16_0_V_ce0;
    sc_out< sc_logic > output_q_16_0_V_we0;
    sc_out< sc_lv<40> > output_q_16_0_V_d0;
    sc_out< sc_lv<5> > output_q_17_0_V_address0;
    sc_out< sc_logic > output_q_17_0_V_ce0;
    sc_out< sc_logic > output_q_17_0_V_we0;
    sc_out< sc_lv<40> > output_q_17_0_V_d0;
    sc_out< sc_lv<5> > output_q_18_0_V_address0;
    sc_out< sc_logic > output_q_18_0_V_ce0;
    sc_out< sc_logic > output_q_18_0_V_we0;
    sc_out< sc_lv<40> > output_q_18_0_V_d0;
    sc_out< sc_lv<5> > output_q_19_0_V_address0;
    sc_out< sc_logic > output_q_19_0_V_ce0;
    sc_out< sc_logic > output_q_19_0_V_we0;
    sc_out< sc_lv<40> > output_q_19_0_V_d0;
    sc_out< sc_lv<5> > output_q_20_0_V_address0;
    sc_out< sc_logic > output_q_20_0_V_ce0;
    sc_out< sc_logic > output_q_20_0_V_we0;
    sc_out< sc_lv<40> > output_q_20_0_V_d0;
    sc_out< sc_lv<5> > output_q_21_0_V_address0;
    sc_out< sc_logic > output_q_21_0_V_ce0;
    sc_out< sc_logic > output_q_21_0_V_we0;
    sc_out< sc_lv<40> > output_q_21_0_V_d0;
    sc_out< sc_lv<5> > output_q_22_0_V_address0;
    sc_out< sc_logic > output_q_22_0_V_ce0;
    sc_out< sc_logic > output_q_22_0_V_we0;
    sc_out< sc_lv<40> > output_q_22_0_V_d0;
    sc_out< sc_lv<5> > output_q_23_0_V_address0;
    sc_out< sc_logic > output_q_23_0_V_ce0;
    sc_out< sc_logic > output_q_23_0_V_we0;
    sc_out< sc_lv<40> > output_q_23_0_V_d0;
    sc_out< sc_lv<5> > output_q_24_0_V_address0;
    sc_out< sc_logic > output_q_24_0_V_ce0;
    sc_out< sc_logic > output_q_24_0_V_we0;
    sc_out< sc_lv<40> > output_q_24_0_V_d0;
    sc_out< sc_lv<5> > output_q_25_0_V_address0;
    sc_out< sc_logic > output_q_25_0_V_ce0;
    sc_out< sc_logic > output_q_25_0_V_we0;
    sc_out< sc_lv<40> > output_q_25_0_V_d0;
    sc_out< sc_lv<5> > output_q_26_0_V_address0;
    sc_out< sc_logic > output_q_26_0_V_ce0;
    sc_out< sc_logic > output_q_26_0_V_we0;
    sc_out< sc_lv<40> > output_q_26_0_V_d0;
    sc_out< sc_lv<5> > output_q_27_0_V_address0;
    sc_out< sc_logic > output_q_27_0_V_ce0;
    sc_out< sc_logic > output_q_27_0_V_we0;
    sc_out< sc_lv<40> > output_q_27_0_V_d0;
    sc_out< sc_lv<5> > output_q_28_0_V_address0;
    sc_out< sc_logic > output_q_28_0_V_ce0;
    sc_out< sc_logic > output_q_28_0_V_we0;
    sc_out< sc_lv<40> > output_q_28_0_V_d0;
    sc_out< sc_lv<5> > output_q_29_0_V_address0;
    sc_out< sc_logic > output_q_29_0_V_ce0;
    sc_out< sc_logic > output_q_29_0_V_we0;
    sc_out< sc_lv<40> > output_q_29_0_V_d0;
    sc_out< sc_lv<5> > output_q_30_0_V_address0;
    sc_out< sc_logic > output_q_30_0_V_ce0;
    sc_out< sc_logic > output_q_30_0_V_we0;
    sc_out< sc_lv<40> > output_q_30_0_V_d0;
    sc_out< sc_lv<5> > output_q_31_0_V_address0;
    sc_out< sc_logic > output_q_31_0_V_ce0;
    sc_out< sc_logic > output_q_31_0_V_we0;
    sc_out< sc_lv<40> > output_q_31_0_V_d0;
    sc_out< sc_lv<4> > output_q_32_0_0_V_address0;
    sc_out< sc_logic > output_q_32_0_0_V_ce0;
    sc_out< sc_logic > output_q_32_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_32_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_33_0_0_V_address0;
    sc_out< sc_logic > output_q_33_0_0_V_ce0;
    sc_out< sc_logic > output_q_33_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_33_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_34_0_0_V_address0;
    sc_out< sc_logic > output_q_34_0_0_V_ce0;
    sc_out< sc_logic > output_q_34_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_34_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_35_0_0_V_address0;
    sc_out< sc_logic > output_q_35_0_0_V_ce0;
    sc_out< sc_logic > output_q_35_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_35_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_36_0_0_V_address0;
    sc_out< sc_logic > output_q_36_0_0_V_ce0;
    sc_out< sc_logic > output_q_36_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_36_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_37_0_0_V_address0;
    sc_out< sc_logic > output_q_37_0_0_V_ce0;
    sc_out< sc_logic > output_q_37_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_37_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_38_0_0_V_address0;
    sc_out< sc_logic > output_q_38_0_0_V_ce0;
    sc_out< sc_logic > output_q_38_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_38_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_39_0_0_V_address0;
    sc_out< sc_logic > output_q_39_0_0_V_ce0;
    sc_out< sc_logic > output_q_39_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_39_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_40_0_0_V_address0;
    sc_out< sc_logic > output_q_40_0_0_V_ce0;
    sc_out< sc_logic > output_q_40_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_40_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_41_0_0_V_address0;
    sc_out< sc_logic > output_q_41_0_0_V_ce0;
    sc_out< sc_logic > output_q_41_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_41_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_42_0_0_V_address0;
    sc_out< sc_logic > output_q_42_0_0_V_ce0;
    sc_out< sc_logic > output_q_42_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_42_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_43_0_0_V_address0;
    sc_out< sc_logic > output_q_43_0_0_V_ce0;
    sc_out< sc_logic > output_q_43_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_43_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_44_0_0_V_address0;
    sc_out< sc_logic > output_q_44_0_0_V_ce0;
    sc_out< sc_logic > output_q_44_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_44_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_45_0_0_V_address0;
    sc_out< sc_logic > output_q_45_0_0_V_ce0;
    sc_out< sc_logic > output_q_45_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_45_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_46_0_0_V_address0;
    sc_out< sc_logic > output_q_46_0_0_V_ce0;
    sc_out< sc_logic > output_q_46_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_46_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_47_0_0_V_address0;
    sc_out< sc_logic > output_q_47_0_0_V_ce0;
    sc_out< sc_logic > output_q_47_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_47_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_48_0_0_V_address0;
    sc_out< sc_logic > output_q_48_0_0_V_ce0;
    sc_out< sc_logic > output_q_48_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_48_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_49_0_0_V_address0;
    sc_out< sc_logic > output_q_49_0_0_V_ce0;
    sc_out< sc_logic > output_q_49_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_49_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_50_0_0_V_address0;
    sc_out< sc_logic > output_q_50_0_0_V_ce0;
    sc_out< sc_logic > output_q_50_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_50_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_51_0_0_V_address0;
    sc_out< sc_logic > output_q_51_0_0_V_ce0;
    sc_out< sc_logic > output_q_51_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_51_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_52_0_0_V_address0;
    sc_out< sc_logic > output_q_52_0_0_V_ce0;
    sc_out< sc_logic > output_q_52_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_52_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_53_0_0_V_address0;
    sc_out< sc_logic > output_q_53_0_0_V_ce0;
    sc_out< sc_logic > output_q_53_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_53_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_54_0_0_V_address0;
    sc_out< sc_logic > output_q_54_0_0_V_ce0;
    sc_out< sc_logic > output_q_54_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_54_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_55_0_0_V_address0;
    sc_out< sc_logic > output_q_55_0_0_V_ce0;
    sc_out< sc_logic > output_q_55_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_55_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_56_0_0_V_address0;
    sc_out< sc_logic > output_q_56_0_0_V_ce0;
    sc_out< sc_logic > output_q_56_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_56_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_57_0_0_V_address0;
    sc_out< sc_logic > output_q_57_0_0_V_ce0;
    sc_out< sc_logic > output_q_57_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_57_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_58_0_0_V_address0;
    sc_out< sc_logic > output_q_58_0_0_V_ce0;
    sc_out< sc_logic > output_q_58_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_58_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_59_0_0_V_address0;
    sc_out< sc_logic > output_q_59_0_0_V_ce0;
    sc_out< sc_logic > output_q_59_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_59_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_60_0_0_V_address0;
    sc_out< sc_logic > output_q_60_0_0_V_ce0;
    sc_out< sc_logic > output_q_60_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_60_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_61_0_0_V_address0;
    sc_out< sc_logic > output_q_61_0_0_V_ce0;
    sc_out< sc_logic > output_q_61_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_61_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_62_0_0_V_address0;
    sc_out< sc_logic > output_q_62_0_0_V_ce0;
    sc_out< sc_logic > output_q_62_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_62_0_0_V_d0;
    sc_out< sc_lv<4> > output_q_63_0_0_V_address0;
    sc_out< sc_logic > output_q_63_0_0_V_ce0;
    sc_out< sc_logic > output_q_63_0_0_V_we0;
    sc_out< sc_lv<40> > output_q_63_0_0_V_d0;
    sc_out< sc_lv<11> > output_k_0_V_address0;
    sc_out< sc_logic > output_k_0_V_ce0;
    sc_out< sc_logic > output_k_0_V_we0;
    sc_out< sc_lv<40> > output_k_0_V_d0;


    // Module declarations
    apply_rotary_pos_emb(sc_module_name name);
    SC_HAS_PROCESS(apply_rotary_pos_emb);

    ~apply_rotary_pos_emb();

    sc_trace_file* mVcdFile;

    apply_rotary_pos_g8j* cos_tab_V_5_U;
    apply_rotary_pos_hbi* sin_tab_V_5_U;
    apply_rotary_pos_ibs* rotated_q_0_V_U;
    apply_rotary_pos_ibs* rotated_k_0_V_U;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > cos_tab_V_5_address0;
    sc_signal< sc_logic > cos_tab_V_5_ce0;
    sc_signal< sc_lv<17> > cos_tab_V_5_q0;
    sc_signal< sc_lv<7> > sin_tab_V_5_address0;
    sc_signal< sc_logic > sin_tab_V_5_ce0;
    sc_signal< sc_lv<17> > sin_tab_V_5_q0;
    sc_signal< sc_lv<40> > reg_1338;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<40> > reg_1342;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<5> > i_fu_1352_p2;
    sc_signal< sc_lv<5> > i_reg_1756;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<12> > sub_ln1265_fu_1378_p2;
    sc_signal< sc_lv<12> > sub_ln1265_reg_1761;
    sc_signal< sc_lv<1> > icmp_ln168_fu_1346_p2;
    sc_signal< sc_lv<6> > add_ln170_fu_1394_p2;
    sc_signal< sc_lv<6> > add_ln170_reg_1770;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > sext_ln203_fu_1409_p1;
    sc_signal< sc_lv<64> > sext_ln203_reg_1775;
    sc_signal< sc_lv<1> > icmp_ln170_fu_1388_p2;
    sc_signal< sc_lv<64> > sext_ln1265_fu_1430_p1;
    sc_signal< sc_lv<64> > sext_ln1265_reg_1791;
    sc_signal< sc_lv<5> > i_2_fu_1456_p2;
    sc_signal< sc_lv<5> > i_2_reg_1810;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<12> > sub_ln1116_fu_1518_p2;
    sc_signal< sc_lv<12> > sub_ln1116_reg_1815;
    sc_signal< sc_lv<1> > icmp_ln180_fu_1450_p2;
    sc_signal< sc_lv<4> > output_q_32_0_0_V_1_reg_1820;
    sc_signal< sc_lv<4> > output_q_33_0_0_V_1_reg_1825;
    sc_signal< sc_lv<4> > output_q_34_0_0_V_1_reg_1830;
    sc_signal< sc_lv<4> > output_q_35_0_0_V_1_reg_1835;
    sc_signal< sc_lv<4> > output_q_36_0_0_V_1_reg_1840;
    sc_signal< sc_lv<4> > output_q_37_0_0_V_1_reg_1845;
    sc_signal< sc_lv<4> > output_q_38_0_0_V_1_reg_1850;
    sc_signal< sc_lv<4> > output_q_39_0_0_V_1_reg_1855;
    sc_signal< sc_lv<4> > output_q_40_0_0_V_1_reg_1860;
    sc_signal< sc_lv<4> > output_q_41_0_0_V_1_reg_1865;
    sc_signal< sc_lv<4> > output_q_42_0_0_V_1_reg_1870;
    sc_signal< sc_lv<4> > output_q_43_0_0_V_1_reg_1875;
    sc_signal< sc_lv<4> > output_q_44_0_0_V_1_reg_1880;
    sc_signal< sc_lv<4> > output_q_45_0_0_V_1_reg_1885;
    sc_signal< sc_lv<4> > output_q_46_0_0_V_1_reg_1890;
    sc_signal< sc_lv<4> > output_q_47_0_0_V_1_reg_1895;
    sc_signal< sc_lv<4> > output_q_48_0_0_V_1_reg_1900;
    sc_signal< sc_lv<4> > output_q_49_0_0_V_1_reg_1905;
    sc_signal< sc_lv<4> > output_q_50_0_0_V_1_reg_1910;
    sc_signal< sc_lv<4> > output_q_51_0_0_V_1_reg_1915;
    sc_signal< sc_lv<4> > output_q_52_0_0_V_1_reg_1920;
    sc_signal< sc_lv<4> > output_q_53_0_0_V_1_reg_1925;
    sc_signal< sc_lv<4> > output_q_54_0_0_V_1_reg_1930;
    sc_signal< sc_lv<4> > output_q_55_0_0_V_1_reg_1935;
    sc_signal< sc_lv<4> > output_q_56_0_0_V_1_reg_1940;
    sc_signal< sc_lv<4> > output_q_57_0_0_V_1_reg_1945;
    sc_signal< sc_lv<4> > output_q_58_0_0_V_1_reg_1950;
    sc_signal< sc_lv<4> > output_q_59_0_0_V_1_reg_1955;
    sc_signal< sc_lv<4> > output_q_60_0_0_V_1_reg_1960;
    sc_signal< sc_lv<4> > output_q_61_0_0_V_1_reg_1965;
    sc_signal< sc_lv<4> > output_q_62_0_0_V_1_reg_1970;
    sc_signal< sc_lv<4> > output_q_63_0_0_V_1_reg_1975;
    sc_signal< sc_lv<7> > add_ln182_fu_1530_p2;
    sc_signal< sc_lv<7> > add_ln182_reg_1983;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > icmp_ln182_fu_1524_p2;
    sc_signal< sc_lv<11> > input_k_0_V_addr_2_reg_1993;
    sc_signal< sc_lv<11> > output_k_0_V_addr_reg_1998;
    sc_signal< sc_lv<11> > rotated_k_0_V_addr_2_reg_2008;
    sc_signal< sc_lv<17> > cos_tab_V_5_load_reg_2023;
    sc_signal< sc_lv<17> > sin_tab_V_5_load_reg_2028;
    sc_signal< sc_lv<40> > rotated_q_0_V_q0;
    sc_signal< sc_lv<40> > rotated_q_0_V_load_reg_2033;
    sc_signal< sc_lv<56> > sext_ln1118_5_fu_1564_p1;
    sc_signal< sc_lv<56> > sext_ln1118_5_reg_2038;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<56> > mul_ln1118_fu_1567_p2;
    sc_signal< sc_lv<56> > mul_ln1118_reg_2043;
    sc_signal< sc_lv<56> > sext_ln1118_7_fu_1576_p1;
    sc_signal< sc_lv<56> > sext_ln1118_7_reg_2048;
    sc_signal< sc_lv<56> > mul_ln1118_4_fu_1579_p2;
    sc_signal< sc_lv<56> > mul_ln1118_4_reg_2053;
    sc_signal< sc_lv<40> > rotated_k_0_V_q0;
    sc_signal< sc_lv<40> > rotated_k_0_V_load_reg_2061;
    sc_signal< sc_lv<56> > mul_ln1118_5_fu_1725_p2;
    sc_signal< sc_lv<56> > mul_ln1118_5_reg_2066;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<56> > mul_ln1118_6_fu_1733_p2;
    sc_signal< sc_lv<56> > mul_ln1118_6_reg_2071;
    sc_signal< sc_lv<11> > rotated_q_0_V_address0;
    sc_signal< sc_logic > rotated_q_0_V_ce0;
    sc_signal< sc_logic > rotated_q_0_V_we0;
    sc_signal< sc_lv<40> > rotated_q_0_V_d0;
    sc_signal< sc_lv<11> > rotated_k_0_V_address0;
    sc_signal< sc_logic > rotated_k_0_V_ce0;
    sc_signal< sc_logic > rotated_k_0_V_we0;
    sc_signal< sc_lv<40> > rotated_k_0_V_d0;
    sc_signal< sc_lv<5> > i_0_reg_1292;
    sc_signal< sc_lv<6> > k_0_0_reg_1303;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<5> > i14_0_reg_1314;
    sc_signal< sc_lv<7> > k16_0_0_reg_1326;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<64> > zext_ln183_fu_1462_p1;
    sc_signal< sc_lv<64> > sext_ln1116_fu_1551_p1;
    sc_signal< sc_lv<64> > zext_ln183_1_fu_1536_p1;
    sc_signal< sc_lv<64> > zext_ln203_fu_1685_p1;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<40> > sub_ln703_fu_1436_p2;
    sc_signal< sc_lv<40> > sub_ln703_35_fu_1443_p2;
    sc_signal< sc_lv<6> > trunc_ln203_fu_1663_p1;
    sc_signal< sc_lv<10> > tmp_69_fu_1366_p3;
    sc_signal< sc_lv<12> > tmp_68_fu_1358_p3;
    sc_signal< sc_lv<12> > zext_ln1265_fu_1374_p1;
    sc_signal< sc_lv<12> > zext_ln203_9_fu_1400_p1;
    sc_signal< sc_lv<12> > add_ln203_fu_1404_p2;
    sc_signal< sc_lv<7> > zext_ln170_fu_1384_p1;
    sc_signal< sc_lv<7> > add_ln171_fu_1415_p2;
    sc_signal< sc_lv<12> > zext_ln1265_3_fu_1421_p1;
    sc_signal< sc_lv<12> > add_ln1265_fu_1425_p2;
    sc_signal< sc_lv<10> > tmp_71_fu_1506_p3;
    sc_signal< sc_lv<12> > tmp_70_fu_1498_p3;
    sc_signal< sc_lv<12> > zext_ln1116_fu_1514_p1;
    sc_signal< sc_lv<12> > zext_ln1116_2_fu_1542_p1;
    sc_signal< sc_lv<12> > add_ln1116_fu_1546_p2;
    sc_signal< sc_lv<40> > mul_ln1118_fu_1567_p0;
    sc_signal< sc_lv<17> > mul_ln1118_fu_1567_p1;
    sc_signal< sc_lv<40> > mul_ln1118_4_fu_1579_p0;
    sc_signal< sc_lv<17> > mul_ln1118_4_fu_1579_p1;
    sc_signal< sc_lv<56> > add_ln1192_fu_1585_p2;
    sc_signal< sc_lv<1> > tmp_88_fu_1667_p3;
    sc_signal< sc_lv<7> > tmp_72_fu_1675_p4;
    sc_signal< sc_lv<17> > mul_ln1118_5_fu_1725_p0;
    sc_signal< sc_lv<40> > mul_ln1118_5_fu_1725_p1;
    sc_signal< sc_lv<17> > mul_ln1118_6_fu_1733_p0;
    sc_signal< sc_lv<40> > mul_ln1118_6_fu_1733_p1;
    sc_signal< sc_lv<56> > add_ln1192_1_fu_1738_p2;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_fsm_state1;
    static const sc_lv<13> ap_ST_fsm_state2;
    static const sc_lv<13> ap_ST_fsm_state3;
    static const sc_lv<13> ap_ST_fsm_state4;
    static const sc_lv<13> ap_ST_fsm_state5;
    static const sc_lv<13> ap_ST_fsm_state6;
    static const sc_lv<13> ap_ST_fsm_state7;
    static const sc_lv<13> ap_ST_fsm_state8;
    static const sc_lv<13> ap_ST_fsm_state9;
    static const sc_lv<13> ap_ST_fsm_state10;
    static const sc_lv<13> ap_ST_fsm_state11;
    static const sc_lv<13> ap_ST_fsm_state12;
    static const sc_lv<13> ap_ST_fsm_state13;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<6> ap_const_lv6_3E;
    static const sc_lv<6> ap_const_lv6_3D;
    static const sc_lv<6> ap_const_lv6_3C;
    static const sc_lv<6> ap_const_lv6_3B;
    static const sc_lv<6> ap_const_lv6_3A;
    static const sc_lv<6> ap_const_lv6_39;
    static const sc_lv<6> ap_const_lv6_38;
    static const sc_lv<6> ap_const_lv6_37;
    static const sc_lv<6> ap_const_lv6_36;
    static const sc_lv<6> ap_const_lv6_35;
    static const sc_lv<6> ap_const_lv6_34;
    static const sc_lv<6> ap_const_lv6_33;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_31;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<6> ap_const_lv6_2F;
    static const sc_lv<6> ap_const_lv6_2E;
    static const sc_lv<6> ap_const_lv6_2D;
    static const sc_lv<6> ap_const_lv6_2C;
    static const sc_lv<6> ap_const_lv6_2B;
    static const sc_lv<6> ap_const_lv6_2A;
    static const sc_lv<6> ap_const_lv6_29;
    static const sc_lv<6> ap_const_lv6_28;
    static const sc_lv<6> ap_const_lv6_27;
    static const sc_lv<6> ap_const_lv6_26;
    static const sc_lv<6> ap_const_lv6_25;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_23;
    static const sc_lv<6> ap_const_lv6_22;
    static const sc_lv<6> ap_const_lv6_21;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_1D;
    static const sc_lv<6> ap_const_lv6_1C;
    static const sc_lv<6> ap_const_lv6_1B;
    static const sc_lv<6> ap_const_lv6_1A;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<6> ap_const_lv6_18;
    static const sc_lv<6> ap_const_lv6_17;
    static const sc_lv<6> ap_const_lv6_16;
    static const sc_lv<6> ap_const_lv6_15;
    static const sc_lv<6> ap_const_lv6_14;
    static const sc_lv<6> ap_const_lv6_13;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_11;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<6> ap_const_lv6_E;
    static const sc_lv<6> ap_const_lv6_D;
    static const sc_lv<6> ap_const_lv6_C;
    static const sc_lv<6> ap_const_lv6_B;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_37;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1116_fu_1546_p2();
    void thread_add_ln1192_1_fu_1738_p2();
    void thread_add_ln1192_fu_1585_p2();
    void thread_add_ln1265_fu_1425_p2();
    void thread_add_ln170_fu_1394_p2();
    void thread_add_ln171_fu_1415_p2();
    void thread_add_ln182_fu_1530_p2();
    void thread_add_ln203_fu_1404_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_cos_tab_V_5_address0();
    void thread_cos_tab_V_5_ce0();
    void thread_i_2_fu_1456_p2();
    void thread_i_fu_1352_p2();
    void thread_icmp_ln168_fu_1346_p2();
    void thread_icmp_ln170_fu_1388_p2();
    void thread_icmp_ln180_fu_1450_p2();
    void thread_icmp_ln182_fu_1524_p2();
    void thread_input_k_0_V_address0();
    void thread_input_k_0_V_address1();
    void thread_input_k_0_V_ce0();
    void thread_input_k_0_V_ce1();
    void thread_input_q_0_V_address0();
    void thread_input_q_0_V_address1();
    void thread_input_q_0_V_ce0();
    void thread_input_q_0_V_ce1();
    void thread_mul_ln1118_4_fu_1579_p0();
    void thread_mul_ln1118_4_fu_1579_p1();
    void thread_mul_ln1118_4_fu_1579_p2();
    void thread_mul_ln1118_5_fu_1725_p0();
    void thread_mul_ln1118_5_fu_1725_p1();
    void thread_mul_ln1118_5_fu_1725_p2();
    void thread_mul_ln1118_6_fu_1733_p0();
    void thread_mul_ln1118_6_fu_1733_p1();
    void thread_mul_ln1118_6_fu_1733_p2();
    void thread_mul_ln1118_fu_1567_p0();
    void thread_mul_ln1118_fu_1567_p1();
    void thread_mul_ln1118_fu_1567_p2();
    void thread_output_k_0_V_address0();
    void thread_output_k_0_V_ce0();
    void thread_output_k_0_V_d0();
    void thread_output_k_0_V_we0();
    void thread_output_q_0_0_V_address0();
    void thread_output_q_0_0_V_ce0();
    void thread_output_q_0_0_V_d0();
    void thread_output_q_0_0_V_we0();
    void thread_output_q_10_0_V_address0();
    void thread_output_q_10_0_V_ce0();
    void thread_output_q_10_0_V_d0();
    void thread_output_q_10_0_V_we0();
    void thread_output_q_11_0_V_address0();
    void thread_output_q_11_0_V_ce0();
    void thread_output_q_11_0_V_d0();
    void thread_output_q_11_0_V_we0();
    void thread_output_q_12_0_V_address0();
    void thread_output_q_12_0_V_ce0();
    void thread_output_q_12_0_V_d0();
    void thread_output_q_12_0_V_we0();
    void thread_output_q_13_0_V_address0();
    void thread_output_q_13_0_V_ce0();
    void thread_output_q_13_0_V_d0();
    void thread_output_q_13_0_V_we0();
    void thread_output_q_14_0_V_address0();
    void thread_output_q_14_0_V_ce0();
    void thread_output_q_14_0_V_d0();
    void thread_output_q_14_0_V_we0();
    void thread_output_q_15_0_V_address0();
    void thread_output_q_15_0_V_ce0();
    void thread_output_q_15_0_V_d0();
    void thread_output_q_15_0_V_we0();
    void thread_output_q_16_0_V_address0();
    void thread_output_q_16_0_V_ce0();
    void thread_output_q_16_0_V_d0();
    void thread_output_q_16_0_V_we0();
    void thread_output_q_17_0_V_address0();
    void thread_output_q_17_0_V_ce0();
    void thread_output_q_17_0_V_d0();
    void thread_output_q_17_0_V_we0();
    void thread_output_q_18_0_V_address0();
    void thread_output_q_18_0_V_ce0();
    void thread_output_q_18_0_V_d0();
    void thread_output_q_18_0_V_we0();
    void thread_output_q_19_0_V_address0();
    void thread_output_q_19_0_V_ce0();
    void thread_output_q_19_0_V_d0();
    void thread_output_q_19_0_V_we0();
    void thread_output_q_1_0_V_address0();
    void thread_output_q_1_0_V_ce0();
    void thread_output_q_1_0_V_d0();
    void thread_output_q_1_0_V_we0();
    void thread_output_q_20_0_V_address0();
    void thread_output_q_20_0_V_ce0();
    void thread_output_q_20_0_V_d0();
    void thread_output_q_20_0_V_we0();
    void thread_output_q_21_0_V_address0();
    void thread_output_q_21_0_V_ce0();
    void thread_output_q_21_0_V_d0();
    void thread_output_q_21_0_V_we0();
    void thread_output_q_22_0_V_address0();
    void thread_output_q_22_0_V_ce0();
    void thread_output_q_22_0_V_d0();
    void thread_output_q_22_0_V_we0();
    void thread_output_q_23_0_V_address0();
    void thread_output_q_23_0_V_ce0();
    void thread_output_q_23_0_V_d0();
    void thread_output_q_23_0_V_we0();
    void thread_output_q_24_0_V_address0();
    void thread_output_q_24_0_V_ce0();
    void thread_output_q_24_0_V_d0();
    void thread_output_q_24_0_V_we0();
    void thread_output_q_25_0_V_address0();
    void thread_output_q_25_0_V_ce0();
    void thread_output_q_25_0_V_d0();
    void thread_output_q_25_0_V_we0();
    void thread_output_q_26_0_V_address0();
    void thread_output_q_26_0_V_ce0();
    void thread_output_q_26_0_V_d0();
    void thread_output_q_26_0_V_we0();
    void thread_output_q_27_0_V_address0();
    void thread_output_q_27_0_V_ce0();
    void thread_output_q_27_0_V_d0();
    void thread_output_q_27_0_V_we0();
    void thread_output_q_28_0_V_address0();
    void thread_output_q_28_0_V_ce0();
    void thread_output_q_28_0_V_d0();
    void thread_output_q_28_0_V_we0();
    void thread_output_q_29_0_V_address0();
    void thread_output_q_29_0_V_ce0();
    void thread_output_q_29_0_V_d0();
    void thread_output_q_29_0_V_we0();
    void thread_output_q_2_0_V_address0();
    void thread_output_q_2_0_V_ce0();
    void thread_output_q_2_0_V_d0();
    void thread_output_q_2_0_V_we0();
    void thread_output_q_30_0_V_address0();
    void thread_output_q_30_0_V_ce0();
    void thread_output_q_30_0_V_d0();
    void thread_output_q_30_0_V_we0();
    void thread_output_q_31_0_V_address0();
    void thread_output_q_31_0_V_ce0();
    void thread_output_q_31_0_V_d0();
    void thread_output_q_31_0_V_we0();
    void thread_output_q_32_0_0_V_address0();
    void thread_output_q_32_0_0_V_ce0();
    void thread_output_q_32_0_0_V_d0();
    void thread_output_q_32_0_0_V_we0();
    void thread_output_q_33_0_0_V_address0();
    void thread_output_q_33_0_0_V_ce0();
    void thread_output_q_33_0_0_V_d0();
    void thread_output_q_33_0_0_V_we0();
    void thread_output_q_34_0_0_V_address0();
    void thread_output_q_34_0_0_V_ce0();
    void thread_output_q_34_0_0_V_d0();
    void thread_output_q_34_0_0_V_we0();
    void thread_output_q_35_0_0_V_address0();
    void thread_output_q_35_0_0_V_ce0();
    void thread_output_q_35_0_0_V_d0();
    void thread_output_q_35_0_0_V_we0();
    void thread_output_q_36_0_0_V_address0();
    void thread_output_q_36_0_0_V_ce0();
    void thread_output_q_36_0_0_V_d0();
    void thread_output_q_36_0_0_V_we0();
    void thread_output_q_37_0_0_V_address0();
    void thread_output_q_37_0_0_V_ce0();
    void thread_output_q_37_0_0_V_d0();
    void thread_output_q_37_0_0_V_we0();
    void thread_output_q_38_0_0_V_address0();
    void thread_output_q_38_0_0_V_ce0();
    void thread_output_q_38_0_0_V_d0();
    void thread_output_q_38_0_0_V_we0();
    void thread_output_q_39_0_0_V_address0();
    void thread_output_q_39_0_0_V_ce0();
    void thread_output_q_39_0_0_V_d0();
    void thread_output_q_39_0_0_V_we0();
    void thread_output_q_3_0_V_address0();
    void thread_output_q_3_0_V_ce0();
    void thread_output_q_3_0_V_d0();
    void thread_output_q_3_0_V_we0();
    void thread_output_q_40_0_0_V_address0();
    void thread_output_q_40_0_0_V_ce0();
    void thread_output_q_40_0_0_V_d0();
    void thread_output_q_40_0_0_V_we0();
    void thread_output_q_41_0_0_V_address0();
    void thread_output_q_41_0_0_V_ce0();
    void thread_output_q_41_0_0_V_d0();
    void thread_output_q_41_0_0_V_we0();
    void thread_output_q_42_0_0_V_address0();
    void thread_output_q_42_0_0_V_ce0();
    void thread_output_q_42_0_0_V_d0();
    void thread_output_q_42_0_0_V_we0();
    void thread_output_q_43_0_0_V_address0();
    void thread_output_q_43_0_0_V_ce0();
    void thread_output_q_43_0_0_V_d0();
    void thread_output_q_43_0_0_V_we0();
    void thread_output_q_44_0_0_V_address0();
    void thread_output_q_44_0_0_V_ce0();
    void thread_output_q_44_0_0_V_d0();
    void thread_output_q_44_0_0_V_we0();
    void thread_output_q_45_0_0_V_address0();
    void thread_output_q_45_0_0_V_ce0();
    void thread_output_q_45_0_0_V_d0();
    void thread_output_q_45_0_0_V_we0();
    void thread_output_q_46_0_0_V_address0();
    void thread_output_q_46_0_0_V_ce0();
    void thread_output_q_46_0_0_V_d0();
    void thread_output_q_46_0_0_V_we0();
    void thread_output_q_47_0_0_V_address0();
    void thread_output_q_47_0_0_V_ce0();
    void thread_output_q_47_0_0_V_d0();
    void thread_output_q_47_0_0_V_we0();
    void thread_output_q_48_0_0_V_address0();
    void thread_output_q_48_0_0_V_ce0();
    void thread_output_q_48_0_0_V_d0();
    void thread_output_q_48_0_0_V_we0();
    void thread_output_q_49_0_0_V_address0();
    void thread_output_q_49_0_0_V_ce0();
    void thread_output_q_49_0_0_V_d0();
    void thread_output_q_49_0_0_V_we0();
    void thread_output_q_4_0_V_address0();
    void thread_output_q_4_0_V_ce0();
    void thread_output_q_4_0_V_d0();
    void thread_output_q_4_0_V_we0();
    void thread_output_q_50_0_0_V_address0();
    void thread_output_q_50_0_0_V_ce0();
    void thread_output_q_50_0_0_V_d0();
    void thread_output_q_50_0_0_V_we0();
    void thread_output_q_51_0_0_V_address0();
    void thread_output_q_51_0_0_V_ce0();
    void thread_output_q_51_0_0_V_d0();
    void thread_output_q_51_0_0_V_we0();
    void thread_output_q_52_0_0_V_address0();
    void thread_output_q_52_0_0_V_ce0();
    void thread_output_q_52_0_0_V_d0();
    void thread_output_q_52_0_0_V_we0();
    void thread_output_q_53_0_0_V_address0();
    void thread_output_q_53_0_0_V_ce0();
    void thread_output_q_53_0_0_V_d0();
    void thread_output_q_53_0_0_V_we0();
    void thread_output_q_54_0_0_V_address0();
    void thread_output_q_54_0_0_V_ce0();
    void thread_output_q_54_0_0_V_d0();
    void thread_output_q_54_0_0_V_we0();
    void thread_output_q_55_0_0_V_address0();
    void thread_output_q_55_0_0_V_ce0();
    void thread_output_q_55_0_0_V_d0();
    void thread_output_q_55_0_0_V_we0();
    void thread_output_q_56_0_0_V_address0();
    void thread_output_q_56_0_0_V_ce0();
    void thread_output_q_56_0_0_V_d0();
    void thread_output_q_56_0_0_V_we0();
    void thread_output_q_57_0_0_V_address0();
    void thread_output_q_57_0_0_V_ce0();
    void thread_output_q_57_0_0_V_d0();
    void thread_output_q_57_0_0_V_we0();
    void thread_output_q_58_0_0_V_address0();
    void thread_output_q_58_0_0_V_ce0();
    void thread_output_q_58_0_0_V_d0();
    void thread_output_q_58_0_0_V_we0();
    void thread_output_q_59_0_0_V_address0();
    void thread_output_q_59_0_0_V_ce0();
    void thread_output_q_59_0_0_V_d0();
    void thread_output_q_59_0_0_V_we0();
    void thread_output_q_5_0_V_address0();
    void thread_output_q_5_0_V_ce0();
    void thread_output_q_5_0_V_d0();
    void thread_output_q_5_0_V_we0();
    void thread_output_q_60_0_0_V_address0();
    void thread_output_q_60_0_0_V_ce0();
    void thread_output_q_60_0_0_V_d0();
    void thread_output_q_60_0_0_V_we0();
    void thread_output_q_61_0_0_V_address0();
    void thread_output_q_61_0_0_V_ce0();
    void thread_output_q_61_0_0_V_d0();
    void thread_output_q_61_0_0_V_we0();
    void thread_output_q_62_0_0_V_address0();
    void thread_output_q_62_0_0_V_ce0();
    void thread_output_q_62_0_0_V_d0();
    void thread_output_q_62_0_0_V_we0();
    void thread_output_q_63_0_0_V_address0();
    void thread_output_q_63_0_0_V_ce0();
    void thread_output_q_63_0_0_V_d0();
    void thread_output_q_63_0_0_V_we0();
    void thread_output_q_6_0_V_address0();
    void thread_output_q_6_0_V_ce0();
    void thread_output_q_6_0_V_d0();
    void thread_output_q_6_0_V_we0();
    void thread_output_q_7_0_V_address0();
    void thread_output_q_7_0_V_ce0();
    void thread_output_q_7_0_V_d0();
    void thread_output_q_7_0_V_we0();
    void thread_output_q_8_0_V_address0();
    void thread_output_q_8_0_V_ce0();
    void thread_output_q_8_0_V_d0();
    void thread_output_q_8_0_V_we0();
    void thread_output_q_9_0_V_address0();
    void thread_output_q_9_0_V_ce0();
    void thread_output_q_9_0_V_d0();
    void thread_output_q_9_0_V_we0();
    void thread_rotated_k_0_V_address0();
    void thread_rotated_k_0_V_ce0();
    void thread_rotated_k_0_V_d0();
    void thread_rotated_k_0_V_we0();
    void thread_rotated_q_0_V_address0();
    void thread_rotated_q_0_V_ce0();
    void thread_rotated_q_0_V_d0();
    void thread_rotated_q_0_V_we0();
    void thread_sext_ln1116_fu_1551_p1();
    void thread_sext_ln1118_5_fu_1564_p1();
    void thread_sext_ln1118_7_fu_1576_p1();
    void thread_sext_ln1265_fu_1430_p1();
    void thread_sext_ln203_fu_1409_p1();
    void thread_sin_tab_V_5_address0();
    void thread_sin_tab_V_5_ce0();
    void thread_sub_ln1116_fu_1518_p2();
    void thread_sub_ln1265_fu_1378_p2();
    void thread_sub_ln703_35_fu_1443_p2();
    void thread_sub_ln703_fu_1436_p2();
    void thread_tmp_68_fu_1358_p3();
    void thread_tmp_69_fu_1366_p3();
    void thread_tmp_70_fu_1498_p3();
    void thread_tmp_71_fu_1506_p3();
    void thread_tmp_72_fu_1675_p4();
    void thread_tmp_88_fu_1667_p3();
    void thread_trunc_ln203_fu_1663_p1();
    void thread_zext_ln1116_2_fu_1542_p1();
    void thread_zext_ln1116_fu_1514_p1();
    void thread_zext_ln1265_3_fu_1421_p1();
    void thread_zext_ln1265_fu_1374_p1();
    void thread_zext_ln170_fu_1384_p1();
    void thread_zext_ln183_1_fu_1536_p1();
    void thread_zext_ln183_fu_1462_p1();
    void thread_zext_ln203_9_fu_1400_p1();
    void thread_zext_ln203_fu_1685_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
