<inh f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='31' c='llvm::MipsOptionRecord'/>
<def f='llvm/llvm/lib/Target/Mips/MipsOptionRecord.h' l='38' ll='78'/>
<size>128</size>
<fun r='_ZN4llvm17MipsRegInfoRecordC1EPNS_15MipsELFStreamerERNS_9MCContextE'/>
<fun r='_ZN4llvm17MipsRegInfoRecordD1Ev'/>
<fun r='_ZN4llvm17MipsRegInfoRecord20EmitMipsOptionRecordEv'/>
<fun r='_ZN4llvm17MipsRegInfoRecord14SetPhysRegUsedEjPKNS_14MCRegisterInfoE'/>
<mbr r='llvm::MipsRegInfoRecord::Streamer' o='64' t='llvm::MipsELFStreamer *'/>
<mbr r='llvm::MipsRegInfoRecord::Context' o='128' t='llvm::MCContext &amp;'/>
<mbr r='llvm::MipsRegInfoRecord::GPR32RegClass' o='192' t='const llvm::MCRegisterClass *'/>
<mbr r='llvm::MipsRegInfoRecord::GPR64RegClass' o='256' t='const llvm::MCRegisterClass *'/>
<mbr r='llvm::MipsRegInfoRecord::FGR32RegClass' o='320' t='const llvm::MCRegisterClass *'/>
<mbr r='llvm::MipsRegInfoRecord::FGR64RegClass' o='384' t='const llvm::MCRegisterClass *'/>
<mbr r='llvm::MipsRegInfoRecord::AFGR64RegClass' o='448' t='const llvm::MCRegisterClass *'/>
<mbr r='llvm::MipsRegInfoRecord::MSA128BRegClass' o='512' t='const llvm::MCRegisterClass *'/>
<mbr r='llvm::MipsRegInfoRecord::COP0RegClass' o='576' t='const llvm::MCRegisterClass *'/>
<mbr r='llvm::MipsRegInfoRecord::COP2RegClass' o='640' t='const llvm::MCRegisterClass *'/>
<mbr r='llvm::MipsRegInfoRecord::COP3RegClass' o='704' t='const llvm::MCRegisterClass *'/>
<mbr r='llvm::MipsRegInfoRecord::ri_gprmask' o='768' t='uint32_t'/>
<mbr r='llvm::MipsRegInfoRecord::ri_cprmask' o='800' t='uint32_t [4]'/>
<mbr r='llvm::MipsRegInfoRecord::ri_gp_value' o='960' t='int64_t'/>
