<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3902" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3902{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3902{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3902{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3902{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_3902{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t6_3902{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3902{left:69px;bottom:1037px;letter-spacing:-0.21px;word-spacing:-0.41px;}
#t8_3902{left:69px;bottom:979px;letter-spacing:0.14px;}
#t9_3902{left:151px;bottom:979px;letter-spacing:0.15px;word-spacing:0.01px;}
#ta_3902{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3902{left:69px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3902{left:69px;bottom:888px;letter-spacing:-0.1px;}
#td_3902{left:154px;bottom:888px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#te_3902{left:69px;bottom:864px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_3902{left:69px;bottom:847px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#tg_3902{left:69px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3902{left:69px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#ti_3902{left:69px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_3902{left:69px;bottom:780px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_3902{left:69px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_3902{left:69px;bottom:739px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tm_3902{left:69px;bottom:722px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3902{left:69px;bottom:705px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#to_3902{left:69px;bottom:655px;letter-spacing:-0.09px;}
#tp_3902{left:155px;bottom:655px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tq_3902{left:69px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_3902{left:69px;bottom:614px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ts_3902{left:69px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_3902{left:534px;bottom:597px;}
#tu_3902{left:544px;bottom:597px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tv_3902{left:69px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#tw_3902{left:833px;bottom:580px;}
#tx_3902{left:843px;bottom:580px;}
#ty_3902{left:69px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tz_3902{left:69px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t10_3902{left:69px;bottom:522px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t11_3902{left:69px;bottom:506px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t12_3902{left:69px;bottom:481px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_3902{left:69px;bottom:464px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t14_3902{left:69px;bottom:448px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_3902{left:69px;bottom:431px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t16_3902{left:69px;bottom:414px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_3902{left:69px;bottom:397px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t18_3902{left:69px;bottom:380px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t19_3902{left:69px;bottom:330px;letter-spacing:-0.09px;}
#t1a_3902{left:155px;bottom:330px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1b_3902{left:69px;bottom:306px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1c_3902{left:69px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_3902{left:701px;bottom:296px;}
#t1e_3902{left:716px;bottom:289px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_3902{left:69px;bottom:273px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t1g_3902{left:69px;bottom:256px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1h_3902{left:69px;bottom:239px;letter-spacing:-0.13px;word-spacing:-0.8px;}
#t1i_3902{left:69px;bottom:222px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1j_3902{left:69px;bottom:172px;letter-spacing:-0.1px;}
#t1k_3902{left:154px;bottom:172px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#t1l_3902{left:69px;bottom:148px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t1m_3902{left:69px;bottom:131px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1n_3902{left:69px;bottom:114px;letter-spacing:-0.15px;word-spacing:-0.41px;}

.s1_3902{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3902{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3902{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3902{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3902{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3902{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s7_3902{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3902" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3902Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3902" style="-webkit-user-select: none;"><object width="935" height="1210" data="3902/3902.svg" type="image/svg+xml" id="pdf3902" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3902" class="t s1_3902">23-10 </span><span id="t2_3902" class="t s1_3902">Vol. 3B </span>
<span id="t3_3902" class="t s2_3902">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3902" class="t s3_3902">This change should not impact software ported from 16-bit IA-32 math coprocessors to 32-bit x87 FPUs. The 32- </span>
<span id="t5_3902" class="t s3_3902">bit x87 FPUs do not generate these formats, and therefore will not encounter them unless software explicitly loads </span>
<span id="t6_3902" class="t s3_3902">them in the data registers. The only affect may be in how software handles the tags in the tag word (see also: </span>
<span id="t7_3902" class="t s3_3902">Section 23.18.4, “x87 FPU Tag Word”). </span>
<span id="t8_3902" class="t s4_3902">23.18.6 </span><span id="t9_3902" class="t s4_3902">Floating-Point Exceptions </span>
<span id="ta_3902" class="t s3_3902">This section identifies the implementation differences in exception handling for floating-point instructions in the </span>
<span id="tb_3902" class="t s3_3902">various x87 FPUs and math coprocessors. </span>
<span id="tc_3902" class="t s5_3902">23.18.6.1 </span><span id="td_3902" class="t s5_3902">Denormal Operand Exception (#D) </span>
<span id="te_3902" class="t s3_3902">When the denormal operand exception is masked, the 32-bit x87 FPUs automatically normalize denormalized </span>
<span id="tf_3902" class="t s3_3902">numbers when possible; whereas, the 16-bit IA-32 math coprocessors return a denormal result. A program written </span>
<span id="tg_3902" class="t s3_3902">to run on a 16-bit IA-32 math coprocessor that uses the denormal exception solely to normalize denormalized </span>
<span id="th_3902" class="t s3_3902">operands is redundant when run on the 32-bit x87 FPUs. If such a program is run on 32-bit x87 FPUs, performance </span>
<span id="ti_3902" class="t s3_3902">can be improved by masking the denormal exception. Floating-point programs run faster when the FPU performs </span>
<span id="tj_3902" class="t s3_3902">normalization of denormalized operands. </span>
<span id="tk_3902" class="t s3_3902">The denormal operand exception is not raised for transcendental instructions and the FXTRACT instruction on the </span>
<span id="tl_3902" class="t s3_3902">16-bit IA-32 math coprocessors. This exception is raised for these instructions on the 32-bit x87 FPUs. The excep- </span>
<span id="tm_3902" class="t s3_3902">tion handlers ported to these latter processors need to be changed only if the handlers gives special treatment to </span>
<span id="tn_3902" class="t s3_3902">different opcodes. </span>
<span id="to_3902" class="t s5_3902">23.18.6.2 </span><span id="tp_3902" class="t s5_3902">Numeric Overflow Exception (#O) </span>
<span id="tq_3902" class="t s3_3902">On the 32-bit x87 FPUs, when the numeric overflow exception is masked and the rounding mode is set to chop </span>
<span id="tr_3902" class="t s3_3902">(toward 0), the result is the largest positive or smallest negative number. The 16-bit IA-32 math coprocessors do </span>
<span id="ts_3902" class="t s3_3902">not signal the overflow exception when the masked response is not </span><span id="tt_3902" class="t s6_3902">∞</span><span id="tu_3902" class="t s3_3902">; that is, they signal overflow only when the </span>
<span id="tv_3902" class="t s3_3902">rounding control is not set to round to 0. If rounding is set to chop (toward 0), the result is positive or negative </span><span id="tw_3902" class="t s6_3902">∞</span><span id="tx_3902" class="t s3_3902">. </span>
<span id="ty_3902" class="t s3_3902">Under the most common rounding modes, this difference has no impact on existing software. </span>
<span id="tz_3902" class="t s3_3902">If rounding is toward 0 (chop), a program on a 32-bit x87 FPU produces, under overflow conditions, a result that is </span>
<span id="t10_3902" class="t s3_3902">different in the least significant bit of the significand, compared to the result on a 16-bit IA-32 math coprocessor. </span>
<span id="t11_3902" class="t s3_3902">The reason for this difference is IEEE Standard 754 compatibility. </span>
<span id="t12_3902" class="t s3_3902">When the overflow exception is not masked, the precision exception is flagged on the 32-bit x87 FPUs. When the </span>
<span id="t13_3902" class="t s3_3902">result is stored in the stack, the significand is rounded according to the precision control (PC) field of the FPU </span>
<span id="t14_3902" class="t s3_3902">control word or according to the opcode. On the 16-bit IA-32 math coprocessors, the precision exception is not </span>
<span id="t15_3902" class="t s3_3902">flagged and the significand is not rounded. The impact on existing software is that if the result is stored on the </span>
<span id="t16_3902" class="t s3_3902">stack, a program running on a 32-bit x87 FPU produces a different result under overflow conditions than on a 16- </span>
<span id="t17_3902" class="t s3_3902">bit IA-32 math coprocessor. The difference is apparent only to the exception handler. This difference is for IEEE </span>
<span id="t18_3902" class="t s3_3902">Standard 754 compatibility. </span>
<span id="t19_3902" class="t s5_3902">23.18.6.3 </span><span id="t1a_3902" class="t s5_3902">Numeric Underflow Exception (#U) </span>
<span id="t1b_3902" class="t s3_3902">When the underflow exception is masked on the 32-bit x87 FPUs, the underflow exception is signaled when the </span>
<span id="t1c_3902" class="t s3_3902">result is tiny and inexact (see Section 4.9.1.5, “Numeric Underflow Exception (#U),” in Intel </span>
<span id="t1d_3902" class="t s7_3902">® </span>
<span id="t1e_3902" class="t s3_3902">64 and IA-32 Archi- </span>
<span id="t1f_3902" class="t s3_3902">tectures Software Developer’s Manual, Volume 1). When the underflow exception is unmasked and the instruction </span>
<span id="t1g_3902" class="t s3_3902">is supposed to store the result on the stack, the significand is rounded to the appropriate precision (according to </span>
<span id="t1h_3902" class="t s3_3902">the PC flag in the FPU control word, for those instructions controlled by PC, otherwise to extended precision), after </span>
<span id="t1i_3902" class="t s3_3902">adjusting the exponent. </span>
<span id="t1j_3902" class="t s5_3902">23.18.6.4 </span><span id="t1k_3902" class="t s5_3902">Exception Precedence </span>
<span id="t1l_3902" class="t s3_3902">There is no difference in the precedence of the denormal-operand exception on the 32-bit x87 FPUs, whether it be </span>
<span id="t1m_3902" class="t s3_3902">masked or not. When the denormal-operand exception is not masked on the 16-bit IA-32 math coprocessors, it </span>
<span id="t1n_3902" class="t s3_3902">takes precedence over all other exceptions. This difference causes no impact on existing software, but some </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
