;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; USB
USB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_arb_int__INTC_MASK EQU 0x400000
USB_arb_int__INTC_NUMBER EQU 22
USB_arb_int__INTC_PRIOR_NUM EQU 4
USB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_bus_reset__INTC_MASK EQU 0x800000
USB_bus_reset__INTC_NUMBER EQU 23
USB_bus_reset__INTC_PRIOR_NUM EQU 4
USB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USB_Dm__0__MASK EQU 0x80
USB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_Dm__0__PORT EQU 15
USB_Dm__0__SHIFT EQU 7
USB_Dm__AG EQU CYREG_PRT15_AG
USB_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_Dm__BIE EQU CYREG_PRT15_BIE
USB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dm__BYP EQU CYREG_PRT15_BYP
USB_Dm__CTL EQU CYREG_PRT15_CTL
USB_Dm__DM0 EQU CYREG_PRT15_DM0
USB_Dm__DM1 EQU CYREG_PRT15_DM1
USB_Dm__DM2 EQU CYREG_PRT15_DM2
USB_Dm__DR EQU CYREG_PRT15_DR
USB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dm__MASK EQU 0x80
USB_Dm__PORT EQU 15
USB_Dm__PRT EQU CYREG_PRT15_PRT
USB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dm__PS EQU CYREG_PRT15_PS
USB_Dm__SHIFT EQU 7
USB_Dm__SLW EQU CYREG_PRT15_SLW
USB_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USB_Dp__0__MASK EQU 0x40
USB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_Dp__0__PORT EQU 15
USB_Dp__0__SHIFT EQU 6
USB_Dp__AG EQU CYREG_PRT15_AG
USB_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_Dp__BIE EQU CYREG_PRT15_BIE
USB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dp__BYP EQU CYREG_PRT15_BYP
USB_Dp__CTL EQU CYREG_PRT15_CTL
USB_Dp__DM0 EQU CYREG_PRT15_DM0
USB_Dp__DM1 EQU CYREG_PRT15_DM1
USB_Dp__DM2 EQU CYREG_PRT15_DM2
USB_Dp__DR EQU CYREG_PRT15_DR
USB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dp__MASK EQU 0x40
USB_Dp__PORT EQU 15
USB_Dp__PRT EQU CYREG_PRT15_PRT
USB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dp__PS EQU CYREG_PRT15_PS
USB_Dp__SHIFT EQU 6
USB_Dp__SLW EQU CYREG_PRT15_SLW
USB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_dp_int__INTC_MASK EQU 0x1000
USB_dp_int__INTC_NUMBER EQU 12
USB_dp_int__INTC_PRIOR_NUM EQU 4
USB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_0__INTC_MASK EQU 0x1000000
USB_ep_0__INTC_NUMBER EQU 24
USB_ep_0__INTC_PRIOR_NUM EQU 4
USB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_1__INTC_MASK EQU 0x10
USB_ep_1__INTC_NUMBER EQU 4
USB_ep_1__INTC_PRIOR_NUM EQU 4
USB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_2__INTC_MASK EQU 0x20
USB_ep_2__INTC_NUMBER EQU 5
USB_ep_2__INTC_PRIOR_NUM EQU 4
USB_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USB_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_3__INTC_MASK EQU 0x80
USB_ep_3__INTC_NUMBER EQU 7
USB_ep_3__INTC_PRIOR_NUM EQU 4
USB_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USB_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_8__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_8__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_8__INTC_MASK EQU 0x100
USB_ep_8__INTC_NUMBER EQU 8
USB_ep_8__INTC_PRIOR_NUM EQU 4
USB_ep_8__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USB_ep_8__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_8__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_USB__CR0 EQU CYREG_USB_CR0
USB_USB__CR1 EQU CYREG_USB_CR1
USB_USB__CWA EQU CYREG_USB_CWA
USB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_USB__PM_ACT_MSK EQU 0x01
USB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_USB__PM_STBY_MSK EQU 0x01
USB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_USB__SOF0 EQU CYREG_USB_SOF0
USB_USB__SOF1 EQU CYREG_USB_SOF1
USB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
USB_VBUS__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
USB_VBUS__0__MASK EQU 0x20
USB_VBUS__0__PC EQU CYREG_PRT12_PC5
USB_VBUS__0__PORT EQU 12
USB_VBUS__0__SHIFT EQU 5
USB_VBUS__AG EQU CYREG_PRT12_AG
USB_VBUS__BIE EQU CYREG_PRT12_BIE
USB_VBUS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
USB_VBUS__BYP EQU CYREG_PRT12_BYP
USB_VBUS__DM0 EQU CYREG_PRT12_DM0
USB_VBUS__DM1 EQU CYREG_PRT12_DM1
USB_VBUS__DM2 EQU CYREG_PRT12_DM2
USB_VBUS__DR EQU CYREG_PRT12_DR
USB_VBUS__INP_DIS EQU CYREG_PRT12_INP_DIS
USB_VBUS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
USB_VBUS__MASK EQU 0x20
USB_VBUS__PORT EQU 12
USB_VBUS__PRT EQU CYREG_PRT12_PRT
USB_VBUS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
USB_VBUS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
USB_VBUS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
USB_VBUS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
USB_VBUS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
USB_VBUS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
USB_VBUS__PS EQU CYREG_PRT12_PS
USB_VBUS__SHIFT EQU 5
USB_VBUS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
USB_VBUS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
USB_VBUS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
USB_VBUS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
USB_VBUS__SLW EQU CYREG_PRT12_SLW

; Cmp0
Cmp0_ctComp__CLK EQU CYREG_CMP0_CLK
Cmp0_ctComp__CMP_MASK EQU 0x01
Cmp0_ctComp__CMP_NUMBER EQU 0
Cmp0_ctComp__CR EQU CYREG_CMP0_CR
Cmp0_ctComp__LUT__CR EQU CYREG_LUT0_CR
Cmp0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Cmp0_ctComp__LUT__MSK_MASK EQU 0x01
Cmp0_ctComp__LUT__MSK_SHIFT EQU 0
Cmp0_ctComp__LUT__MX EQU CYREG_LUT0_MX
Cmp0_ctComp__LUT__SR EQU CYREG_LUT_SR
Cmp0_ctComp__LUT__SR_MASK EQU 0x01
Cmp0_ctComp__LUT__SR_SHIFT EQU 0
Cmp0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Cmp0_ctComp__PM_ACT_MSK EQU 0x01
Cmp0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Cmp0_ctComp__PM_STBY_MSK EQU 0x01
Cmp0_ctComp__SW0 EQU CYREG_CMP0_SW0
Cmp0_ctComp__SW2 EQU CYREG_CMP0_SW2
Cmp0_ctComp__SW3 EQU CYREG_CMP0_SW3
Cmp0_ctComp__SW4 EQU CYREG_CMP0_SW4
Cmp0_ctComp__SW6 EQU CYREG_CMP0_SW6
Cmp0_ctComp__TR0 EQU CYREG_CMP0_TR0
Cmp0_ctComp__TR1 EQU CYREG_CMP0_TR1
Cmp0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Cmp0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Cmp0_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Cmp0_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Cmp0_ctComp__WRK EQU CYREG_CMP_WRK
Cmp0_ctComp__WRK_MASK EQU 0x01
Cmp0_ctComp__WRK_SHIFT EQU 0

; Cmp1
Cmp1_ctComp__CLK EQU CYREG_CMP2_CLK
Cmp1_ctComp__CMP_MASK EQU 0x04
Cmp1_ctComp__CMP_NUMBER EQU 2
Cmp1_ctComp__CR EQU CYREG_CMP2_CR
Cmp1_ctComp__LUT__CR EQU CYREG_LUT2_CR
Cmp1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Cmp1_ctComp__LUT__MSK_MASK EQU 0x04
Cmp1_ctComp__LUT__MSK_SHIFT EQU 2
Cmp1_ctComp__LUT__MX EQU CYREG_LUT2_MX
Cmp1_ctComp__LUT__SR EQU CYREG_LUT_SR
Cmp1_ctComp__LUT__SR_MASK EQU 0x04
Cmp1_ctComp__LUT__SR_SHIFT EQU 2
Cmp1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Cmp1_ctComp__PM_ACT_MSK EQU 0x04
Cmp1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Cmp1_ctComp__PM_STBY_MSK EQU 0x04
Cmp1_ctComp__SW0 EQU CYREG_CMP2_SW0
Cmp1_ctComp__SW2 EQU CYREG_CMP2_SW2
Cmp1_ctComp__SW3 EQU CYREG_CMP2_SW3
Cmp1_ctComp__SW4 EQU CYREG_CMP2_SW4
Cmp1_ctComp__SW6 EQU CYREG_CMP2_SW6
Cmp1_ctComp__TR0 EQU CYREG_CMP2_TR0
Cmp1_ctComp__TR1 EQU CYREG_CMP2_TR1
Cmp1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Cmp1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Cmp1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Cmp1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Cmp1_ctComp__WRK EQU CYREG_CMP_WRK
Cmp1_ctComp__WRK_MASK EQU 0x04
Cmp1_ctComp__WRK_SHIFT EQU 2

; Cmp2
Cmp2_ctComp__CLK EQU CYREG_CMP3_CLK
Cmp2_ctComp__CMP_MASK EQU 0x08
Cmp2_ctComp__CMP_NUMBER EQU 3
Cmp2_ctComp__CR EQU CYREG_CMP3_CR
Cmp2_ctComp__LUT__CR EQU CYREG_LUT3_CR
Cmp2_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Cmp2_ctComp__LUT__MSK_MASK EQU 0x08
Cmp2_ctComp__LUT__MSK_SHIFT EQU 3
Cmp2_ctComp__LUT__MX EQU CYREG_LUT3_MX
Cmp2_ctComp__LUT__SR EQU CYREG_LUT_SR
Cmp2_ctComp__LUT__SR_MASK EQU 0x08
Cmp2_ctComp__LUT__SR_SHIFT EQU 3
Cmp2_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Cmp2_ctComp__PM_ACT_MSK EQU 0x08
Cmp2_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Cmp2_ctComp__PM_STBY_MSK EQU 0x08
Cmp2_ctComp__SW0 EQU CYREG_CMP3_SW0
Cmp2_ctComp__SW2 EQU CYREG_CMP3_SW2
Cmp2_ctComp__SW3 EQU CYREG_CMP3_SW3
Cmp2_ctComp__SW4 EQU CYREG_CMP3_SW4
Cmp2_ctComp__SW6 EQU CYREG_CMP3_SW6
Cmp2_ctComp__TR0 EQU CYREG_CMP3_TR0
Cmp2_ctComp__TR1 EQU CYREG_CMP3_TR1
Cmp2_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
Cmp2_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
Cmp2_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
Cmp2_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
Cmp2_ctComp__WRK EQU CYREG_CMP_WRK
Cmp2_ctComp__WRK_MASK EQU 0x08
Cmp2_ctComp__WRK_SHIFT EQU 3

; Cmp3
Cmp3_ctComp__CLK EQU CYREG_CMP1_CLK
Cmp3_ctComp__CMP_MASK EQU 0x02
Cmp3_ctComp__CMP_NUMBER EQU 1
Cmp3_ctComp__CR EQU CYREG_CMP1_CR
Cmp3_ctComp__LUT__CR EQU CYREG_LUT1_CR
Cmp3_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Cmp3_ctComp__LUT__MSK_MASK EQU 0x02
Cmp3_ctComp__LUT__MSK_SHIFT EQU 1
Cmp3_ctComp__LUT__MX EQU CYREG_LUT1_MX
Cmp3_ctComp__LUT__SR EQU CYREG_LUT_SR
Cmp3_ctComp__LUT__SR_MASK EQU 0x02
Cmp3_ctComp__LUT__SR_SHIFT EQU 1
Cmp3_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Cmp3_ctComp__PM_ACT_MSK EQU 0x02
Cmp3_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Cmp3_ctComp__PM_STBY_MSK EQU 0x02
Cmp3_ctComp__SW0 EQU CYREG_CMP1_SW0
Cmp3_ctComp__SW2 EQU CYREG_CMP1_SW2
Cmp3_ctComp__SW3 EQU CYREG_CMP1_SW3
Cmp3_ctComp__SW4 EQU CYREG_CMP1_SW4
Cmp3_ctComp__SW6 EQU CYREG_CMP1_SW6
Cmp3_ctComp__TR0 EQU CYREG_CMP1_TR0
Cmp3_ctComp__TR1 EQU CYREG_CMP1_TR1
Cmp3_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
Cmp3_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
Cmp3_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
Cmp3_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
Cmp3_ctComp__WRK EQU CYREG_CMP_WRK
Cmp3_ctComp__WRK_MASK EQU 0x02
Cmp3_ctComp__WRK_SHIFT EQU 1

; HPWR
HPWR__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
HPWR__0__MASK EQU 0x08
HPWR__0__PC EQU CYREG_PRT0_PC3
HPWR__0__PORT EQU 0
HPWR__0__SHIFT EQU 3
HPWR__AG EQU CYREG_PRT0_AG
HPWR__AMUX EQU CYREG_PRT0_AMUX
HPWR__BIE EQU CYREG_PRT0_BIE
HPWR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
HPWR__BYP EQU CYREG_PRT0_BYP
HPWR__CTL EQU CYREG_PRT0_CTL
HPWR__DM0 EQU CYREG_PRT0_DM0
HPWR__DM1 EQU CYREG_PRT0_DM1
HPWR__DM2 EQU CYREG_PRT0_DM2
HPWR__DR EQU CYREG_PRT0_DR
HPWR__INP_DIS EQU CYREG_PRT0_INP_DIS
HPWR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
HPWR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
HPWR__LCD_EN EQU CYREG_PRT0_LCD_EN
HPWR__MASK EQU 0x08
HPWR__PORT EQU 0
HPWR__PRT EQU CYREG_PRT0_PRT
HPWR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
HPWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
HPWR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
HPWR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
HPWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
HPWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
HPWR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
HPWR__PS EQU CYREG_PRT0_PS
HPWR__SHIFT EQU 3
HPWR__SLW EQU CYREG_PRT0_SLW

; ColsL
ColsL__0__AG EQU CYREG_PRT0_AG
ColsL__0__AMUX EQU CYREG_PRT0_AMUX
ColsL__0__BIE EQU CYREG_PRT0_BIE
ColsL__0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ColsL__0__BYP EQU CYREG_PRT0_BYP
ColsL__0__CTL EQU CYREG_PRT0_CTL
ColsL__0__DM0 EQU CYREG_PRT0_DM0
ColsL__0__DM1 EQU CYREG_PRT0_DM1
ColsL__0__DM2 EQU CYREG_PRT0_DM2
ColsL__0__DR EQU CYREG_PRT0_DR
ColsL__0__INP_DIS EQU CYREG_PRT0_INP_DIS
ColsL__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
ColsL__0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ColsL__0__LCD_EN EQU CYREG_PRT0_LCD_EN
ColsL__0__MASK EQU 0x01
ColsL__0__PC EQU CYREG_PRT0_PC0
ColsL__0__PORT EQU 0
ColsL__0__PRT EQU CYREG_PRT0_PRT
ColsL__0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ColsL__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ColsL__0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ColsL__0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ColsL__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ColsL__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ColsL__0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ColsL__0__PS EQU CYREG_PRT0_PS
ColsL__0__SHIFT EQU 0
ColsL__0__SLW EQU CYREG_PRT0_SLW
ColsL__1__AG EQU CYREG_PRT0_AG
ColsL__1__AMUX EQU CYREG_PRT0_AMUX
ColsL__1__BIE EQU CYREG_PRT0_BIE
ColsL__1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ColsL__1__BYP EQU CYREG_PRT0_BYP
ColsL__1__CTL EQU CYREG_PRT0_CTL
ColsL__1__DM0 EQU CYREG_PRT0_DM0
ColsL__1__DM1 EQU CYREG_PRT0_DM1
ColsL__1__DM2 EQU CYREG_PRT0_DM2
ColsL__1__DR EQU CYREG_PRT0_DR
ColsL__1__INP_DIS EQU CYREG_PRT0_INP_DIS
ColsL__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
ColsL__1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ColsL__1__LCD_EN EQU CYREG_PRT0_LCD_EN
ColsL__1__MASK EQU 0x02
ColsL__1__PC EQU CYREG_PRT0_PC1
ColsL__1__PORT EQU 0
ColsL__1__PRT EQU CYREG_PRT0_PRT
ColsL__1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ColsL__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ColsL__1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ColsL__1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ColsL__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ColsL__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ColsL__1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ColsL__1__PS EQU CYREG_PRT0_PS
ColsL__1__SHIFT EQU 1
ColsL__1__SLW EQU CYREG_PRT0_SLW
ColsL__2__AG EQU CYREG_PRT0_AG
ColsL__2__AMUX EQU CYREG_PRT0_AMUX
ColsL__2__BIE EQU CYREG_PRT0_BIE
ColsL__2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ColsL__2__BYP EQU CYREG_PRT0_BYP
ColsL__2__CTL EQU CYREG_PRT0_CTL
ColsL__2__DM0 EQU CYREG_PRT0_DM0
ColsL__2__DM1 EQU CYREG_PRT0_DM1
ColsL__2__DM2 EQU CYREG_PRT0_DM2
ColsL__2__DR EQU CYREG_PRT0_DR
ColsL__2__INP_DIS EQU CYREG_PRT0_INP_DIS
ColsL__2__INTTYPE EQU CYREG_PICU0_INTTYPE5
ColsL__2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ColsL__2__LCD_EN EQU CYREG_PRT0_LCD_EN
ColsL__2__MASK EQU 0x20
ColsL__2__PC EQU CYREG_PRT0_PC5
ColsL__2__PORT EQU 0
ColsL__2__PRT EQU CYREG_PRT0_PRT
ColsL__2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ColsL__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ColsL__2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ColsL__2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ColsL__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ColsL__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ColsL__2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ColsL__2__PS EQU CYREG_PRT0_PS
ColsL__2__SHIFT EQU 5
ColsL__2__SLW EQU CYREG_PRT0_SLW
ColsL__3__AG EQU CYREG_PRT0_AG
ColsL__3__AMUX EQU CYREG_PRT0_AMUX
ColsL__3__BIE EQU CYREG_PRT0_BIE
ColsL__3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ColsL__3__BYP EQU CYREG_PRT0_BYP
ColsL__3__CTL EQU CYREG_PRT0_CTL
ColsL__3__DM0 EQU CYREG_PRT0_DM0
ColsL__3__DM1 EQU CYREG_PRT0_DM1
ColsL__3__DM2 EQU CYREG_PRT0_DM2
ColsL__3__DR EQU CYREG_PRT0_DR
ColsL__3__INP_DIS EQU CYREG_PRT0_INP_DIS
ColsL__3__INTTYPE EQU CYREG_PICU0_INTTYPE6
ColsL__3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ColsL__3__LCD_EN EQU CYREG_PRT0_LCD_EN
ColsL__3__MASK EQU 0x40
ColsL__3__PC EQU CYREG_PRT0_PC6
ColsL__3__PORT EQU 0
ColsL__3__PRT EQU CYREG_PRT0_PRT
ColsL__3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ColsL__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ColsL__3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ColsL__3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ColsL__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ColsL__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ColsL__3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ColsL__3__PS EQU CYREG_PRT0_PS
ColsL__3__SHIFT EQU 6
ColsL__3__SLW EQU CYREG_PRT0_SLW
ColsL__4__AG EQU CYREG_PRT2_AG
ColsL__4__AMUX EQU CYREG_PRT2_AMUX
ColsL__4__BIE EQU CYREG_PRT2_BIE
ColsL__4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ColsL__4__BYP EQU CYREG_PRT2_BYP
ColsL__4__CTL EQU CYREG_PRT2_CTL
ColsL__4__DM0 EQU CYREG_PRT2_DM0
ColsL__4__DM1 EQU CYREG_PRT2_DM1
ColsL__4__DM2 EQU CYREG_PRT2_DM2
ColsL__4__DR EQU CYREG_PRT2_DR
ColsL__4__INP_DIS EQU CYREG_PRT2_INP_DIS
ColsL__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
ColsL__4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ColsL__4__LCD_EN EQU CYREG_PRT2_LCD_EN
ColsL__4__MASK EQU 0x10
ColsL__4__PC EQU CYREG_PRT2_PC4
ColsL__4__PORT EQU 2
ColsL__4__PRT EQU CYREG_PRT2_PRT
ColsL__4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ColsL__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ColsL__4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ColsL__4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ColsL__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ColsL__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ColsL__4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ColsL__4__PS EQU CYREG_PRT2_PS
ColsL__4__SHIFT EQU 4
ColsL__4__SLW EQU CYREG_PRT2_SLW
ColsL__5__AG EQU CYREG_PRT2_AG
ColsL__5__AMUX EQU CYREG_PRT2_AMUX
ColsL__5__BIE EQU CYREG_PRT2_BIE
ColsL__5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ColsL__5__BYP EQU CYREG_PRT2_BYP
ColsL__5__CTL EQU CYREG_PRT2_CTL
ColsL__5__DM0 EQU CYREG_PRT2_DM0
ColsL__5__DM1 EQU CYREG_PRT2_DM1
ColsL__5__DM2 EQU CYREG_PRT2_DM2
ColsL__5__DR EQU CYREG_PRT2_DR
ColsL__5__INP_DIS EQU CYREG_PRT2_INP_DIS
ColsL__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
ColsL__5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ColsL__5__LCD_EN EQU CYREG_PRT2_LCD_EN
ColsL__5__MASK EQU 0x20
ColsL__5__PC EQU CYREG_PRT2_PC5
ColsL__5__PORT EQU 2
ColsL__5__PRT EQU CYREG_PRT2_PRT
ColsL__5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ColsL__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ColsL__5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ColsL__5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ColsL__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ColsL__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ColsL__5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ColsL__5__PS EQU CYREG_PRT2_PS
ColsL__5__SHIFT EQU 5
ColsL__5__SLW EQU CYREG_PRT2_SLW
ColsL__6__AG EQU CYREG_PRT2_AG
ColsL__6__AMUX EQU CYREG_PRT2_AMUX
ColsL__6__BIE EQU CYREG_PRT2_BIE
ColsL__6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ColsL__6__BYP EQU CYREG_PRT2_BYP
ColsL__6__CTL EQU CYREG_PRT2_CTL
ColsL__6__DM0 EQU CYREG_PRT2_DM0
ColsL__6__DM1 EQU CYREG_PRT2_DM1
ColsL__6__DM2 EQU CYREG_PRT2_DM2
ColsL__6__DR EQU CYREG_PRT2_DR
ColsL__6__INP_DIS EQU CYREG_PRT2_INP_DIS
ColsL__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
ColsL__6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ColsL__6__LCD_EN EQU CYREG_PRT2_LCD_EN
ColsL__6__MASK EQU 0x40
ColsL__6__PC EQU CYREG_PRT2_PC6
ColsL__6__PORT EQU 2
ColsL__6__PRT EQU CYREG_PRT2_PRT
ColsL__6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ColsL__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ColsL__6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ColsL__6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ColsL__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ColsL__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ColsL__6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ColsL__6__PS EQU CYREG_PRT2_PS
ColsL__6__SHIFT EQU 6
ColsL__6__SLW EQU CYREG_PRT2_SLW
ColsL__7__AG EQU CYREG_PRT2_AG
ColsL__7__AMUX EQU CYREG_PRT2_AMUX
ColsL__7__BIE EQU CYREG_PRT2_BIE
ColsL__7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ColsL__7__BYP EQU CYREG_PRT2_BYP
ColsL__7__CTL EQU CYREG_PRT2_CTL
ColsL__7__DM0 EQU CYREG_PRT2_DM0
ColsL__7__DM1 EQU CYREG_PRT2_DM1
ColsL__7__DM2 EQU CYREG_PRT2_DM2
ColsL__7__DR EQU CYREG_PRT2_DR
ColsL__7__INP_DIS EQU CYREG_PRT2_INP_DIS
ColsL__7__INTTYPE EQU CYREG_PICU2_INTTYPE7
ColsL__7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ColsL__7__LCD_EN EQU CYREG_PRT2_LCD_EN
ColsL__7__MASK EQU 0x80
ColsL__7__PC EQU CYREG_PRT2_PC7
ColsL__7__PORT EQU 2
ColsL__7__PRT EQU CYREG_PRT2_PRT
ColsL__7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ColsL__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ColsL__7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ColsL__7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ColsL__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ColsL__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ColsL__7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ColsL__7__PS EQU CYREG_PRT2_PS
ColsL__7__SHIFT EQU 7
ColsL__7__SLW EQU CYREG_PRT2_SLW

; ColsR
ColsR__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
ColsR__0__MASK EQU 0x01
ColsR__0__PC EQU CYREG_PRT1_PC0
ColsR__0__PORT EQU 1
ColsR__0__SHIFT EQU 0
ColsR__1__INTTYPE EQU CYREG_PICU1_INTTYPE1
ColsR__1__MASK EQU 0x02
ColsR__1__PC EQU CYREG_PRT1_PC1
ColsR__1__PORT EQU 1
ColsR__1__SHIFT EQU 1
ColsR__2__INTTYPE EQU CYREG_PICU1_INTTYPE2
ColsR__2__MASK EQU 0x04
ColsR__2__PC EQU CYREG_PRT1_PC2
ColsR__2__PORT EQU 1
ColsR__2__SHIFT EQU 2
ColsR__3__INTTYPE EQU CYREG_PICU1_INTTYPE3
ColsR__3__MASK EQU 0x08
ColsR__3__PC EQU CYREG_PRT1_PC3
ColsR__3__PORT EQU 1
ColsR__3__SHIFT EQU 3
ColsR__4__INTTYPE EQU CYREG_PICU1_INTTYPE4
ColsR__4__MASK EQU 0x10
ColsR__4__PC EQU CYREG_PRT1_PC4
ColsR__4__PORT EQU 1
ColsR__4__SHIFT EQU 4
ColsR__5__INTTYPE EQU CYREG_PICU1_INTTYPE5
ColsR__5__MASK EQU 0x20
ColsR__5__PC EQU CYREG_PRT1_PC5
ColsR__5__PORT EQU 1
ColsR__5__SHIFT EQU 5
ColsR__6__INTTYPE EQU CYREG_PICU1_INTTYPE6
ColsR__6__MASK EQU 0x40
ColsR__6__PC EQU CYREG_PRT1_PC6
ColsR__6__PORT EQU 1
ColsR__6__SHIFT EQU 6
ColsR__7__INTTYPE EQU CYREG_PICU1_INTTYPE7
ColsR__7__MASK EQU 0x80
ColsR__7__PC EQU CYREG_PRT1_PC7
ColsR__7__PORT EQU 1
ColsR__7__SHIFT EQU 7
ColsR__AG EQU CYREG_PRT1_AG
ColsR__AMUX EQU CYREG_PRT1_AMUX
ColsR__BIE EQU CYREG_PRT1_BIE
ColsR__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ColsR__BYP EQU CYREG_PRT1_BYP
ColsR__CTL EQU CYREG_PRT1_CTL
ColsR__DM0 EQU CYREG_PRT1_DM0
ColsR__DM1 EQU CYREG_PRT1_DM1
ColsR__DM2 EQU CYREG_PRT1_DM2
ColsR__DR EQU CYREG_PRT1_DR
ColsR__INP_DIS EQU CYREG_PRT1_INP_DIS
ColsR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ColsR__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ColsR__LCD_EN EQU CYREG_PRT1_LCD_EN
ColsR__PORT EQU 1
ColsR__PRT EQU CYREG_PRT1_PRT
ColsR__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ColsR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ColsR__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ColsR__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ColsR__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ColsR__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ColsR__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ColsR__PS EQU CYREG_PRT1_PS
ColsR__SLW EQU CYREG_PRT1_SLW

; Rows0
Rows0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Rows0__0__MASK EQU 0x01
Rows0__0__PC EQU CYREG_PRT3_PC0
Rows0__0__PORT EQU 3
Rows0__0__SHIFT EQU 0
Rows0__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
Rows0__1__MASK EQU 0x02
Rows0__1__PC EQU CYREG_PRT3_PC1
Rows0__1__PORT EQU 3
Rows0__1__SHIFT EQU 1
Rows0__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
Rows0__2__MASK EQU 0x04
Rows0__2__PC EQU CYREG_PRT3_PC2
Rows0__2__PORT EQU 3
Rows0__2__SHIFT EQU 2
Rows0__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
Rows0__3__MASK EQU 0x08
Rows0__3__PC EQU CYREG_PRT3_PC3
Rows0__3__PORT EQU 3
Rows0__3__SHIFT EQU 3
Rows0__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
Rows0__4__MASK EQU 0x10
Rows0__4__PC EQU CYREG_PRT3_PC4
Rows0__4__PORT EQU 3
Rows0__4__SHIFT EQU 4
Rows0__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
Rows0__5__MASK EQU 0x20
Rows0__5__PC EQU CYREG_PRT3_PC5
Rows0__5__PORT EQU 3
Rows0__5__SHIFT EQU 5
Rows0__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
Rows0__6__MASK EQU 0x40
Rows0__6__PC EQU CYREG_PRT3_PC6
Rows0__6__PORT EQU 3
Rows0__6__SHIFT EQU 6
Rows0__7__INTTYPE EQU CYREG_PICU3_INTTYPE7
Rows0__7__MASK EQU 0x80
Rows0__7__PC EQU CYREG_PRT3_PC7
Rows0__7__PORT EQU 3
Rows0__7__SHIFT EQU 7
Rows0__AG EQU CYREG_PRT3_AG
Rows0__AMUX EQU CYREG_PRT3_AMUX
Rows0__BIE EQU CYREG_PRT3_BIE
Rows0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rows0__BYP EQU CYREG_PRT3_BYP
Rows0__CTL EQU CYREG_PRT3_CTL
Rows0__DM0 EQU CYREG_PRT3_DM0
Rows0__DM1 EQU CYREG_PRT3_DM1
Rows0__DM2 EQU CYREG_PRT3_DM2
Rows0__DR EQU CYREG_PRT3_DR
Rows0__INP_DIS EQU CYREG_PRT3_INP_DIS
Rows0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rows0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rows0__LCD_EN EQU CYREG_PRT3_LCD_EN
Rows0__PORT EQU 3
Rows0__PRT EQU CYREG_PRT3_PRT
Rows0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rows0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rows0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rows0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rows0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rows0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rows0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rows0__PS EQU CYREG_PRT3_PS
Rows0__SLW EQU CYREG_PRT3_SLW

; Rows1
Rows1__0__AG EQU CYREG_PRT15_AG
Rows1__0__AMUX EQU CYREG_PRT15_AMUX
Rows1__0__BIE EQU CYREG_PRT15_BIE
Rows1__0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rows1__0__BYP EQU CYREG_PRT15_BYP
Rows1__0__CTL EQU CYREG_PRT15_CTL
Rows1__0__DM0 EQU CYREG_PRT15_DM0
Rows1__0__DM1 EQU CYREG_PRT15_DM1
Rows1__0__DM2 EQU CYREG_PRT15_DM2
Rows1__0__DR EQU CYREG_PRT15_DR
Rows1__0__INP_DIS EQU CYREG_PRT15_INP_DIS
Rows1__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Rows1__0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rows1__0__LCD_EN EQU CYREG_PRT15_LCD_EN
Rows1__0__MASK EQU 0x01
Rows1__0__PC EQU CYREG_IO_PC_PRT15_PC0
Rows1__0__PORT EQU 15
Rows1__0__PRT EQU CYREG_PRT15_PRT
Rows1__0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rows1__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rows1__0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rows1__0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rows1__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rows1__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rows1__0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rows1__0__PS EQU CYREG_PRT15_PS
Rows1__0__SHIFT EQU 0
Rows1__0__SLW EQU CYREG_PRT15_SLW
Rows1__1__AG EQU CYREG_PRT15_AG
Rows1__1__AMUX EQU CYREG_PRT15_AMUX
Rows1__1__BIE EQU CYREG_PRT15_BIE
Rows1__1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rows1__1__BYP EQU CYREG_PRT15_BYP
Rows1__1__CTL EQU CYREG_PRT15_CTL
Rows1__1__DM0 EQU CYREG_PRT15_DM0
Rows1__1__DM1 EQU CYREG_PRT15_DM1
Rows1__1__DM2 EQU CYREG_PRT15_DM2
Rows1__1__DR EQU CYREG_PRT15_DR
Rows1__1__INP_DIS EQU CYREG_PRT15_INP_DIS
Rows1__1__INTTYPE EQU CYREG_PICU15_INTTYPE1
Rows1__1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rows1__1__LCD_EN EQU CYREG_PRT15_LCD_EN
Rows1__1__MASK EQU 0x02
Rows1__1__PC EQU CYREG_IO_PC_PRT15_PC1
Rows1__1__PORT EQU 15
Rows1__1__PRT EQU CYREG_PRT15_PRT
Rows1__1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rows1__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rows1__1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rows1__1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rows1__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rows1__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rows1__1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rows1__1__PS EQU CYREG_PRT15_PS
Rows1__1__SHIFT EQU 1
Rows1__1__SLW EQU CYREG_PRT15_SLW
Rows1__2__AG EQU CYREG_PRT15_AG
Rows1__2__AMUX EQU CYREG_PRT15_AMUX
Rows1__2__BIE EQU CYREG_PRT15_BIE
Rows1__2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rows1__2__BYP EQU CYREG_PRT15_BYP
Rows1__2__CTL EQU CYREG_PRT15_CTL
Rows1__2__DM0 EQU CYREG_PRT15_DM0
Rows1__2__DM1 EQU CYREG_PRT15_DM1
Rows1__2__DM2 EQU CYREG_PRT15_DM2
Rows1__2__DR EQU CYREG_PRT15_DR
Rows1__2__INP_DIS EQU CYREG_PRT15_INP_DIS
Rows1__2__INTTYPE EQU CYREG_PICU15_INTTYPE2
Rows1__2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rows1__2__LCD_EN EQU CYREG_PRT15_LCD_EN
Rows1__2__MASK EQU 0x04
Rows1__2__PC EQU CYREG_IO_PC_PRT15_PC2
Rows1__2__PORT EQU 15
Rows1__2__PRT EQU CYREG_PRT15_PRT
Rows1__2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rows1__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rows1__2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rows1__2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rows1__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rows1__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rows1__2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rows1__2__PS EQU CYREG_PRT15_PS
Rows1__2__SHIFT EQU 2
Rows1__2__SLW EQU CYREG_PRT15_SLW
Rows1__3__AG EQU CYREG_PRT15_AG
Rows1__3__AMUX EQU CYREG_PRT15_AMUX
Rows1__3__BIE EQU CYREG_PRT15_BIE
Rows1__3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rows1__3__BYP EQU CYREG_PRT15_BYP
Rows1__3__CTL EQU CYREG_PRT15_CTL
Rows1__3__DM0 EQU CYREG_PRT15_DM0
Rows1__3__DM1 EQU CYREG_PRT15_DM1
Rows1__3__DM2 EQU CYREG_PRT15_DM2
Rows1__3__DR EQU CYREG_PRT15_DR
Rows1__3__INP_DIS EQU CYREG_PRT15_INP_DIS
Rows1__3__INTTYPE EQU CYREG_PICU15_INTTYPE3
Rows1__3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rows1__3__LCD_EN EQU CYREG_PRT15_LCD_EN
Rows1__3__MASK EQU 0x08
Rows1__3__PC EQU CYREG_IO_PC_PRT15_PC3
Rows1__3__PORT EQU 15
Rows1__3__PRT EQU CYREG_PRT15_PRT
Rows1__3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rows1__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rows1__3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rows1__3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rows1__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rows1__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rows1__3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rows1__3__PS EQU CYREG_PRT15_PS
Rows1__3__SHIFT EQU 3
Rows1__3__SLW EQU CYREG_PRT15_SLW
Rows1__4__AG EQU CYREG_PRT15_AG
Rows1__4__AMUX EQU CYREG_PRT15_AMUX
Rows1__4__BIE EQU CYREG_PRT15_BIE
Rows1__4__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rows1__4__BYP EQU CYREG_PRT15_BYP
Rows1__4__CTL EQU CYREG_PRT15_CTL
Rows1__4__DM0 EQU CYREG_PRT15_DM0
Rows1__4__DM1 EQU CYREG_PRT15_DM1
Rows1__4__DM2 EQU CYREG_PRT15_DM2
Rows1__4__DR EQU CYREG_PRT15_DR
Rows1__4__INP_DIS EQU CYREG_PRT15_INP_DIS
Rows1__4__INTTYPE EQU CYREG_PICU15_INTTYPE4
Rows1__4__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rows1__4__LCD_EN EQU CYREG_PRT15_LCD_EN
Rows1__4__MASK EQU 0x10
Rows1__4__PC EQU CYREG_IO_PC_PRT15_PC4
Rows1__4__PORT EQU 15
Rows1__4__PRT EQU CYREG_PRT15_PRT
Rows1__4__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rows1__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rows1__4__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rows1__4__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rows1__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rows1__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rows1__4__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rows1__4__PS EQU CYREG_PRT15_PS
Rows1__4__SHIFT EQU 4
Rows1__4__SLW EQU CYREG_PRT15_SLW
Rows1__5__AG EQU CYREG_PRT15_AG
Rows1__5__AMUX EQU CYREG_PRT15_AMUX
Rows1__5__BIE EQU CYREG_PRT15_BIE
Rows1__5__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rows1__5__BYP EQU CYREG_PRT15_BYP
Rows1__5__CTL EQU CYREG_PRT15_CTL
Rows1__5__DM0 EQU CYREG_PRT15_DM0
Rows1__5__DM1 EQU CYREG_PRT15_DM1
Rows1__5__DM2 EQU CYREG_PRT15_DM2
Rows1__5__DR EQU CYREG_PRT15_DR
Rows1__5__INP_DIS EQU CYREG_PRT15_INP_DIS
Rows1__5__INTTYPE EQU CYREG_PICU15_INTTYPE5
Rows1__5__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rows1__5__LCD_EN EQU CYREG_PRT15_LCD_EN
Rows1__5__MASK EQU 0x20
Rows1__5__PC EQU CYREG_IO_PC_PRT15_PC5
Rows1__5__PORT EQU 15
Rows1__5__PRT EQU CYREG_PRT15_PRT
Rows1__5__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rows1__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rows1__5__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rows1__5__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rows1__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rows1__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rows1__5__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rows1__5__PS EQU CYREG_PRT15_PS
Rows1__5__SHIFT EQU 5
Rows1__5__SLW EQU CYREG_PRT15_SLW
Rows1__6__AG EQU CYREG_PRT12_AG
Rows1__6__BIE EQU CYREG_PRT12_BIE
Rows1__6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rows1__6__BYP EQU CYREG_PRT12_BYP
Rows1__6__DM0 EQU CYREG_PRT12_DM0
Rows1__6__DM1 EQU CYREG_PRT12_DM1
Rows1__6__DM2 EQU CYREG_PRT12_DM2
Rows1__6__DR EQU CYREG_PRT12_DR
Rows1__6__INP_DIS EQU CYREG_PRT12_INP_DIS
Rows1__6__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rows1__6__MASK EQU 0x40
Rows1__6__PC EQU CYREG_PRT12_PC6
Rows1__6__PORT EQU 12
Rows1__6__PRT EQU CYREG_PRT12_PRT
Rows1__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rows1__6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rows1__6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rows1__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rows1__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rows1__6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rows1__6__PS EQU CYREG_PRT12_PS
Rows1__6__SHIFT EQU 6
Rows1__6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rows1__6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rows1__6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rows1__6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rows1__6__SLW EQU CYREG_PRT12_SLW
Rows1__7__AG EQU CYREG_PRT12_AG
Rows1__7__BIE EQU CYREG_PRT12_BIE
Rows1__7__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rows1__7__BYP EQU CYREG_PRT12_BYP
Rows1__7__DM0 EQU CYREG_PRT12_DM0
Rows1__7__DM1 EQU CYREG_PRT12_DM1
Rows1__7__DM2 EQU CYREG_PRT12_DM2
Rows1__7__DR EQU CYREG_PRT12_DR
Rows1__7__INP_DIS EQU CYREG_PRT12_INP_DIS
Rows1__7__INTTYPE EQU CYREG_PICU12_INTTYPE7
Rows1__7__MASK EQU 0x80
Rows1__7__PC EQU CYREG_PRT12_PC7
Rows1__7__PORT EQU 12
Rows1__7__PRT EQU CYREG_PRT12_PRT
Rows1__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rows1__7__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rows1__7__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rows1__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rows1__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rows1__7__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rows1__7__PS EQU CYREG_PRT12_PS
Rows1__7__SHIFT EQU 7
Rows1__7__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rows1__7__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rows1__7__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rows1__7__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rows1__7__SLW EQU CYREG_PRT12_SLW

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; VDAC0
VDAC0_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC0_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC0_viDAC8__D EQU CYREG_DAC2_D
VDAC0_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC0_viDAC8__PM_ACT_MSK EQU 0x04
VDAC0_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC0_viDAC8__PM_STBY_MSK EQU 0x04
VDAC0_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC0_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC0_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC0_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC0_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC0_viDAC8__TR EQU CYREG_DAC2_TR
VDAC0_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC0_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC0_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC0_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC0_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC0_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC0_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC0_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC0_viDAC8__TST EQU CYREG_DAC2_TST

; VDAC1
VDAC1_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC1_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC1_viDAC8__D EQU CYREG_DAC0_D
VDAC1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC1_viDAC8__PM_ACT_MSK EQU 0x01
VDAC1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC1_viDAC8__PM_STBY_MSK EQU 0x01
VDAC1_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC1_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC1_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC1_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC1_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC1_viDAC8__TR EQU CYREG_DAC0_TR
VDAC1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC1_viDAC8__TST EQU CYREG_DAC0_TST

; VDAC2
VDAC2_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC2_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC2_viDAC8__D EQU CYREG_DAC3_D
VDAC2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC2_viDAC8__PM_ACT_MSK EQU 0x08
VDAC2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC2_viDAC8__PM_STBY_MSK EQU 0x08
VDAC2_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC2_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC2_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC2_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC2_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC2_viDAC8__TR EQU CYREG_DAC3_TR
VDAC2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC2_viDAC8__TST EQU CYREG_DAC3_TST

; VDAC3
VDAC3_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDAC3_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDAC3_viDAC8__D EQU CYREG_DAC1_D
VDAC3_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC3_viDAC8__PM_ACT_MSK EQU 0x02
VDAC3_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC3_viDAC8__PM_STBY_MSK EQU 0x02
VDAC3_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDAC3_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDAC3_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDAC3_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDAC3_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDAC3_viDAC8__TR EQU CYREG_DAC1_TR
VDAC3_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDAC3_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDAC3_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDAC3_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDAC3_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDAC3_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDAC3_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDAC3_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDAC3_viDAC8__TST EQU CYREG_DAC1_TST

; ExpHdr
ExpHdr__0__AG EQU CYREG_PRT12_AG
ExpHdr__0__BIE EQU CYREG_PRT12_BIE
ExpHdr__0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ExpHdr__0__BYP EQU CYREG_PRT12_BYP
ExpHdr__0__DM0 EQU CYREG_PRT12_DM0
ExpHdr__0__DM1 EQU CYREG_PRT12_DM1
ExpHdr__0__DM2 EQU CYREG_PRT12_DM2
ExpHdr__0__DR EQU CYREG_PRT12_DR
ExpHdr__0__INP_DIS EQU CYREG_PRT12_INP_DIS
ExpHdr__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
ExpHdr__0__MASK EQU 0x04
ExpHdr__0__PC EQU CYREG_PRT12_PC2
ExpHdr__0__PORT EQU 12
ExpHdr__0__PRT EQU CYREG_PRT12_PRT
ExpHdr__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ExpHdr__0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ExpHdr__0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ExpHdr__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ExpHdr__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ExpHdr__0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ExpHdr__0__PS EQU CYREG_PRT12_PS
ExpHdr__0__SHIFT EQU 2
ExpHdr__0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ExpHdr__0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ExpHdr__0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ExpHdr__0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ExpHdr__0__SLW EQU CYREG_PRT12_SLW
ExpHdr__1__AG EQU CYREG_PRT12_AG
ExpHdr__1__BIE EQU CYREG_PRT12_BIE
ExpHdr__1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ExpHdr__1__BYP EQU CYREG_PRT12_BYP
ExpHdr__1__DM0 EQU CYREG_PRT12_DM0
ExpHdr__1__DM1 EQU CYREG_PRT12_DM1
ExpHdr__1__DM2 EQU CYREG_PRT12_DM2
ExpHdr__1__DR EQU CYREG_PRT12_DR
ExpHdr__1__INP_DIS EQU CYREG_PRT12_INP_DIS
ExpHdr__1__INTTYPE EQU CYREG_PICU12_INTTYPE3
ExpHdr__1__MASK EQU 0x08
ExpHdr__1__PC EQU CYREG_PRT12_PC3
ExpHdr__1__PORT EQU 12
ExpHdr__1__PRT EQU CYREG_PRT12_PRT
ExpHdr__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ExpHdr__1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ExpHdr__1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ExpHdr__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ExpHdr__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ExpHdr__1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ExpHdr__1__PS EQU CYREG_PRT12_PS
ExpHdr__1__SHIFT EQU 3
ExpHdr__1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ExpHdr__1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ExpHdr__1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ExpHdr__1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ExpHdr__1__SLW EQU CYREG_PRT12_SLW
ExpHdr__2__AG EQU CYREG_PRT2_AG
ExpHdr__2__AMUX EQU CYREG_PRT2_AMUX
ExpHdr__2__BIE EQU CYREG_PRT2_BIE
ExpHdr__2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ExpHdr__2__BYP EQU CYREG_PRT2_BYP
ExpHdr__2__CTL EQU CYREG_PRT2_CTL
ExpHdr__2__DM0 EQU CYREG_PRT2_DM0
ExpHdr__2__DM1 EQU CYREG_PRT2_DM1
ExpHdr__2__DM2 EQU CYREG_PRT2_DM2
ExpHdr__2__DR EQU CYREG_PRT2_DR
ExpHdr__2__INP_DIS EQU CYREG_PRT2_INP_DIS
ExpHdr__2__INTTYPE EQU CYREG_PICU2_INTTYPE1
ExpHdr__2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ExpHdr__2__LCD_EN EQU CYREG_PRT2_LCD_EN
ExpHdr__2__MASK EQU 0x02
ExpHdr__2__PC EQU CYREG_PRT2_PC1
ExpHdr__2__PORT EQU 2
ExpHdr__2__PRT EQU CYREG_PRT2_PRT
ExpHdr__2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ExpHdr__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ExpHdr__2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ExpHdr__2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ExpHdr__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ExpHdr__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ExpHdr__2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ExpHdr__2__PS EQU CYREG_PRT2_PS
ExpHdr__2__SHIFT EQU 1
ExpHdr__2__SLW EQU CYREG_PRT2_SLW
ExpHdr__3__AG EQU CYREG_PRT12_AG
ExpHdr__3__BIE EQU CYREG_PRT12_BIE
ExpHdr__3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ExpHdr__3__BYP EQU CYREG_PRT12_BYP
ExpHdr__3__DM0 EQU CYREG_PRT12_DM0
ExpHdr__3__DM1 EQU CYREG_PRT12_DM1
ExpHdr__3__DM2 EQU CYREG_PRT12_DM2
ExpHdr__3__DR EQU CYREG_PRT12_DR
ExpHdr__3__INP_DIS EQU CYREG_PRT12_INP_DIS
ExpHdr__3__INTTYPE EQU CYREG_PICU12_INTTYPE4
ExpHdr__3__MASK EQU 0x10
ExpHdr__3__PC EQU CYREG_PRT12_PC4
ExpHdr__3__PORT EQU 12
ExpHdr__3__PRT EQU CYREG_PRT12_PRT
ExpHdr__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ExpHdr__3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ExpHdr__3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ExpHdr__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ExpHdr__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ExpHdr__3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ExpHdr__3__PS EQU CYREG_PRT12_PS
ExpHdr__3__SHIFT EQU 4
ExpHdr__3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ExpHdr__3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ExpHdr__3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ExpHdr__3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ExpHdr__3__SLW EQU CYREG_PRT12_SLW

; BootIRQ
BootIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
BootIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
BootIRQ__INTC_MASK EQU 0x40
BootIRQ__INTC_NUMBER EQU 6
BootIRQ__INTC_PRIOR_NUM EQU 0
BootIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
BootIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
BootIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; BootPin
BootPin__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
BootPin__0__MASK EQU 0x04
BootPin__0__PC EQU CYREG_PRT2_PC2
BootPin__0__PORT EQU 2
BootPin__0__SHIFT EQU 2
BootPin__AG EQU CYREG_PRT2_AG
BootPin__AMUX EQU CYREG_PRT2_AMUX
BootPin__BIE EQU CYREG_PRT2_BIE
BootPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
BootPin__BYP EQU CYREG_PRT2_BYP
BootPin__CTL EQU CYREG_PRT2_CTL
BootPin__DM0 EQU CYREG_PRT2_DM0
BootPin__DM1 EQU CYREG_PRT2_DM1
BootPin__DM2 EQU CYREG_PRT2_DM2
BootPin__DR EQU CYREG_PRT2_DR
BootPin__INP_DIS EQU CYREG_PRT2_INP_DIS
BootPin__INTSTAT EQU CYREG_PICU2_INTSTAT
BootPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
BootPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
BootPin__LCD_EN EQU CYREG_PRT2_LCD_EN
BootPin__MASK EQU 0x04
BootPin__PORT EQU 2
BootPin__PRT EQU CYREG_PRT2_PRT
BootPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
BootPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
BootPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
BootPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
BootPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
BootPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
BootPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
BootPin__PS EQU CYREG_PRT2_PS
BootPin__SHIFT EQU 2
BootPin__SLW EQU CYREG_PRT2_SLW
BootPin__SNAP EQU CYREG_PICU2_SNAP

; Sup_I2C
Sup_I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
Sup_I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
Sup_I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
Sup_I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
Sup_I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
Sup_I2C_I2C_FF__D EQU CYREG_I2C_D
Sup_I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
Sup_I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
Sup_I2C_I2C_FF__PM_ACT_MSK EQU 0x04
Sup_I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
Sup_I2C_I2C_FF__PM_STBY_MSK EQU 0x04
Sup_I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
Sup_I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
Sup_I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
Sup_I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
Sup_I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
Sup_I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Sup_I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Sup_I2C_I2C_IRQ__INTC_MASK EQU 0x8000
Sup_I2C_I2C_IRQ__INTC_NUMBER EQU 15
Sup_I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 0
Sup_I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
Sup_I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Sup_I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ILO_Trim
ILO_Trim_bILO_Trim_FF_Timer__CAP0 EQU CYREG_TMR0_CAP0
ILO_Trim_bILO_Trim_FF_Timer__CAP1 EQU CYREG_TMR0_CAP1
ILO_Trim_bILO_Trim_FF_Timer__CFG0 EQU CYREG_TMR0_CFG0
ILO_Trim_bILO_Trim_FF_Timer__CFG1 EQU CYREG_TMR0_CFG1
ILO_Trim_bILO_Trim_FF_Timer__CFG2 EQU CYREG_TMR0_CFG2
ILO_Trim_bILO_Trim_FF_Timer__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
ILO_Trim_bILO_Trim_FF_Timer__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
ILO_Trim_bILO_Trim_FF_Timer__PER0 EQU CYREG_TMR0_PER0
ILO_Trim_bILO_Trim_FF_Timer__PER1 EQU CYREG_TMR0_PER1
ILO_Trim_bILO_Trim_FF_Timer__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
ILO_Trim_bILO_Trim_FF_Timer__PM_ACT_MSK EQU 0x01
ILO_Trim_bILO_Trim_FF_Timer__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
ILO_Trim_bILO_Trim_FF_Timer__PM_STBY_MSK EQU 0x01
ILO_Trim_bILO_Trim_FF_Timer__RT0 EQU CYREG_TMR0_RT0
ILO_Trim_bILO_Trim_FF_Timer__RT1 EQU CYREG_TMR0_RT1
ILO_Trim_bILO_Trim_FF_Timer__SR0 EQU CYREG_TMR0_SR0
ILO_Trim_CorrectionISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ILO_Trim_CorrectionISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ILO_Trim_CorrectionISR__INTC_MASK EQU 0x08
ILO_Trim_CorrectionISR__INTC_NUMBER EQU 3
ILO_Trim_CorrectionISR__INTC_PRIOR_NUM EQU 6
ILO_Trim_CorrectionISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ILO_Trim_CorrectionISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ILO_Trim_CorrectionISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SysTimer
SysTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
SysTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
SysTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SysTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SysTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
SysTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
SysTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
SysTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
SysTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
SysTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
SysTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SysTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
SysTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
SysTimer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
SysTimer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
SysTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
SysTimer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
SysTimer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
SysTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SysTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
SysTimer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
SysTimer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B1_UDB06_F1

; TimerIRQ
TimerIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TimerIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TimerIRQ__INTC_MASK EQU 0x02
TimerIRQ__INTC_NUMBER EQU 1
TimerIRQ__INTC_PRIOR_NUM EQU 5
TimerIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
TimerIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TimerIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; DriveReg0
DriveReg0_Sync_ctrl_reg__0__MASK EQU 0x01
DriveReg0_Sync_ctrl_reg__0__POS EQU 0
DriveReg0_Sync_ctrl_reg__1__MASK EQU 0x02
DriveReg0_Sync_ctrl_reg__1__POS EQU 1
DriveReg0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
DriveReg0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
DriveReg0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
DriveReg0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
DriveReg0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
DriveReg0_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
DriveReg0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
DriveReg0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
DriveReg0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
DriveReg0_Sync_ctrl_reg__2__MASK EQU 0x04
DriveReg0_Sync_ctrl_reg__2__POS EQU 2
DriveReg0_Sync_ctrl_reg__3__MASK EQU 0x08
DriveReg0_Sync_ctrl_reg__3__POS EQU 3
DriveReg0_Sync_ctrl_reg__4__MASK EQU 0x10
DriveReg0_Sync_ctrl_reg__4__POS EQU 4
DriveReg0_Sync_ctrl_reg__5__MASK EQU 0x20
DriveReg0_Sync_ctrl_reg__5__POS EQU 5
DriveReg0_Sync_ctrl_reg__6__MASK EQU 0x40
DriveReg0_Sync_ctrl_reg__6__POS EQU 6
DriveReg0_Sync_ctrl_reg__7__MASK EQU 0x80
DriveReg0_Sync_ctrl_reg__7__POS EQU 7
DriveReg0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
DriveReg0_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
DriveReg0_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
DriveReg0_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
DriveReg0_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
DriveReg0_Sync_ctrl_reg__MASK EQU 0xFF
DriveReg0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
DriveReg0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
DriveReg0_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

; DriveReg1
DriveReg1_Sync_ctrl_reg__0__MASK EQU 0x01
DriveReg1_Sync_ctrl_reg__0__POS EQU 0
DriveReg1_Sync_ctrl_reg__1__MASK EQU 0x02
DriveReg1_Sync_ctrl_reg__1__POS EQU 1
DriveReg1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
DriveReg1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
DriveReg1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
DriveReg1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
DriveReg1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
DriveReg1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
DriveReg1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
DriveReg1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
DriveReg1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
DriveReg1_Sync_ctrl_reg__2__MASK EQU 0x04
DriveReg1_Sync_ctrl_reg__2__POS EQU 2
DriveReg1_Sync_ctrl_reg__3__MASK EQU 0x08
DriveReg1_Sync_ctrl_reg__3__POS EQU 3
DriveReg1_Sync_ctrl_reg__4__MASK EQU 0x10
DriveReg1_Sync_ctrl_reg__4__POS EQU 4
DriveReg1_Sync_ctrl_reg__5__MASK EQU 0x20
DriveReg1_Sync_ctrl_reg__5__POS EQU 5
DriveReg1_Sync_ctrl_reg__6__MASK EQU 0x40
DriveReg1_Sync_ctrl_reg__6__POS EQU 6
DriveReg1_Sync_ctrl_reg__7__MASK EQU 0x80
DriveReg1_Sync_ctrl_reg__7__POS EQU 7
DriveReg1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
DriveReg1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
DriveReg1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
DriveReg1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
DriveReg1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
DriveReg1_Sync_ctrl_reg__MASK EQU 0xFF
DriveReg1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
DriveReg1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
DriveReg1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

; ResultIRQ
ResultIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ResultIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ResultIRQ__INTC_MASK EQU 0x01
ResultIRQ__INTC_NUMBER EQU 0
ResultIRQ__INTC_PRIOR_NUM EQU 4
ResultIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ResultIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ResultIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SensorReg
SensorReg_Sync_ctrl_reg__0__MASK EQU 0x01
SensorReg_Sync_ctrl_reg__0__POS EQU 0
SensorReg_Sync_ctrl_reg__1__MASK EQU 0x02
SensorReg_Sync_ctrl_reg__1__POS EQU 1
SensorReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SensorReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SensorReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SensorReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SensorReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SensorReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SensorReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SensorReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SensorReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SensorReg_Sync_ctrl_reg__2__MASK EQU 0x04
SensorReg_Sync_ctrl_reg__2__POS EQU 2
SensorReg_Sync_ctrl_reg__3__MASK EQU 0x08
SensorReg_Sync_ctrl_reg__3__POS EQU 3
SensorReg_Sync_ctrl_reg__4__MASK EQU 0x10
SensorReg_Sync_ctrl_reg__4__POS EQU 4
SensorReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SensorReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
SensorReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SensorReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
SensorReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SensorReg_Sync_ctrl_reg__MASK EQU 0x1F
SensorReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SensorReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SensorReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; SuspendWD
SuspendWD_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SuspendWD_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
SuspendWD_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
SuspendWD_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
SuspendWD_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
SuspendWD_Counter7__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
SuspendWD_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
SuspendWD_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
SuspendWD_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
SuspendWD_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SuspendWD_Counter7__CONTROL_REG EQU CYREG_B1_UDB05_CTL
SuspendWD_Counter7__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
SuspendWD_Counter7__COUNT_REG EQU CYREG_B1_UDB05_CTL
SuspendWD_Counter7__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
SuspendWD_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SuspendWD_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SuspendWD_Counter7__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; ResetDelay
ResetDelay_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ResetDelay_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
ResetDelay_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
ResetDelay_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
ResetDelay_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
ResetDelay_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
ResetDelay_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
ResetDelay_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
ResetDelay_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
ResetDelay_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
ResetDelay_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
ResetDelay_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ResetDelay_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
ResetDelay_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
ResetDelay_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
ResetDelay_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
ResetDelay_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
ResetDelay_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ResetDelay_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ResetDelay_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
ResetDelay_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
ResetDelay_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
ResetDelay_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
ResetDelay_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
ResetDelay_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ResetDelay_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
ResetDelay_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
ResetDelay_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
ResetDelay_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
ResetDelay_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
ResetDelay_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
ResetDelay_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
ResetDelay_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
ResetDelay_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ResetDelay_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
ResetDelay_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
ResetDelay_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
ResetDelay_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ResetDelay_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; SetupDelay
SetupDelay_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SetupDelay_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SetupDelay_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SetupDelay_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SetupDelay_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SetupDelay_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SetupDelay_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SetupDelay_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SetupDelay_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SetupDelay_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
SetupDelay_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
SetupDelay_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SetupDelay_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
SetupDelay_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SetupDelay_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
SetupDelay_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SetupDelay_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
SetupDelay_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SetupDelay_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SetupDelay_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
SetupDelay_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
SetupDelay_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
SetupDelay_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
SetupDelay_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
SetupDelay_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SetupDelay_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
SetupDelay_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
SetupDelay_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
SetupDelay_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
SetupDelay_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
SetupDelay_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
SetupDelay_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
SetupDelay_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
SetupDelay_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SetupDelay_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
SetupDelay_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
SetupDelay_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
SetupDelay_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SetupDelay_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; SensorStatus
SensorStatus_sts_sts_reg__0__MASK EQU 0x01
SensorStatus_sts_sts_reg__0__POS EQU 0
SensorStatus_sts_sts_reg__1__MASK EQU 0x02
SensorStatus_sts_sts_reg__1__POS EQU 1
SensorStatus_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SensorStatus_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SensorStatus_sts_sts_reg__2__MASK EQU 0x04
SensorStatus_sts_sts_reg__2__POS EQU 2
SensorStatus_sts_sts_reg__3__MASK EQU 0x08
SensorStatus_sts_sts_reg__3__POS EQU 3
SensorStatus_sts_sts_reg__MASK EQU 0x0F
SensorStatus_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB04_MSK
SensorStatus_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SensorStatus_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SensorStatus_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SensorStatus_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
SensorStatus_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
SensorStatus_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB04_ST

; USBSuspendIRQ
USBSuspendIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBSuspendIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBSuspendIRQ__INTC_MASK EQU 0x04
USBSuspendIRQ__INTC_NUMBER EQU 2
USBSuspendIRQ__INTC_PRIOR_NUM EQU 0
USBSuspendIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBSuspendIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBSuspendIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 79500000
BCLK__BUS_CLK__KHZ EQU 79500
BCLK__BUS_CLK__MHZ EQU 79
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000800D
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
