{
    "code": "module TopModule (\n    input logic clk,           // Clock signal (1-bit input)\n    input logic reset,         // Synchronous active-high reset signal (1-bit input)\n    output logic [9:0] q       // 10-bit output representing the counter value\n);\n\n    always @(posedge clk) begin\n        if (reset) begin\n            q <= 10'b000000000; // Reset counter to 0\n        end else begin\n            if (q < 10'd999) begin\n                q <= q + 10'b0000000001; // Increment counter\n            end else begin\n                q <= 10'b000000000; // Wrap around to 0\n            end\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}