# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_0_0/sim/check_40G_sim_proc_sys_reset_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_1_0/sim/check_40G_sim_proc_sys_reset_1_0.vhd" \
"../../../../project_1.ip_user_files/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_2_0/sim/check_40G_sim_proc_sys_reset_2_0.vhd" \

# Do not sort compile order
nosort
