Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Mar 11 20:06:07 2019


Command Line:  C:\ispLEVER_Classic2_0\lse/bin/nt/synthesis -f gigacart.synproj 

Synthesis options:
The -a option is ispMACH400ZE.
The -t option is not used.
The -d option is LC4064V.
Using default performance grade 6.
                                                          

##########################################################

### Lattice Family : ispMACH400ZE

### Device  : LC4064V

### Package : 

##########################################################

                                                          

Optimization goal = Area
Top-level module name = gigacart.
WARNING - synthesis: Ignoring Frequency option in Area Mode. Setting to default frequency of 1.0 MHz.
WARNING - synthesis: Ignoring SDC constraints in Area Mode!
Target frequency = 1.000000 MHz.
Timing path count = 3
fsm_encoding_style = auto
resolve_mixed_drivers = 0
Use IO Insertion = TRUE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = gigacart.edi.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
The -comp option is FALSE.
The -syn option is FALSE.
VHDL library = work
VHDL design file = design.vhd
-sdc option: SDC file input not used.
-lpf option: Output file option is not used.
-vh2008

Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/ispLEVER_Classic2_0/lse/userware/NT/SYNTHESIS_HEADERS/mach.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/work/TI/dragonslair/cart/cpld.programLoad". VHDL-1504
Analyzing VHDL file design.vhd. VHDL-1481
INFO - synthesis: design.vhd(26): analyzing entity gigacart. VHDL-1012
INFO - synthesis: design.vhd(46): analyzing architecture myarch. VHDL-1010
unit gigacart is not yet analyzed. VHDL-1485
design.vhd(26): executing gigacart(myarch)

WARNING - synthesis: design.vhd(44): replacing existing netlist gigacart(myarch). VHDL-1205
Top module name (VHDL): gigacart
Loading NGL library 'C:/ispLEVER_Classic2_0/lse/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/ispLEVER_Classic2_0/lse/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c640.nph' in environment: C:/ispLEVER_Classic2_0/lse.
Package Status:                     Final          Version 1.36.
Top-level module name = gigacart.
WARNING - synthesis: Initial value found on net out_data_7__N_32 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataout_N_33 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_ce will be ignored due to unrecognized driver type



Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No .lpf file will be written because the -lpf option is not used or is set to zero.
Results of NGD DRC are available in gigacart_drc.log.

################### Begin Area Report (gigacart)######################
Number of register bits => 17 of 880 (1 % )
AND2 => 6
BI_DIR => 16
DFFC => 17
GND => 1
IBUF => 17
INV => 8
OBUF => 31
OR2 => 2
OR3 => 1
VCC => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : ti_we_c, loads : 19
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : out_adr_26__N_28, loads : 17
  Net : dataout, loads : 10
  Net : out_data_7__N_15, loads : 10
  Net : n479_c, loads : 3
  Net : n478_c, loads : 2
  Net : n477_c, loads : 2
  Net : out_adr_c_12_c, loads : 2
  Net : out_adr_c_11_c, loads : 2
  Net : out_adr_c_10_c, loads : 2
  Net : out_adr_c_9_c, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets ti_we_c]                 |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 54.840  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.672  secs
--------------------------------------------------------------
