# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica 5.srcs/sources_1/new/byteAdder.vhd" \
"../../../../Practica 5.srcs/sources_1/new/fullAdder.vhd" \
"../../../../Practica 5.srcs/sources_1/new/halfAdder.vhd" \
"../../../../Practica 5.srcs/sim_1/new/tb_byteAdder.vhd" \

# Do not sort compile order
nosort
