{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747841353122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747841353122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 18:29:13 2025 " "Processing started: Wed May 21 18:29:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747841353122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841353122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AHIM -c AHIM " "Command: quartus_map --read_settings_files=on --write_settings_files=off AHIM -c AHIM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841353122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747841353403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747841353403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breakpoint_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file breakpoint_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Breakpoint_RAM " "Found entity 1: Breakpoint_RAM" {  } { { "Breakpoint_RAM.v" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/Breakpoint_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841357830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841357830 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ahim_core_controller.sv(224) " "Verilog HDL information at ahim_core_controller.sv(224): always construct contains both blocking and non-blocking assignments" {  } { { "ahim_core_controller.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/ahim_core_controller.sv" 224 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747841357831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim_core_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahim_core_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahim_core_controller " "Found entity 1: ahim_core_controller" {  } { { "ahim_core_controller.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/ahim_core_controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841357832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841357832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_ram_ver.v 1 1 " "Found 1 design units, including 1 entities, in source file dp_ram_ver.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp_ram_ver " "Found entity 1: dp_ram_ver" {  } { { "dp_ram_ver.v" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/dp_ram_ver.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841357833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841357833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TX_UNIT " "Found entity 1: TX_UNIT" {  } { { "TX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/TX_UNIT.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841357834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841357834 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RX_UNIT.sv(47) " "Verilog HDL information at RX_UNIT.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "RX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/RX_UNIT.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747841357835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file rx_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RX_UNIT " "Found entity 1: RX_UNIT" {  } { { "RX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/RX_UNIT.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841357835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841357835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result_filo.sv 1 1 " "Found 1 design units, including 1 entities, in source file result_filo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Result_FILO " "Found entity 1: Result_FILO" {  } { { "Result_FILO.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/Result_FILO.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841357836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841357836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_rx_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ocr_rx_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OCR_RX_UNIT " "Found entity 1: OCR_RX_UNIT" {  } { { "OCR_RX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/OCR_RX_UNIT.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841357837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841357837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_rx_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file ocr_rx_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocr_rx_pkg (SystemVerilog) " "Found design unit 1: ocr_rx_pkg (SystemVerilog)" {  } { { "ocr_rx_pkg.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/ocr_rx_pkg.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841357838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841357838 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"\]\" ahim_config_pkg.sv(203) " "Verilog HDL syntax error at ahim_config_pkg.sv(203) near text: \":\";  expecting \"\]\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ahim_config_pkg.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/ahim_config_pkg.sv" 203 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1747841357840 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ahim_config_pkg ahim_config_pkg.sv(1) " "Ignored design unit \"ahim_config_pkg\" at ahim_config_pkg.sv(1) due to previous errors" {  } { { "ahim_config_pkg.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/ahim_config_pkg.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1747841357840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim_config_pkg.sv 0 0 " "Found 0 design units, including 0 entities, in source file ahim_config_pkg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841357840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHIM " "Found entity 1: AHIM" {  } { { "AHIM.sv" "" { Text "D:/FInal_project_FPGA/Bridge/AHIM/AHIM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747841357841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841357841 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FInal_project_FPGA/Bridge/AHIM/output_files/AHIM.map.smsg " "Generated suppressed messages file D:/FInal_project_FPGA/Bridge/AHIM/output_files/AHIM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841357859 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747841357889 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 21 18:29:17 2025 " "Processing ended: Wed May 21 18:29:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747841357889 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747841357889 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747841357889 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841357889 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747841358465 ""}
