--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml RS232top.twx RS232top.ncd -o RS232top.twr RS232top.pcf

Design file:              RS232top.ncd
Physical constraint file: RS232top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Data_in<0>  |    0.546(R)|      FAST  |    0.229(R)|      SLOW  |Clk_BUFGP         |   0.000|
Data_in<1>  |    0.541(R)|      FAST  |    0.273(R)|      SLOW  |Clk_BUFGP         |   0.000|
Data_in<2>  |    0.450(R)|      FAST  |    0.341(R)|      SLOW  |Clk_BUFGP         |   0.000|
Data_in<3>  |    0.632(R)|      FAST  |    0.103(R)|      SLOW  |Clk_BUFGP         |   0.000|
Data_in<4>  |    0.577(R)|      FAST  |    0.177(R)|      SLOW  |Clk_BUFGP         |   0.000|
Data_in<5>  |    0.534(R)|      FAST  |    0.239(R)|      SLOW  |Clk_BUFGP         |   0.000|
Data_in<6>  |    0.625(R)|      FAST  |    0.147(R)|      SLOW  |Clk_BUFGP         |   0.000|
Data_in<7>  |    0.480(R)|      FAST  |    0.299(R)|      SLOW  |Clk_BUFGP         |   0.000|
Data_read   |    2.051(R)|      SLOW  |   -0.563(R)|      SLOW  |Clk_BUFGP         |   0.000|
RD          |    0.897(R)|      FAST  |   -0.251(R)|      SLOW  |Clk_BUFGP         |   0.000|
Reset       |    3.235(R)|      SLOW  |    0.573(R)|      SLOW  |Clk_BUFGP         |   0.000|
Valid_D     |    1.153(R)|      SLOW  |    0.183(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Ack_in      |         6.926(R)|      SLOW  |         3.568(R)|      FAST  |Clk_BUFGP         |   0.000|
Data_out<0> |         8.661(R)|      SLOW  |         4.754(R)|      FAST  |Clk_BUFGP         |   0.000|
Data_out<1> |         8.916(R)|      SLOW  |         4.948(R)|      FAST  |Clk_BUFGP         |   0.000|
Data_out<2> |         8.880(R)|      SLOW  |         4.899(R)|      FAST  |Clk_BUFGP         |   0.000|
Data_out<3> |         9.003(R)|      SLOW  |         4.971(R)|      FAST  |Clk_BUFGP         |   0.000|
Data_out<4> |         8.952(R)|      SLOW  |         4.964(R)|      FAST  |Clk_BUFGP         |   0.000|
Data_out<5> |         8.794(R)|      SLOW  |         4.831(R)|      FAST  |Clk_BUFGP         |   0.000|
Data_out<6> |         8.721(R)|      SLOW  |         4.763(R)|      FAST  |Clk_BUFGP         |   0.000|
Data_out<7> |         8.805(R)|      SLOW  |         4.824(R)|      FAST  |Clk_BUFGP         |   0.000|
Empty       |         7.205(R)|      SLOW  |         3.748(R)|      FAST  |Clk_BUFGP         |   0.000|
Full        |         7.026(R)|      SLOW  |         3.643(R)|      FAST  |Clk_BUFGP         |   0.000|
TD          |         8.552(R)|      SLOW  |         3.780(R)|      FAST  |Clk_BUFGP         |   0.000|
TX_RDY      |         7.716(R)|      SLOW  |         3.983(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.309|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 19 18:27:14 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



