<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Mar  7 07:59:48 2022" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:nexys-a7-100t:part0:1.2" DEVICE="7a100t" NAME="BD" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="dmi_reg_wr_en_0" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_wr_en_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="dmi_reg_wr_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="dmi_reg_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_wdata_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="dmi_reg_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dmi_reg_en_0" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_en_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="dmi_reg_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="dmi_reg_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_addr_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="dmi_reg_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dmi_hard_reset_0" SIGIS="rst" SIGNAME="External_Ports_dmi_hard_reset_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="dmi_hard_reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="clk"/>
        <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_clk"/>
        <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_clk"/>
        <CONNECTION INSTANCE="gpio_wrapper_0" PORT="wb_clk_i"/>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="clk_i_wrapper"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_0" SIGIS="rst" SIGNAME="External_Ports_rst_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="rst"/>
        <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_rst"/>
        <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_rst"/>
        <CONNECTION INSTANCE="gpio_wrapper_0" PORT="wb_rst_i"/>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="rst_ni_wrapper"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_ram_init_done_0" SIGIS="undef" SIGNAME="External_Ports_i_ram_init_done_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_ram_init_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_ram_init_error_0" SIGIS="undef" SIGNAME="External_Ports_i_ram_init_error_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_ram_init_error"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="AN_0" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_AN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="syscon_wrapper_0" PORT="AN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="Digits_Bits_0" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_Digits_Bits">
      <CONNECTIONS>
        <CONNECTION INSTANCE="syscon_wrapper_0" PORT="Digits_Bits"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_0" SIGIS="undef" SIGNAME="bidirec_1_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_1" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_1" SIGIS="undef" SIGNAME="bidirec_11_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_11" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_2" SIGIS="undef" SIGNAME="bidirec_10_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_10" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_3" SIGIS="undef" SIGNAME="bidirec_0_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_0" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_4" SIGIS="undef" SIGNAME="bidirec_29_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_29" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_5" SIGIS="undef" SIGNAME="bidirec_28_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_28" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_6" SIGIS="undef" SIGNAME="bidirec_27_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_27" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_7" SIGIS="undef" SIGNAME="bidirec_26_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_26" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_8" SIGIS="undef" SIGNAME="bidirec_9_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_9" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_9" SIGIS="undef" SIGNAME="bidirec_19_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_19" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_10" SIGIS="undef" SIGNAME="bidirec_25_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_25" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_11" SIGIS="undef" SIGNAME="bidirec_30_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_30" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_12" SIGIS="undef" SIGNAME="bidirec_24_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_24" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_13" SIGIS="undef" SIGNAME="bidirec_18_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_18" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_14" SIGIS="undef" SIGNAME="bidirec_8_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_8" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_15" SIGIS="undef" SIGNAME="bidirec_7_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_7" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_16" SIGIS="undef" SIGNAME="bidirec_17_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_17" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_17" SIGIS="undef" SIGNAME="bidirec_23_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_23" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_18" SIGIS="undef" SIGNAME="bidirec_22_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_22" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_19" SIGIS="undef" SIGNAME="bidirec_16_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_16" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_20" SIGIS="undef" SIGNAME="bidirec_6_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_6" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_21" SIGIS="undef" SIGNAME="bidirec_5_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_5" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_22" SIGIS="undef" SIGNAME="bidirec_15_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_15" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_23" SIGIS="undef" SIGNAME="bidirec_21_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_21" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_24" SIGIS="undef" SIGNAME="bidirec_20_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_20" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_25" SIGIS="undef" SIGNAME="bidirec_14_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_14" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_26" SIGIS="undef" SIGNAME="bidirec_4_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_4" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_27" SIGIS="undef" SIGNAME="bidirec_3_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_3" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_28" SIGIS="undef" SIGNAME="bidirec_13_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_13" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_29" SIGIS="undef" SIGNAME="bidirec_12_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_12" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_30" SIGIS="undef" SIGNAME="bidirec_2_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_2" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bidir_31" SIGIS="undef" SIGNAME="bidirec_31_bidir">
      <CONNECTIONS>
        <CONNECTION INSTANCE="bidirec_31" PORT="bidir"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="dmi_reg_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_dmi_reg_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="dmi_reg_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="o_ram_awqos_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="o_ram_arcache_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_ram_arvalid_0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="o_ram_arprot_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_ram_awvalid_0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="o_ram_awcache_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="o_ram_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="o_ram_awprot_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="o_ram_arid_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="o_ram_wstrb_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_ram_wlast_0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_ram_arlock_0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="o_ram_araddr_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="o_ram_awid_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="o_ram_awaddr_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_ram_awlock_0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_ram_wvalid_0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_ram_bready_0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="o_ram_arburst_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="o_ram_awburst_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="o_ram_arlen_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="o_ram_arsize_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="o_ram_awlen_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="o_ram_awsize_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="o_ram_arregion_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="o_ram_arqos_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="o_ram_awregion_0" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_ram_rready_0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ram_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_ram_arready_0" SIGIS="undef" SIGNAME="External_Ports_i_ram_arready_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ram_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_ram_awready_0" SIGIS="undef" SIGNAME="External_Ports_i_ram_awready_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ram_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_ram_wready_0" SIGIS="undef" SIGNAME="External_Ports_i_ram_wready_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ram_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="i_ram_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_ram_rdata_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ram_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="i_ram_rresp_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_ram_rresp_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ram_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="i_ram_bid_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_ram_bid_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ram_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_ram_bvalid_0" SIGIS="undef" SIGNAME="External_Ports_i_ram_bvalid_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ram_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_ram_rlast_0" SIGIS="undef" SIGNAME="External_Ports_i_ram_rlast_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ram_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="i_ram_rid_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_ram_rid_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ram_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="i_ram_bresp_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_ram_bresp_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ram_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_ram_rvalid_0" SIGIS="undef" SIGNAME="External_Ports_i_ram_rvalid_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ram_rvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_0" HWVERSION="1.0" INSTANCE="bidirec_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_0_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_0_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_1" HWVERSION="1.0" INSTANCE="bidirec_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_1_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_1_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_10" HWVERSION="1.0" INSTANCE="bidirec_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_10_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_10_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_11" HWVERSION="1.0" INSTANCE="bidirec_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_11_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_11_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_11_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_12" HWVERSION="1.0" INSTANCE="bidirec_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_12_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_12_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_12_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_29"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_13" HWVERSION="1.0" INSTANCE="bidirec_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_13_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_13_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_13_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_28"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_14" HWVERSION="1.0" INSTANCE="bidirec_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_14_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_14_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_14_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_25"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_15" HWVERSION="1.0" INSTANCE="bidirec_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_15_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_15_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_15_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_22"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_16" HWVERSION="1.0" INSTANCE="bidirec_16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_16_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_16_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_16_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_19"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_17" HWVERSION="1.0" INSTANCE="bidirec_17" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_17_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_17">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_17"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_17">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_17"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_17_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_17"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_17_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_16"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_18" HWVERSION="1.0" INSTANCE="bidirec_18" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_18_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_18">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_18"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_18">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_18"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_18_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_18"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_18_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_13"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_19" HWVERSION="1.0" INSTANCE="bidirec_19" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_19_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_19">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_19"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_19">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_19"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_19_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_19"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_19_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_9"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_2" HWVERSION="1.0" INSTANCE="bidirec_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_2_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_2_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_30"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_20" HWVERSION="1.0" INSTANCE="bidirec_20" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_20_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_20">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_20"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_20">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_20"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_20_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_20"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_20_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_24"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_21" HWVERSION="1.0" INSTANCE="bidirec_21" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_21_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_21">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_21"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_21">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_21"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_21_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_21"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_21_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_23"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_22" HWVERSION="1.0" INSTANCE="bidirec_22" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_22_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_22">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_22"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_22">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_22"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_22_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_22"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_22_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_18"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_23" HWVERSION="1.0" INSTANCE="bidirec_23" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_23_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_23">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_23"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_23">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_23"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_23_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_23"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_23_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_17"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_24" HWVERSION="1.0" INSTANCE="bidirec_24" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_24_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_24">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_24"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_24">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_24"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_24_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_24"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_24_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_12"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_25" HWVERSION="1.0" INSTANCE="bidirec_25" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_25_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_25">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_25"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_25">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_25"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_25_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_25"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_25_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_10"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_26" HWVERSION="1.0" INSTANCE="bidirec_26" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_26_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_26">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_26"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_26">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_26"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_26_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_26"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_26_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_27" HWVERSION="1.0" INSTANCE="bidirec_27" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_27_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_27">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_27"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_27">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_27"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_27_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_27"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_27_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_28" HWVERSION="1.0" INSTANCE="bidirec_28" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_28_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_28">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_28"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_28">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_28"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_28_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_28"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_28_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_29" HWVERSION="1.0" INSTANCE="bidirec_29" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_29_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_29">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_29"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_29">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_29"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_29_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_29"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_29_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_3" HWVERSION="1.0" INSTANCE="bidirec_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_3_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_3_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_27"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_30" HWVERSION="1.0" INSTANCE="bidirec_30" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_30_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_30">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_30"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_30">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_30"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_30_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_30"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_30_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_11"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_31" HWVERSION="1.0" INSTANCE="bidirec_31" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_31_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_31">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_31"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_31">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_31"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_31_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_31"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_31_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_31"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_4" HWVERSION="1.0" INSTANCE="bidirec_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_4_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_4_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_26"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_5" HWVERSION="1.0" INSTANCE="bidirec_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_5_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_5_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_21"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_6" HWVERSION="1.0" INSTANCE="bidirec_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_6_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_6_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_20"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_7" HWVERSION="1.0" INSTANCE="bidirec_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_7_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_7_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_15"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_8" HWVERSION="1.0" INSTANCE="bidirec_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_8_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_8_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_8_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_14"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bidirec_9" HWVERSION="1.0" INSTANCE="bidirec_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bidirec" VLNV="xilinx.com:module_ref:bidirec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bidirec_9_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="oe_9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inp" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="inp_9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outp" SIGIS="undef" SIGNAME="bidirec_9_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="outp_9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bidir" SIGIS="undef" SIGNAME="bidirec_9_bidir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bidir_8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bootrom_wrapper_0" HWVERSION="1.0" INSTANCE="bootrom_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bootrom_wrapper" VLNV="xilinx.com:module_ref:bootrom_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_bootrom_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_wb_adr" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_rom_adr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_rom_adr_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_wb_dat" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_rom_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_rom_dat_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_wb_sel" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_rom_sel_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_rom_sel_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_wb_we" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_rom_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_rom_we_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_wb_cyc" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_rom_cyc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_rom_cyc_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_wb_stb" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_rom_stb_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_rom_stb_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_wb_ack" SIGIS="undef" SIGNAME="bootrom_wrapper_0_o_wb_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_rom_ack_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_wb_rdt" RIGHT="0" SIGIS="undef" SIGNAME="bootrom_wrapper_0_o_wb_rdt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_rom_dat_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/gpio_wrapper_0" HWVERSION="1.0" INSTANCE="gpio_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gpio_wrapper" VLNV="xilinx.com:module_ref:gpio_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_gpio_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="wb_clk_i" SIGIS="undef" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_rst_i" SIGIS="undef" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_cyc_i" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_gpio_cyc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_gpio_cyc_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wb_adr_i" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_gpio_adr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_gpio_adr_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wb_dat_i" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_gpio_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_gpio_dat_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wb_sel_i" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_gpio_sel_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_gpio_sel_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_we_i" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_gpio_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_gpio_we_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_stb_i" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_gpio_stb_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_gpio_stb_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_dat_o" RIGHT="0" SIGIS="undef" SIGNAME="gpio_wrapper_0_wb_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_gpio_dat_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_ack_o" SIGIS="undef" SIGNAME="gpio_wrapper_0_wb_ack_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_gpio_ack_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_err_o" SIGIS="undef" SIGNAME="gpio_wrapper_0_wb_err_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_gpio_err_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_inta_o" SIGIS="undef" SIGNAME="gpio_wrapper_0_wb_inta_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="gpio_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_0" SIGIS="undef" SIGNAME="bidirec_0_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_0" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_1" SIGIS="undef" SIGNAME="bidirec_1_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_1" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_2" SIGIS="undef" SIGNAME="bidirec_2_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_2" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_3" SIGIS="undef" SIGNAME="bidirec_3_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_3" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_4" SIGIS="undef" SIGNAME="bidirec_4_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_4" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_5" SIGIS="undef" SIGNAME="bidirec_5_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_5" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_6" SIGIS="undef" SIGNAME="bidirec_6_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_6" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_7" SIGIS="undef" SIGNAME="bidirec_7_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_7" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_8" SIGIS="undef" SIGNAME="bidirec_8_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_8" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_9" SIGIS="undef" SIGNAME="bidirec_9_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_9" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_10" SIGIS="undef" SIGNAME="bidirec_10_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_10" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_11" SIGIS="undef" SIGNAME="bidirec_11_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_11" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_12" SIGIS="undef" SIGNAME="bidirec_12_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_12" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_13" SIGIS="undef" SIGNAME="bidirec_13_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_13" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_14" SIGIS="undef" SIGNAME="bidirec_14_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_14" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_15" SIGIS="undef" SIGNAME="bidirec_15_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_15" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_16" SIGIS="undef" SIGNAME="bidirec_16_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_16" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_17" SIGIS="undef" SIGNAME="bidirec_17_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_17" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_18" SIGIS="undef" SIGNAME="bidirec_18_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_18" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_19" SIGIS="undef" SIGNAME="bidirec_19_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_19" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_20" SIGIS="undef" SIGNAME="bidirec_20_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_20" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_21" SIGIS="undef" SIGNAME="bidirec_21_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_21" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_22" SIGIS="undef" SIGNAME="bidirec_22_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_22" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_23" SIGIS="undef" SIGNAME="bidirec_23_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_23" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_24" SIGIS="undef" SIGNAME="bidirec_24_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_24" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_25" SIGIS="undef" SIGNAME="bidirec_25_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_25" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_26" SIGIS="undef" SIGNAME="bidirec_26_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_26" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_27" SIGIS="undef" SIGNAME="bidirec_27_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_27" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_28" SIGIS="undef" SIGNAME="bidirec_28_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_28" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_29" SIGIS="undef" SIGNAME="bidirec_29_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_29" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_30" SIGIS="undef" SIGNAME="bidirec_30_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_30" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outp_31" SIGIS="undef" SIGNAME="bidirec_31_outp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_31" PORT="outp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_0" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_0" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_1" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_1" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_2" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_2" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_3" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_3" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_4" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_4" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_5" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_5" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_6" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_6" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_7" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_7" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_8" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_8" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_9" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_9" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_10" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_10" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_11" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_11" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_12" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_12" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_13" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_13" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_14" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_14" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_15" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_15" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_16" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_16" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_17" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_17">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_17" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_18" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_18">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_18" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_19" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_19">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_19" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_20" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_20">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_20" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_21" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_21">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_21" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_22" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_22">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_22" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_23" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_23">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_23" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_24" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_24">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_24" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_25" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_25">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_25" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_26" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_26">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_26" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_27" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_27">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_27" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_28" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_28">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_28" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_29" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_29">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_29" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_30" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_30">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_30" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inp_31" SIGIS="undef" SIGNAME="gpio_wrapper_0_inp_31">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_31" PORT="inp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_0" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_0" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_1" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_1" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_2" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_2" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_3" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_3" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_4" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_4" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_5" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_5" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_6" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_6" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_7" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_7" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_8" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_8" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_9" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_9" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_10" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_10" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_11" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_11" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_12" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_12" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_13" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_13" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_14" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_14" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_15" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_15" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_16" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_16" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_17" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_17">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_17" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_18" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_18">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_18" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_19" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_19">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_19" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_20" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_20">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_20" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_21" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_21">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_21" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_22" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_22">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_22" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_23" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_23">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_23" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_24" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_24">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_24" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_25" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_25">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_25" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_26" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_26">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_26" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_27" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_27">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_27" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_28" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_28">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_28" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_29" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_29">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_29" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_30" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_30">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_30" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oe_31" SIGIS="undef" SIGNAME="gpio_wrapper_0_oe_31">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bidirec_31" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/intcon_wrapper_bd_0" HWVERSION="1.0" INSTANCE="intcon_wrapper_bd_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="intcon_wrapper_bd" VLNV="xilinx.com:module_ref:intcon_wrapper_bd:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_intcon_wrapper_bd_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_i_wrapper" SIGIS="undef" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_ni_wrapper" SIGIS="undef" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_ifu_arid" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_ifu_araddr" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_ifu_arlen" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_ifu_arsize" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_ifu_arburst" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ifu_arlock" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_ifu_arcache" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_ifu_arprot" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_ifu_arregion" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_ifu_arqos" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ifu_arvalid" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ifu_rready" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ifu_arready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ifu_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_ifu_rid" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ifu_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="o_ifu_rdata" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ifu_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_ifu_rresp" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ifu_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ifu_rlast" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ifu_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ifu_rvalid" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ifu_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="ifu_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_awid" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_lsu_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_lsu_awlen" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_lsu_awsize" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_lsu_awburst" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_awlock" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_awcache" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_lsu_awprot" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_awregion" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_awqos" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_awvalid" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="i_lsu_wdata" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_lsu_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_wlast" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_wvalid" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_arid" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_lsu_araddr" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_lsu_arlen" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_lsu_arsize" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_lsu_arburst" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_arlock" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_arcache" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_lsu_arprot" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_arregion" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_lsu_arqos" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_arvalid" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_bready" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_lsu_rready" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_lsu_awready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_lsu_arready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_lsu_wready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_lsu_bid" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_lsu_bresp" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_lsu_bvalid" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_lsu_rid" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="o_lsu_rdata" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_lsu_rresp" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_lsu_rlast" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_lsu_rvalid" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="lsu_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="i_sb_awid" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_sb_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_sb_awlen" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_sb_awsize" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_sb_awburst" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_awlock" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_sb_awcache" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_sb_awprot" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_sb_awregion" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_sb_awqos" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_awvalid" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="i_sb_wdata" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_sb_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_wlast" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_wvalid" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_sb_awready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_bready" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="i_sb_arid" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_sb_araddr" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_sb_arlen" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_sb_arsize" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_sb_arburst" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_arlock" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_sb_arcache" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_sb_arprot" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_sb_arregion" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_sb_arqos" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_arvalid" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_sb_arready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_sb_wready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_sb_bid" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_sb_bresp" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_sb_bvalid" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="o_sb_rid" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="o_sb_rdata" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_sb_rresp" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_sb_rlast" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_sb_rvalid" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_sb_rready" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="sb_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="o_ram_awid" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_awid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_ram_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_awaddr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_ram_awlen" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_awlen_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_ram_awsize" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_awsize_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_ram_awburst" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_awburst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_awlock" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_awlock_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_ram_awcache" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_awcache_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_ram_awprot" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_awprot_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_ram_awregion" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_awregion_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_ram_awqos" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_awqos_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_awvalid" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_awvalid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_awready" SIGIS="undef" SIGNAME="External_Ports_i_ram_awready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_ram_awready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="o_ram_arid" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_arid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_ram_araddr" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_araddr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_ram_arlen" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_arlen_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_ram_arsize" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_arsize_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_ram_arburst" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_arburst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_arlock" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_arlock_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_ram_arcache" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_arcache_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_ram_arprot" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_arprot_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_ram_arregion" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_arregion_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_ram_arqos" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_arqos_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_arvalid" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_arvalid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_arready" SIGIS="undef" SIGNAME="External_Ports_i_ram_arready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_ram_arready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="o_ram_wdata" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_ram_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_wstrb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_wlast" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_wlast_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_wvalid" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_wvalid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_wready" SIGIS="undef" SIGNAME="External_Ports_i_ram_wready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_ram_wready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="i_ram_bid" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_ram_bid_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_ram_bid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_ram_bresp" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_ram_bresp_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_ram_bresp_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_bvalid" SIGIS="undef" SIGNAME="External_Ports_i_ram_bvalid_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_ram_bvalid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_bready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_bready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="i_ram_rid" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_ram_rid_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_ram_rid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="i_ram_rdata" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_ram_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_ram_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_ram_rresp" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_ram_rresp_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_ram_rresp_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_rlast" SIGIS="undef" SIGNAME="External_Ports_i_ram_rlast_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_ram_rlast_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_rvalid" SIGIS="undef" SIGNAME="External_Ports_i_ram_rvalid_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_ram_rvalid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_ram_rready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ram_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_ram_rready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_rom_adr_o" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_rom_adr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_wb_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_rom_dat_o" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_rom_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_wb_dat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="wb_rom_sel_o" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_rom_sel_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_wb_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_rom_we_o" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_rom_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_wb_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_rom_cyc_o" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_rom_cyc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_wb_cyc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_rom_stb_o" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_rom_stb_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="i_wb_stb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wb_rom_dat_i" RIGHT="0" SIGIS="undef" SIGNAME="bootrom_wrapper_0_o_wb_rdt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="o_wb_rdt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_rom_ack_i" SIGIS="undef" SIGNAME="bootrom_wrapper_0_o_wb_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bootrom_wrapper_0" PORT="o_wb_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_spi_flash_adr_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="wb_spi_flash_dat_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="wb_spi_flash_sel_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_spi_flash_we_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_spi_flash_cyc_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_spi_flash_stb_o" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="wb_spi_flash_cti_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="wb_spi_flash_bte_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wb_spi_flash_dat_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_spi_flash_ack_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_spi_flash_err_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_spi_flash_rty_i" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="wb_sys_adr_o" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_sys_adr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_wb_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_sys_dat_o" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_sys_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_wb_dat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="wb_sys_sel_o" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_sys_sel_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_wb_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_sys_we_o" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_sys_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_wb_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_sys_cyc_o" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_sys_cyc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_wb_cyc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_sys_stb_o" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_sys_stb_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="i_wb_stb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="wb_sys_cti_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="wb_sys_bte_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wb_sys_dat_i" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_wb_rdt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="o_wb_rdt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_sys_ack_i" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_wb_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="o_wb_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_sys_err_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_sys_rty_i" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="wb_uart_adr_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="wb_uart_dat_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="wb_uart_sel_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_uart_we_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_uart_cyc_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_uart_stb_o" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="wb_uart_cti_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="wb_uart_bte_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wb_uart_dat_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_uart_ack_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_uart_err_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_uart_rty_i" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="wb_gpio_adr_o" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_gpio_adr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="wb_adr_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_gpio_dat_o" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_gpio_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="wb_dat_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="wb_gpio_sel_o" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_gpio_sel_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="wb_sel_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_gpio_we_o" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_gpio_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="wb_we_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_gpio_cyc_o" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_gpio_cyc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="wb_cyc_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_gpio_stb_o" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_gpio_stb_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="wb_stb_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wb_gpio_dat_i" RIGHT="0" SIGIS="undef" SIGNAME="gpio_wrapper_0_wb_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="wb_dat_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_gpio_ack_i" SIGIS="undef" SIGNAME="gpio_wrapper_0_wb_ack_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="wb_ack_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_gpio_err_i" SIGIS="undef" SIGNAME="gpio_wrapper_0_wb_err_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="wb_err_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_ptc_adr_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="wb_ptc_dat_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="wb_ptc_sel_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_ptc_we_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_ptc_cyc_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_ptc_stb_o" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="wb_ptc_cti_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="wb_ptc_bte_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wb_ptc_dat_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_ptc_ack_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_ptc_err_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_ptc_rty_i" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="wb_spi_accel_adr_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="wb_spi_accel_dat_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="wb_spi_accel_sel_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_spi_accel_we_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_spi_accel_cyc_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wb_spi_accel_stb_o" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="wb_spi_accel_cti_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="wb_spi_accel_bte_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wb_spi_accel_dat_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_spi_accel_ack_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_spi_accel_err_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="wb_spi_accel_rty_i" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/swerv_wrapper_verilog_0" HWVERSION="1.0" INSTANCE="swerv_wrapper_verilog_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="swerv_wrapper_verilog" VLNV="xilinx.com:module_ref:swerv_wrapper_verilog:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_swerv_wrapper_verilog_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="nmi_int" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_nmi_int">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="o_nmi_int"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="nmi_vec" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_nmi_vec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="o_nmi_vec"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_awvalid" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lsu_axi_awready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_lsu_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="lsu_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="lsu_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="lsu_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="lsu_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_awlock" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="lsu_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_wvalid" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lsu_axi_wready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_lsu_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="lsu_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="lsu_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_wlast" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lsu_axi_bvalid" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_lsu_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_bready" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="lsu_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_lsu_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="lsu_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_lsu_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_arvalid" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lsu_axi_arready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_lsu_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="lsu_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="lsu_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="lsu_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="lsu_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_arlock" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="lsu_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="lsu_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lsu_axi_rvalid" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_lsu_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lsu_axi_rready" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_lsu_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_lsu_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="lsu_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_lsu_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="lsu_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_lsu_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="lsu_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_lsu_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lsu_axi_rlast" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_lsu_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_lsu_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ifu_axi_arvalid" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ifu_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ifu_axi_arready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ifu_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ifu_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ifu_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ifu_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ifu_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ifu_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ifu_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ifu_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ifu_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ifu_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ifu_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ifu_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ifu_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ifu_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ifu_axi_arlock" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ifu_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ifu_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ifu_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ifu_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ifu_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ifu_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ifu_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ifu_axi_rvalid" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ifu_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ifu_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ifu_axi_rready" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_ifu_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_ifu_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ifu_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ifu_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ifu_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="ifu_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ifu_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ifu_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ifu_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ifu_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ifu_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ifu_axi_rlast" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_ifu_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_ifu_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_awvalid" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sb_axi_awready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_sb_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="sb_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sb_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="sb_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="sb_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="sb_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="sb_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_awlock" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="sb_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="sb_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="sb_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_wvalid" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sb_axi_wready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_sb_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="sb_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="sb_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_wlast" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sb_axi_bvalid" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_sb_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_bready" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sb_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_sb_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sb_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_sb_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_arvalid" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sb_axi_arready" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_sb_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="sb_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sb_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="sb_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="sb_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="sb_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="sb_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_arlock" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="sb_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="sb_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="sb_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sb_axi_rvalid" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_sb_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sb_axi_rready" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_sb_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="i_sb_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sb_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_sb_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="sb_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_sb_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sb_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_sb_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sb_axi_rlast" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_o_sb_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="o_sb_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="timer_int" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_timer_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="syscon_wrapper_0" PORT="o_timer_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dmi_reg_en" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_en_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dmi_reg_en_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="dmi_reg_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dmi_reg_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dmi_reg_wr_en" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_wr_en_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dmi_reg_wr_en_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dmi_reg_wdata" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_dmi_reg_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dmi_reg_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dmi_reg_rdata" RIGHT="0" SIGIS="undef" SIGNAME="swerv_wrapper_verilog_0_dmi_reg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dmi_reg_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dmi_hard_reset" SIGIS="rst" SIGNAME="External_Ports_dmi_hard_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dmi_hard_reset_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="64" NAME="ifu_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="BD_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARID" PHYSICAL="ifu_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ifu_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="ifu_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="ifu_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="ifu_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ifu_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ifu_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ifu_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="ifu_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="ifu_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ifu_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ifu_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="ifu_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ifu_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ifu_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="ifu_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ifu_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ifu_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="64" NAME="lsu_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="BD_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="lsu_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="lsu_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="lsu_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="lsu_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="lsu_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="lsu_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="lsu_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="lsu_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="lsu_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="lsu_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="lsu_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="lsu_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="lsu_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="lsu_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="lsu_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="lsu_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="lsu_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="lsu_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="lsu_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="lsu_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="lsu_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="lsu_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="lsu_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="lsu_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="lsu_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="lsu_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="lsu_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="lsu_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="lsu_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="lsu_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="lsu_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="lsu_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="lsu_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="lsu_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="lsu_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="lsu_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="lsu_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="lsu_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="lsu_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="64" NAME="sb_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="BD_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="sb_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="sb_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="sb_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="sb_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="sb_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="sb_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="sb_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="sb_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="sb_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="sb_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="sb_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="sb_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="sb_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="sb_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="sb_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="sb_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="sb_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="sb_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="sb_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="sb_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="sb_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="sb_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="sb_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="sb_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="sb_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="sb_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="sb_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="sb_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="sb_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="sb_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="sb_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="sb_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="sb_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="sb_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="sb_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="sb_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="sb_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="sb_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="sb_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/syscon_wrapper_0" HWVERSION="1.0" INSTANCE="syscon_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="syscon_wrapper" VLNV="xilinx.com:module_ref:syscon_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BD_syscon_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpio_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="gpio_wrapper_0_wb_inta_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_wrapper_0" PORT="wb_inta_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ptc_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="o_timer_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="syscon_wrapper_0_o_timer_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="timer_int"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_init_done" SIGIS="undef" SIGNAME="External_Ports_i_ram_init_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_ram_init_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_ram_init_error" SIGIS="undef" SIGNAME="External_Ports_i_ram_init_error_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_ram_init_error_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_nmi_vec" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_nmi_vec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="nmi_vec"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_nmi_int" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_nmi_int">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swerv_wrapper_verilog_0" PORT="nmi_int"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_wb_adr" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_sys_adr_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_sys_adr_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_wb_dat" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_sys_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_sys_dat_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_wb_sel" RIGHT="0" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_sys_sel_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_sys_sel_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_wb_we" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_sys_we_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_sys_we_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_wb_cyc" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_sys_cyc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_sys_cyc_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_wb_stb" SIGIS="undef" SIGNAME="intcon_wrapper_bd_0_wb_sys_stb_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_sys_stb_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_wb_rdt" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_wb_rdt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_sys_dat_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_wb_ack" SIGIS="undef" SIGNAME="syscon_wrapper_0_o_wb_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="intcon_wrapper_bd_0" PORT="wb_sys_ack_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="AN" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_AN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AN_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="Digits_Bits" RIGHT="0" SIGIS="undef" SIGNAME="syscon_wrapper_0_Digits_Bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Digits_Bits_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
