Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fft_freq_tb_behav xil_defaultlib.fft_freq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Wr' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/fft_freq.v:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'c' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/butterfly.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'c' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/butterfly.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'c' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/butterfly.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'c' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/butterfly.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Wr' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/fft_freq.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Wr' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/fft_freq.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Wr' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/fft_freq.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Wr' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/fft_freq.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Wr' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/fft_freq.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Wr' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/fft_freq.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Wr' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/fft_freq.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Wr' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/fft_freq.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Wr' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/fft_freq.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Wr' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/fft_freq.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Wr' [C:/Users/joshe/Documents/ECEN 722/Lab4/lab4_code/fft_freq.v:67]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
