set_max_delay 10 -rise -from core_clock -rise_from [get_ports clk*] -fall_from * -rise_through and1 -fall_through * -to [get_ports clk1] -rise_to clk* -fall_to * -ignore_clock_latency -probe -reset_path
