INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab6/Lab6.srcs/sources_1/new/associative_back_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module associative_back_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab6/Lab6.srcs/sources_1/new/main_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab6/Lab6.srcs/sources_1/new/page_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module page_table
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab6/Lab6.srcs/sources_1/new/translation_look_aside_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_look_aside_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab6/Lab6.srcs/sim_1/new/vm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vm_test
INFO: [VRFC 10-311] analyzing module processor
