

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Tue Dec 17 15:07:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.541 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  13897123|  13897123|  0.139 sec|  0.139 sec|  13897123|  13897123|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+----------+----------+----------+-----------+-----------+------+----------+
        |                 |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+----------+----------+----------+-----------+-----------+------+----------+
        |- TRAINING_INST  |  13897122|  13897122|      4211|          -|          -|  4500|        no|
        +-----------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %data, void @empty_10, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.cond33"   --->   Operation 5 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%training_id = phi i13 %add_ln274, void %for.body36, i13 0, void %newFuncRoot" [sgd.cpp:280]   --->   Operation 6 'phi' 'training_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.64ns)   --->   "%icmp_ln274 = icmp_eq  i13 %training_id, i13 4500" [sgd.cpp:274]   --->   Operation 7 'icmp' 'icmp_ln274' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4500, i64 4500, i64 4500"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln280 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i13 %training_id, i13 4500, i32 0" [sgd.cpp:280]   --->   Operation 9 'specdataflowpipeline' 'specdataflowpipeline_ln280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.75ns)   --->   "%add_ln274 = add i13 %training_id, i13 1" [sgd.cpp:274]   --->   Operation 10 'add' 'add_ln274' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln274 = br i1 %icmp_ln274, void %for.body36, void %for.end42.exitStub" [sgd.cpp:274]   --->   Operation 11 'br' 'br_ln274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln282 = call void @dataflow_in_loop_TRAINING_INST, i13 %training_id, i512 %data, i16 %training_instance_V, i32 %theta_local_V, i10 %lut_V, i8 %label_local_V" [sgd.cpp:282]   --->   Operation 12 'call' 'call_ln282' <Predicate = (!icmp_ln274)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 13 'ret' 'ret_ln0' <Predicate = (icmp_ln274)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln278 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sgd.cpp:278]   --->   Operation 14 'specloopname' 'specloopname_ln278' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_3 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln282 = call void @dataflow_in_loop_TRAINING_INST, i13 %training_id, i512 %data, i16 %training_instance_V, i32 %theta_local_V, i10 %lut_V, i8 %label_local_V" [sgd.cpp:282]   --->   Operation 15 'call' 'call_ln282' <Predicate = (!icmp_ln274)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln274 = br void %for.cond33" [sgd.cpp:274]   --->   Operation 16 'br' 'br_ln274' <Predicate = (!icmp_ln274)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('training_id', sgd.cpp:280) with incoming values : ('add_ln274', sgd.cpp:274) [9]  (0.387 ns)

 <State 2>: 0.755ns
The critical path consists of the following:
	'phi' operation ('training_id', sgd.cpp:280) with incoming values : ('add_ln274', sgd.cpp:274) [9]  (0 ns)
	'add' operation ('add_ln274', sgd.cpp:274) [13]  (0.755 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
