### VHDL Experiments 

# Experiment 1:

using dataflow modelling.
 a. OR gate
 b. Half adder
 c. 4:1 mux
 d. Full adder

# Experiment 2:

using dataflow modelling.
 A.3:8 Decoder
 B.4 bit comparator
 C.4 bit ALU with 8 possible operators (bits)
 D.4 bit ALU with 8 possible operators (integers)

# Experiment 3:

using dataflow modelling.
 A. 4:2 priority encoder (using **if-else**)
 B. 1:8 Demux (using **case**)
 C. BCD to Seven Segment decoder (using **case**)
 D. Implement 8:1 Mux using **if-else** and **case** statements.

# Experiment 4:

# Experiment 5:

# Experiment 6:

structural modelling.
 a. Full adder using two half adder and or gate
 b. 8:1 MUX using 2:1 MUX
 c. 4 bit shift register using D-flip flop 

# Experiment 7:
Package and shift register not correct