hal: Options:   -cdslib ./xcelium.d/run.lnx8664.20.09.d/cds.lib -logfile xrun.log -f /home/gin/Desktop/RTL_code/30_sim/xcelium.d/run.lnx8664.20.09.d/hal.args .
hal: Snapshot:  worklib.regfile:v.
hal: Workspace: /home/gin/Desktop/RTL_code/30_sim.
hal: Date: Tue Jul 29 00:32:14 +07 2025.
hal: Running on elaborated SNAPSHOT.....
hal: *M,_SCOPE: __dummy_top
halcheck: *M,_SCOPE: regfile
halcheck: *W,BITUNS (../00_src/regfile.v,17|0): Not all bits of constant '32'b0' are explicitly specified.
halcheck: (../00_src/regfile.v,17): Constant extended by 31 bits to -> 32'b(0000000000000000000000000000000)0.
halcheck: *W,MAXLEN (../00_src/regfile.v,23|0): The HDL source line is 105 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,26|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,BITUNS (../00_src/regfile.v,26|0): Not all bits of constant '32'b0' are explicitly specified.
halcheck: (../00_src/regfile.v,26): Constant extended by 31 bits to -> 32'b(0000000000000000000000000000000)0.
halcheck: *W,MAXLEN (../00_src/regfile.v,27|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,28|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,29|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,30|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,31|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,32|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,33|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,34|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,35|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,36|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,37|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,38|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,39|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,40|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,41|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,42|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,43|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,44|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,45|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,46|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,47|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,48|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,49|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,50|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,51|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,52|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,53|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,54|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,55|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,56|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/regfile.v,57|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *N,PRTCNT (../00_src/regfile.v,1|0): Module/Entity 'regfile' contains '8' ports.
halcheck: (../00_src/regfile.v,1): Number of Input ports: 6.
halcheck: (../00_src/regfile.v,1): Number of Output ports: 2.
halcheck: *W,IPRTEX (../00_src/regfile.v,26|0): A constant is used in a port expression.
halcheck: *W,STYVAL (../00_src/regfile.v,2|0): Numeric value '4' used for identifier 'rs1_addr_i'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/regfile.v,3|0): Numeric value '4' used for identifier 'rs2_addr_i'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/regfile.v,4|0): Numeric value '4' used for identifier 'rd_addr_i'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/regfile.v,5|0): Numeric value '31' used for identifier 'rd_data_i'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/regfile.v,8|0): Numeric value '31' used for identifier 'rs1_data_o'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/regfile.v,9|0): Numeric value '31' used for identifier 'rs2_data_o'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/regfile.v,12|0): Numeric value '31' used for identifier 'q_o'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/regfile.v,13|0): Numeric value '31' used for identifier 'data_o'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/regfile.v,14|0): Numeric value '31' used for identifier 'enb'. Use constants to avoid portability issues.
halcheck: *W,NOBLKN (../00_src/regfile.v,21|0): Each block should be labeled with a meaningful name.
halcheck: *W,BLKSQB (../00_src/regfile.v,23|0): Blocking assignment encountered in a sequential block.
halcheck: *W,UELOPR (../00_src/regfile.v,23|0): Unequal length operand in bit/arithmetic operator AND in module/design-unit regfile.
halcheck: (../00_src/regfile.v,23): LHS operand '{32{rd_wren_i}}' is 32 bits, RHS operand 'data_o[i]' is 1 bits.
halcheck: *W,TRUNCZ (../00_src/regfile.v,17|0): Truncation in constant conversion without a loss of bits in module/design-unit regfile.
halcheck: *N,IDLENG (../00_src/regfile.v,19|0): Identifier name 'd1' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.d1
halcheck: *W,MAXLEN (../00_src/decoder_5to32.v,6|0): The HDL source line is 88 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/decoder_5to32.v,7|0): The HDL source line is 86 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/decoder_5to32.v,8|0): The HDL source line is 86 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/decoder_5to32.v,9|0): The HDL source line is 85 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/decoder_5to32.v,10|0): The HDL source line is 85 characters, which exceeds the recommended length of 80 characters.
halcheck: *N,PRTCNT (../00_src/decoder_5to32.v,1|0): Module/Entity 'decoder_5to32' contains '2' ports.
halcheck: (../00_src/decoder_5to32.v,1): Number of Input ports: 1.
halcheck: (../00_src/decoder_5to32.v,1): Number of Output ports: 1.
halcheck: *W,STYVAL (../00_src/decoder_5to32.v,2|0): Numeric value '4' used for identifier 'a_i'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/decoder_5to32.v,3|0): Numeric value '31' used for identifier 'out_o'. Use constants to avoid portability issues.
halcheck: *E,SIZMIS (../00_src/regfile.v,26|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,26|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,26|0): Identifier name 'r0' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r0
halcheck: *W,MAXLEN (../00_src/register_32bit.v,8|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,9|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,10|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,11|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,12|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,13|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,14|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,15|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,16|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,17|0): The HDL source line is 102 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,18|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,19|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,20|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,21|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,22|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,23|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,24|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,25|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,26|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,27|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,28|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,29|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,30|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,31|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,32|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,33|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,34|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,35|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,36|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,37|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,38|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,MAXLEN (../00_src/register_32bit.v,39|0): The HDL source line is 103 characters, which exceeds the recommended length of 80 characters.
halcheck: *N,PRTCNT (../00_src/register_32bit.v,1|0): Module/Entity 'register_32bit' contains '5' ports.
halcheck: (../00_src/register_32bit.v,1): Number of Input ports: 4.
halcheck: (../00_src/register_32bit.v,1): Number of Output ports: 1.
halcheck: *W,STYVAL (../00_src/register_32bit.v,4|0): Numeric value '31' used for identifier 'en_i'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/register_32bit.v,5|0): Numeric value '31' used for identifier 'd_i'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/register_32bit.v,6|0): Numeric value '31' used for identifier 'q_o'. Use constants to avoid portability issues.
halcheck: *M,_SCOPE: regfile.r0.reg0
halcheck: *N,PRTCNT (../00_src/register_1bit.v,1|0): Module/Entity 'register_1bit' contains '5' ports.
halcheck: (../00_src/register_1bit.v,1): Number of Input ports: 4.
halcheck: (../00_src/register_1bit.v,1): Number of Output ports: 1.
halcheck: *W,NOBLKN (../00_src/register_1bit.v,9|0): Each block should be labeled with a meaningful name.
halcheck: *W,ULCMPE (../00_src/register_1bit.v,10|0): Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit reg0. LHS operand is 1 bits, RHS operand is 32 bits.
halcheck: *W,IMPDTC (../00_src/register_1bit.v,11|0): Expression '0' implicitly converted to type 'unsigned' from type 'signed' in module/design-unit reg0.
halcheck: *W,INTTOB (../00_src/register_1bit.v,11|0): Assigning a 0 or 1 (32 bits) to a single-bit variable in module/design-unit reg0.
halcheck: *W,TRUNCZ (../00_src/register_1bit.v,11|0): Truncation in constant conversion without a loss of bits in module/design-unit reg0.
halcheck: *W,ULCMPE (../00_src/register_1bit.v,12|0): Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit reg0. LHS operand is 1 bits, RHS operand is 32 bits.
halcheck: *N,ALOWID (../00_src/register_1bit.v,10|0): Signal/variable name 'nrst_i' does not follow the active-low naming convention : should end with '_n'.
halcheck: *M,_SCOPE: regfile.r0
halcheck: *E,SIZMIS (../00_src/regfile.v,27|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,27|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,27|0): Identifier name 'r1' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r1
halcheck: *E,SIZMIS (../00_src/regfile.v,28|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,28|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,28|0): Identifier name 'r2' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r2
halcheck: *E,SIZMIS (../00_src/regfile.v,29|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,29|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,29|0): Identifier name 'r3' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r3
halcheck: *E,SIZMIS (../00_src/regfile.v,30|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,30|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,30|0): Identifier name 'r4' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r4
halcheck: *E,SIZMIS (../00_src/regfile.v,31|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,31|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,31|0): Identifier name 'r5' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r5
halcheck: *E,SIZMIS (../00_src/regfile.v,32|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,32|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,32|0): Identifier name 'r6' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r6
halcheck: *E,SIZMIS (../00_src/regfile.v,33|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,33|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,33|0): Identifier name 'r7' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r7
halcheck: *E,SIZMIS (../00_src/regfile.v,34|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,34|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,34|0): Identifier name 'r8' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r8
halcheck: *E,SIZMIS (../00_src/regfile.v,35|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,35|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,35|0): Identifier name 'r9' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r9
halcheck: *E,SIZMIS (../00_src/regfile.v,36|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,36|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,36|0): Identifier name 'r10' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r10
halcheck: *E,SIZMIS (../00_src/regfile.v,37|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,37|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,37|0): Identifier name 'r11' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r11
halcheck: *E,SIZMIS (../00_src/regfile.v,38|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,38|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,38|0): Identifier name 'r12' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r12
halcheck: *E,SIZMIS (../00_src/regfile.v,39|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,39|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,39|0): Identifier name 'r13' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r13
halcheck: *E,SIZMIS (../00_src/regfile.v,40|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,40|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,40|0): Identifier name 'r14' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r14
halcheck: *E,SIZMIS (../00_src/regfile.v,41|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,41|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,41|0): Identifier name 'r15' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r15
halcheck: *E,SIZMIS (../00_src/regfile.v,42|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,42|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,42|0): Identifier name 'r16' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r16
halcheck: *E,SIZMIS (../00_src/regfile.v,43|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,43|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,43|0): Identifier name 'r17' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r17
halcheck: *E,SIZMIS (../00_src/regfile.v,44|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,44|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,44|0): Identifier name 'r18' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r18
halcheck: *E,SIZMIS (../00_src/regfile.v,45|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,45|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,45|0): Identifier name 'r19' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r19
halcheck: *E,SIZMIS (../00_src/regfile.v,46|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,46|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,46|0): Identifier name 'r20' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r20
halcheck: *E,SIZMIS (../00_src/regfile.v,47|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,47|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,47|0): Identifier name 'r21' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r21
halcheck: *E,SIZMIS (../00_src/regfile.v,48|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,48|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,48|0): Identifier name 'r22' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r22
halcheck: *E,SIZMIS (../00_src/regfile.v,49|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,49|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,49|0): Identifier name 'r23' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r23
halcheck: *E,SIZMIS (../00_src/regfile.v,50|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,50|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,50|0): Identifier name 'r24' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r24
halcheck: *E,SIZMIS (../00_src/regfile.v,51|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,51|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,51|0): Identifier name 'r25' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r25
halcheck: *E,SIZMIS (../00_src/regfile.v,52|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,52|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,52|0): Identifier name 'r26' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r26
halcheck: *E,SIZMIS (../00_src/regfile.v,53|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,53|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,53|0): Identifier name 'r27' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r27
halcheck: *E,SIZMIS (../00_src/regfile.v,54|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,54|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,54|0): Identifier name 'r28' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r28
halcheck: *E,SIZMIS (../00_src/regfile.v,55|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,55|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,55|0): Identifier name 'r29' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r29
halcheck: *E,SIZMIS (../00_src/regfile.v,56|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,56|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,56|0): Identifier name 'r30' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile.r30
halcheck: *E,SIZMIS (../00_src/regfile.v,57|0): Port 'en_i' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,4):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *E,SIZMIS (../00_src/regfile.v,57|0): Port 'q_o' has size mismatch between module instantiation and declaration.
halcheck: (../00_src/register_32bit.v,6):  '1' bits at instantiation and '32' bits at declaration.
halcheck: *N,IDLENG (../00_src/regfile.v,57|0): Identifier name 'r31' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: regfile
halcheck: *W,UASWIR (../00_src/regfile.v,11|0): Wire 'rst_n' defined in module 'regfile' is unassigned, but drives at least an object.
@:rst_n 
halcheck: *W,URDWIR (../00_src/regfile.v,12|0): Wire 'q_o' defined in module 'regfile' does not drive any object, but is assigned at least once.
@:q_o 
halcheck: *W,USEPRT (../00_src/regfile.v,2|0): The input/inout port 'rs1_addr_i' defined in the module 'regfile' is unused (neither read nor assigned).
@:rs1_addr_i 
halcheck: *W,USEPRT (../00_src/regfile.v,3|0): The input/inout port 'rs2_addr_i' defined in the module 'regfile' is unused (neither read nor assigned).
@:rs2_addr_i 
halcheck: *M,_SCOPE: mux_32to1
halcheck: *W,MAXLEN (../00_src/mux_32to1.v,34|0): The HDL source line is 84 characters, which exceeds the recommended length of 80 characters.
halcheck: *N,PRTCNT (../00_src/mux_32to1.v,1|0): Module/Entity 'mux_32to1' contains '34' ports.
halcheck: (../00_src/mux_32to1.v,1): Number of Input ports: 33.
halcheck: (../00_src/mux_32to1.v,1): Number of Output ports: 1.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,2|0): Identifier 'd0' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,2|0): Numeric value '31' used for identifier 'd0'. Use constants to avoid portability issues.
halcheck: *N,DECLIN (../00_src/mux_32to1.v,2|0): Use a separate line for each HDL declaration.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,2|0): Identifier 'd1' has a numeric value suffix.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,2|0): Identifier 'd2' has a numeric value suffix.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,2|0): Identifier 'd3' has a numeric value suffix.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,2|0): Identifier 'd4' has a numeric value suffix.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,2|0): Identifier 'd5' has a numeric value suffix.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,2|0): Identifier 'd6' has a numeric value suffix.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,2|0): Identifier 'd7' has a numeric value suffix.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,3|0): Identifier 'd8' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,3|0): Numeric value '31' used for identifier 'd8'. Use constants to avoid portability issues.
halcheck: *N,DECLIN (../00_src/mux_32to1.v,3|0): Use a separate line for each HDL declaration.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,3|0): Identifier 'd9' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,3|0): Numeric value '31' used for identifier 'd9'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,3|0): Identifier 'd10' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,3|0): Numeric value '31' used for identifier 'd10'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,3|0): Identifier 'd11' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,3|0): Numeric value '31' used for identifier 'd11'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,3|0): Identifier 'd12' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,3|0): Numeric value '31' used for identifier 'd12'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,3|0): Identifier 'd13' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,3|0): Numeric value '31' used for identifier 'd13'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,3|0): Identifier 'd14' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,3|0): Numeric value '31' used for identifier 'd14'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,3|0): Identifier 'd15' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,3|0): Numeric value '31' used for identifier 'd15'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,4|0): Identifier 'd16' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,4|0): Numeric value '31' used for identifier 'd16'. Use constants to avoid portability issues.
halcheck: *N,DECLIN (../00_src/mux_32to1.v,4|0): Use a separate line for each HDL declaration.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,4|0): Identifier 'd17' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,4|0): Numeric value '31' used for identifier 'd17'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,4|0): Identifier 'd18' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,4|0): Numeric value '31' used for identifier 'd18'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,4|0): Identifier 'd19' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,4|0): Numeric value '31' used for identifier 'd19'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,4|0): Identifier 'd20' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,4|0): Numeric value '31' used for identifier 'd20'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,4|0): Identifier 'd21' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,4|0): Numeric value '31' used for identifier 'd21'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,4|0): Identifier 'd22' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,4|0): Numeric value '31' used for identifier 'd22'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,4|0): Identifier 'd23' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,4|0): Numeric value '31' used for identifier 'd23'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,5|0): Identifier 'd24' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,5|0): Numeric value '31' used for identifier 'd24'. Use constants to avoid portability issues.
halcheck: *N,DECLIN (../00_src/mux_32to1.v,5|0): Use a separate line for each HDL declaration.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,5|0): Identifier 'd25' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,5|0): Numeric value '31' used for identifier 'd25'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,5|0): Identifier 'd26' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,5|0): Numeric value '31' used for identifier 'd26'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,5|0): Identifier 'd27' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,5|0): Numeric value '31' used for identifier 'd27'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,5|0): Identifier 'd28' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,5|0): Numeric value '31' used for identifier 'd28'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,5|0): Identifier 'd29' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,5|0): Numeric value '31' used for identifier 'd29'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,5|0): Identifier 'd30' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,5|0): Numeric value '31' used for identifier 'd30'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,5|0): Identifier 'd31' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,5|0): Numeric value '31' used for identifier 'd31'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,6|0): Numeric value '4' used for identifier 's'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,7|0): Numeric value '31' used for identifier 'y_o'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,9|0): Identifier 'mux_temp0' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,9|0): Numeric value '31' used for identifier 'mux_temp0'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,9|0): Identifier 'mux_temp1' has a numeric value suffix.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,9|0): Identifier 'mux_temp2' has a numeric value suffix.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,9|0): Identifier 'mux_temp3' has a numeric value suffix.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,10|0): Identifier 'mux_temp4' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,10|0): Numeric value '31' used for identifier 'mux_temp4'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,10|0): Identifier 'mux_temp5' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,10|0): Numeric value '31' used for identifier 'mux_temp5'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,10|0): Identifier 'mux_temp6' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,10|0): Numeric value '31' used for identifier 'mux_temp6'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,10|0): Identifier 'mux_temp7' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,10|0): Numeric value '31' used for identifier 'mux_temp7'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,11|0): Identifier 'mux_temp8' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,11|0): Numeric value '31' used for identifier 'mux_temp8'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,11|0): Identifier 'mux_temp9' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,11|0): Numeric value '31' used for identifier 'mux_temp9'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,11|0): Identifier 'mux_temp10' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,11|0): Numeric value '31' used for identifier 'mux_temp10'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,11|0): Identifier 'mux_temp11' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,11|0): Numeric value '31' used for identifier 'mux_temp11'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,12|0): Identifier 'mux_temp12' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,12|0): Numeric value '31' used for identifier 'mux_temp12'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,12|0): Identifier 'mux_temp13' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,12|0): Numeric value '31' used for identifier 'mux_temp13'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,12|0): Identifier 'mux_temp14' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,12|0): Numeric value '31' used for identifier 'mux_temp14'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,12|0): Identifier 'mux_temp15' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,12|0): Numeric value '31' used for identifier 'mux_temp15'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,13|0): Identifier 'mux_temp16' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,13|0): Numeric value '31' used for identifier 'mux_temp16'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,13|0): Identifier 'mux_temp17' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,13|0): Numeric value '31' used for identifier 'mux_temp17'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,13|0): Identifier 'mux_temp18' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,13|0): Numeric value '31' used for identifier 'mux_temp18'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,13|0): Identifier 'mux_temp19' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,13|0): Numeric value '31' used for identifier 'mux_temp19'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,14|0): Identifier 'mux_temp20' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,14|0): Numeric value '31' used for identifier 'mux_temp20'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,14|0): Identifier 'mux_temp21' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,14|0): Numeric value '31' used for identifier 'mux_temp21'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,14|0): Identifier 'mux_temp22' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,14|0): Numeric value '31' used for identifier 'mux_temp22'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,14|0): Identifier 'mux_temp23' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,14|0): Numeric value '31' used for identifier 'mux_temp23'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,15|0): Identifier 'mux_temp24' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,15|0): Numeric value '31' used for identifier 'mux_temp24'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,15|0): Identifier 'mux_temp25' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,15|0): Numeric value '31' used for identifier 'mux_temp25'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,15|0): Identifier 'mux_temp26' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,15|0): Numeric value '31' used for identifier 'mux_temp26'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,15|0): Identifier 'mux_temp27' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,15|0): Numeric value '31' used for identifier 'mux_temp27'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,16|0): Identifier 'mux_temp28' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,16|0): Numeric value '31' used for identifier 'mux_temp28'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/mux_32to1.v,16|0): Identifier 'mux_temp29' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/mux_32to1.v,16|0): Numeric value '31' used for identifier 'mux_temp29'. Use constants to avoid portability issues.
halcheck: Total errors   = 64.
halcheck: Total warnings = 218.
hal: *M,_SCOPE: __dummy_top
halsynth: Loading design snapshot....
halsynth: *W,MULTOP: The snapshot contains multiple top-level modules. Use the -TOP option to specify the hierarchy to be processed.
halsynth: Traversing design hierarchy....
halsynth: *M,_SCOPE: regfile.r0
halsynth: *W,OUTINP (../00_src/register_32bit.v,6|0): Primary output port q_o of module register_32bit may be driven outside the module.This port will be treated as an inout port.
@:q_o 
halsynth: *M,_SCOPE: regfile
halsynth: *W,LOOPTM (../00_src/regfile.v,22|0): Operation between a loop variable and a non-constant value is repeated more than 10 times.
halsynth: (../00_src/regfile.v,23): Source HDL information for the error/warning mentioned above.
halsynth: *W,UNDRIV (../00_src/regfile.v,8|0): Primary output/inout 'rs1_data_o'  is not driven in the module 'regfile'.
@:rs1_data_o 
halsynth: *W,UNDRIV (../00_src/regfile.v,9|0): Primary output/inout 'rs2_data_o'  is not driven in the module 'regfile'.
@:rs2_data_o 
halsynth: *W,MULWIR (../00_src/regfile.v,12|0): Module 'regfile' has wire 'q_o[0]' multi-driven.
halsynth: (../00_src/regfile.v,17|0): Source HDL information for the error/warning mentioned above.
@:q_o 
~:CLKOUT
~:CLKSRD
~:COMBLP
~:INPOUT
~:MUDREG
~:MULWIR
~:UNDRIV
halsynth: *M,_SCOPE: mux_32to1
halsynth: Total errors   = 0.
halsynth: Total warnings = 6.
hal: *M,_SCOPE: __dummy_top
halstruct: *M,_SCOPE: regfile
halstruct: *W,DFDRVS (../00_src/regfile.v,12|0): Drivers of sub-parts of vector 'q_o' are not of same type.
@:q_o 
halstruct: (../00_src/regfile.v,17): q_o[0] : Multiply driven.
@:q_o[0] 
halstruct: (../00_src/regfile.v,27): Instance output.
@:q_o[1] 
halstruct: (../00_src/regfile.v,28): Instance output.
@:q_o[2] 
halstruct: (../00_src/regfile.v,29): Instance output.
@:q_o[3] 
halstruct: (../00_src/regfile.v,30): Instance output.
@:q_o[4] 
halstruct: (../00_src/regfile.v,31): Instance output.
@:q_o[5] 
halstruct: (../00_src/regfile.v,32): Instance output.
@:q_o[6] 
halstruct: (../00_src/regfile.v,33): Instance output.
@:q_o[7] 
halstruct: (../00_src/regfile.v,34): Instance output.
@:q_o[8] 
halstruct: (../00_src/regfile.v,35): Instance output.
@:q_o[9] 
halstruct: (../00_src/regfile.v,36): Instance output.
@:q_o[10] 
halstruct: (../00_src/regfile.v,37): Instance output.
@:q_o[11] 
halstruct: (../00_src/regfile.v,38): Instance output.
@:q_o[12] 
halstruct: (../00_src/regfile.v,39): Instance output.
@:q_o[13] 
halstruct: (../00_src/regfile.v,40): Instance output.
@:q_o[14] 
halstruct: (../00_src/regfile.v,41): Instance output.
@:q_o[15] 
halstruct: (../00_src/regfile.v,42): Instance output.
@:q_o[16] 
halstruct: (../00_src/regfile.v,43): Instance output.
@:q_o[17] 
halstruct: (../00_src/regfile.v,44): Instance output.
@:q_o[18] 
halstruct: (../00_src/regfile.v,45): Instance output.
@:q_o[19] 
halstruct: (../00_src/regfile.v,46): Instance output.
@:q_o[20] 
halstruct: (../00_src/regfile.v,47): Instance output.
@:q_o[21] 
halstruct: (../00_src/regfile.v,48): Instance output.
@:q_o[22] 
halstruct: (../00_src/regfile.v,49): Instance output.
@:q_o[23] 
halstruct: (../00_src/regfile.v,50): Instance output.
@:q_o[24] 
halstruct: (../00_src/regfile.v,51): Instance output.
@:q_o[25] 
halstruct: (../00_src/regfile.v,52): Instance output.
@:q_o[26] 
halstruct: (../00_src/regfile.v,53): Instance output.
@:q_o[27] 
halstruct: (../00_src/regfile.v,54): Instance output.
@:q_o[28] 
halstruct: (../00_src/regfile.v,55): Instance output.
@:q_o[29] 
halstruct: (../00_src/regfile.v,56): Instance output.
@:q_o[30] 
halstruct: (../00_src/regfile.v,57): Instance output.
@:q_o[31] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[0]' does not have any set or reset.
@:$$cpiST_42568_19152 
@:enb[0] 
halstruct: *N,CLKINF (../00_src/regfile.v,7|0): Signal 'regfile.clk_i' was inferred as clock.
@:clk_i 
@:$$cpiST_42568_19152 
@:enb[0] 
halstruct: (../00_src/regfile.v,7): Clock source is signal 'regfile.clk_i'.
@:clk_i 
halstruct: (../00_src/regfile.v,23): Drives the flip-flop 'regfile.enb[0]'.
@:clk_i 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[1]' does not have any set or reset.
@:$$cpiST_42568_19208 
@:enb[1] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[2]' does not have any set or reset.
@:$$cpiST_42568_19264 
@:enb[2] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[3]' does not have any set or reset.
@:$$cpiST_42568_19320 
@:enb[3] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[4]' does not have any set or reset.
@:$$cpiST_42568_19376 
@:enb[4] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[5]' does not have any set or reset.
@:$$cpiST_42568_19432 
@:enb[5] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[6]' does not have any set or reset.
@:$$cpiST_42568_19488 
@:enb[6] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[7]' does not have any set or reset.
@:$$cpiST_42568_19544 
@:enb[7] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[8]' does not have any set or reset.
@:$$cpiST_42568_19600 
@:enb[8] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[9]' does not have any set or reset.
@:$$cpiST_42568_19656 
@:enb[9] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[10]' does not have any set or reset.
@:$$cpiST_42568_19712 
@:enb[10] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[11]' does not have any set or reset.
@:$$cpiST_42568_19768 
@:enb[11] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[12]' does not have any set or reset.
@:$$cpiST_42568_19824 
@:enb[12] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[13]' does not have any set or reset.
@:$$cpiST_42568_19880 
@:enb[13] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[14]' does not have any set or reset.
@:$$cpiST_42568_19936 
@:enb[14] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[15]' does not have any set or reset.
@:$$cpiST_42568_19992 
@:enb[15] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[16]' does not have any set or reset.
@:$$cpiST_42568_20048 
@:enb[16] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[17]' does not have any set or reset.
@:$$cpiST_42568_20104 
@:enb[17] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[18]' does not have any set or reset.
@:$$cpiST_42568_20160 
@:enb[18] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[19]' does not have any set or reset.
@:$$cpiST_42568_20216 
@:enb[19] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[20]' does not have any set or reset.
@:$$cpiST_42568_20272 
@:enb[20] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[21]' does not have any set or reset.
@:$$cpiST_42568_20328 
@:enb[21] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[22]' does not have any set or reset.
@:$$cpiST_42568_20384 
@:enb[22] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[23]' does not have any set or reset.
@:$$cpiST_42568_20440 
@:enb[23] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[24]' does not have any set or reset.
@:$$cpiST_42568_20496 
@:enb[24] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[25]' does not have any set or reset.
@:$$cpiST_42568_20552 
@:enb[25] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[26]' does not have any set or reset.
@:$$cpiST_42568_20608 
@:enb[26] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[27]' does not have any set or reset.
@:$$cpiST_42568_20664 
@:enb[27] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[28]' does not have any set or reset.
@:$$cpiST_42568_20720 
@:enb[28] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[29]' does not have any set or reset.
@:$$cpiST_42568_20776 
@:enb[29] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[30]' does not have any set or reset.
@:$$cpiST_42568_20832 
@:enb[30] 
halstruct: *W,FFWNSR (../00_src/regfile.v,23|0): Flip-flop 'enb[31]' does not have any set or reset.
@:$$cpiST_42568_20888 
@:enb[31] 
halstruct: *E,MLTDRV (../00_src/regfile.v,12|0): Signal/register 'q_o[0]' has multiple drivers.
@:[0] 
@:$$cpiHT_42568_12776 
@:q_o[0] 
halstruct: (../00_src/regfile.v,17): Driver for 'q_o[0]'.
@:$$cpiHT_42568_12776 
halstruct: (../00_src/regfile.v,26): Driver for 'q_o[0]'.
@:r0 
halstruct: *E,UNCONI (../00_src/regfile.v,26|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r0'.
@:r0 
@:rst_n 
halstruct: (../00_src/regfile.v,26): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r0
halstruct: *W,UNCONO (../00_src/regfile.v,26|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r0'.
@:q_o regfile.r0
halstruct: (../00_src/regfile.v,26): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,26): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,27|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r1'.
@:r1 
@:rst_n 
halstruct: (../00_src/regfile.v,27): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r1
halstruct: *W,UNCONO (../00_src/regfile.v,27|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r1'.
@:q_o regfile.r1
halstruct: (../00_src/regfile.v,27): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,27): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,28|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r2'.
@:r2 
@:rst_n 
halstruct: (../00_src/regfile.v,28): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r2
halstruct: *W,UNCONO (../00_src/regfile.v,28|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r2'.
@:q_o regfile.r2
halstruct: (../00_src/regfile.v,28): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,28): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,29|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r3'.
@:r3 
@:rst_n 
halstruct: (../00_src/regfile.v,29): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r3
halstruct: *W,UNCONO (../00_src/regfile.v,29|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r3'.
@:q_o regfile.r3
halstruct: (../00_src/regfile.v,29): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,29): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,30|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r4'.
@:r4 
@:rst_n 
halstruct: (../00_src/regfile.v,30): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r4
halstruct: *W,UNCONO (../00_src/regfile.v,30|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r4'.
@:q_o regfile.r4
halstruct: (../00_src/regfile.v,30): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,30): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,31|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r5'.
@:r5 
@:rst_n 
halstruct: (../00_src/regfile.v,31): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r5
halstruct: *W,UNCONO (../00_src/regfile.v,31|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r5'.
@:q_o regfile.r5
halstruct: (../00_src/regfile.v,31): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,31): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,32|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r6'.
@:r6 
@:rst_n 
halstruct: (../00_src/regfile.v,32): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r6
halstruct: *W,UNCONO (../00_src/regfile.v,32|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r6'.
@:q_o regfile.r6
halstruct: (../00_src/regfile.v,32): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,32): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,33|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r7'.
@:r7 
@:rst_n 
halstruct: (../00_src/regfile.v,33): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r7
halstruct: *W,UNCONO (../00_src/regfile.v,33|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r7'.
@:q_o regfile.r7
halstruct: (../00_src/regfile.v,33): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,33): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,34|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r8'.
@:r8 
@:rst_n 
halstruct: (../00_src/regfile.v,34): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r8
halstruct: *W,UNCONO (../00_src/regfile.v,34|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r8'.
@:q_o regfile.r8
halstruct: (../00_src/regfile.v,34): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,34): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,35|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r9'.
@:r9 
@:rst_n 
halstruct: (../00_src/regfile.v,35): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r9
halstruct: *W,UNCONO (../00_src/regfile.v,35|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r9'.
@:q_o regfile.r9
halstruct: (../00_src/regfile.v,35): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,35): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,36|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r10'.
@:r10 
@:rst_n 
halstruct: (../00_src/regfile.v,36): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r10
halstruct: *W,UNCONO (../00_src/regfile.v,36|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r10'.
@:q_o regfile.r10
halstruct: (../00_src/regfile.v,36): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,36): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,37|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r11'.
@:r11 
@:rst_n 
halstruct: (../00_src/regfile.v,37): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r11
halstruct: *W,UNCONO (../00_src/regfile.v,37|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r11'.
@:q_o regfile.r11
halstruct: (../00_src/regfile.v,37): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,37): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,38|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r12'.
@:r12 
@:rst_n 
halstruct: (../00_src/regfile.v,38): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r12
halstruct: *W,UNCONO (../00_src/regfile.v,38|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r12'.
@:q_o regfile.r12
halstruct: (../00_src/regfile.v,38): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,38): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,39|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r13'.
@:r13 
@:rst_n 
halstruct: (../00_src/regfile.v,39): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r13
halstruct: *W,UNCONO (../00_src/regfile.v,39|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r13'.
@:q_o regfile.r13
halstruct: (../00_src/regfile.v,39): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,39): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,40|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r14'.
@:r14 
@:rst_n 
halstruct: (../00_src/regfile.v,40): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r14
halstruct: *W,UNCONO (../00_src/regfile.v,40|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r14'.
@:q_o regfile.r14
halstruct: (../00_src/regfile.v,40): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,40): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,41|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r15'.
@:r15 
@:rst_n 
halstruct: (../00_src/regfile.v,41): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r15
halstruct: *W,UNCONO (../00_src/regfile.v,41|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r15'.
@:q_o regfile.r15
halstruct: (../00_src/regfile.v,41): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,41): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,42|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r16'.
@:r16 
@:rst_n 
halstruct: (../00_src/regfile.v,42): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r16
halstruct: *W,UNCONO (../00_src/regfile.v,42|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r16'.
@:q_o regfile.r16
halstruct: (../00_src/regfile.v,42): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,42): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,43|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r17'.
@:r17 
@:rst_n 
halstruct: (../00_src/regfile.v,43): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r17
halstruct: *W,UNCONO (../00_src/regfile.v,43|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r17'.
@:q_o regfile.r17
halstruct: (../00_src/regfile.v,43): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,43): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,44|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r18'.
@:r18 
@:rst_n 
halstruct: (../00_src/regfile.v,44): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r18
halstruct: *W,UNCONO (../00_src/regfile.v,44|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r18'.
@:q_o regfile.r18
halstruct: (../00_src/regfile.v,44): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,44): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,45|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r19'.
@:r19 
@:rst_n 
halstruct: (../00_src/regfile.v,45): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r19
halstruct: *W,UNCONO (../00_src/regfile.v,45|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r19'.
@:q_o regfile.r19
halstruct: (../00_src/regfile.v,45): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,45): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,46|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r20'.
@:r20 
@:rst_n 
halstruct: (../00_src/regfile.v,46): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r20
halstruct: *W,UNCONO (../00_src/regfile.v,46|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r20'.
@:q_o regfile.r20
halstruct: (../00_src/regfile.v,46): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,46): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,47|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r21'.
@:r21 
@:rst_n 
halstruct: (../00_src/regfile.v,47): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r21
halstruct: *W,UNCONO (../00_src/regfile.v,47|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r21'.
@:q_o regfile.r21
halstruct: (../00_src/regfile.v,47): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,47): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,48|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r22'.
@:r22 
@:rst_n 
halstruct: (../00_src/regfile.v,48): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r22
halstruct: *W,UNCONO (../00_src/regfile.v,48|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r22'.
@:q_o regfile.r22
halstruct: (../00_src/regfile.v,48): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,48): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,49|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r23'.
@:r23 
@:rst_n 
halstruct: (../00_src/regfile.v,49): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r23
halstruct: *W,UNCONO (../00_src/regfile.v,49|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r23'.
@:q_o regfile.r23
halstruct: (../00_src/regfile.v,49): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,49): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,50|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r24'.
@:r24 
@:rst_n 
halstruct: (../00_src/regfile.v,50): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r24
halstruct: *W,UNCONO (../00_src/regfile.v,50|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r24'.
@:q_o regfile.r24
halstruct: (../00_src/regfile.v,50): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,50): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,51|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r25'.
@:r25 
@:rst_n 
halstruct: (../00_src/regfile.v,51): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r25
halstruct: *W,UNCONO (../00_src/regfile.v,51|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r25'.
@:q_o regfile.r25
halstruct: (../00_src/regfile.v,51): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,51): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,52|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r26'.
@:r26 
@:rst_n 
halstruct: (../00_src/regfile.v,52): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r26
halstruct: *W,UNCONO (../00_src/regfile.v,52|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r26'.
@:q_o regfile.r26
halstruct: (../00_src/regfile.v,52): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,52): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,53|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r27'.
@:r27 
@:rst_n 
halstruct: (../00_src/regfile.v,53): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r27
halstruct: *W,UNCONO (../00_src/regfile.v,53|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r27'.
@:q_o regfile.r27
halstruct: (../00_src/regfile.v,53): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,53): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,54|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r28'.
@:r28 
@:rst_n 
halstruct: (../00_src/regfile.v,54): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r28
halstruct: *W,UNCONO (../00_src/regfile.v,54|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r28'.
@:q_o regfile.r28
halstruct: (../00_src/regfile.v,54): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,54): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,55|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r29'.
@:r29 
@:rst_n 
halstruct: (../00_src/regfile.v,55): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r29
halstruct: *W,UNCONO (../00_src/regfile.v,55|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r29'.
@:q_o regfile.r29
halstruct: (../00_src/regfile.v,55): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,55): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,56|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r30'.
@:r30 
@:rst_n 
halstruct: (../00_src/regfile.v,56): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r30
halstruct: *W,UNCONO (../00_src/regfile.v,56|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r30'.
@:q_o regfile.r30
halstruct: (../00_src/regfile.v,56): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,56): 'q_o[1]' is not connected.
halstruct: *E,UNCONI (../00_src/regfile.v,57|0): Input port 'nrst_i' of entity/module 'register_32bit' is being used inside architecture/module, but not connected (either partially or completely) in its instance 'regfile.r31'.
@:r31 
@:rst_n 
halstruct: (../00_src/regfile.v,57): 'nrst_i' mapped to actual expression 'rst_n' which is undriven.
@:nrst_i regfile.r31
halstruct: *W,UNCONO (../00_src/regfile.v,57|0): Port 'q_o' (which is being used as an output) of entity/module 'register_32bit' is being driven inside the design, but not connected (either partially or completely) in its instance 'regfile.r31'.
@:q_o regfile.r31
halstruct: (../00_src/regfile.v,57): 'q_o[31]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[30]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[29]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[28]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[27]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[26]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[25]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[24]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[23]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[22]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[21]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[20]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[19]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[18]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[17]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[16]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[15]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[14]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[13]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[12]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[11]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[10]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[9]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[8]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[7]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[6]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[5]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[4]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[3]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[2]' is not connected.
halstruct: (../00_src/regfile.v,57): 'q_o[1]' is not connected.
halstruct: *M,_SCOPE: regfile.d1
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,12|0): Output port 'out_o[0]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,13|0): Output port 'out_o[1]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,14|0): Output port 'out_o[2]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,15|0): Output port 'out_o[3]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,16|0): Output port 'out_o[4]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,17|0): Output port 'out_o[5]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,18|0): Output port 'out_o[6]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,19|0): Output port 'out_o[7]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,20|0): Output port 'out_o[8]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,21|0): Output port 'out_o[9]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,22|0): Output port 'out_o[10]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,23|0): Output port 'out_o[11]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,24|0): Output port 'out_o[12]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,25|0): Output port 'out_o[13]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,26|0): Output port 'out_o[14]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,27|0): Output port 'out_o[15]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,28|0): Output port 'out_o[16]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,29|0): Output port 'out_o[17]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,30|0): Output port 'out_o[18]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,31|0): Output port 'out_o[19]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,32|0): Output port 'out_o[20]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,33|0): Output port 'out_o[21]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,34|0): Output port 'out_o[22]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,35|0): Output port 'out_o[23]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,36|0): Output port 'out_o[24]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,37|0): Output port 'out_o[25]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,38|0): Output port 'out_o[26]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,39|0): Output port 'out_o[27]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,40|0): Output port 'out_o[28]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,41|0): Output port 'out_o[29]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,42|0): Output port 'out_o[30]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/decoder_5to32.v,43|0): Output port 'out_o[31]' is assigned asynchronously.
halstruct: *M,_SCOPE: regfile.r0.reg0
halstruct: *N,FFASRT (../00_src/register_1bit.v,13|0): Flip-flop 'q_o' has an asynchronous reset 'nrst_i'.
@:$$cpiST_11384_536 
@:q_o 
@:nrst_i 
@:nrst_i regfile.r0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r0.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r0.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r1.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r1.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r2.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r2.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r3.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r3.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r4.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r4.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r5.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r5.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r6.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r6.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r7.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r7.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r8.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r8.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r9.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r9.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r10.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r10.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r11.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r11.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r12.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r12.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r13.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r13.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r14.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r14.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r15.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r15.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r16.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r16.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r17.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r17.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r18.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r18.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r19.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r19.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r20.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r20.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r21.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r21.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r22.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r22.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r23.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r23.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r24.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r24.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r25.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r25.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r26.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r26.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r27.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r27.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r28.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r28.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r29.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r29.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r30.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r30.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg0
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg0.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg1
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg1.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg2
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg2.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg3
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg3.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg4
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg4.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg5
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg5.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg6
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg6.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg7
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg7.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg8
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg8.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg9
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg9.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg10
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg10.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg11
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg11.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg12
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg12.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg13
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg13.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg14
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg14.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg15
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg15.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg16
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg16.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg17
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg17.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg18
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg18.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg19
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg19.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg20
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg20.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg21
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg21.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg22
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg22.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg23
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg23.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg24
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg24.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg25
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg25.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg26
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg26.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg27
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg27.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg28
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg28.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg29
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg29.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg30
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg30.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31.reg31
halstruct: *W,ACNCPI (../00_src/register_1bit.v,13|0): Asynchronous reset 'nrst_i' of latch/flip-flop 'regfile.r31.reg31.q_o' is not controllable from primary inputs.
@:nrst_i 
@:$$cpiHT_11384_1416 
@:$$cpiST_11384_536 
@:q_o 
halstruct: *M,_SCOPE: regfile.r31
halstruct: *W,ATLGLC (../00_src/regfile.v,1|0): Glue logic inferred in top-level module/design-unit 'regfile'.
@:regfile regfile
halstruct: (../00_src/regfile.v,23): HDL-statement inferred as glue logic.
@:$$cpiST_42568_19152 regfile
@:enb[0] regfile
@:$$cpiST_42568_19152 regfile
@:enb[0] regfile
halstruct: *M,_SCOPE: mux_32to1
halstruct: *W,TPOUNR (../00_src/mux_32to1.v,51|0): Output 'y_o' of top-level module is not a register.
@:y_o 
@:y_o 
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d31' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d30' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d29' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d28' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d27' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d26' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d25' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d24' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d23' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d22' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d21' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d20' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d19' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d18' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d17' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d16' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d15' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d14' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d13' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d12' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d11' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d10' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d9' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d8' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d7' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d6' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d5' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d4' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d3' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d2' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d1' and top-level output 'mux_32to1.y_o'.
halstruct: *W,IOCOMB (../00_src/mux_32to1.v,1|0): Combinational path detected between top-level input 'mux_32to1.d0' and top-level output 'mux_32to1.y_o'.
halstruct: *N,NUMDFF (../00_src/mux_32to1.v,1|0): Number of single-bit D flip-flops present in the hierarchy is 1056.
halstruct: Design facts generated in 'hal.design_facts'.
halstruct: Total errors   = 33.
halstruct: Total warnings = 1155.
~:DSCNCK
^:DSCNCK
~:SLENEX
^:SLENEX
~:DSCNEN
^:DSCNEN
~:PCNOTC
^:PCNOTC
~:INPASN
~:UNCONN
~:UNDRIV
~:USEPRT
~:UASPRT
~:URDPRT
~:GATCLK
~:RENAME
~:RWRACE
~:WWRACE
~:LPISCS
~:LPSRCS
~:CMBPAU
^:CMBPAU
~:ASNCFL
^:ASNCFL
~:CONTLN
^:CONTLN
~:LATINF
^:LATINF
~:MULMCK
^:MULMCK
~:FFCKNP
^:FFCKNP
~:GTDCLK
^:GTDCLK
~:CLKLAT
^:CLKLAT
~:CLKNPI
^:CLKNPI
~:GTCLKN
^:GTCLKN
~:MRSTDT
^:MRSTDT
~:FDTHRU
^:FDTHRU
~:DFDRVS
^:DFDRVS
~:NEFLOP
^:NEFLOP
~:ACNCPI
^:ACNCPI
~:LENCPI
^:LENCPI
~:CLKDAT
^:CLKDAT
~:CLKLDT
^:CLKLDT
~:CLKINF
^:CLKINF
~:CDFDAT
^:CDFDAT
~:CDLDAT
^:CDLDAT
~:CAAFSR
^:CAAFSR
~:CACSRF
^:CACSRF
~:CAALSR
^:CAALSR
~:CACSRL
^:CACSRL
~:CLKDMN
^:CLKDMN
~:INSYNC
^:INSYNC
~:CBPAHI
^:CBPAHI
~:LFLTSE
^:LFLTSE
~:LFFTNE
^:LFFTNE
~:INFNOT
^:INFNOT
~:DALIAS
^:DALIAS
~:JKFFDT
^:JKFFDT
~:LATRAN
^:LATRAN
~:UNCONI
^:UNCONI
~:UNCONO
^:UNCONO
~:DIFCLK
^:DIFCLK
~:DIFRST
^:DIFRST
~:MLTDRV
^:MLTDRV
~:SUTHRU
^:SUTHRU
~:SEICLK
^:SEICLK
~:SMTCLK
^:SMTCLK
~:ASRTCK
^:ASRTCK
~:ASRTCL
^:ASRTCL
~:ASRTSC
^:ASRTSC
~:SCICLK
^:SCICLK
~:MULTCK
^:MULTCK
~:NOTCLK
^:NOTCLK
~:TCDFDT
^:TCDFDT
~:TCDLDT
^:TCDLDT
~:TCKDAT
^:TCKDAT
~:TCKLDT
^:TCKLDT
~:TXCNOP
^:TXCNOP
~:MEMNOP
^:MEMNOP
~:TENNOC
^:TENNOC
~:TENNOD
^:TENNOD
~:GLTASR
^:GLTASR
~:RSTEDG
^:RSTEDG
~:NOTSCN
^:NOTSCN
~:MCKNDB
^:MCKNDB
~:WENNDB
^:WENNDB
~:SCNLEN
^:SCNLEN
~:TMSCFF
^:TMSCFF
~:OUTMNR
^:OUTMNR
~:INPMNR
^:INPMNR
~:SRENSL
^:SRENSL
~:LDFFPI
^:LDFFPI
~:RSTDAT
^:RSTDAT
~:RSTGNH
^:RSTGNH
~:CLKGNH
^:CLKGNH
~:MXTSBC
^:MXTSBC
~:TSBNTH
^:TSBNTH
~:MXFNOT
^:MXFNOT
~:ATLGLC
^:ATLGLC
~:SLNOTP
^:SLNOTP
~:TPOUNR
^:TPOUNR
~:SELCLK
^:SELCLK
~:EDGMIX
^:EDGMIX
~:LGRSTL
^:LGRSTL
~:FRSTDL
^:FRSTDL
~:FRSTDF
^:FRSTDF
~:RSTDPT
^:RSTDPT
~:CLKDPT
^:CLKDPT
~:CLKUCL
^:CLKUCL
~:RSTUCL
^:RSTUCL
~:ENGTNR
^:ENGTNR
~:RSTDMN
^:RSTDMN
~:CLKNTP
^:CLKNTP
~:ADRSND
^:ADRSND
~:CGCENC
^:CGCENC
~:SEDFRS
^:SEDFRS
~:MULTCC
^:MULTCC
~:SMCKRS
^:SMCKRS
~:MEMNCB
^:MEMNCB
~:MTOMPH
^:MTOMPH
~:UVRFCN
^:UVRFCN
~:CONVRF
^:CONVRF
~:RSTENA
^:RSTENA
~:MOTINP
^:MOTINP
~:OPDNMT
^:OPDNMT
~:FENCNT
^:FENCNT
~:TPIUNR
^:TPIUNR
~:IPRTNR
^:IPRTNR
~:SYNPRT
^:SYNPRT
~:CONCLK
^:CONCLK
~:DATUNB
^:DATUNB
~:RSTINF
^:RSTINF
~:CKSMFC
^:CKSMFC
~:CDRNCF
^:CDRNCF
~:SAMESR
^:SAMESR
~:CGECCP
^:CGECCP
~:RSTNFR
^:RSTNFR
~:DTUNCP
^:DTUNCP
~:INSTCL
^:INSTCL
~:INSTCN
^:INSTCN
~:RSTCCK
^:RSTCCK
~:CGCPCK
^:CGCPCK
~:RSTCLK
^:RSTCLK
~:FFSRST
^:FFSRST
~:SGUNDV
^:SGUNDV
~:FFWASR
^:FFWASR
~:FFWNSR
^:FFWNSR
~:FFASRT
^:FFASRT
~:LCNSTD
^:LCNSTD
~:FFCSTD
^:FFCSTD
~:GENTOP
^:GENTOP
~:LTCHNT
^:LTCHNT
~:MLTDIO
^:MLTDIO
~:SYNASN
^:SYNASN
~:MULRST
^:MULRST
~:MCKDMN
^:MCKDMN
~:CLKGNP
^:CLKGNP
~:RSTGNP
^:RSTGNP
~:TSBINF
^:TSBINF
~:RTCDAT
^:RTCDAT
~:LENCPC
^:LENCPC
hal: *M,_SCOPE: __dummy_top
