TestBencher Pro simulation log created at Sat Jun 24 21:06:57 2000
Beginning Compile
Beginning Phase I
Compiling source file: D:\MISHKA\NIR\BAK\ALU\Alu.v
Finished Phase I
Entering Phase II...
Compiling auto-generated top level module file: D:\MISHKA\NIR\BAK\ALU\untitledTim.v
Finished Phase II
Entering Phase III...
Finished Phase III
Highest level modules:   syncad_top
Finding handle to syncad_top.result
Finding handle to syncad_top.flagZ
Finding handle to syncad_top.flagO
Finding handle to syncad_top.flagN
Compile Complete
.
Running...
0 Errors, 0 Warnings
Compile time = 0.05000, Load time = 0.11000, Execution time = 0.00000

Normal exit
