/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ull.dtsi"

/ {
	model = "TELEOFIS RT50";
	compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";

	chosen {
		bootargs = "console=ttymxc0,115200 root=/dev/mtdblock4";
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_leds>;
		usr0 {
				label = "usr0";
				gpios = <&gpio3 19 GPIO_ACTIVE_HIGH>;
				default-state = "off";
		};
	  
		usr1 {
				label = "usr1";
				gpios = <&gpio3 20 GPIO_ACTIVE_HIGH>;
				default-state = "on";
		};			
	};

	pps {
		compatible = "pps-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pps>;
		gpios = <&gpio3 11 GPIO_ACTIVE_HIGH>;
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_sd1_vmmc: regulator@1 {
			compatible = "regulator-fixed";
			regulator-name = "VSD_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			enable-active-high;
			regulator-always-on;
		};

		reg_usb_otg1_vbus: usb1@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			/*pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb_otg1>;*/
			regulator-name = "usb_otg1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			/*gpio = <&gpio2 16 GPIO_ACTIVE_HIGH>;
			enable-active-high;*/
		};

		reg_usb_otg2_vbus: usb2@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			/*pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb_otg2>;*/
			regulator-name = "usb_otg2_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			/*gpio = <&gpio5 2 GPIO_ACTIVE_HIGH>;
			enable-active-high;*/
		};

		reg_can_3v3: regulator-can-3v3 {
			compatible = "regulator-fixed";
			regulator-name = "can-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio3 15 GPIO_ACTIVE_LOW>;
			enable-active-high;
		};

	};
};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy1>;	
	status = "okay";
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	/*
	phy-reset-gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <100>;	
	phy-reset-post-delay=<20>;
	*/
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		
		ethphy0: ethernet-phy@0 {
			reg = <0>;
			compatible = "ethernet-phy-ieee802.3-c22";
			smsc,disable-energy-detect;
		};
		ethphy1: ethernet-phy@1 {
			reg = <1>;
			compatible = "ethernet-phy-ieee802.3-c22";
			smsc,disable-energy-detect;
		};
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
	ds3231: ds3231@68 {
		compatible = "maxim,ds3231";
		reg = <0x68>;
		#clock-cells = <1>;
	};
};

&i2c3 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
	1wire@19 {
		compatible = "dallas,ds2482";
		reg = <0x19>;
	};
};


&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	imx6ul-evk {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__GPIO2_IO16		0x17099	/* USB1 PWR EN */
				MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02	0x17099	/* USB2 HUB PWR EN */
				MX6UL_PAD_SD1_DATA2__GPIO2_IO20		0x17099	/* PWR EN EXTM */				
				MX6UL_PAD_SD1_DATA3__GPIO2_IO21		0x17099	/* RESET_I2C_EXPANDER# */
				/*MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	0x17099	 RS485_EN_2 */

				MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01	0x17099	/* SWITCH_SIM */
				MX6UL_PAD_UART2_RTS_B__GPIO1_IO23	0x17099	/* PWR_EN_WM */
				MX6UL_PAD_SD1_CLK__GPIO2_IO17		0x17099	/* SIM_DET_2 */
				MX6UL_PAD_CSI_DATA03__GPIO4_IO24	0x17099	/* SIM_DET_1 */
				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0x17099	/* PWRKEY_WM */
				MX6UL_PAD_LCD_DATA13__GPIO3_IO18	0x17099	/* SIM_DET_EMUL */

				MX6UL_PAD_UART3_RTS_B__GPIO1_IO27	0x17099	/* PWR_EN_GPS */
				
				/*MX6UL_PAD_ENET2_RX_EN__GPIO2_IO10	0x17099 /* PWR_EN_GPS_ANT */
				/*MX6UL_PAD_ENET1_RX_EN__GPIO2_IO02	0x17099 /* RESET_GPSGNSS# */
				
				MX6UL_PAD_SD1_DATA1__GPIO2_IO19		0x17099 /* USB1_OTG_EMUL */

				MX6UL_PAD_CSI_DATA02__GPIO4_IO23	0x17099 /* GPIO_1_1 PD1 */
				MX6UL_PAD_GPIO1_IO09__GPIO1_IO09	0x17099 /* GPIO_1_2 PU1 */
				MX6UL_PAD_LCD_DATA03__GPIO3_IO08	0x17099 /* GPIO_2_1 PD2 */
				MX6UL_PAD_LCD_DATA04__GPIO3_IO09	0x17099 /* GPIO_2_2 PU2 */
				MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06	0x17099 /* GPIO_3_1 PD3 */
				MX6UL_PAD_LCD_DATA07__GPIO3_IO12	0x17099 /* GPIO_3_2 PU3 */
				MX6UL_PAD_LCD_DATA11__GPIO3_IO16	0x17099 /* GPIO_4_1 PD4 */
				MX6UL_PAD_LCD_DATA12__GPIO3_IO17	0x17099 /* GPIO_4_2 PU4 */

				MX6UL_PAD_SD1_DATA2__GPIO2_IO20		0x17099 /* PWR_EN_EXTM */
				MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04	0x17099 /* PWR_EN_INTM */
			>;
		};

		pinctrl_leds: ledsgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA14__GPIO3_IO19	0x10b0	/* LED 0 */
				MX6UL_PAD_LCD_DATA15__GPIO3_IO20	0x10b0	/* LED 1 */	
			>;
		};

		pinctrl_pps: ppsgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA06__GPIO3_IO11	0x10b0	/* LED 0 */
			>;
		};

		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN			0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER		0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN		0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0

				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN			0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER		0x1b0b0 
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN		0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031

				MX6UL_PAD_GPIO1_IO08__GPIO1_IO08		0x1b0b0
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6UL_PAD_CSI_HSYNC__I2C2_SCL	 0x4001b8b0
				MX6UL_PAD_CSI_VSYNC__I2C2_SDA	 0x4001b8b0
			>;
		}; 
		

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA01__I2C3_SCL	  0x4001b8b0
				MX6UL_PAD_LCD_DATA00__I2C3_SDA	  0x4001b8b0
			>;
		}; 

		pinctrl_pwm8: pwm8grp {
			fsl,pins = <
				MX6UL_PAD_CSI_HSYNC__PWM8_OUT       0x110b0
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
				MX6UL_PAD_UART1_CTS_B__UART1_DCE_CTS  0x1b0b1
				MX6UL_PAD_UART1_RTS_B__UART1_DCE_RTS  0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	 0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	 0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX	0x1b0b1
				MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart6: uart6grp {
			fsl,pins = <
				MX6UL_PAD_CSI_MCLK__UART6_DCE_TX		0x1b0b1
				MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX		0x1b0b1
			>;
		};

		pinctrl_uart8: uart8grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA20__UART8_DCE_TX		0x1b0b1
				MX6UL_PAD_LCD_DATA21__UART8_DCE_RX		0x1b0b1
			>;
		};

		pinctrl_flexcan1: flexcan1grp{
			fsl,pins = <
				MX6UL_PAD_LCD_DATA08__FLEXCAN1_TX		0x1b020
				MX6UL_PAD_LCD_DATA09__FLEXCAN1_RX		0x1b020
				/*MX6UL_PAD_LCD_DATA10__GPIO3_IO15		0x17099 */
			>;
		};

		pinctrl_flexcan1_stby: flexcan1stby {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	0x17059
			>;
		};
		
		pinctrl_wifi: wifigrp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	0x17059 /* WLAN reg enable */
			>;
		};

		pinctrl_bt: btgrp {
			fsl,pins = <
				MX6UL_PAD_CSI_MCLK__GPIO4_IO17		0x17059 /* BT reg enable */
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
			>;
		};

		pinctrl_usdhc2_8bit: usdhc2grp_8bit {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x17059
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x17059
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x17059
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x17059
			>;
		};

		pinctrl_usdhc2_8bit_100mhz: usdhc2grp_8bit_100mhz {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x100b9
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x170b9
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x170b9
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x170b9
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x170b9
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x170b9
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x170b9
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x170b9
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x170b9
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x170b9
			>;
		};

		pinctrl_usdhc2_8bit_200mhz: usdhc2grp_8bit_200mhz {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x100f9
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x170f9
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x170f9
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x170f9
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x170f9
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x170f9
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x170f9
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x170f9
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x170f9
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x170f9
				MX6UL_PAD_NAND_ALE__USDHC2_RESET_B  0x170f9
			>;
		};
		
		/*
		pinctrl_usb_otg1: usbotg1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__GPIO2_IO16	    0x10b0
			>;
		};

		pinctrl_usb_otg2: usbotg2grp {
			fsl,pins = <
				MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02	0x10b0
			>;
		};
		*/

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA05__GPIO4_IO26		0x0b0b0 /* CSPI_SS */
				MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI		0x0b0b0 /* CSPI_MOSI */
				MX6UL_PAD_CSI_DATA07__ECSPI1_MISO		0x0b0b0 /* CSPI_MISO */
				MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK		0x0b0b0 /* CSPI_SCLK */
			>;
		};

		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
				MX6UL_PAD_NAND_READY_B__GPIO4_IO12		0x0b0b0 /* CSPI_SS */
				MX6UL_PAD_NAND_CE1_B__ECSPI3_MOSI		0x0b0b0 /* CSPI_MOSI */
				MX6UL_PAD_NAND_CLE__ECSPI3_MISO			0x0b0b0 /* CSPI_MISO */
				MX6UL_PAD_NAND_CE0_B__ECSPI3_SCLK		0x0b0b0 /* CSPI_SCLK */
			>;
		};

		pinctrl_adc1: adc1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02 0xb0
				MX6UL_PAD_GPIO1_IO03__GPIO1_IO03 0xb0
				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04 0xb0
				MX6UL_PAD_GPIO1_IO05__GPIO1_IO05 0xb0
			>;
		};

	};
};

&ecspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	cs-gpios = <&gpio4 26 GPIO_ACTIVE_LOW>;
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <40000000>;
		
		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			/*
			partition@0 {
				label = "u-boot";
				reg = <0x0 0xc0000>;
			};

			partition@c0000 {
				label = "u-boot-env";
				reg = <0xc0000 0x40000>;
			};

			firmware: partition@100000 {
				compatible = "denx,uimage";
				label = "firmware";
				reg = <0x100000 0x1f00000>;
			};
			*/
			partition@0 {
				label = "full";
				reg = <0x0 0x2000000>;
			};
		};
	};
};

&ecspi3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3>;
	cs-gpios = <&gpio4 12 GPIO_ACTIVE_LOW>;
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <40000000>;
		
		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0xc0000>;
			};

			partition@c0000 {
				label = "u-boot-env";
				reg = <0xc0000 0x40000>;
			};

			firmware: partition@100000 {
				compatible = "denx,uimage";
				label = "firmware";
				reg = <0x100000 0x1f00000>;
			};
		};
	};
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	uart-has-rtscts;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	status = "okay";
};

&uart8 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart8>;
	status = "okay";
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&adc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_adc1>;
	status = "okay";
};

&usbotg1 {
    vbus-supply = <&reg_usb_otg1_vbus>;
	dr_mode = "host";
	status = "okay";
};

&usbotg2 {
    vbus-supply = <&reg_usb_otg2_vbus>;
	dr_mode = "host";
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_8bit_100mhz>;
	bus-width = <8>;
	broken-cd;
	non-removable;
	no-1-8-v;
	status = "okay";
};
