// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition"

// DATE "04/14/2022 21:56:35"

// 
// Device: Altera EP4CE6F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ov5640_pip (
	CLOCK_50,
	RST_N,
	DRAM_DQ,
	DRAM_ADDR,
	DRAM_LDQM,
	DRAM_UDQM,
	DRAM_WE_N,
	DRAM_CAS_N,
	DRAM_RAS_N,
	DRAM_CS_N,
	DRAM_BA_0,
	DRAM_BA_1,
	DRAM_CLK,
	DRAM_CKE,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	CMOS1_SCL,
	CMOS1_SDA,
	CMOS1_VSYNC,
	CMOS1_HREF,
	CMOS1_PCLK,
	CMOS1_D,
	CMOS1_RESET,
	CMOS2_SCL,
	CMOS2_SDA,
	CMOS2_VSYNC,
	CMOS2_HREF,
	CMOS2_PCLK,
	CMOS2_D,
	CMOS2_RESET,
	iKEY,
	DIG,
	SEL);
input 	CLOCK_50;
input 	RST_N;
output 	[15:0] DRAM_DQ;
output 	[11:0] DRAM_ADDR;
output 	DRAM_LDQM;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	DRAM_CAS_N;
output 	DRAM_RAS_N;
output 	DRAM_CS_N;
output 	DRAM_BA_0;
output 	DRAM_BA_1;
output 	DRAM_CLK;
output 	DRAM_CKE;
output 	VGA_HS;
output 	VGA_VS;
output 	[4:0] VGA_R;
output 	[5:0] VGA_G;
output 	[4:0] VGA_B;
output 	CMOS1_SCL;
output 	CMOS1_SDA;
input 	CMOS1_VSYNC;
input 	CMOS1_HREF;
input 	CMOS1_PCLK;
input 	[7:0] CMOS1_D;
output 	CMOS1_RESET;
output 	CMOS2_SCL;
output 	CMOS2_SDA;
input 	CMOS2_VSYNC;
input 	CMOS2_HREF;
input 	CMOS2_PCLK;
input 	[7:0] CMOS2_D;
output 	CMOS2_RESET;
input 	iKEY;
output 	[7:0] DIG;
output 	[5:0] SEL;

// Design Ports Information
// DRAM_ADDR[0]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[8]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[9]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[10]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[11]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_LDQM	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_UDQM	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_WE_N	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CAS_N	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_RAS_N	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CS_N	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA_0	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA_1	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CLK	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CKE	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS1_SCL	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS1_RESET	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS2_SCL	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS2_RESET	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIG[0]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIG[1]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIG[2]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIG[3]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIG[4]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIG[5]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIG[6]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIG[7]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEL[0]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEL[1]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEL[2]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEL[3]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEL[4]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEL[5]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[1]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[2]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[3]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[4]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[5]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[6]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[7]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[8]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[9]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[10]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[11]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[12]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[13]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[14]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[15]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS1_SDA	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS2_SDA	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RST_N	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iKEY	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS2_VSYNC	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS1_VSYNC	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS1_PCLK	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS2_PCLK	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS1_D[0]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS1_HREF	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS2_D[0]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS2_HREF	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS1_D[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS2_D[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS1_D[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS2_D[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS1_D[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS2_D[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS1_D[4]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS2_D[4]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS1_D[5]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS2_D[5]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS1_D[6]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS2_D[6]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS1_D[7]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CMOS2_D[7]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("OV5640_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \CMOS1_SDA~input_o ;
wire \CMOS2_SDA~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \CMOS1_PCLK~input_o ;
wire \CLOCK_50~input_o ;
wire \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \u_Sdram_Control_4Port|control1|timer[0]~16_combout ;
wire \~GND~combout ;
wire \RST_N~input_o ;
wire \u_Sdram_Control_4Port|control1|LessThan0~0_combout ;
wire \u_Sdram_Control_4Port|control1|LOAD_MODE~2_combout ;
wire \u_Sdram_Control_4Port|control1|LessThan0~1_combout ;
wire \u_Sdram_Control_4Port|control1|LessThan1~0_combout ;
wire \u_Sdram_Control_4Port|control1|LessThan0~2_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[0]~45_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[1]~15_combout ;
wire \u_Sdram_Control_4Port|control1|LessThan0~3_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[1]~16 ;
wire \u_Sdram_Control_4Port|control1|init_timer[2]~17_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[2]~18 ;
wire \u_Sdram_Control_4Port|control1|init_timer[3]~19_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[3]~20 ;
wire \u_Sdram_Control_4Port|control1|init_timer[4]~21_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[4]~22 ;
wire \u_Sdram_Control_4Port|control1|init_timer[5]~23_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[5]~24 ;
wire \u_Sdram_Control_4Port|control1|init_timer[6]~25_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[6]~26 ;
wire \u_Sdram_Control_4Port|control1|init_timer[7]~27_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[7]~28 ;
wire \u_Sdram_Control_4Port|control1|init_timer[8]~29_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[8]~30 ;
wire \u_Sdram_Control_4Port|control1|init_timer[9]~31_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[9]~32 ;
wire \u_Sdram_Control_4Port|control1|init_timer[10]~33_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[10]~34 ;
wire \u_Sdram_Control_4Port|control1|init_timer[11]~35_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[11]~36 ;
wire \u_Sdram_Control_4Port|control1|init_timer[12]~37_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[12]~38 ;
wire \u_Sdram_Control_4Port|control1|init_timer[13]~39_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[13]~40 ;
wire \u_Sdram_Control_4Port|control1|init_timer[14]~41_combout ;
wire \u_Sdram_Control_4Port|control1|init_timer[14]~42 ;
wire \u_Sdram_Control_4Port|control1|init_timer[15]~43_combout ;
wire \u_Sdram_Control_4Port|control1|always3~2_combout ;
wire \u_Sdram_Control_4Port|control1|always3~0_combout ;
wire \u_Sdram_Control_4Port|control1|always3~1_combout ;
wire \u_Sdram_Control_4Port|control1|always3~3_combout ;
wire \u_Sdram_Control_4Port|control1|LOAD_MODE~0_combout ;
wire \u_Sdram_Control_4Port|control1|LOAD_MODE~1_combout ;
wire \u_Sdram_Control_4Port|control1|always3~4_combout ;
wire \u_Sdram_Control_4Port|control1|PRECHARGE~0_combout ;
wire \u_Sdram_Control_4Port|control1|LessThan1~1_combout ;
wire \u_Sdram_Control_4Port|control1|REFRESH~2_combout ;
wire \u_Sdram_Control_4Port|control1|REFRESH~q ;
wire \CMOS1_VSYNC~input_o ;
wire \u_getPos|u1_getPosedge|iWire_reg1~feeder_combout ;
wire \u_getPos|u1_getPosedge|iWire_reg1~q ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \u_Reset_Delay|Cont[14]~48 ;
wire \u_Reset_Delay|Cont[15]~49_combout ;
wire \u_Reset_Delay|Equal0~7_combout ;
wire \u_Reset_Delay|Cont[15]~50 ;
wire \u_Reset_Delay|Cont[16]~51_combout ;
wire \u_Reset_Delay|Cont[16]~52 ;
wire \u_Reset_Delay|Cont[17]~53_combout ;
wire \u_Reset_Delay|Cont[17]~54 ;
wire \u_Reset_Delay|Cont[18]~55_combout ;
wire \u_Reset_Delay|Cont[18]~56 ;
wire \u_Reset_Delay|Cont[19]~57_combout ;
wire \u_Reset_Delay|Cont[19]~58 ;
wire \u_Reset_Delay|Cont[20]~59_combout ;
wire \u_Reset_Delay|Cont[20]~60 ;
wire \u_Reset_Delay|Cont[21]~61_combout ;
wire \u_Reset_Delay|Cont[0]~63_combout ;
wire \u_Reset_Delay|Cont[1]~21_combout ;
wire \u_Reset_Delay|Cont[1]~22 ;
wire \u_Reset_Delay|Cont[2]~23_combout ;
wire \u_Reset_Delay|Cont[2]~24 ;
wire \u_Reset_Delay|Cont[3]~25_combout ;
wire \u_Reset_Delay|Cont[3]~26 ;
wire \u_Reset_Delay|Cont[4]~27_combout ;
wire \u_Reset_Delay|Cont[4]~28 ;
wire \u_Reset_Delay|Cont[5]~29_combout ;
wire \u_Reset_Delay|Cont[5]~30 ;
wire \u_Reset_Delay|Cont[6]~31_combout ;
wire \u_Reset_Delay|Cont[6]~32 ;
wire \u_Reset_Delay|Cont[7]~33_combout ;
wire \u_Reset_Delay|Cont[7]~34 ;
wire \u_Reset_Delay|Cont[8]~35_combout ;
wire \u_Reset_Delay|Cont[8]~36 ;
wire \u_Reset_Delay|Cont[9]~37_combout ;
wire \u_Reset_Delay|Cont[9]~38 ;
wire \u_Reset_Delay|Cont[10]~39_combout ;
wire \u_Reset_Delay|Cont[10]~40 ;
wire \u_Reset_Delay|Cont[11]~41_combout ;
wire \u_Reset_Delay|Cont[11]~42 ;
wire \u_Reset_Delay|Cont[12]~43_combout ;
wire \u_Reset_Delay|Cont[12]~44 ;
wire \u_Reset_Delay|Cont[13]~45_combout ;
wire \u_Reset_Delay|Cont[13]~46 ;
wire \u_Reset_Delay|Cont[14]~47_combout ;
wire \u_Reset_Delay|Equal0~5_combout ;
wire \u_Reset_Delay|Equal0~0_combout ;
wire \u_Reset_Delay|Equal0~1_combout ;
wire \u_Reset_Delay|Equal0~2_combout ;
wire \u_Reset_Delay|Equal0~3_combout ;
wire \u_Reset_Delay|Equal0~4_combout ;
wire \u_Reset_Delay|Equal0~6_combout ;
wire \u_Reset_Delay|oRST_0~0_combout ;
wire \u_Reset_Delay|oRST_0~q ;
wire \u_getPos|u1_getPosedge|iWire_reg2~q ;
wire \CMOS2_PCLK~input_o ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \CMOS2_VSYNC~input_o ;
wire \u_getPos|u2_getPosedge|iWire_reg1~feeder_combout ;
wire \u_getPos|u2_getPosedge|iWire_reg1~q ;
wire \u_getPos|u2_getPosedge|iWire_reg2~q ;
wire \u_getPos|u2_getPosedge|Equal0~0_combout ;
wire \u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u_Sdram_Control_4Port|Add4~1 ;
wire \u_Sdram_Control_4Port|Add4~2_combout ;
wire \u_Sdram_Control_4Port|ST[1]~16_combout ;
wire \u_Sdram_Control_4Port|ST[1]~6_combout ;
wire \u_Sdram_Control_4Port|Equal6~0_combout ;
wire \u_Sdram_Control_4Port|Add4~3 ;
wire \u_Sdram_Control_4Port|Add4~4_combout ;
wire \u_Sdram_Control_4Port|ST[2]~14_combout ;
wire \u_Sdram_Control_4Port|Add4~5 ;
wire \u_Sdram_Control_4Port|Add4~6_combout ;
wire \u_Sdram_Control_4Port|ST[3]~12_combout ;
wire \u_Sdram_Control_4Port|Add4~7 ;
wire \u_Sdram_Control_4Port|Add4~8_combout ;
wire \u_Sdram_Control_4Port|ST[4]~11_combout ;
wire \u_Sdram_Control_4Port|Add4~9 ;
wire \u_Sdram_Control_4Port|Add4~10_combout ;
wire \u_Sdram_Control_4Port|ST[5]~10_combout ;
wire \u_Sdram_Control_4Port|Add4~11 ;
wire \u_Sdram_Control_4Port|Add4~12_combout ;
wire \u_Sdram_Control_4Port|ST[6]~9_combout ;
wire \u_Sdram_Control_4Port|Add4~13 ;
wire \u_Sdram_Control_4Port|Add4~14_combout ;
wire \u_Sdram_Control_4Port|ST[7]~8_combout ;
wire \u_Sdram_Control_4Port|Add4~15 ;
wire \u_Sdram_Control_4Port|Add4~17 ;
wire \u_Sdram_Control_4Port|Add4~18_combout ;
wire \u_Sdram_Control_4Port|ST[9]~7_combout ;
wire \u_Sdram_Control_4Port|Equal5~0_combout ;
wire \u_Sdram_Control_4Port|Equal7~0_combout ;
wire \u_Sdram_Control_4Port|Write~0_combout ;
wire \u_Sdram_Control_4Port|Write~1_combout ;
wire \u_Sdram_Control_4Port|Pre_RD~feeder_combout ;
wire \u_Sdram_Control_4Port|Pre_RD~q ;
wire \u_Sdram_Control_4Port|Write~2_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \u_getPos|u1_getPosedge|Equal0~0_combout ;
wire \u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~17 ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~19 ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~20_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17 ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~19 ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~20_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18_combout ;
wire \u_Sdram_Control_4Port|mRD~0_combout ;
wire \u_Sdram_Control_4Port|mRD~1_combout ;
wire \u_Sdram_Control_4Port|mWR~0_combout ;
wire \u_Sdram_Control_4Port|mWR~q ;
wire \u_Sdram_Control_4Port|Pre_WR~q ;
wire \u_Sdram_Control_4Port|ST[1]~15_combout ;
wire \u_Sdram_Control_4Port|Write~3_combout ;
wire \u_Sdram_Control_4Port|Write~q ;
wire \u_Sdram_Control_4Port|mWR_DONE~0_combout ;
wire \u_Sdram_Control_4Port|mWR_DONE~q ;
wire \u_Sdram_Control_4Port|LessThan5~0_combout ;
wire \u_Sdram_Control_4Port|WR_MASK~0_combout ;
wire \u_clok_pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \u_color_bar|active_y[0]~14_combout ;
wire \u_Reset_Delay|oRST_3~0_combout ;
wire \u_Reset_Delay|oRST_3~feeder_combout ;
wire \u_Reset_Delay|oRST_3~q ;
wire \u_color_bar|Add1~0_combout ;
wire \u_color_bar|v_cnt~3_combout ;
wire \u_color_bar|Add0~0_combout ;
wire \u_color_bar|h_cnt~2_combout ;
wire \u_color_bar|Add0~1 ;
wire \u_color_bar|Add0~2_combout ;
wire \u_color_bar|h_cnt~1_combout ;
wire \u_color_bar|Add0~3 ;
wire \u_color_bar|Add0~4_combout ;
wire \u_color_bar|h_cnt~0_combout ;
wire \u_color_bar|Equal5~0_combout ;
wire \u_color_bar|Add0~5 ;
wire \u_color_bar|Add0~6_combout ;
wire \u_color_bar|Add0~7 ;
wire \u_color_bar|Add0~8_combout ;
wire \u_color_bar|Add0~9 ;
wire \u_color_bar|Add0~11 ;
wire \u_color_bar|Add0~12_combout ;
wire \u_color_bar|Add0~13 ;
wire \u_color_bar|Add0~14_combout ;
wire \u_color_bar|Add0~15 ;
wire \u_color_bar|Add0~16_combout ;
wire \u_color_bar|Add0~17 ;
wire \u_color_bar|Add0~18_combout ;
wire \u_color_bar|Add0~19 ;
wire \u_color_bar|Add0~20_combout ;
wire \u_color_bar|Add0~21 ;
wire \u_color_bar|Add0~22_combout ;
wire \u_color_bar|Equal0~0_combout ;
wire \u_color_bar|Equal0~1_combout ;
wire \u_color_bar|Equal0~2_combout ;
wire \u_color_bar|Add0~10_combout ;
wire \u_color_bar|h_cnt~3_combout ;
wire \u_color_bar|Equal3~0_combout ;
wire \u_color_bar|Equal3~1_combout ;
wire \u_color_bar|Add1~1 ;
wire \u_color_bar|Add1~2_combout ;
wire \u_color_bar|v_cnt~2_combout ;
wire \u_color_bar|active_y[3]~13_combout ;
wire \u_color_bar|Equal1~2_combout ;
wire \u_color_bar|Add1~3 ;
wire \u_color_bar|Add1~4_combout ;
wire \u_color_bar|v_cnt~1_combout ;
wire \u_color_bar|Add1~5 ;
wire \u_color_bar|Add1~6_combout ;
wire \u_color_bar|Add1~7 ;
wire \u_color_bar|Add1~8_combout ;
wire \u_color_bar|Add1~9 ;
wire \u_color_bar|Add1~10_combout ;
wire \u_color_bar|v_cnt~0_combout ;
wire \u_color_bar|Add1~11 ;
wire \u_color_bar|Add1~12_combout ;
wire \u_color_bar|Add1~13 ;
wire \u_color_bar|Add1~14_combout ;
wire \u_color_bar|Add1~15 ;
wire \u_color_bar|Add1~16_combout ;
wire \u_color_bar|Add1~17 ;
wire \u_color_bar|Add1~18_combout ;
wire \u_color_bar|Add1~19 ;
wire \u_color_bar|Add1~20_combout ;
wire \u_color_bar|Add1~21 ;
wire \u_color_bar|Add1~22_combout ;
wire \u_color_bar|Equal1~0_combout ;
wire \u_color_bar|Equal1~1_combout ;
wire \u_color_bar|Equal4~0_combout ;
wire \u_color_bar|Equal4~1_combout ;
wire \u_color_bar|active_y[10]~36_combout ;
wire \u_color_bar|active_y[0]~15 ;
wire \u_color_bar|active_y[1]~16_combout ;
wire \u_color_bar|active_y[1]~17 ;
wire \u_color_bar|active_y[2]~18_combout ;
wire \u_color_bar|active_y[2]~19 ;
wire \u_color_bar|active_y[3]~20_combout ;
wire \u_color_bar|active_y[3]~21 ;
wire \u_color_bar|active_y[4]~22_combout ;
wire \u_color_bar|active_y[4]~23 ;
wire \u_color_bar|active_y[5]~24_combout ;
wire \u_color_bar|active_y[5]~25 ;
wire \u_color_bar|active_y[6]~26_combout ;
wire \u_color_bar|active_y[6]~27 ;
wire \u_color_bar|active_y[7]~28_combout ;
wire \u_color_bar|active_y[7]~29 ;
wire \u_color_bar|active_y[8]~30_combout ;
wire \u_color_bar|active_y[8]~31 ;
wire \u_color_bar|active_y[9]~32_combout ;
wire \u_color_bar|active_y[9]~33 ;
wire \u_color_bar|active_y[10]~34_combout ;
wire \u_color_bar|Equal1~3_combout ;
wire \u_color_bar|v_active~0_combout ;
wire \u_color_bar|v_active~q ;
wire \u_color_bar|Equal8~0_combout ;
wire \u_color_bar|Equal8~1_combout ;
wire \u_color_bar|h_active~0_combout ;
wire \u_color_bar|h_active~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0_combout ;
wire \u_color_bar|active_x[0]~11_combout ;
wire \u_color_bar|active_x[0]~12 ;
wire \u_color_bar|active_x[1]~13_combout ;
wire \u_color_bar|active_x[1]~14 ;
wire \u_color_bar|active_x[2]~15_combout ;
wire \u_color_bar|active_x[2]~16 ;
wire \u_color_bar|active_x[3]~17_combout ;
wire \u_color_bar|active_x[3]~18 ;
wire \u_color_bar|active_x[4]~19_combout ;
wire \u_color_bar|active_x[4]~20 ;
wire \u_color_bar|active_x[5]~21_combout ;
wire \u_color_bar|active_x[5]~22 ;
wire \u_color_bar|active_x[6]~23_combout ;
wire \u_color_bar|active_x[6]~24 ;
wire \u_color_bar|active_x[7]~25_combout ;
wire \u_color_bar|active_x[7]~26 ;
wire \u_color_bar|active_x[8]~27_combout ;
wire \u_color_bar|active_x[8]~28 ;
wire \u_color_bar|active_x[9]~29_combout ;
wire \inst_getRGB|LessThan1~0_combout ;
wire \u_color_bar|active_x[9]~30 ;
wire \u_color_bar|active_x[10]~31_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0_combout ;
wire \inst_getRGB|LessThan8~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~3_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \u_color_bar|vs_reg~0_combout ;
wire \u_color_bar|always6~0_combout ;
wire \u_color_bar|vs_reg~1_combout ;
wire \u_color_bar|vs_reg~q ;
wire \u_color_bar|vs_reg_d0~q ;
wire \u_sobel_top|u_YCbCr|RGB_vsync_r[1]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|Y_vsync_r[0]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|Y_vsync_r[1]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|Y_vsync_r[2]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|Y_vsync_r[3]~feeder_combout ;
wire \u_getPos|u3_getPosedge|iWire_reg1~feeder_combout ;
wire \u_getPos|u3_getPosedge|iWire_reg1~q ;
wire \u_getPos|u3_getPosedge|iWire_reg2~q ;
wire \u_getPos|u3_getPosedge|Equal0~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u_Sdram_Control_4Port|Equal7~1_combout ;
wire \u_Sdram_Control_4Port|OUT_VALID~0_combout ;
wire \u_Sdram_Control_4Port|OUT_VALID~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~17 ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[10]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~19 ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~20_combout ;
wire \u_Sdram_Control_4Port|LessThan7~0_combout ;
wire \u_Sdram_Control_4Port|RD_MASK~3_combout ;
wire \u_Sdram_Control_4Port|RD_MASK[0]~1_combout ;
wire \u_Sdram_Control_4Port|RD_MASK[0]~2_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \u_Reset_Delay|oRST_0~clkctrl_outclk ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \inst_getRGB|LessThan6~0_combout ;
wire \inst_getRGB|LessThan6~1_combout ;
wire \inst_getRGB|LessThan6~2_combout ;
wire \inst_getRGB|LessThan8~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ;
wire \inst_getRGB|LessThan7~0_combout ;
wire \inst_getRGB|LessThan7~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~17 ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~19 ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~20_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~18_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout ;
wire \u_Sdram_Control_4Port|mLENGTH[8]~4_combout ;
wire \u_Sdram_Control_4Port|WR_MASK[1]~1_combout ;
wire \u_Sdram_Control_4Port|WR_MASK[1]~2_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ;
wire \CMOS2_HREF~input_o ;
wire \u2_CMOS_Capture|byte_state~0_combout ;
wire \u2_CMOS_Capture|byte_state~q ;
wire \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \cmos_config_2|clock_20k~0_combout ;
wire \u_Reset_Delay|oRST_1~0_combout ;
wire \u_Reset_Delay|oRST_1~feeder_combout ;
wire \u_Reset_Delay|oRST_1~q ;
wire \cmos_config_1|clock_20k_cnt[0]~16_combout ;
wire \cmos_config_1|clock_20k_cnt[0]~17 ;
wire \cmos_config_1|clock_20k_cnt[1]~18_combout ;
wire \cmos_config_1|clock_20k_cnt[1]~19 ;
wire \cmos_config_1|clock_20k_cnt[2]~20_combout ;
wire \cmos_config_1|clock_20k_cnt[2]~21 ;
wire \cmos_config_1|clock_20k_cnt[3]~22_combout ;
wire \cmos_config_1|clock_20k_cnt[3]~23 ;
wire \cmos_config_1|clock_20k_cnt[4]~24_combout ;
wire \cmos_config_1|clock_20k_cnt[4]~25 ;
wire \cmos_config_1|clock_20k_cnt[5]~26_combout ;
wire \cmos_config_1|clock_20k_cnt[5]~27 ;
wire \cmos_config_1|clock_20k_cnt[6]~28_combout ;
wire \cmos_config_1|clock_20k_cnt[6]~29 ;
wire \cmos_config_1|clock_20k_cnt[7]~30_combout ;
wire \cmos_config_1|clock_20k_cnt[7]~31 ;
wire \cmos_config_1|clock_20k_cnt[8]~32_combout ;
wire \cmos_config_1|clock_20k_cnt[8]~33 ;
wire \cmos_config_1|clock_20k_cnt[9]~34_combout ;
wire \cmos_config_1|clock_20k_cnt[9]~35 ;
wire \cmos_config_1|clock_20k_cnt[10]~36_combout ;
wire \cmos_config_1|clock_20k_cnt[10]~37 ;
wire \cmos_config_1|clock_20k_cnt[11]~38_combout ;
wire \cmos_config_1|clock_20k_cnt[11]~39 ;
wire \cmos_config_1|clock_20k_cnt[12]~40_combout ;
wire \cmos_config_1|clock_20k_cnt[12]~41 ;
wire \cmos_config_1|clock_20k_cnt[13]~42_combout ;
wire \cmos_config_1|clock_20k_cnt[13]~43 ;
wire \cmos_config_1|clock_20k_cnt[14]~44_combout ;
wire \cmos_config_1|clock_20k_cnt[14]~45 ;
wire \cmos_config_1|clock_20k_cnt[15]~46_combout ;
wire \cmos_config_1|LessThan0~1_combout ;
wire \cmos_config_1|LessThan0~2_combout ;
wire \cmos_config_1|LessThan0~3_combout ;
wire \cmos_config_1|LessThan0~0_combout ;
wire \cmos_config_1|LessThan0~4_combout ;
wire \cmos_config_2|clock_20k~q ;
wire \cmos_config_2|clock_20k~clkctrl_outclk ;
wire \cmos_config_2|reg_index[0]~1_combout ;
wire \cmos_config_2|config_step.00~0_combout ;
wire \cmos_config_2|config_step.00~q ;
wire \cmos_config_2|u1|cyc_count[0]~6_combout ;
wire \cmos_config_2|Selector0~0_combout ;
wire \cmos_config_2|start~q ;
wire \cmos_config_2|u1|cyc_count[4]~12_combout ;
wire \cmos_config_2|u1|cyc_count[4]~13_combout ;
wire \cmos_config_2|u1|cyc_count[0]~7 ;
wire \cmos_config_2|u1|cyc_count[1]~8_combout ;
wire \cmos_config_2|u1|cyc_count[1]~9 ;
wire \cmos_config_2|u1|cyc_count[2]~10_combout ;
wire \cmos_config_2|u1|cyc_count[2]~11 ;
wire \cmos_config_2|u1|cyc_count[3]~14_combout ;
wire \cmos_config_2|u1|cyc_count[3]~15 ;
wire \cmos_config_2|u1|cyc_count[4]~16_combout ;
wire \cmos_config_2|u1|cyc_count[4]~17 ;
wire \cmos_config_2|u1|cyc_count[5]~18_combout ;
wire \cmos_config_2|u1|i2c_sclk~1_combout ;
wire \cmos_config_2|u1|Selector0~0_combout ;
wire \cmos_config_2|u1|tr_end~0_combout ;
wire \cmos_config_2|u1|tr_end~q ;
wire \cmos_config_2|Selector2~0_combout ;
wire \cmos_config_2|config_step.01~q ;
wire \cmos_config_2|config_step~11_combout ;
wire \cmos_config_2|config_step.10~q ;
wire \cmos_config_2|Add1~1 ;
wire \cmos_config_2|Add1~2_combout ;
wire \cmos_config_2|Add1~3 ;
wire \cmos_config_2|Add1~4_combout ;
wire \cmos_config_2|Add1~5 ;
wire \cmos_config_2|Add1~6_combout ;
wire \cmos_config_2|Add1~7 ;
wire \cmos_config_2|Add1~8_combout ;
wire \cmos_config_2|Add1~9 ;
wire \cmos_config_2|Add1~10_combout ;
wire \cmos_config_2|Add1~11 ;
wire \cmos_config_2|Add1~12_combout ;
wire \cmos_config_2|Decoder0~0_combout ;
wire \cmos_config_2|Add1~13 ;
wire \cmos_config_2|Add1~14_combout ;
wire \cmos_config_2|config_step~12_combout ;
wire \cmos_config_2|reg_index[8]~0_combout ;
wire \cmos_config_2|Add1~0_combout ;
wire \cmos_config_2|LessThan1~0_combout ;
wire \cmos_config_2|config_step~10_combout ;
wire \cmos_config_2|reg_conf_done_reg~0_combout ;
wire \cmos_config_2|reg_conf_done_reg~q ;
wire \u2_CMOS_Capture|mCMOS_VSYNC~0_combout ;
wire \u2_CMOS_Capture|mCMOS_VSYNC~q ;
wire \u2_CMOS_Capture|Frame_valid~0_combout ;
wire \u2_CMOS_Capture|Frame_Cont[0]~6_combout ;
wire \u2_CMOS_Capture|Frame_Cont[3]~0_combout ;
wire \u2_CMOS_Capture|Frame_Cont[3]~1_combout ;
wire \u2_CMOS_Capture|Frame_Cont[1]~4_combout ;
wire \u2_CMOS_Capture|Frame_Cont[1]~5_combout ;
wire \u2_CMOS_Capture|Frame_Cont[2]~2_combout ;
wire \u2_CMOS_Capture|Frame_Cont[2]~3_combout ;
wire \u2_CMOS_Capture|Frame_valid~1_combout ;
wire \u2_CMOS_Capture|Frame_valid~q ;
wire \u2_CMOS_Capture|CMOS_oCLK~0_combout ;
wire \u2_CMOS_Capture|CMOS_oCLK~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ;
wire \u_Sdram_Control_4Port|LessThan6~0_combout ;
wire \u_Sdram_Control_4Port|RD_MASK~0_combout ;
wire \u_Sdram_Control_4Port|mLENGTH[8]~1_combout ;
wire \u_Sdram_Control_4Port|mLENGTH[8]~0_combout ;
wire \u_Sdram_Control_4Port|WR_MASK~3_combout ;
wire \u_Sdram_Control_4Port|mLENGTH[8]~2_combout ;
wire \u_Sdram_Control_4Port|mLENGTH[8]~3_combout ;
wire \u_Sdram_Control_4Port|mLENGTH[8]~5_combout ;
wire \u_Sdram_Control_4Port|mLENGTH[8]~6_combout ;
wire \u_Sdram_Control_4Port|Equal0~1_combout ;
wire \u_Sdram_Control_4Port|Equal4~0_combout ;
wire \u_Sdram_Control_4Port|Add4~0_combout ;
wire \u_Sdram_Control_4Port|ST[0]~4_combout ;
wire \u_Sdram_Control_4Port|ST[0]~5_combout ;
wire \u_Sdram_Control_4Port|Equal5~3_combout ;
wire \u_Sdram_Control_4Port|Read~0_combout ;
wire \u_Sdram_Control_4Port|Read~1_combout ;
wire \u_Sdram_Control_4Port|Read~q ;
wire \u_Sdram_Control_4Port|mRD_DONE~0_combout ;
wire \u_Sdram_Control_4Port|mRD_DONE~q ;
wire \u_Sdram_Control_4Port|mRD~2_combout ;
wire \u_Sdram_Control_4Port|mRD~q ;
wire \u_Sdram_Control_4Port|Equal2~0_combout ;
wire \u_Sdram_Control_4Port|Selector0~0_combout ;
wire \u_Sdram_Control_4Port|ST[1]~2_combout ;
wire \u_Sdram_Control_4Port|CMD[0]~0_combout ;
wire \u_Sdram_Control_4Port|Selector1~0_combout ;
wire \u_Sdram_Control_4Port|control1|Equal2~0_combout ;
wire \u_Sdram_Control_4Port|control1|WRITEA~q ;
wire \u_Sdram_Control_4Port|control1|LessThan1~2_combout ;
wire \u_Sdram_Control_4Port|control1|INIT_REQ~q ;
wire \u_Sdram_Control_4Port|control1|LOAD_MODE~3_combout ;
wire \u_Sdram_Control_4Port|control1|LOAD_MODE~4_combout ;
wire \u_Sdram_Control_4Port|control1|LOAD_MODE~5_combout ;
wire \u_Sdram_Control_4Port|control1|LOAD_MODE~q ;
wire \u_Sdram_Control_4Port|command1|command_done~0_combout ;
wire \u_Sdram_Control_4Port|command1|command_done~q ;
wire \u_Sdram_Control_4Port|command1|always0~0_combout ;
wire \u_Sdram_Control_4Port|command1|do_load_mode~q ;
wire \u_Sdram_Control_4Port|control1|PRECHARGE~1_combout ;
wire \u_Sdram_Control_4Port|control1|PRECHARGE~2_combout ;
wire \u_Sdram_Control_4Port|control1|PRECHARGE~q ;
wire \u_Sdram_Control_4Port|command1|always0~2_combout ;
wire \u_Sdram_Control_4Port|command1|do_precharge~q ;
wire \u_Sdram_Control_4Port|command1|rw_flag~0_combout ;
wire \u_Sdram_Control_4Port|command1|command_delay~9_combout ;
wire \u_Sdram_Control_4Port|command1|command_delay~8_combout ;
wire \u_Sdram_Control_4Port|command1|command_delay~7_combout ;
wire \u_Sdram_Control_4Port|command1|command_delay~6_combout ;
wire \u_Sdram_Control_4Port|command1|command_delay~5_combout ;
wire \u_Sdram_Control_4Port|command1|command_delay~4_combout ;
wire \u_Sdram_Control_4Port|command1|command_delay~3_combout ;
wire \u_Sdram_Control_4Port|command1|command_delay~2_combout ;
wire \u_Sdram_Control_4Port|command1|always0~5_combout ;
wire \u_Sdram_Control_4Port|Equal0~2_combout ;
wire \u_Sdram_Control_4Port|PM_STOP~q ;
wire \u_Sdram_Control_4Port|command1|ex_write~0_combout ;
wire \u_Sdram_Control_4Port|command1|ex_write~q ;
wire \u_Sdram_Control_4Port|command1|ex_read~0_combout ;
wire \u_Sdram_Control_4Port|command1|do_reada~1_combout ;
wire \u_Sdram_Control_4Port|command1|do_reada~q ;
wire \u_Sdram_Control_4Port|control1|Equal1~0_combout ;
wire \u_Sdram_Control_4Port|control1|READA~q ;
wire \u_Sdram_Control_4Port|command1|do_reada~0_combout ;
wire \u_Sdram_Control_4Port|command1|ex_read~1_combout ;
wire \u_Sdram_Control_4Port|command1|ex_read~q ;
wire \u_Sdram_Control_4Port|command1|rp_shift[0]~4_combout ;
wire \u_Sdram_Control_4Port|command1|rp_shift~9_combout ;
wire \u_Sdram_Control_4Port|command1|rp_shift~7_combout ;
wire \u_Sdram_Control_4Port|command1|rp_shift[0]~8_combout ;
wire \u_Sdram_Control_4Port|command1|rp_shift~6_combout ;
wire \u_Sdram_Control_4Port|command1|rp_shift~5_combout ;
wire \u_Sdram_Control_4Port|command1|rp_done~0_combout ;
wire \u_Sdram_Control_4Port|command1|rp_done~q ;
wire \u_Sdram_Control_4Port|command1|always0~1_combout ;
wire \u_Sdram_Control_4Port|command1|do_writea~0_combout ;
wire \u_Sdram_Control_4Port|command1|do_writea~1_combout ;
wire \u_Sdram_Control_4Port|command1|do_writea~q ;
wire \u_Sdram_Control_4Port|command1|always0~3_combout ;
wire \u_Sdram_Control_4Port|command1|always0~4_combout ;
wire \u_Sdram_Control_4Port|command1|do_refresh~q ;
wire \u_Sdram_Control_4Port|command1|always3~0_combout ;
wire \u_Sdram_Control_4Port|command1|REF_ACK~0_combout ;
wire \u_Sdram_Control_4Port|command1|REF_ACK~q ;
wire \u_Sdram_Control_4Port|control1|REF_REQ~1_combout ;
wire \u_Sdram_Control_4Port|control1|timer[0]~17 ;
wire \u_Sdram_Control_4Port|control1|timer[1]~18_combout ;
wire \u_Sdram_Control_4Port|control1|timer[1]~19 ;
wire \u_Sdram_Control_4Port|control1|timer[2]~20_combout ;
wire \u_Sdram_Control_4Port|control1|timer[2]~21 ;
wire \u_Sdram_Control_4Port|control1|timer[3]~22_combout ;
wire \u_Sdram_Control_4Port|command1|REF_ACK~_wirecell_combout ;
wire \u_Sdram_Control_4Port|control1|timer[3]~23 ;
wire \u_Sdram_Control_4Port|control1|timer[4]~24_combout ;
wire \u_Sdram_Control_4Port|control1|timer[4]~25 ;
wire \u_Sdram_Control_4Port|control1|timer[5]~26_combout ;
wire \u_Sdram_Control_4Port|control1|timer[5]~27 ;
wire \u_Sdram_Control_4Port|control1|timer[6]~28_combout ;
wire \u_Sdram_Control_4Port|control1|timer[6]~29 ;
wire \u_Sdram_Control_4Port|control1|timer[7]~30_combout ;
wire \u_Sdram_Control_4Port|control1|timer[7]~31 ;
wire \u_Sdram_Control_4Port|control1|timer[8]~32_combout ;
wire \u_Sdram_Control_4Port|control1|timer[8]~33 ;
wire \u_Sdram_Control_4Port|control1|timer[9]~34_combout ;
wire \u_Sdram_Control_4Port|control1|timer[9]~35 ;
wire \u_Sdram_Control_4Port|control1|timer[10]~36_combout ;
wire \u_Sdram_Control_4Port|control1|timer[10]~37 ;
wire \u_Sdram_Control_4Port|control1|timer[11]~38_combout ;
wire \u_Sdram_Control_4Port|control1|timer[11]~39 ;
wire \u_Sdram_Control_4Port|control1|timer[12]~40_combout ;
wire \u_Sdram_Control_4Port|control1|timer[12]~41 ;
wire \u_Sdram_Control_4Port|control1|timer[13]~42_combout ;
wire \u_Sdram_Control_4Port|control1|timer[13]~43 ;
wire \u_Sdram_Control_4Port|control1|timer[14]~44_combout ;
wire \u_Sdram_Control_4Port|control1|timer[14]~45 ;
wire \u_Sdram_Control_4Port|control1|timer[15]~46_combout ;
wire \u_Sdram_Control_4Port|control1|Equal3~3_combout ;
wire \u_Sdram_Control_4Port|control1|Equal3~1_combout ;
wire \u_Sdram_Control_4Port|control1|Equal3~2_combout ;
wire \u_Sdram_Control_4Port|control1|Equal3~0_combout ;
wire \u_Sdram_Control_4Port|control1|Equal3~4_combout ;
wire \u_Sdram_Control_4Port|control1|REF_REQ~0_combout ;
wire \u_Sdram_Control_4Port|control1|REF_REQ~q ;
wire \u_Sdram_Control_4Port|command1|CM_ACK~0_combout ;
wire \u_Sdram_Control_4Port|command1|CM_ACK~q ;
wire \u_Sdram_Control_4Port|control1|always1~0_combout ;
wire \u_Sdram_Control_4Port|control1|CMD_ACK~q ;
wire \u_Sdram_Control_4Port|ST[1]~3_combout ;
wire \u_Sdram_Control_4Port|Add4~16_combout ;
wire \u_Sdram_Control_4Port|ST[8]~13_combout ;
wire \u_Sdram_Control_4Port|Equal5~1_combout ;
wire \u_Sdram_Control_4Port|Equal5~2_combout ;
wire \u_Sdram_Control_4Port|IN_REQ~0_combout ;
wire \u_Sdram_Control_4Port|Equal0~0_combout ;
wire \u_Sdram_Control_4Port|IN_REQ~1_combout ;
wire \u_Sdram_Control_4Port|IN_REQ~2_combout ;
wire \u_Sdram_Control_4Port|IN_REQ~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ;
wire \CMOS1_HREF~input_o ;
wire \u1_CMOS_Capture|byte_state~0_combout ;
wire \u1_CMOS_Capture|byte_state~q ;
wire \u1_CMOS_Capture|mCMOS_VSYNC~0_combout ;
wire \u1_CMOS_Capture|mCMOS_VSYNC~q ;
wire \cmos_config_1|clock_20k~0_combout ;
wire \cmos_config_1|clock_20k~q ;
wire \cmos_config_1|clock_20k~clkctrl_outclk ;
wire \cmos_config_1|reg_index[0]~1_combout ;
wire \cmos_config_1|config_step~12_combout ;
wire \cmos_config_1|u1|cyc_count[0]~6_combout ;
wire \cmos_config_1|config_step.00~0_combout ;
wire \cmos_config_1|config_step.00~q ;
wire \cmos_config_1|Selector2~0_combout ;
wire \cmos_config_1|config_step.01~q ;
wire \cmos_config_1|Selector0~0_combout ;
wire \cmos_config_1|start~q ;
wire \cmos_config_1|u1|cyc_count[3]~12_combout ;
wire \cmos_config_1|u1|cyc_count[3]~13_combout ;
wire \cmos_config_1|u1|cyc_count[0]~7 ;
wire \cmos_config_1|u1|cyc_count[1]~8_combout ;
wire \cmos_config_1|u1|cyc_count[1]~9 ;
wire \cmos_config_1|u1|cyc_count[2]~10_combout ;
wire \cmos_config_1|u1|cyc_count[2]~11 ;
wire \cmos_config_1|u1|cyc_count[3]~14_combout ;
wire \cmos_config_1|u1|cyc_count[3]~15 ;
wire \cmos_config_1|u1|cyc_count[4]~16_combout ;
wire \cmos_config_1|u1|cyc_count[4]~17 ;
wire \cmos_config_1|u1|cyc_count[5]~18_combout ;
wire \cmos_config_1|u1|i2c_sclk~1_combout ;
wire \cmos_config_1|u1|Selector0~0_combout ;
wire \cmos_config_1|u1|tr_end~0_combout ;
wire \cmos_config_1|u1|tr_end~q ;
wire \cmos_config_1|config_step~11_combout ;
wire \cmos_config_1|config_step.10~q ;
wire \cmos_config_1|Decoder0~0_combout ;
wire \cmos_config_1|LessThan1~0_combout ;
wire \cmos_config_1|reg_index[8]~0_combout ;
wire \cmos_config_1|Add1~0_combout ;
wire \cmos_config_1|Add1~1 ;
wire \cmos_config_1|Add1~2_combout ;
wire \cmos_config_1|Add1~3 ;
wire \cmos_config_1|Add1~4_combout ;
wire \cmos_config_1|Add1~5 ;
wire \cmos_config_1|Add1~6_combout ;
wire \cmos_config_1|Add1~7 ;
wire \cmos_config_1|Add1~8_combout ;
wire \cmos_config_1|Add1~9 ;
wire \cmos_config_1|Add1~10_combout ;
wire \cmos_config_1|Add1~11 ;
wire \cmos_config_1|Add1~12_combout ;
wire \cmos_config_1|Add1~13 ;
wire \cmos_config_1|Add1~14_combout ;
wire \cmos_config_1|config_step~10_combout ;
wire \cmos_config_1|reg_conf_done_reg~0_combout ;
wire \cmos_config_1|reg_conf_done_reg~q ;
wire \u1_CMOS_Capture|Frame_valid~0_combout ;
wire \u1_CMOS_Capture|Frame_Cont[0]~6_combout ;
wire \u1_CMOS_Capture|Frame_Cont[2]~2_combout ;
wire \u1_CMOS_Capture|Frame_Cont[2]~3_combout ;
wire \u1_CMOS_Capture|Frame_Cont[1]~4_combout ;
wire \u1_CMOS_Capture|Frame_Cont[1]~5_combout ;
wire \u1_CMOS_Capture|Frame_Cont[3]~0_combout ;
wire \u1_CMOS_Capture|Frame_Cont[3]~1_combout ;
wire \u1_CMOS_Capture|Frame_valid~1_combout ;
wire \u1_CMOS_Capture|Frame_valid~q ;
wire \u1_CMOS_Capture|CMOS_oCLK~0_combout ;
wire \u1_CMOS_Capture|CMOS_oCLK~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \CMOS1_D[0]~input_o ;
wire \u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \CMOS1_D[1]~input_o ;
wire \CMOS1_D[2]~input_o ;
wire \u1_CMOS_Capture|CMOS_oDATA[2]~feeder_combout ;
wire \CMOS1_D[3]~input_o ;
wire \u1_CMOS_Capture|CMOS_oDATA[3]~feeder_combout ;
wire \CMOS2_D[0]~input_o ;
wire \u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \CMOS2_D[1]~input_o ;
wire \CMOS2_D[2]~input_o ;
wire \CMOS2_D[3]~input_o ;
wire \u_Sdram_Control_4Port|mDATAIN[0]~0_combout ;
wire \u_Sdram_Control_4Port|command1|do_initial~q ;
wire \u_Sdram_Control_4Port|command1|oe4~0_combout ;
wire \u_Sdram_Control_4Port|command1|oe4~1_combout ;
wire \u_Sdram_Control_4Port|command1|oe4~q ;
wire \u_Sdram_Control_4Port|command1|OE~q ;
wire \u_Sdram_Control_4Port|mDATAIN[1]~1_combout ;
wire \u_Sdram_Control_4Port|mDATAIN[2]~2_combout ;
wire \u_Sdram_Control_4Port|mDATAIN[3]~3_combout ;
wire \CMOS1_D[4]~input_o ;
wire \CMOS1_D[5]~input_o ;
wire \CMOS1_D[6]~input_o ;
wire \u1_CMOS_Capture|CMOS_oDATA[6]~feeder_combout ;
wire \CMOS1_D[7]~input_o ;
wire \u1_CMOS_Capture|CMOS_oDATA[7]~feeder_combout ;
wire \CMOS2_D[4]~input_o ;
wire \CMOS2_D[5]~input_o ;
wire \CMOS2_D[6]~input_o ;
wire \u2_CMOS_Capture|CMOS_oDATA[6]~feeder_combout ;
wire \CMOS2_D[7]~input_o ;
wire \u2_CMOS_Capture|CMOS_oDATA[7]~feeder_combout ;
wire \u_Sdram_Control_4Port|mDATAIN[4]~4_combout ;
wire \u_Sdram_Control_4Port|mDATAIN[5]~5_combout ;
wire \u_Sdram_Control_4Port|mDATAIN[6]~6_combout ;
wire \u_Sdram_Control_4Port|mDATAIN[7]~7_combout ;
wire \u1_CMOS_Capture|Pre_CMOS_iDATA~0_combout ;
wire \u1_CMOS_Capture|CMOS_oDATA[8]~feeder_combout ;
wire \u1_CMOS_Capture|Pre_CMOS_iDATA~1_combout ;
wire \u1_CMOS_Capture|CMOS_oDATA[9]~feeder_combout ;
wire \u1_CMOS_Capture|Pre_CMOS_iDATA~2_combout ;
wire \u1_CMOS_Capture|CMOS_oDATA[10]~feeder_combout ;
wire \u1_CMOS_Capture|Pre_CMOS_iDATA~3_combout ;
wire \u1_CMOS_Capture|CMOS_oDATA[11]~feeder_combout ;
wire \u2_CMOS_Capture|Pre_CMOS_iDATA~0_combout ;
wire \u2_CMOS_Capture|CMOS_oDATA[8]~feeder_combout ;
wire \u2_CMOS_Capture|Pre_CMOS_iDATA~1_combout ;
wire \u2_CMOS_Capture|CMOS_oDATA[9]~feeder_combout ;
wire \u2_CMOS_Capture|Pre_CMOS_iDATA~2_combout ;
wire \u2_CMOS_Capture|Pre_CMOS_iDATA[2]~feeder_combout ;
wire \u2_CMOS_Capture|CMOS_oDATA[10]~feeder_combout ;
wire \u2_CMOS_Capture|Pre_CMOS_iDATA~3_combout ;
wire \u2_CMOS_Capture|CMOS_oDATA[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|mDATAIN[8]~8_combout ;
wire \u_Sdram_Control_4Port|mDATAIN[9]~9_combout ;
wire \u_Sdram_Control_4Port|mDATAIN[10]~10_combout ;
wire \u_Sdram_Control_4Port|mDATAIN[11]~11_combout ;
wire \u1_CMOS_Capture|Pre_CMOS_iDATA~4_combout ;
wire \u1_CMOS_Capture|CMOS_oDATA[12]~feeder_combout ;
wire \u1_CMOS_Capture|Pre_CMOS_iDATA~5_combout ;
wire \u1_CMOS_Capture|CMOS_oDATA[13]~feeder_combout ;
wire \u1_CMOS_Capture|Pre_CMOS_iDATA~6_combout ;
wire \u1_CMOS_Capture|CMOS_oDATA[14]~feeder_combout ;
wire \u1_CMOS_Capture|Pre_CMOS_iDATA~7_combout ;
wire \u1_CMOS_Capture|CMOS_oDATA[15]~feeder_combout ;
wire \u2_CMOS_Capture|Pre_CMOS_iDATA~4_combout ;
wire \u2_CMOS_Capture|CMOS_oDATA[12]~feeder_combout ;
wire \u2_CMOS_Capture|Pre_CMOS_iDATA~5_combout ;
wire \u2_CMOS_Capture|CMOS_oDATA[13]~feeder_combout ;
wire \u2_CMOS_Capture|Pre_CMOS_iDATA~6_combout ;
wire \u2_CMOS_Capture|Pre_CMOS_iDATA[6]~feeder_combout ;
wire \u2_CMOS_Capture|CMOS_oDATA[14]~feeder_combout ;
wire \u2_CMOS_Capture|Pre_CMOS_iDATA~7_combout ;
wire \u2_CMOS_Capture|CMOS_oDATA[15]~feeder_combout ;
wire \u_Sdram_Control_4Port|mDATAIN[12]~12_combout ;
wire \u_Sdram_Control_4Port|mDATAIN[13]~13_combout ;
wire \u_Sdram_Control_4Port|mDATAIN[14]~14_combout ;
wire \u_Sdram_Control_4Port|mDATAIN[15]~15_combout ;
wire \cmos_config_1|WideOr7~0_combout ;
wire \cmos_config_1|WideOr0~0_combout ;
wire \cmos_config_1|WideOr0~1_combout ;
wire \cmos_config_1|WideOr7~1_combout ;
wire \cmos_config_1|i2c_data[22]~3_combout ;
wire \cmos_config_1|i2c_data[22]~2_combout ;
wire \cmos_config_1|WideOr13~13_combout ;
wire \cmos_config_1|WideOr13~12_combout ;
wire \cmos_config_1|WideOr13~14_combout ;
wire \cmos_config_1|WideOr13~7_combout ;
wire \cmos_config_1|WideOr13~3_combout ;
wire \cmos_config_1|WideOr13~4_combout ;
wire \cmos_config_1|WideOr13~5_combout ;
wire \cmos_config_1|WideOr13~6_combout ;
wire \cmos_config_1|WideOr13~8_combout ;
wire \cmos_config_1|WideOr13~9_combout ;
wire \cmos_config_1|WideOr13~16_combout ;
wire \cmos_config_1|WideOr13~17_combout ;
wire \cmos_config_1|WideOr13~10_combout ;
wire \cmos_config_1|WideOr13~11_combout ;
wire \cmos_config_1|WideOr13~0_combout ;
wire \cmos_config_1|WideOr13~1_combout ;
wire \cmos_config_1|WideOr13~2_combout ;
wire \cmos_config_1|WideOr13~15_combout ;
wire \cmos_config_1|u1|Mux0~0_combout ;
wire \cmos_config_1|WideOr15~19_combout ;
wire \cmos_config_1|WideOr15~20_combout ;
wire \cmos_config_1|WideOr15~0_combout ;
wire \cmos_config_1|WideOr15~4_combout ;
wire \cmos_config_1|WideOr15~1_combout ;
wire \cmos_config_1|WideOr15~2_combout ;
wire \cmos_config_1|WideOr15~3_combout ;
wire \cmos_config_1|WideOr15~5_combout ;
wire \cmos_config_1|WideOr15~6_combout ;
wire \cmos_config_1|WideOr15~10_combout ;
wire \cmos_config_1|WideOr15~7_combout ;
wire \cmos_config_1|WideOr15~8_combout ;
wire \cmos_config_1|WideOr15~9_combout ;
wire \cmos_config_1|WideOr15~11_combout ;
wire \cmos_config_1|WideOr15~16_combout ;
wire \cmos_config_1|WideOr15~12_combout ;
wire \cmos_config_1|WideOr15~13_combout ;
wire \cmos_config_1|WideOr15~14_combout ;
wire \cmos_config_1|WideOr15~15_combout ;
wire \cmos_config_1|WideOr15~17_combout ;
wire \cmos_config_1|WideOr15~18_combout ;
wire \cmos_config_1|WideOr15~21_combout ;
wire \cmos_config_1|WideOr8~6_combout ;
wire \cmos_config_1|WideOr8~10_combout ;
wire \cmos_config_1|WideOr8~7_combout ;
wire \cmos_config_1|WideOr8~8_combout ;
wire \cmos_config_1|WideOr8~9_combout ;
wire \cmos_config_1|WideOr8~11_combout ;
wire \cmos_config_1|WideOr8~0_combout ;
wire \cmos_config_1|WideOr8~1_combout ;
wire \cmos_config_1|WideOr8~2_combout ;
wire \cmos_config_1|WideOr8~3_combout ;
wire \cmos_config_1|WideOr14~19_combout ;
wire \cmos_config_1|WideOr8~4_combout ;
wire \cmos_config_1|WideOr8~5_combout ;
wire \cmos_config_1|WideOr8~12_combout ;
wire \cmos_config_1|Decoder0~1_combout ;
wire \cmos_config_1|Decoder0~2_combout ;
wire \cmos_config_1|u1|Mux0~6_combout ;
wire \cmos_config_1|WideOr14~0_combout ;
wire \cmos_config_1|WideOr14~1_combout ;
wire \cmos_config_1|WideOr14~15_combout ;
wire \cmos_config_1|WideOr14~20_combout ;
wire \cmos_config_1|WideOr14~21_combout ;
wire \cmos_config_1|WideOr14~16_combout ;
wire \cmos_config_1|WideOr14~17_combout ;
wire \cmos_config_1|WideOr14~6_combout ;
wire \cmos_config_1|WideOr14~2_combout ;
wire \cmos_config_1|WideOr14~3_combout ;
wire \cmos_config_1|WideOr14~4_combout ;
wire \cmos_config_1|WideOr14~5_combout ;
wire \cmos_config_1|WideOr14~7_combout ;
wire \cmos_config_1|WideOr14~8_combout ;
wire \cmos_config_1|WideOr14~12_combout ;
wire \cmos_config_1|WideOr14~9_combout ;
wire \cmos_config_1|WideOr14~10_combout ;
wire \cmos_config_1|WideOr14~11_combout ;
wire \cmos_config_1|WideOr14~13_combout ;
wire \cmos_config_1|WideOr14~14_combout ;
wire \cmos_config_1|WideOr14~18_combout ;
wire \cmos_config_1|u1|Mux0~7_combout ;
wire \cmos_config_1|WideOr9~13_combout ;
wire \cmos_config_1|WideOr0~2_combout ;
wire \cmos_config_1|WideOr9~11_combout ;
wire \cmos_config_1|WideOr9~12_combout ;
wire \cmos_config_1|WideOr9~14_combout ;
wire \cmos_config_1|WideOr9~7_combout ;
wire \cmos_config_1|WideOr9~8_combout ;
wire \cmos_config_1|WideOr9~9_combout ;
wire \cmos_config_1|WideOr9~4_combout ;
wire \cmos_config_1|WideOr9~5_combout ;
wire \cmos_config_1|WideOr9~6_combout ;
wire \cmos_config_1|WideOr9~10_combout ;
wire \cmos_config_1|WideOr18~0_combout ;
wire \cmos_config_1|WideOr9~1_combout ;
wire \cmos_config_1|WideOr9~0_combout ;
wire \cmos_config_1|WideOr9~2_combout ;
wire \cmos_config_1|WideOr9~3_combout ;
wire \cmos_config_1|WideOr9~15_combout ;
wire \cmos_config_1|WideOr10~3_combout ;
wire \cmos_config_1|WideOr10~1_combout ;
wire \cmos_config_1|WideOr10~0_combout ;
wire \cmos_config_1|WideOr10~2_combout ;
wire \cmos_config_1|WideOr10~4_combout ;
wire \cmos_config_1|WideOr10~5_combout ;
wire \cmos_config_1|WideOr10~9_combout ;
wire \cmos_config_1|WideOr10~6_combout ;
wire \cmos_config_1|WideOr10~7_combout ;
wire \cmos_config_1|WideOr10~8_combout ;
wire \cmos_config_1|WideOr10~10_combout ;
wire \cmos_config_1|WideOr10~11_combout ;
wire \cmos_config_1|WideOr10~12_combout ;
wire \cmos_config_1|WideOr10~13_combout ;
wire \cmos_config_1|WideOr10~14_combout ;
wire \cmos_config_1|WideOr10~15_combout ;
wire \cmos_config_1|WideOr10~16_combout ;
wire \cmos_config_1|WideOr10~17_combout ;
wire \cmos_config_1|WideOr10~21_combout ;
wire \cmos_config_1|WideOr10~18_combout ;
wire \cmos_config_1|WideOr10~19_combout ;
wire \cmos_config_1|WideOr10~20_combout ;
wire \cmos_config_1|WideOr10~22_combout ;
wire \cmos_config_1|WideOr10~23_combout ;
wire \cmos_config_1|WideOr3~2_combout ;
wire \cmos_config_1|WideOr3~0_combout ;
wire \cmos_config_1|WideOr3~1_combout ;
wire \cmos_config_1|WideOr3~3_combout ;
wire \cmos_config_1|WideOr3~5_combout ;
wire \cmos_config_1|WideOr3~4_combout ;
wire \cmos_config_1|WideOr3~6_combout ;
wire \cmos_config_1|WideOr3~8_combout ;
wire \cmos_config_1|WideOr3~9_combout ;
wire \cmos_config_1|WideOr3~7_combout ;
wire \cmos_config_1|WideOr4~0_combout ;
wire \cmos_config_1|WideOr4~1_combout ;
wire \cmos_config_1|WideOr4~12_combout ;
wire \cmos_config_1|WideOr4~11_combout ;
wire \cmos_config_1|WideOr4~13_combout ;
wire \cmos_config_1|WideOr4~7_combout ;
wire \cmos_config_1|WideOr4~6_combout ;
wire \cmos_config_1|WideOr4~8_combout ;
wire \cmos_config_1|WideOr4~9_combout ;
wire \cmos_config_1|WideOr4~2_combout ;
wire \cmos_config_1|WideOr4~3_combout ;
wire \cmos_config_1|WideOr4~4_combout ;
wire \cmos_config_1|WideOr4~5_combout ;
wire \cmos_config_1|WideOr4~10_combout ;
wire \cmos_config_1|WideOr4~14_combout ;
wire \cmos_config_1|u1|Mux0~3_combout ;
wire \cmos_config_1|u1|Mux0~4_combout ;
wire \cmos_config_1|WideOr11~4_combout ;
wire \cmos_config_1|WideOr11~0_combout ;
wire \cmos_config_1|WideOr11~1_combout ;
wire \cmos_config_1|WideOr11~2_combout ;
wire \cmos_config_1|WideOr11~3_combout ;
wire \cmos_config_1|WideOr11~5_combout ;
wire \cmos_config_1|WideOr11~19_combout ;
wire \cmos_config_1|WideOr11~23_combout ;
wire \cmos_config_1|WideOr11~20_combout ;
wire \cmos_config_1|WideOr11~21_combout ;
wire \cmos_config_1|WideOr11~22_combout ;
wire \cmos_config_1|WideOr11~24_combout ;
wire \cmos_config_1|WideOr11~10_combout ;
wire \cmos_config_1|WideOr11~6_combout ;
wire \cmos_config_1|WideOr11~7_combout ;
wire \cmos_config_1|WideOr11~8_combout ;
wire \cmos_config_1|WideOr11~9_combout ;
wire \cmos_config_1|WideOr11~11_combout ;
wire \cmos_config_1|WideOr11~16_combout ;
wire \cmos_config_1|WideOr11~12_combout ;
wire \cmos_config_1|WideOr11~13_combout ;
wire \cmos_config_1|WideOr11~14_combout ;
wire \cmos_config_1|WideOr11~15_combout ;
wire \cmos_config_1|WideOr11~17_combout ;
wire \cmos_config_1|WideOr11~18_combout ;
wire \cmos_config_1|WideOr11~25_combout ;
wire \cmos_config_1|WideOr12~7_combout ;
wire \cmos_config_1|WideOr12~4_combout ;
wire \cmos_config_1|WideOr12~5_combout ;
wire \cmos_config_1|WideOr12~6_combout ;
wire \cmos_config_1|WideOr12~8_combout ;
wire \cmos_config_1|WideOr12~15_combout ;
wire \cmos_config_1|WideOr12~13_combout ;
wire \cmos_config_1|WideOr12~12_combout ;
wire \cmos_config_1|WideOr12~14_combout ;
wire \cmos_config_1|WideOr12~22_combout ;
wire \cmos_config_1|WideOr12~9_combout ;
wire \cmos_config_1|WideOr12~10_combout ;
wire \cmos_config_1|WideOr12~11_combout ;
wire \cmos_config_1|WideOr12~21_combout ;
wire \cmos_config_1|WideOr12~16_combout ;
wire \cmos_config_1|WideOr12~18_combout ;
wire \cmos_config_1|WideOr12~17_combout ;
wire \cmos_config_1|WideOr12~23_combout ;
wire \cmos_config_1|WideOr12~24_combout ;
wire \cmos_config_1|WideOr12~19_combout ;
wire \cmos_config_1|WideOr12~20_combout ;
wire \cmos_config_1|WideOr5~0_combout ;
wire \cmos_config_1|WideOr5~1_combout ;
wire \cmos_config_1|WideOr5~2_combout ;
wire \cmos_config_1|WideOr5~10_combout ;
wire \cmos_config_1|WideOr5~11_combout ;
wire \cmos_config_1|WideOr5~5_combout ;
wire \cmos_config_1|WideOr5~7_combout ;
wire \cmos_config_1|WideOr5~6_combout ;
wire \cmos_config_1|WideOr5~8_combout ;
wire \cmos_config_1|WideOr5~13_combout ;
wire \cmos_config_1|WideOr5~14_combout ;
wire \cmos_config_1|WideOr5~3_combout ;
wire \cmos_config_1|WideOr5~4_combout ;
wire \cmos_config_1|WideOr5~9_combout ;
wire \cmos_config_1|WideOr5~12_combout ;
wire \cmos_config_1|WideOr6~5_combout ;
wire \cmos_config_1|WideOr6~6_combout ;
wire \cmos_config_1|WideOr6~4_combout ;
wire \cmos_config_1|WideOr6~7_combout ;
wire \cmos_config_1|WideOr6~2_combout ;
wire \cmos_config_1|WideOr6~3_combout ;
wire \cmos_config_1|WideOr6~8_combout ;
wire \cmos_config_1|WideOr6~12_combout ;
wire \cmos_config_1|WideOr6~10_combout ;
wire \cmos_config_1|WideOr6~9_combout ;
wire \cmos_config_1|WideOr6~11_combout ;
wire \cmos_config_1|WideOr6~13_combout ;
wire \cmos_config_1|WideOr6~14_combout ;
wire \cmos_config_1|u1|Mux0~1_combout ;
wire \cmos_config_1|u1|Mux0~2_combout ;
wire \cmos_config_1|u1|Mux0~5_combout ;
wire \cmos_config_1|u1|Mux0~8_combout ;
wire \cmos_config_1|u1|Mux0~20_combout ;
wire \cmos_config_1|WideOr0~3_combout ;
wire \cmos_config_1|WideOr0~4_combout ;
wire \cmos_config_1|WideOr0~5_combout ;
wire \cmos_config_1|WideOr0~6_combout ;
wire \cmos_config_1|WideOr0~7_combout ;
wire \cmos_config_1|WideOr0~8_combout ;
wire \cmos_config_1|WideOr0~9_combout ;
wire \cmos_config_1|WideOr2~0_combout ;
wire \cmos_config_1|WideOr2~1_combout ;
wire \cmos_config_1|WideOr2~2_combout ;
wire \cmos_config_1|WideOr2~3_combout ;
wire \cmos_config_1|u1|Mux0~16_combout ;
wire \cmos_config_1|WideOr1~3_combout ;
wire \cmos_config_1|WideOr1~4_combout ;
wire \cmos_config_1|WideOr1~2_combout ;
wire \cmos_config_1|WideOr1~5_combout ;
wire \cmos_config_1|u1|Mux0~15_combout ;
wire \cmos_config_1|u1|Mux0~17_combout ;
wire \cmos_config_1|u1|Mux0~21_combout ;
wire \cmos_config_1|WideOr20~0_combout ;
wire \cmos_config_1|WideOr20~4_combout ;
wire \cmos_config_1|WideOr20~1_combout ;
wire \cmos_config_1|WideOr20~2_combout ;
wire \cmos_config_1|WideOr20~3_combout ;
wire \cmos_config_1|WideOr20~5_combout ;
wire \cmos_config_1|WideOr20~23_combout ;
wire \cmos_config_1|WideOr20~19_combout ;
wire \cmos_config_1|WideOr20~20_combout ;
wire \cmos_config_1|WideOr20~21_combout ;
wire \cmos_config_1|WideOr20~22_combout ;
wire \cmos_config_1|WideOr20~24_combout ;
wire \cmos_config_1|WideOr20~10_combout ;
wire \cmos_config_1|WideOr20~6_combout ;
wire \cmos_config_1|WideOr20~7_combout ;
wire \cmos_config_1|WideOr20~8_combout ;
wire \cmos_config_1|WideOr20~9_combout ;
wire \cmos_config_1|WideOr20~11_combout ;
wire \cmos_config_1|WideOr20~16_combout ;
wire \cmos_config_1|WideOr20~12_combout ;
wire \cmos_config_1|WideOr20~13_combout ;
wire \cmos_config_1|WideOr20~14_combout ;
wire \cmos_config_1|WideOr20~15_combout ;
wire \cmos_config_1|WideOr20~17_combout ;
wire \cmos_config_1|WideOr20~18_combout ;
wire \cmos_config_1|WideOr20~25_combout ;
wire \cmos_config_1|WideOr21~4_combout ;
wire \cmos_config_1|WideOr21~2_combout ;
wire \cmos_config_1|WideOr21~1_combout ;
wire \cmos_config_1|WideOr21~3_combout ;
wire \cmos_config_1|WideOr21~0_combout ;
wire \cmos_config_1|WideOr21~5_combout ;
wire \cmos_config_1|WideOr21~20_combout ;
wire \cmos_config_1|WideOr21~16_combout ;
wire \cmos_config_1|WideOr21~17_combout ;
wire \cmos_config_1|WideOr21~18_combout ;
wire \cmos_config_1|WideOr21~19_combout ;
wire \cmos_config_1|WideOr21~21_combout ;
wire \cmos_config_1|WideOr21~9_combout ;
wire \cmos_config_1|WideOr21~13_combout ;
wire \cmos_config_1|WideOr21~10_combout ;
wire \cmos_config_1|WideOr21~11_combout ;
wire \cmos_config_1|WideOr21~12_combout ;
wire \cmos_config_1|WideOr21~14_combout ;
wire \cmos_config_1|WideOr21~7_combout ;
wire \cmos_config_1|WideOr21~6_combout ;
wire \cmos_config_1|WideOr21~23_combout ;
wire \cmos_config_1|WideOr21~24_combout ;
wire \cmos_config_1|WideOr21~8_combout ;
wire \cmos_config_1|WideOr21~15_combout ;
wire \cmos_config_1|WideOr21~22_combout ;
wire \cmos_config_1|u1|Mux0~9_combout ;
wire \cmos_config_1|u1|Mux0~10_combout ;
wire \cmos_config_1|WideOr18~19_combout ;
wire \cmos_config_1|WideOr18~20_combout ;
wire \cmos_config_1|WideOr18~23_combout ;
wire \cmos_config_1|WideOr18~24_combout ;
wire \cmos_config_1|WideOr18~21_combout ;
wire \cmos_config_1|WideOr18~12_combout ;
wire \cmos_config_1|WideOr18~16_combout ;
wire \cmos_config_1|WideOr18~13_combout ;
wire \cmos_config_1|WideOr18~14_combout ;
wire \cmos_config_1|WideOr18~15_combout ;
wire \cmos_config_1|WideOr18~17_combout ;
wire \cmos_config_1|WideOr18~6_combout ;
wire \cmos_config_1|WideOr18~10_combout ;
wire \cmos_config_1|WideOr18~8_combout ;
wire \cmos_config_1|WideOr18~7_combout ;
wire \cmos_config_1|WideOr18~9_combout ;
wire \cmos_config_1|WideOr18~11_combout ;
wire \cmos_config_1|WideOr18~18_combout ;
wire \cmos_config_1|WideOr18~4_combout ;
wire \cmos_config_1|WideOr18~2_combout ;
wire \cmos_config_1|WideOr18~1_combout ;
wire \cmos_config_1|WideOr18~3_combout ;
wire \cmos_config_1|WideOr18~5_combout ;
wire \cmos_config_1|WideOr18~22_combout ;
wire \cmos_config_1|WideOr19~15_combout ;
wire \cmos_config_1|WideOr19~12_combout ;
wire \cmos_config_1|WideOr19~13_combout ;
wire \cmos_config_1|WideOr19~14_combout ;
wire \cmos_config_1|WideOr19~11_combout ;
wire \cmos_config_1|WideOr19~16_combout ;
wire \cmos_config_1|WideOr19~7_combout ;
wire \cmos_config_1|WideOr19~6_combout ;
wire \cmos_config_1|WideOr19~8_combout ;
wire \cmos_config_1|WideOr19~9_combout ;
wire \cmos_config_1|WideOr19~10_combout ;
wire \cmos_config_1|WideOr19~17_combout ;
wire \cmos_config_1|WideOr19~18_combout ;
wire \cmos_config_1|WideOr19~22_combout ;
wire \cmos_config_1|WideOr19~19_combout ;
wire \cmos_config_1|WideOr19~20_combout ;
wire \cmos_config_1|WideOr19~21_combout ;
wire \cmos_config_1|WideOr19~23_combout ;
wire \cmos_config_1|WideOr19~4_combout ;
wire \cmos_config_1|WideOr19~0_combout ;
wire \cmos_config_1|WideOr19~1_combout ;
wire \cmos_config_1|WideOr19~2_combout ;
wire \cmos_config_1|WideOr19~3_combout ;
wire \cmos_config_1|WideOr19~5_combout ;
wire \cmos_config_1|WideOr19~24_combout ;
wire \cmos_config_1|WideOr17~9_combout ;
wire \cmos_config_1|WideOr17~5_combout ;
wire \cmos_config_1|WideOr17~7_combout ;
wire \cmos_config_1|WideOr17~6_combout ;
wire \cmos_config_1|WideOr17~8_combout ;
wire \cmos_config_1|WideOr17~10_combout ;
wire \cmos_config_1|WideOr17~15_combout ;
wire \cmos_config_1|WideOr17~11_combout ;
wire \cmos_config_1|WideOr17~12_combout ;
wire \cmos_config_1|WideOr17~13_combout ;
wire \cmos_config_1|WideOr17~14_combout ;
wire \cmos_config_1|WideOr17~16_combout ;
wire \cmos_config_1|WideOr17~17_combout ;
wire \cmos_config_1|WideOr17~3_combout ;
wire \cmos_config_1|WideOr17~0_combout ;
wire \cmos_config_1|WideOr17~1_combout ;
wire \cmos_config_1|WideOr17~2_combout ;
wire \cmos_config_1|WideOr17~4_combout ;
wire \cmos_config_1|WideOr17~18_combout ;
wire \cmos_config_1|WideOr17~19_combout ;
wire \cmos_config_1|WideOr17~20_combout ;
wire \cmos_config_1|WideOr16~3_combout ;
wire \cmos_config_1|WideOr16~1_combout ;
wire \cmos_config_1|WideOr16~0_combout ;
wire \cmos_config_1|WideOr16~2_combout ;
wire \cmos_config_1|WideOr16~4_combout ;
wire \cmos_config_1|WideOr16~19_combout ;
wire \cmos_config_1|WideOr16~18_combout ;
wire \cmos_config_1|WideOr16~20_combout ;
wire \cmos_config_1|WideOr16~21_combout ;
wire \cmos_config_1|WideOr16~17_combout ;
wire \cmos_config_1|WideOr16~22_combout ;
wire \cmos_config_1|WideOr16~5_combout ;
wire \cmos_config_1|WideOr16~9_combout ;
wire \cmos_config_1|WideOr16~6_combout ;
wire \cmos_config_1|WideOr16~7_combout ;
wire \cmos_config_1|WideOr16~8_combout ;
wire \cmos_config_1|WideOr16~10_combout ;
wire \cmos_config_1|WideOr16~14_combout ;
wire \cmos_config_1|WideOr16~11_combout ;
wire \cmos_config_1|WideOr16~12_combout ;
wire \cmos_config_1|WideOr16~13_combout ;
wire \cmos_config_1|WideOr16~15_combout ;
wire \cmos_config_1|WideOr16~16_combout ;
wire \cmos_config_1|WideOr16~23_combout ;
wire \cmos_config_1|u1|Mux0~11_combout ;
wire \cmos_config_1|u1|Mux0~12_combout ;
wire \cmos_config_1|u1|Mux0~13_combout ;
wire \cmos_config_1|u1|Mux0~14_combout ;
wire \cmos_config_1|u1|Mux0~18_combout ;
wire \cmos_config_1|u1|Mux0~19_combout ;
wire \cmos_config_1|u1|reg_sdat~q ;
wire \cmos_config_2|WideOr0~2_combout ;
wire \cmos_config_2|WideOr1~3_combout ;
wire \cmos_config_2|WideOr1~4_combout ;
wire \cmos_config_2|WideOr0~0_combout ;
wire \cmos_config_2|WideOr0~1_combout ;
wire \cmos_config_2|WideOr0~4_combout ;
wire \cmos_config_2|WideOr0~3_combout ;
wire \cmos_config_2|WideOr0~5_combout ;
wire \cmos_config_2|WideOr1~2_combout ;
wire \cmos_config_2|WideOr1~5_combout ;
wire \cmos_config_2|i2c_data[22]~3_combout ;
wire \cmos_config_2|i2c_data[22]~2_combout ;
wire \cmos_config_2|u1|Mux0~16_combout ;
wire \cmos_config_2|u1|Mux0~18_combout ;
wire \cmos_config_2|WideOr0~6_combout ;
wire \cmos_config_2|WideOr0~7_combout ;
wire \cmos_config_2|WideOr0~8_combout ;
wire \cmos_config_2|WideOr0~9_combout ;
wire \cmos_config_2|WideOr2~1_combout ;
wire \cmos_config_2|WideOr2~2_combout ;
wire \cmos_config_2|WideOr2~0_combout ;
wire \cmos_config_2|WideOr2~3_combout ;
wire \cmos_config_2|u1|Mux0~15_combout ;
wire \cmos_config_2|u1|Mux0~17_combout ;
wire \cmos_config_2|u1|Mux0~19_combout ;
wire \cmos_config_2|WideOr14~12_combout ;
wire \cmos_config_2|WideOr17~18_combout ;
wire \cmos_config_2|WideOr17~19_combout ;
wire \cmos_config_2|WideOr17~15_combout ;
wire \cmos_config_2|WideOr17~12_combout ;
wire \cmos_config_2|WideOr17~13_combout ;
wire \cmos_config_2|WideOr17~14_combout ;
wire \cmos_config_2|WideOr17~11_combout ;
wire \cmos_config_2|WideOr17~16_combout ;
wire \cmos_config_2|WideOr17~9_combout ;
wire \cmos_config_2|WideOr17~5_combout ;
wire \cmos_config_2|WideOr17~6_combout ;
wire \cmos_config_2|WideOr17~7_combout ;
wire \cmos_config_2|WideOr17~8_combout ;
wire \cmos_config_2|WideOr17~10_combout ;
wire \cmos_config_2|WideOr17~17_combout ;
wire \cmos_config_2|WideOr17~3_combout ;
wire \cmos_config_2|WideOr17~0_combout ;
wire \cmos_config_2|WideOr17~1_combout ;
wire \cmos_config_2|WideOr17~2_combout ;
wire \cmos_config_2|WideOr17~4_combout ;
wire \cmos_config_2|WideOr17~20_combout ;
wire \cmos_config_2|WideOr16~21_combout ;
wire \cmos_config_2|WideOr16~17_combout ;
wire \cmos_config_2|WideOr16~18_combout ;
wire \cmos_config_2|WideOr16~19_combout ;
wire \cmos_config_2|WideOr16~20_combout ;
wire \cmos_config_2|WideOr16~22_combout ;
wire \cmos_config_2|WideOr14~19_combout ;
wire \cmos_config_2|WideOr16~3_combout ;
wire \cmos_config_2|WideOr16~0_combout ;
wire \cmos_config_2|WideOr16~1_combout ;
wire \cmos_config_2|WideOr16~2_combout ;
wire \cmos_config_2|WideOr16~4_combout ;
wire \cmos_config_2|WideOr16~9_combout ;
wire \cmos_config_2|WideOr16~5_combout ;
wire \cmos_config_2|WideOr16~6_combout ;
wire \cmos_config_2|WideOr16~7_combout ;
wire \cmos_config_2|WideOr16~8_combout ;
wire \cmos_config_2|WideOr16~10_combout ;
wire \cmos_config_2|WideOr16~14_combout ;
wire \cmos_config_2|WideOr16~11_combout ;
wire \cmos_config_2|WideOr16~12_combout ;
wire \cmos_config_2|WideOr16~13_combout ;
wire \cmos_config_2|WideOr16~15_combout ;
wire \cmos_config_2|WideOr16~16_combout ;
wire \cmos_config_2|WideOr16~23_combout ;
wire \cmos_config_2|WideOr18~19_combout ;
wire \cmos_config_2|WideOr18~23_combout ;
wire \cmos_config_2|WideOr18~24_combout ;
wire \cmos_config_2|WideOr18~20_combout ;
wire \cmos_config_2|WideOr18~21_combout ;
wire \cmos_config_2|WideOr18~4_combout ;
wire \cmos_config_2|WideOr18~1_combout ;
wire \cmos_config_2|WideOr18~2_combout ;
wire \cmos_config_2|WideOr18~3_combout ;
wire \cmos_config_2|WideOr18~5_combout ;
wire \cmos_config_2|WideOr18~10_combout ;
wire \cmos_config_2|WideOr18~8_combout ;
wire \cmos_config_2|WideOr18~7_combout ;
wire \cmos_config_2|WideOr18~9_combout ;
wire \cmos_config_2|WideOr18~6_combout ;
wire \cmos_config_2|WideOr18~11_combout ;
wire \cmos_config_2|WideOr18~12_combout ;
wire \cmos_config_2|WideOr18~16_combout ;
wire \cmos_config_2|WideOr18~13_combout ;
wire \cmos_config_2|WideOr18~14_combout ;
wire \cmos_config_2|WideOr18~15_combout ;
wire \cmos_config_2|WideOr18~17_combout ;
wire \cmos_config_2|WideOr18~18_combout ;
wire \cmos_config_2|WideOr18~22_combout ;
wire \cmos_config_2|u1|Mux0~9_combout ;
wire \cmos_config_2|u1|Mux0~10_combout ;
wire \cmos_config_2|WideOr19~4_combout ;
wire \cmos_config_2|WideOr19~0_combout ;
wire \cmos_config_2|WideOr19~1_combout ;
wire \cmos_config_2|WideOr19~2_combout ;
wire \cmos_config_2|WideOr19~3_combout ;
wire \cmos_config_2|WideOr19~5_combout ;
wire \cmos_config_2|WideOr19~18_combout ;
wire \cmos_config_2|WideOr19~22_combout ;
wire \cmos_config_2|WideOr19~19_combout ;
wire \cmos_config_2|WideOr19~20_combout ;
wire \cmos_config_2|WideOr19~21_combout ;
wire \cmos_config_2|WideOr19~23_combout ;
wire \cmos_config_2|WideOr19~9_combout ;
wire \cmos_config_2|WideOr19~6_combout ;
wire \cmos_config_2|WideOr19~7_combout ;
wire \cmos_config_2|WideOr19~8_combout ;
wire \cmos_config_2|WideOr19~10_combout ;
wire \cmos_config_2|WideOr19~15_combout ;
wire \cmos_config_2|WideOr19~11_combout ;
wire \cmos_config_2|WideOr19~13_combout ;
wire \cmos_config_2|WideOr19~12_combout ;
wire \cmos_config_2|WideOr19~14_combout ;
wire \cmos_config_2|WideOr19~16_combout ;
wire \cmos_config_2|WideOr19~17_combout ;
wire \cmos_config_2|WideOr19~24_combout ;
wire \cmos_config_2|WideOr21~18_combout ;
wire \cmos_config_2|WideOr21~22_combout ;
wire \cmos_config_2|WideOr21~19_combout ;
wire \cmos_config_2|WideOr21~20_combout ;
wire \cmos_config_2|WideOr21~21_combout ;
wire \cmos_config_2|WideOr21~23_combout ;
wire \cmos_config_2|WideOr21~4_combout ;
wire \cmos_config_2|WideOr21~2_combout ;
wire \cmos_config_2|WideOr21~1_combout ;
wire \cmos_config_2|WideOr21~3_combout ;
wire \cmos_config_2|WideOr21~0_combout ;
wire \cmos_config_2|WideOr21~5_combout ;
wire \cmos_config_2|WideOr21~11_combout ;
wire \cmos_config_2|WideOr21~15_combout ;
wire \cmos_config_2|WideOr21~12_combout ;
wire \cmos_config_2|WideOr21~13_combout ;
wire \cmos_config_2|WideOr21~14_combout ;
wire \cmos_config_2|WideOr21~16_combout ;
wire \cmos_config_2|WideOr21~6_combout ;
wire \cmos_config_2|WideOr21~9_combout ;
wire \cmos_config_2|WideOr21~7_combout ;
wire \cmos_config_2|WideOr21~8_combout ;
wire \cmos_config_2|WideOr21~10_combout ;
wire \cmos_config_2|WideOr21~17_combout ;
wire \cmos_config_2|WideOr21~24_combout ;
wire \cmos_config_2|WideOr20~19_combout ;
wire \cmos_config_2|WideOr20~21_combout ;
wire \cmos_config_2|WideOr20~20_combout ;
wire \cmos_config_2|WideOr20~22_combout ;
wire \cmos_config_2|WideOr20~23_combout ;
wire \cmos_config_2|WideOr20~24_combout ;
wire \cmos_config_2|WideOr20~4_combout ;
wire \cmos_config_2|WideOr20~2_combout ;
wire \cmos_config_2|WideOr20~1_combout ;
wire \cmos_config_2|WideOr20~3_combout ;
wire \cmos_config_2|WideOr20~0_combout ;
wire \cmos_config_2|WideOr20~5_combout ;
wire \cmos_config_2|WideOr20~13_combout ;
wire \cmos_config_2|WideOr20~14_combout ;
wire \cmos_config_2|WideOr20~15_combout ;
wire \cmos_config_2|WideOr20~12_combout ;
wire \cmos_config_2|WideOr20~16_combout ;
wire \cmos_config_2|WideOr20~17_combout ;
wire \cmos_config_2|WideOr20~10_combout ;
wire \cmos_config_2|WideOr20~7_combout ;
wire \cmos_config_2|WideOr20~8_combout ;
wire \cmos_config_2|WideOr20~9_combout ;
wire \cmos_config_2|WideOr20~6_combout ;
wire \cmos_config_2|WideOr20~11_combout ;
wire \cmos_config_2|WideOr20~18_combout ;
wire \cmos_config_2|WideOr20~25_combout ;
wire \cmos_config_2|u1|Mux0~11_combout ;
wire \cmos_config_2|u1|Mux0~12_combout ;
wire \cmos_config_2|u1|Mux0~13_combout ;
wire \cmos_config_2|u1|Mux0~14_combout ;
wire \cmos_config_2|u1|Mux0~20_combout ;
wire \cmos_config_2|WideOr7~0_combout ;
wire \cmos_config_2|WideOr7~1_combout ;
wire \cmos_config_2|WideOr13~1_combout ;
wire \cmos_config_2|WideOr13~0_combout ;
wire \cmos_config_2|WideOr13~2_combout ;
wire \cmos_config_2|WideOr13~14_combout ;
wire \cmos_config_2|WideOr13~13_combout ;
wire \cmos_config_2|WideOr13~15_combout ;
wire \cmos_config_2|WideOr13~3_combout ;
wire \cmos_config_2|WideOr13~4_combout ;
wire \cmos_config_2|WideOr13~6_combout ;
wire \cmos_config_2|WideOr13~5_combout ;
wire \cmos_config_2|WideOr13~7_combout ;
wire \cmos_config_2|WideOr13~8_combout ;
wire \cmos_config_2|WideOr13~9_combout ;
wire \cmos_config_2|WideOr13~10_combout ;
wire \cmos_config_2|WideOr13~11_combout ;
wire \cmos_config_2|WideOr13~12_combout ;
wire \cmos_config_2|WideOr13~16_combout ;
wire \cmos_config_2|u1|Mux0~0_combout ;
wire \cmos_config_2|WideOr15~19_combout ;
wire \cmos_config_2|WideOr15~20_combout ;
wire \cmos_config_2|WideOr15~4_combout ;
wire \cmos_config_2|WideOr15~0_combout ;
wire \cmos_config_2|WideOr15~1_combout ;
wire \cmos_config_2|WideOr15~2_combout ;
wire \cmos_config_2|WideOr15~3_combout ;
wire \cmos_config_2|WideOr15~5_combout ;
wire \cmos_config_2|WideOr15~12_combout ;
wire \cmos_config_2|WideOr15~16_combout ;
wire \cmos_config_2|WideOr15~14_combout ;
wire \cmos_config_2|WideOr15~13_combout ;
wire \cmos_config_2|WideOr15~15_combout ;
wire \cmos_config_2|WideOr15~17_combout ;
wire \cmos_config_2|WideOr15~10_combout ;
wire \cmos_config_2|WideOr15~6_combout ;
wire \cmos_config_2|WideOr15~7_combout ;
wire \cmos_config_2|WideOr15~8_combout ;
wire \cmos_config_2|WideOr15~9_combout ;
wire \cmos_config_2|WideOr15~11_combout ;
wire \cmos_config_2|WideOr15~18_combout ;
wire \cmos_config_2|WideOr15~21_combout ;
wire \cmos_config_2|WideOr14~0_combout ;
wire \cmos_config_2|WideOr14~1_combout ;
wire \cmos_config_2|WideOr14~16_combout ;
wire \cmos_config_2|WideOr14~20_combout ;
wire \cmos_config_2|WideOr14~21_combout ;
wire \cmos_config_2|WideOr14~15_combout ;
wire \cmos_config_2|WideOr14~17_combout ;
wire \cmos_config_2|WideOr14~2_combout ;
wire \cmos_config_2|WideOr14~6_combout ;
wire \cmos_config_2|WideOr14~4_combout ;
wire \cmos_config_2|WideOr14~3_combout ;
wire \cmos_config_2|WideOr14~5_combout ;
wire \cmos_config_2|WideOr14~7_combout ;
wire \cmos_config_2|WideOr14~8_combout ;
wire \cmos_config_2|WideOr14~9_combout ;
wire \cmos_config_2|WideOr14~10_combout ;
wire \cmos_config_2|WideOr14~11_combout ;
wire \cmos_config_2|WideOr14~13_combout ;
wire \cmos_config_2|WideOr14~14_combout ;
wire \cmos_config_2|WideOr14~18_combout ;
wire \cmos_config_2|Decoder0~1_combout ;
wire \cmos_config_2|Decoder0~2_combout ;
wire \cmos_config_2|WideOr8~3_combout ;
wire \cmos_config_2|WideOr8~7_combout ;
wire \cmos_config_2|WideOr8~5_combout ;
wire \cmos_config_2|WideOr8~4_combout ;
wire \cmos_config_2|WideOr8~6_combout ;
wire \cmos_config_2|WideOr8~8_combout ;
wire \cmos_config_2|WideOr8~0_combout ;
wire \cmos_config_2|WideOr8~1_combout ;
wire \cmos_config_2|WideOr8~10_combout ;
wire \cmos_config_2|WideOr8~11_combout ;
wire \cmos_config_2|WideOr8~2_combout ;
wire \cmos_config_2|WideOr8~9_combout ;
wire \cmos_config_2|u1|Mux0~6_combout ;
wire \cmos_config_2|u1|Mux0~7_combout ;
wire \cmos_config_2|WideOr10~3_combout ;
wire \cmos_config_2|WideOr10~0_combout ;
wire \cmos_config_2|WideOr10~1_combout ;
wire \cmos_config_2|WideOr10~2_combout ;
wire \cmos_config_2|WideOr10~4_combout ;
wire \cmos_config_2|WideOr10~5_combout ;
wire \cmos_config_2|WideOr10~9_combout ;
wire \cmos_config_2|WideOr10~6_combout ;
wire \cmos_config_2|WideOr10~7_combout ;
wire \cmos_config_2|WideOr10~8_combout ;
wire \cmos_config_2|WideOr10~10_combout ;
wire \cmos_config_2|WideOr10~15_combout ;
wire \cmos_config_2|WideOr10~11_combout ;
wire \cmos_config_2|WideOr10~12_combout ;
wire \cmos_config_2|WideOr10~13_combout ;
wire \cmos_config_2|WideOr10~14_combout ;
wire \cmos_config_2|WideOr10~16_combout ;
wire \cmos_config_2|WideOr10~17_combout ;
wire \cmos_config_2|WideOr18~0_combout ;
wire \cmos_config_2|WideOr10~18_combout ;
wire \cmos_config_2|WideOr10~19_combout ;
wire \cmos_config_2|WideOr10~20_combout ;
wire \cmos_config_2|WideOr10~21_combout ;
wire \cmos_config_2|WideOr10~22_combout ;
wire \cmos_config_2|WideOr10~23_combout ;
wire \cmos_config_2|WideOr9~1_combout ;
wire \cmos_config_2|WideOr9~0_combout ;
wire \cmos_config_2|WideOr9~2_combout ;
wire \cmos_config_2|WideOr9~3_combout ;
wire \cmos_config_2|WideOr9~4_combout ;
wire \cmos_config_2|WideOr9~5_combout ;
wire \cmos_config_2|WideOr9~6_combout ;
wire \cmos_config_2|WideOr9~7_combout ;
wire \cmos_config_2|WideOr9~8_combout ;
wire \cmos_config_2|WideOr9~9_combout ;
wire \cmos_config_2|WideOr9~10_combout ;
wire \cmos_config_2|WideOr9~13_combout ;
wire \cmos_config_2|WideOr9~11_combout ;
wire \cmos_config_2|WideOr9~12_combout ;
wire \cmos_config_2|WideOr9~14_combout ;
wire \cmos_config_2|WideOr9~15_combout ;
wire \cmos_config_2|WideOr3~7_combout ;
wire \cmos_config_2|WideOr3~4_combout ;
wire \cmos_config_2|WideOr3~5_combout ;
wire \cmos_config_2|WideOr3~6_combout ;
wire \cmos_config_2|WideOr3~8_combout ;
wire \cmos_config_2|WideOr3~0_combout ;
wire \cmos_config_2|WideOr3~2_combout ;
wire \cmos_config_2|WideOr3~1_combout ;
wire \cmos_config_2|WideOr3~3_combout ;
wire \cmos_config_2|WideOr3~9_combout ;
wire \cmos_config_2|WideOr4~0_combout ;
wire \cmos_config_2|WideOr4~1_combout ;
wire \cmos_config_2|WideOr4~11_combout ;
wire \cmos_config_2|WideOr4~12_combout ;
wire \cmos_config_2|WideOr4~13_combout ;
wire \cmos_config_2|WideOr4~3_combout ;
wire \cmos_config_2|WideOr4~4_combout ;
wire \cmos_config_2|WideOr4~2_combout ;
wire \cmos_config_2|WideOr4~5_combout ;
wire \cmos_config_2|WideOr4~6_combout ;
wire \cmos_config_2|WideOr4~7_combout ;
wire \cmos_config_2|WideOr4~8_combout ;
wire \cmos_config_2|WideOr4~9_combout ;
wire \cmos_config_2|WideOr4~10_combout ;
wire \cmos_config_2|WideOr4~14_combout ;
wire \cmos_config_2|u1|Mux0~3_combout ;
wire \cmos_config_2|u1|Mux0~4_combout ;
wire \cmos_config_2|WideOr11~4_combout ;
wire \cmos_config_2|WideOr11~2_combout ;
wire \cmos_config_2|WideOr11~1_combout ;
wire \cmos_config_2|WideOr11~3_combout ;
wire \cmos_config_2|WideOr11~0_combout ;
wire \cmos_config_2|WideOr11~5_combout ;
wire \cmos_config_2|WideOr11~23_combout ;
wire \cmos_config_2|WideOr11~20_combout ;
wire \cmos_config_2|WideOr11~21_combout ;
wire \cmos_config_2|WideOr11~22_combout ;
wire \cmos_config_2|WideOr11~19_combout ;
wire \cmos_config_2|WideOr11~24_combout ;
wire \cmos_config_2|WideOr11~6_combout ;
wire \cmos_config_2|WideOr11~10_combout ;
wire \cmos_config_2|WideOr11~7_combout ;
wire \cmos_config_2|WideOr11~8_combout ;
wire \cmos_config_2|WideOr11~9_combout ;
wire \cmos_config_2|WideOr11~11_combout ;
wire \cmos_config_2|WideOr11~16_combout ;
wire \cmos_config_2|WideOr11~12_combout ;
wire \cmos_config_2|WideOr11~14_combout ;
wire \cmos_config_2|WideOr11~13_combout ;
wire \cmos_config_2|WideOr11~15_combout ;
wire \cmos_config_2|WideOr11~17_combout ;
wire \cmos_config_2|WideOr11~18_combout ;
wire \cmos_config_2|WideOr11~25_combout ;
wire \cmos_config_2|WideOr12~5_combout ;
wire \cmos_config_2|WideOr12~4_combout ;
wire \cmos_config_2|WideOr12~6_combout ;
wire \cmos_config_2|WideOr12~7_combout ;
wire \cmos_config_2|WideOr12~8_combout ;
wire \cmos_config_2|WideOr12~18_combout ;
wire \cmos_config_2|WideOr12~17_combout ;
wire \cmos_config_2|WideOr12~23_combout ;
wire \cmos_config_2|WideOr12~24_combout ;
wire \cmos_config_2|WideOr12~19_combout ;
wire \cmos_config_2|WideOr12~10_combout ;
wire \cmos_config_2|WideOr12~11_combout ;
wire \cmos_config_2|WideOr12~9_combout ;
wire \cmos_config_2|WideOr12~21_combout ;
wire \cmos_config_2|WideOr12~15_combout ;
wire \cmos_config_2|WideOr12~13_combout ;
wire \cmos_config_2|WideOr12~12_combout ;
wire \cmos_config_2|WideOr12~14_combout ;
wire \cmos_config_2|WideOr12~22_combout ;
wire \cmos_config_2|WideOr12~16_combout ;
wire \cmos_config_2|WideOr12~20_combout ;
wire \cmos_config_2|WideOr6~6_combout ;
wire \cmos_config_2|WideOr6~5_combout ;
wire \cmos_config_2|WideOr6~4_combout ;
wire \cmos_config_2|WideOr6~7_combout ;
wire \cmos_config_2|WideOr6~2_combout ;
wire \cmos_config_2|WideOr6~3_combout ;
wire \cmos_config_2|WideOr6~8_combout ;
wire \cmos_config_2|WideOr6~12_combout ;
wire \cmos_config_2|WideOr6~9_combout ;
wire \cmos_config_2|WideOr6~10_combout ;
wire \cmos_config_2|WideOr6~11_combout ;
wire \cmos_config_2|WideOr6~13_combout ;
wire \cmos_config_2|WideOr6~14_combout ;
wire \cmos_config_2|WideOr5~10_combout ;
wire \cmos_config_2|WideOr5~11_combout ;
wire \cmos_config_2|WideOr5~13_combout ;
wire \cmos_config_2|WideOr5~14_combout ;
wire \cmos_config_2|WideOr5~3_combout ;
wire \cmos_config_2|WideOr5~4_combout ;
wire \cmos_config_2|WideOr5~7_combout ;
wire \cmos_config_2|WideOr5~5_combout ;
wire \cmos_config_2|WideOr5~6_combout ;
wire \cmos_config_2|WideOr5~8_combout ;
wire \cmos_config_2|WideOr5~9_combout ;
wire \cmos_config_2|WideOr5~1_combout ;
wire \cmos_config_2|WideOr5~0_combout ;
wire \cmos_config_2|WideOr5~2_combout ;
wire \cmos_config_2|WideOr5~12_combout ;
wire \cmos_config_2|u1|Mux0~1_combout ;
wire \cmos_config_2|u1|Mux0~2_combout ;
wire \cmos_config_2|u1|Mux0~5_combout ;
wire \cmos_config_2|u1|Mux0~8_combout ;
wire \cmos_config_2|u1|Mux0~21_combout ;
wire \cmos_config_2|u1|reg_sdat~q ;
wire \u_Sdram_Control_4Port|command1|always4~0_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[8]~15_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[8]~16 ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[9]~21_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[9]~22 ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[10]~23_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[10]~24 ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[11]~25_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[11]~26 ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[12]~27_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[12]~28 ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[13]~29_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[13]~30 ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[14]~31_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[14]~32 ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[15]~33_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[15]~34 ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[16]~35_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[16]~36 ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[17]~37_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[17]~38 ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[18]~39_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[18]~40 ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[19]~41_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[19]~42 ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[20]~43_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[20]~44 ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[21]~45_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[21]~46 ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[22]~47_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[10]~18_combout ;
wire \u_Sdram_Control_4Port|LessThan3~0_combout ;
wire \u_Sdram_Control_4Port|LessThan3~1_combout ;
wire \u_Sdram_Control_4Port|LessThan3~2_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[10]~17_combout ;
wire \u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[8]~15_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[8]~16 ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[9]~22_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[9]~23 ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[10]~24_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[10]~25 ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[11]~26_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[11]~27 ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[12]~28_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[12]~29 ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[13]~30_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[13]~31 ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[14]~32_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[14]~33 ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[15]~34_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[15]~35 ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[16]~36_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[16]~37 ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[17]~38_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[17]~39 ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[18]~40_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[18]~41 ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[19]~42_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[19]~43 ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[20]~44_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[20]~45 ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[21]~46_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[21]~47 ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[22]~48_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[13]~17_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[13]~18_combout ;
wire \u_Sdram_Control_4Port|LessThan1~0_combout ;
wire \u_Sdram_Control_4Port|LessThan1~1_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[13]~19_combout ;
wire \u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ;
wire \u_Sdram_Control_4Port|mADDR[8]~0_combout ;
wire \u_Sdram_Control_4Port|Add9~0_combout ;
wire \u_Sdram_Control_4Port|Add9~1 ;
wire \u_Sdram_Control_4Port|Add9~2_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~32_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ;
wire \u_Sdram_Control_4Port|Add9~3 ;
wire \u_Sdram_Control_4Port|Add9~4_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~33_combout ;
wire \u_Sdram_Control_4Port|Add9~5 ;
wire \u_Sdram_Control_4Port|Add9~6_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~34_combout ;
wire \u_Sdram_Control_4Port|Add9~7 ;
wire \u_Sdram_Control_4Port|Add9~8_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~35_combout ;
wire \u_Sdram_Control_4Port|Add9~9 ;
wire \u_Sdram_Control_4Port|Add9~10_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~36_combout ;
wire \u_Sdram_Control_4Port|Add9~11 ;
wire \u_Sdram_Control_4Port|Add9~12_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~37_combout ;
wire \u_Sdram_Control_4Port|Add9~13 ;
wire \u_Sdram_Control_4Port|Add9~14_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~38_combout ;
wire \u_Sdram_Control_4Port|Add9~15 ;
wire \u_Sdram_Control_4Port|Add9~16_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~39_combout ;
wire \u_Sdram_Control_4Port|Add9~17 ;
wire \u_Sdram_Control_4Port|Add9~18_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~40_combout ;
wire \u_Sdram_Control_4Port|Add9~19 ;
wire \u_Sdram_Control_4Port|Add9~20_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~41_combout ;
wire \u_Sdram_Control_4Port|Add9~21 ;
wire \u_Sdram_Control_4Port|Add9~22_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~42_combout ;
wire \u_Sdram_Control_4Port|Add9~23 ;
wire \u_Sdram_Control_4Port|Add9~24_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~29_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~30_combout ;
wire \u_Sdram_Control_4Port|Add9~25 ;
wire \u_Sdram_Control_4Port|Add9~26_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~44_combout ;
wire \u_Sdram_Control_4Port|Add9~27 ;
wire \u_Sdram_Control_4Port|Add9~28_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~43_combout ;
wire \u_Sdram_Control_4Port|LessThan2~0_combout ;
wire \u_Sdram_Control_4Port|LessThan2~1_combout ;
wire \u_Sdram_Control_4Port|LessThan2~2_combout ;
wire \u_Sdram_Control_4Port|LessThan2~3_combout ;
wire \u_Sdram_Control_4Port|LessThan2~4_combout ;
wire \u_Sdram_Control_4Port|rWR2_ADDR~31_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[8]~15_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[8]~16 ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[9]~21_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[9]~22 ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[10]~23_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[10]~24 ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[11]~25_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[11]~26 ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[12]~27_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[12]~28 ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[13]~29_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[13]~30 ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[14]~31_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[14]~32 ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[15]~33_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[15]~34 ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[16]~35_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[16]~36 ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[17]~37_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[17]~38 ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[18]~39_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[18]~40 ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[19]~41_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[17]~18_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[19]~42 ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[20]~43_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[20]~44 ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[21]~45_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[21]~46 ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[22]~47_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[17]~17_combout ;
wire \u_Sdram_Control_4Port|LessThan4~0_combout ;
wire \u_Sdram_Control_4Port|LessThan4~1_combout ;
wire \u_Sdram_Control_4Port|LessThan4~2_combout ;
wire \u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ;
wire \u_Sdram_Control_4Port|mADDR~1_combout ;
wire \u_Sdram_Control_4Port|mADDR~2_combout ;
wire \u_Sdram_Control_4Port|control1|SADDR[8]~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|SA~0_combout ;
wire \u_Sdram_Control_4Port|SA~0_combout ;
wire \u_Sdram_Control_4Port|mADDR~3_combout ;
wire \u_Sdram_Control_4Port|mADDR~4_combout ;
wire \u_Sdram_Control_4Port|command1|SA~1_combout ;
wire \u_Sdram_Control_4Port|SA~1_combout ;
wire \u_Sdram_Control_4Port|mADDR~5_combout ;
wire \u_Sdram_Control_4Port|mADDR~6_combout ;
wire \u_Sdram_Control_4Port|control1|SADDR[10]~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|SA~2_combout ;
wire \u_Sdram_Control_4Port|SA~2_combout ;
wire \u_Sdram_Control_4Port|mADDR~7_combout ;
wire \u_Sdram_Control_4Port|mADDR~8_combout ;
wire \u_Sdram_Control_4Port|control1|SADDR[11]~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|SA~3_combout ;
wire \u_Sdram_Control_4Port|SA~3_combout ;
wire \u_Sdram_Control_4Port|mADDR~9_combout ;
wire \u_Sdram_Control_4Port|mADDR~10_combout ;
wire \u_Sdram_Control_4Port|command1|SA~4_combout ;
wire \u_Sdram_Control_4Port|SA~4_combout ;
wire \u_Sdram_Control_4Port|mADDR~11_combout ;
wire \u_Sdram_Control_4Port|mADDR~12_combout ;
wire \u_Sdram_Control_4Port|control1|SADDR[13]~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|SA~5_combout ;
wire \u_Sdram_Control_4Port|SA~5_combout ;
wire \u_Sdram_Control_4Port|mADDR~13_combout ;
wire \u_Sdram_Control_4Port|mADDR~14_combout ;
wire \u_Sdram_Control_4Port|control1|SADDR[14]~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|SA~6_combout ;
wire \u_Sdram_Control_4Port|SA~6_combout ;
wire \u_Sdram_Control_4Port|mADDR~15_combout ;
wire \u_Sdram_Control_4Port|mADDR~16_combout ;
wire \u_Sdram_Control_4Port|command1|SA~7_combout ;
wire \u_Sdram_Control_4Port|SA~7_combout ;
wire \u_Sdram_Control_4Port|mADDR~17_combout ;
wire \u_Sdram_Control_4Port|mADDR~18_combout ;
wire \u_Sdram_Control_4Port|control1|SADDR[16]~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|SA~8_combout ;
wire \u_Sdram_Control_4Port|SA~8_combout ;
wire \u_Sdram_Control_4Port|mADDR~19_combout ;
wire \u_Sdram_Control_4Port|mADDR~20_combout ;
wire \u_Sdram_Control_4Port|control1|SADDR[17]~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|SA~9_combout ;
wire \u_Sdram_Control_4Port|SA~9_combout ;
wire \u_Sdram_Control_4Port|command1|rw_shift[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|rw_shift~0_combout ;
wire \u_Sdram_Control_4Port|command1|do_rw~0_combout ;
wire \u_Sdram_Control_4Port|command1|do_rw~q ;
wire \u_Sdram_Control_4Port|mADDR~21_combout ;
wire \u_Sdram_Control_4Port|mADDR~22_combout ;
wire \u_Sdram_Control_4Port|control1|SADDR[18]~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|SA~10_combout ;
wire \u_Sdram_Control_4Port|SA~10_combout ;
wire \u_Sdram_Control_4Port|mADDR~23_combout ;
wire \u_Sdram_Control_4Port|mADDR~24_combout ;
wire \u_Sdram_Control_4Port|control1|SADDR[19]~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|SA~11_combout ;
wire \u_Sdram_Control_4Port|SA~11_combout ;
wire \u_Sdram_Control_4Port|LessThan0~0_combout ;
wire \u_Sdram_Control_4Port|DQM~0_combout ;
wire \u_Sdram_Control_4Port|DQM[0]~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|WE_N~0_combout ;
wire \u_Sdram_Control_4Port|command1|CS_N~0_combout ;
wire \u_Sdram_Control_4Port|command1|rw_flag~1_combout ;
wire \u_Sdram_Control_4Port|command1|rw_flag~q ;
wire \u_Sdram_Control_4Port|command1|WE_N~1_combout ;
wire \u_Sdram_Control_4Port|command1|WE_N~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|WE_N~q ;
wire \u_Sdram_Control_4Port|WE_N~0_combout ;
wire \u_Sdram_Control_4Port|WE_N~q ;
wire \u_Sdram_Control_4Port|command1|CAS_N~0_combout ;
wire \u_Sdram_Control_4Port|command1|CAS_N~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|CAS_N~q ;
wire \u_Sdram_Control_4Port|CAS_N~0_combout ;
wire \u_Sdram_Control_4Port|CAS_N~q ;
wire \u_Sdram_Control_4Port|command1|RAS_N~0_combout ;
wire \u_Sdram_Control_4Port|command1|RAS_N~1_combout ;
wire \u_Sdram_Control_4Port|command1|RAS_N~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|RAS_N~q ;
wire \u_Sdram_Control_4Port|RAS_N~0_combout ;
wire \u_Sdram_Control_4Port|RAS_N~q ;
wire \u_Sdram_Control_4Port|mADDR~25_combout ;
wire \u_Sdram_Control_4Port|mADDR~26_combout ;
wire \u_Sdram_Control_4Port|control1|SADDR[22]~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|CS_N~1_combout ;
wire \u_Sdram_Control_4Port|CS_N[0]~feeder_combout ;
wire \u_Sdram_Control_4Port|mADDR~27_combout ;
wire \u_Sdram_Control_4Port|mADDR~28_combout ;
wire \u_Sdram_Control_4Port|control1|SADDR[20]~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|BA~0_combout ;
wire \u_Sdram_Control_4Port|BA[0]~feeder_combout ;
wire \u_Sdram_Control_4Port|mADDR~29_combout ;
wire \u_Sdram_Control_4Port|mADDR~30_combout ;
wire \u_Sdram_Control_4Port|control1|SADDR[21]~feeder_combout ;
wire \u_Sdram_Control_4Port|command1|BA~1_combout ;
wire \u_Sdram_Control_4Port|BA[1]~feeder_combout ;
wire \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \u_Sdram_Control_4Port|command1|CKE~q ;
wire \u_Sdram_Control_4Port|CKE~feeder_combout ;
wire \u_Sdram_Control_4Port|CKE~q ;
wire \u_color_bar|hs_reg~0_combout ;
wire \u_color_bar|hs_reg~q ;
wire \u_color_bar|hs_reg_d0~feeder_combout ;
wire \u_color_bar|hs_reg_d0~q ;
wire \u_sobel_top|u_YCbCr|RGB_hsync_r[0]~feeder_combout ;
wire \u_sobel_top|u_YCbCr|RGB_hsync_r[2]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|Y_hsync_r[0]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|Y_hsync_r[1]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|Y_hsync_r[2]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|Y_hsync_r[3]~feeder_combout ;
wire \u_color_bar|oVGA_DE~0_combout ;
wire \u_sobel_top|u_YCbCr|RGB_de_r[2]~feeder_combout ;
wire \DRAM_DQ[2]~input_o ;
wire \u_Sdram_Control_4Port|mDATAOUT[2]~feeder_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_b[10]~0_combout ;
wire \DRAM_DQ[4]~input_o ;
wire \u_Sdram_Control_4Port|mDATAOUT[4]~feeder_combout ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \u_Sdram_Control_4Port|mDATAOUT[6]~feeder_combout ;
wire \u_color_bar|rgb_r_reg~2_combout ;
wire \u_color_bar|rgb_g_reg~1_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ram_address_b[10]~0_combout ;
wire \u_color_bar|rgb_r_reg~3_combout ;
wire \DRAM_DQ[0]~input_o ;
wire \u_Sdram_Control_4Port|mDATAOUT[0]~feeder_combout ;
wire \DRAM_DQ[1]~input_o ;
wire \u_Sdram_Control_4Port|mDATAOUT[1]~feeder_combout ;
wire \DRAM_DQ[3]~input_o ;
wire \u_Sdram_Control_4Port|mDATAOUT[3]~feeder_combout ;
wire \DRAM_DQ[15]~input_o ;
wire \u_Sdram_Control_4Port|mDATAOUT[15]~feeder_combout ;
wire \u_color_bar|rgb_r_reg~6_combout ;
wire \u_color_bar|rgb_r_reg~7_combout ;
wire \u_color_bar|rgb_r_reg~4_combout ;
wire \u_color_bar|rgb_r_reg~5_combout ;
wire \u_color_bar|rgb_r_reg~0_combout ;
wire \u_color_bar|rgb_r_reg~1_combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][7]~combout ;
wire \u_color_bar|rgb_r_reg~8_combout ;
wire \u_color_bar|rgb_r_reg~9_combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|_~2_combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][6]~combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][5]~combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][9]~combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][4]~combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][3]~combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][7]~2_combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][2]~3_combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~4_combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][5]~5_combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][4]~6_combout ;
wire \u_sobel_top|u_YCbCr|R1[4]~12 ;
wire \u_sobel_top|u_YCbCr|R1[5]~14 ;
wire \u_sobel_top|u_YCbCr|R1[6]~16 ;
wire \u_sobel_top|u_YCbCr|R1[7]~18 ;
wire \u_sobel_top|u_YCbCr|R1[8]~20 ;
wire \u_sobel_top|u_YCbCr|R1[9]~22 ;
wire \u_sobel_top|u_YCbCr|R1[10]~24 ;
wire \u_sobel_top|u_YCbCr|R1[11]~25_combout ;
wire \u_color_bar|rgb_g_reg~11_combout ;
wire \u_color_bar|rgb_g_reg~12_combout ;
wire \u_color_bar|rgb_g_reg~9_combout ;
wire \u_color_bar|rgb_g_reg~10_combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|_~2_combout ;
wire \DRAM_DQ[7]~input_o ;
wire \u_Sdram_Control_4Port|mDATAOUT[7]~feeder_combout ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \u_Sdram_Control_4Port|mDATAOUT[9]~feeder_combout ;
wire \DRAM_DQ[10]~input_o ;
wire \u_Sdram_Control_4Port|mDATAOUT[10]~feeder_combout ;
wire \u_color_bar|rgb_g_reg~3_combout ;
wire \u_color_bar|rgb_g_reg~4_combout ;
wire \u_color_bar|rgb_g_reg~7_combout ;
wire \u_color_bar|rgb_g_reg~8_combout ;
wire \u_color_bar|rgb_g_reg~0_combout ;
wire \u_color_bar|rgb_g_reg~2_combout ;
wire \u_color_bar|rgb_g_reg~5_combout ;
wire \u_color_bar|rgb_g_reg~6_combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][7]~3_combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|_~3_combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][6]~4_combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][5]~5_combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|_~4_combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][4]~6_combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8_combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][3]~7_combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][2]~9_combout ;
wire \u_sobel_top|u_YCbCr|G1[5]~12 ;
wire \u_sobel_top|u_YCbCr|G1[6]~14 ;
wire \u_sobel_top|u_YCbCr|G1[7]~16 ;
wire \u_sobel_top|u_YCbCr|G1[8]~18 ;
wire \u_sobel_top|u_YCbCr|G1[9]~20 ;
wire \u_sobel_top|u_YCbCr|G1[10]~22 ;
wire \u_sobel_top|u_YCbCr|G1[11]~23_combout ;
wire \u_sobel_top|u_YCbCr|G1[10]~21_combout ;
wire \u_sobel_top|u_YCbCr|R1[10]~23_combout ;
wire \u_sobel_top|u_YCbCr|G1[9]~19_combout ;
wire \u_sobel_top|u_YCbCr|R1[9]~21_combout ;
wire \u_sobel_top|u_YCbCr|R1[8]~19_combout ;
wire \u_sobel_top|u_YCbCr|G1[8]~17_combout ;
wire \u_sobel_top|u_YCbCr|G1[7]~15_combout ;
wire \u_sobel_top|u_YCbCr|R1[7]~17_combout ;
wire \u_sobel_top|u_YCbCr|R1[6]~15_combout ;
wire \u_sobel_top|u_YCbCr|G1[6]~13_combout ;
wire \u_sobel_top|u_YCbCr|G1[5]~11_combout ;
wire \u_sobel_top|u_YCbCr|R1[5]~13_combout ;
wire \u_sobel_top|u_YCbCr|R1[4]~11_combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][3]~combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][2]~7_combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][2]~10_combout ;
wire \u_sobel_top|u_YCbCr|Add0~1 ;
wire \u_sobel_top|u_YCbCr|Add0~3 ;
wire \u_sobel_top|u_YCbCr|Add0~5 ;
wire \u_sobel_top|u_YCbCr|Add0~7 ;
wire \u_sobel_top|u_YCbCr|Add0~9 ;
wire \u_sobel_top|u_YCbCr|Add0~11 ;
wire \u_sobel_top|u_YCbCr|Add0~13 ;
wire \u_sobel_top|u_YCbCr|Add0~15 ;
wire \u_sobel_top|u_YCbCr|Add0~17 ;
wire \u_sobel_top|u_YCbCr|Add0~19 ;
wire \u_sobel_top|u_YCbCr|Add0~20_combout ;
wire \DRAM_DQ[11]~input_o ;
wire \u_Sdram_Control_4Port|mDATAOUT[11]~feeder_combout ;
wire \DRAM_DQ[12]~input_o ;
wire \u_Sdram_Control_4Port|mDATAOUT[12]~feeder_combout ;
wire \DRAM_DQ[13]~input_o ;
wire \u_Sdram_Control_4Port|mDATAOUT[13]~feeder_combout ;
wire \DRAM_DQ[14]~input_o ;
wire \u_color_bar|rgb_b_reg~2_combout ;
wire \u_color_bar|rgb_b_reg~3_combout ;
wire \u_color_bar|rgb_b_reg~0_combout ;
wire \u_color_bar|rgb_b_reg~1_combout ;
wire \u_color_bar|rgb_b_reg~6_combout ;
wire \u_color_bar|rgb_b_reg~7_combout ;
wire \u_color_bar|rgb_b_reg~4_combout ;
wire \u_color_bar|rgb_b_reg~5_combout ;
wire \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][7]~1_combout ;
wire \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][6]~combout ;
wire \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][5]~combout ;
wire \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][4]~combout ;
wire \u_color_bar|rgb_b_reg~8_combout ;
wire \u_color_bar|rgb_b_reg~9_combout ;
wire \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][3]~2_combout ;
wire \u_sobel_top|u_YCbCr|Mult2|mult_core|_~0_combout ;
wire \u_sobel_top|u_YCbCr|Mult2|mult_core|_~1_combout ;
wire \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][2]~3_combout ;
wire \u_sobel_top|u_YCbCr|Mult2|mult_core|_~2_combout ;
wire \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][4]~4_combout ;
wire \u_sobel_top|u_YCbCr|B1[4]~10 ;
wire \u_sobel_top|u_YCbCr|B1[5]~12 ;
wire \u_sobel_top|u_YCbCr|B1[6]~14 ;
wire \u_sobel_top|u_YCbCr|B1[7]~16 ;
wire \u_sobel_top|u_YCbCr|B1[8]~18 ;
wire \u_sobel_top|u_YCbCr|B1[9]~20 ;
wire \u_sobel_top|u_YCbCr|B1[10]~22 ;
wire \u_sobel_top|u_YCbCr|B1[11]~23_combout ;
wire \u_sobel_top|u_YCbCr|Add0~18_combout ;
wire \u_sobel_top|u_YCbCr|B1[10]~21_combout ;
wire \u_sobel_top|u_YCbCr|Add0~16_combout ;
wire \u_sobel_top|u_YCbCr|B1[9]~19_combout ;
wire \u_sobel_top|u_YCbCr|Add0~14_combout ;
wire \u_sobel_top|u_YCbCr|B1[8]~17_combout ;
wire \u_sobel_top|u_YCbCr|Add0~12_combout ;
wire \u_sobel_top|u_YCbCr|B1[7]~15_combout ;
wire \u_sobel_top|u_YCbCr|B1[6]~13_combout ;
wire \u_sobel_top|u_YCbCr|Add0~10_combout ;
wire \u_sobel_top|u_YCbCr|Add0~8_combout ;
wire \u_sobel_top|u_YCbCr|B1[5]~11_combout ;
wire \u_sobel_top|u_YCbCr|Add0~6_combout ;
wire \u_sobel_top|u_YCbCr|B1[4]~9_combout ;
wire \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][3]~5_combout ;
wire \u_sobel_top|u_YCbCr|Add0~4_combout ;
wire \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][2]~6_combout ;
wire \u_sobel_top|u_YCbCr|Add0~2_combout ;
wire \u_sobel_top|u_YCbCr|Add0~0_combout ;
wire \u_sobel_top|u_YCbCr|Y1[8]~9_cout ;
wire \u_sobel_top|u_YCbCr|Y1[8]~11_cout ;
wire \u_sobel_top|u_YCbCr|Y1[8]~13_cout ;
wire \u_sobel_top|u_YCbCr|Y1[8]~15_cout ;
wire \u_sobel_top|u_YCbCr|Y1[8]~17_cout ;
wire \u_sobel_top|u_YCbCr|Y1[8]~19_cout ;
wire \u_sobel_top|u_YCbCr|Y1[8]~21_cout ;
wire \u_sobel_top|u_YCbCr|Y1[8]~23_cout ;
wire \u_sobel_top|u_YCbCr|Y1[8]~25 ;
wire \u_sobel_top|u_YCbCr|Y1[9]~27 ;
wire \u_sobel_top|u_YCbCr|Y1[10]~29 ;
wire \u_sobel_top|u_YCbCr|Y1[11]~30_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][8]~2_combout ;
wire \u_sobel_top|u_YCbCr|G1[11]~24 ;
wire \u_sobel_top|u_YCbCr|G1[12]~25_combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][8]~1_combout ;
wire \u_sobel_top|u_YCbCr|R1[11]~26 ;
wire \u_sobel_top|u_YCbCr|R1[12]~27_combout ;
wire \u_sobel_top|u_YCbCr|Add0~21 ;
wire \u_sobel_top|u_YCbCr|Add0~22_combout ;
wire \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][8]~0_combout ;
wire \u_sobel_top|u_YCbCr|B1[11]~24 ;
wire \u_sobel_top|u_YCbCr|B1[12]~25_combout ;
wire \u_sobel_top|u_YCbCr|Y1[11]~31 ;
wire \u_sobel_top|u_YCbCr|Y1[12]~32_combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][9]~1_combout ;
wire \u_sobel_top|u_YCbCr|G1[12]~26 ;
wire \u_sobel_top|u_YCbCr|G1[13]~27_combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][9]~0_combout ;
wire \u_sobel_top|u_YCbCr|R1[12]~28 ;
wire \u_sobel_top|u_YCbCr|R1[13]~29_combout ;
wire \u_sobel_top|u_YCbCr|Add0~23 ;
wire \u_sobel_top|u_YCbCr|Add0~24_combout ;
wire \u_sobel_top|u_YCbCr|Y1[12]~33 ;
wire \u_sobel_top|u_YCbCr|Y1[13]~34_combout ;
wire \u_sobel_top|u_YCbCr|Y2[5]~feeder_combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][10]~0_combout ;
wire \u_sobel_top|u_YCbCr|G1[13]~28 ;
wire \u_sobel_top|u_YCbCr|G1[14]~29_combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|_~1_combout ;
wire \u_sobel_top|u_YCbCr|Mult0|mult_core|_~0_combout ;
wire \u_sobel_top|u_YCbCr|R1[13]~30 ;
wire \u_sobel_top|u_YCbCr|R1[14]~31_combout ;
wire \u_sobel_top|u_YCbCr|Add0~25 ;
wire \u_sobel_top|u_YCbCr|Add0~26_combout ;
wire \u_sobel_top|u_YCbCr|Y1[13]~35 ;
wire \u_sobel_top|u_YCbCr|Y1[14]~36_combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|_~1_combout ;
wire \u_sobel_top|u_YCbCr|Mult1|mult_core|_~0_combout ;
wire \u_sobel_top|u_YCbCr|G1[14]~30 ;
wire \u_sobel_top|u_YCbCr|G1[15]~31_combout ;
wire \u_sobel_top|u_YCbCr|Add0~27 ;
wire \u_sobel_top|u_YCbCr|Add0~28_combout ;
wire \u_sobel_top|u_YCbCr|Y1[14]~37 ;
wire \u_sobel_top|u_YCbCr|Y1[15]~38_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[6]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[7]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[5]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[6]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[6]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[4]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[3]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[4]~feeder_combout ;
wire \u_sobel_top|u_YCbCr|Y1[8]~24_combout ;
wire \u_sobel_top|u_YCbCr|Y1[9]~26_combout ;
wire \u_sobel_top|u_YCbCr|Y1[10]~28_combout ;
wire \u_sobel_top|u_YCbCr|Y2[2]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[3]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[3]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[2]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[2]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[1]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[1]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|Add0~1 ;
wire \u_sobel_top|u_sobel_filtering|Add0~3 ;
wire \u_sobel_top|u_sobel_filtering|Add0~5 ;
wire \u_sobel_top|u_sobel_filtering|Add0~7 ;
wire \u_sobel_top|u_sobel_filtering|Add0~9 ;
wire \u_sobel_top|u_sobel_filtering|Add0~11 ;
wire \u_sobel_top|u_sobel_filtering|Add0~13 ;
wire \u_sobel_top|u_sobel_filtering|Add0~15 ;
wire \u_sobel_top|u_sobel_filtering|Add0~16_combout ;
wire \u_sobel_top|u_sobel_filtering|Add0~14_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[7]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[7]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|Add0~12_combout ;
wire \u_sobel_top|u_sobel_filtering|Add0~10_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[6]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[6]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|Add0~8_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[5]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[4]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[4]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|Add0~6_combout ;
wire \u_sobel_top|u_sobel_filtering|Add0~4_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[3]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[3]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[2]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|Add0~2_combout ;
wire \u_sobel_top|u_sobel_filtering|Add0~0_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[1]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[1]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[0]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[0]~feeder_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx1[0]~11 ;
wire \u_sobel_top|u_sobel_filtering|Gx1[1]~13 ;
wire \u_sobel_top|u_sobel_filtering|Gx1[2]~15 ;
wire \u_sobel_top|u_sobel_filtering|Gx1[3]~17 ;
wire \u_sobel_top|u_sobel_filtering|Gx1[4]~19 ;
wire \u_sobel_top|u_sobel_filtering|Gx1[5]~21 ;
wire \u_sobel_top|u_sobel_filtering|Gx1[6]~23 ;
wire \u_sobel_top|u_sobel_filtering|Gx1[7]~25 ;
wire \u_sobel_top|u_sobel_filtering|Gx1[8]~27 ;
wire \u_sobel_top|u_sobel_filtering|Gx1[9]~28_combout ;
wire \u_sobel_top|u_sobel_filtering|Add2~1 ;
wire \u_sobel_top|u_sobel_filtering|Add2~3 ;
wire \u_sobel_top|u_sobel_filtering|Add2~5 ;
wire \u_sobel_top|u_sobel_filtering|Add2~7 ;
wire \u_sobel_top|u_sobel_filtering|Add2~9 ;
wire \u_sobel_top|u_sobel_filtering|Add2~11 ;
wire \u_sobel_top|u_sobel_filtering|Add2~13 ;
wire \u_sobel_top|u_sobel_filtering|Add2~15 ;
wire \u_sobel_top|u_sobel_filtering|Add2~16_combout ;
wire \u_sobel_top|u_sobel_filtering|Add2~14_combout ;
wire \u_sobel_top|u_sobel_filtering|Add2~12_combout ;
wire \u_sobel_top|u_sobel_filtering|Add2~10_combout ;
wire \u_sobel_top|u_sobel_filtering|Add2~8_combout ;
wire \u_sobel_top|u_sobel_filtering|Add2~6_combout ;
wire \u_sobel_top|u_sobel_filtering|Add2~4_combout ;
wire \u_sobel_top|u_sobel_filtering|Add2~2_combout ;
wire \u_sobel_top|u_sobel_filtering|Add2~0_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx3[0]~11 ;
wire \u_sobel_top|u_sobel_filtering|Gx3[1]~13 ;
wire \u_sobel_top|u_sobel_filtering|Gx3[2]~15 ;
wire \u_sobel_top|u_sobel_filtering|Gx3[3]~17 ;
wire \u_sobel_top|u_sobel_filtering|Gx3[4]~19 ;
wire \u_sobel_top|u_sobel_filtering|Gx3[5]~21 ;
wire \u_sobel_top|u_sobel_filtering|Gx3[6]~23 ;
wire \u_sobel_top|u_sobel_filtering|Gx3[7]~25 ;
wire \u_sobel_top|u_sobel_filtering|Gx3[8]~27 ;
wire \u_sobel_top|u_sobel_filtering|Gx3[9]~28_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx1[8]~26_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx3[8]~26_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx3[7]~24_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx1[7]~24_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx1[6]~22_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx3[6]~22_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx3[5]~20_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx1[5]~20_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx1[4]~18_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx3[4]~18_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx1[3]~16_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx3[3]~16_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx3[2]~14_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx1[2]~14_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx1[1]~12_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx3[1]~12_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx1[0]~10_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx3[0]~10_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx[0]~11 ;
wire \u_sobel_top|u_sobel_filtering|Gx[1]~13 ;
wire \u_sobel_top|u_sobel_filtering|Gx[2]~15 ;
wire \u_sobel_top|u_sobel_filtering|Gx[3]~17 ;
wire \u_sobel_top|u_sobel_filtering|Gx[4]~19 ;
wire \u_sobel_top|u_sobel_filtering|Gx[5]~21 ;
wire \u_sobel_top|u_sobel_filtering|Gx[6]~23 ;
wire \u_sobel_top|u_sobel_filtering|Gx[7]~25 ;
wire \u_sobel_top|u_sobel_filtering|Gx[8]~27 ;
wire \u_sobel_top|u_sobel_filtering|Gx[9]~28_combout ;
wire \u_sobel_top|u_sobel_filtering|Add8~1 ;
wire \u_sobel_top|u_sobel_filtering|Add8~3 ;
wire \u_sobel_top|u_sobel_filtering|Add8~5 ;
wire \u_sobel_top|u_sobel_filtering|Add8~7 ;
wire \u_sobel_top|u_sobel_filtering|Add8~9 ;
wire \u_sobel_top|u_sobel_filtering|Add8~11 ;
wire \u_sobel_top|u_sobel_filtering|Add8~13 ;
wire \u_sobel_top|u_sobel_filtering|Add8~15 ;
wire \u_sobel_top|u_sobel_filtering|Add8~17 ;
wire \u_sobel_top|u_sobel_filtering|Add8~18_combout ;
wire \u_sobel_top|u_sobel_filtering|LessThan0~1_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan0~3_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan0~5_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan0~7_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan0~9_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan0~11_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan0~13_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan0~15_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan0~17_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan0~18_combout ;
wire \u_sobel_top|u_sobel_filtering|Add4~1 ;
wire \u_sobel_top|u_sobel_filtering|Add4~3 ;
wire \u_sobel_top|u_sobel_filtering|Add4~5 ;
wire \u_sobel_top|u_sobel_filtering|Add4~7 ;
wire \u_sobel_top|u_sobel_filtering|Add4~9 ;
wire \u_sobel_top|u_sobel_filtering|Add4~11 ;
wire \u_sobel_top|u_sobel_filtering|Add4~13 ;
wire \u_sobel_top|u_sobel_filtering|Add4~15 ;
wire \u_sobel_top|u_sobel_filtering|Add4~16_combout ;
wire \u_sobel_top|u_sobel_filtering|Add4~14_combout ;
wire \u_sobel_top|u_sobel_filtering|Add4~12_combout ;
wire \u_sobel_top|u_sobel_filtering|Add4~10_combout ;
wire \u_sobel_top|u_sobel_filtering|Add4~8_combout ;
wire \u_sobel_top|u_sobel_filtering|Add4~6_combout ;
wire \u_sobel_top|u_sobel_filtering|Add4~4_combout ;
wire \u_sobel_top|u_sobel_filtering|Add4~2_combout ;
wire \u_sobel_top|u_sobel_filtering|Add4~0_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy1[0]~11 ;
wire \u_sobel_top|u_sobel_filtering|Gy1[1]~13 ;
wire \u_sobel_top|u_sobel_filtering|Gy1[2]~15 ;
wire \u_sobel_top|u_sobel_filtering|Gy1[3]~17 ;
wire \u_sobel_top|u_sobel_filtering|Gy1[4]~19 ;
wire \u_sobel_top|u_sobel_filtering|Gy1[5]~21 ;
wire \u_sobel_top|u_sobel_filtering|Gy1[6]~23 ;
wire \u_sobel_top|u_sobel_filtering|Gy1[7]~25 ;
wire \u_sobel_top|u_sobel_filtering|Gy1[8]~27 ;
wire \u_sobel_top|u_sobel_filtering|Gy1[9]~28_combout ;
wire \u_sobel_top|u_sobel_filtering|Add6~1 ;
wire \u_sobel_top|u_sobel_filtering|Add6~3 ;
wire \u_sobel_top|u_sobel_filtering|Add6~5 ;
wire \u_sobel_top|u_sobel_filtering|Add6~7 ;
wire \u_sobel_top|u_sobel_filtering|Add6~9 ;
wire \u_sobel_top|u_sobel_filtering|Add6~11 ;
wire \u_sobel_top|u_sobel_filtering|Add6~13 ;
wire \u_sobel_top|u_sobel_filtering|Add6~15 ;
wire \u_sobel_top|u_sobel_filtering|Add6~16_combout ;
wire \u_sobel_top|u_sobel_filtering|Add6~14_combout ;
wire \u_sobel_top|u_sobel_filtering|Add6~12_combout ;
wire \u_sobel_top|u_sobel_filtering|Add6~10_combout ;
wire \u_sobel_top|u_sobel_filtering|Add6~8_combout ;
wire \u_sobel_top|u_sobel_filtering|Add6~6_combout ;
wire \u_sobel_top|u_sobel_filtering|Add6~4_combout ;
wire \u_sobel_top|u_sobel_filtering|Add6~2_combout ;
wire \u_sobel_top|u_sobel_filtering|Add6~0_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy3[0]~11 ;
wire \u_sobel_top|u_sobel_filtering|Gy3[1]~13 ;
wire \u_sobel_top|u_sobel_filtering|Gy3[2]~15 ;
wire \u_sobel_top|u_sobel_filtering|Gy3[3]~17 ;
wire \u_sobel_top|u_sobel_filtering|Gy3[4]~19 ;
wire \u_sobel_top|u_sobel_filtering|Gy3[5]~21 ;
wire \u_sobel_top|u_sobel_filtering|Gy3[6]~23 ;
wire \u_sobel_top|u_sobel_filtering|Gy3[7]~25 ;
wire \u_sobel_top|u_sobel_filtering|Gy3[8]~27 ;
wire \u_sobel_top|u_sobel_filtering|Gy3[9]~28_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy1[8]~26_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy3[8]~26_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy3[7]~24_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy1[7]~24_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy3[6]~22_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy1[6]~22_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy3[5]~20_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy1[5]~20_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy3[4]~18_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy1[4]~18_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy1[3]~16_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy3[3]~16_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy1[2]~14_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy3[2]~14_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy1[1]~12_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy3[1]~12_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy1[0]~10_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy3[0]~10_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy[0]~11 ;
wire \u_sobel_top|u_sobel_filtering|Gy[1]~13 ;
wire \u_sobel_top|u_sobel_filtering|Gy[2]~15 ;
wire \u_sobel_top|u_sobel_filtering|Gy[3]~17 ;
wire \u_sobel_top|u_sobel_filtering|Gy[4]~19 ;
wire \u_sobel_top|u_sobel_filtering|Gy[5]~21 ;
wire \u_sobel_top|u_sobel_filtering|Gy[6]~23 ;
wire \u_sobel_top|u_sobel_filtering|Gy[7]~25 ;
wire \u_sobel_top|u_sobel_filtering|Gy[8]~27 ;
wire \u_sobel_top|u_sobel_filtering|Gy[9]~28_combout ;
wire \u_sobel_top|u_sobel_filtering|Add10~1 ;
wire \u_sobel_top|u_sobel_filtering|Add10~3 ;
wire \u_sobel_top|u_sobel_filtering|Add10~5 ;
wire \u_sobel_top|u_sobel_filtering|Add10~7 ;
wire \u_sobel_top|u_sobel_filtering|Add10~9 ;
wire \u_sobel_top|u_sobel_filtering|Add10~11 ;
wire \u_sobel_top|u_sobel_filtering|Add10~13 ;
wire \u_sobel_top|u_sobel_filtering|Add10~15 ;
wire \u_sobel_top|u_sobel_filtering|Add10~17 ;
wire \u_sobel_top|u_sobel_filtering|Add10~18_combout ;
wire \u_sobel_top|u_sobel_filtering|LessThan1~1_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan1~3_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan1~5_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan1~7_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan1~9_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan1~11_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan1~13_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan1~15_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan1~17_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan1~18_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy[8]~26_combout ;
wire \u_sobel_top|u_sobel_filtering|Add10~16_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx[8]~26_combout ;
wire \u_sobel_top|u_sobel_filtering|Add8~16_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx[7]~24_combout ;
wire \u_sobel_top|u_sobel_filtering|Add8~14_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy[7]~24_combout ;
wire \u_sobel_top|u_sobel_filtering|Add10~14_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy[6]~22_combout ;
wire \u_sobel_top|u_sobel_filtering|Add10~12_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx[6]~22_combout ;
wire \u_sobel_top|u_sobel_filtering|Add8~12_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy[5]~20_combout ;
wire \u_sobel_top|u_sobel_filtering|Add10~10_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx[5]~20_combout ;
wire \u_sobel_top|u_sobel_filtering|Add8~10_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy[4]~18_combout ;
wire \u_sobel_top|u_sobel_filtering|Add10~8_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx[4]~18_combout ;
wire \u_sobel_top|u_sobel_filtering|Add8~8_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy[3]~16_combout ;
wire \u_sobel_top|u_sobel_filtering|Add10~6_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx[3]~16_combout ;
wire \u_sobel_top|u_sobel_filtering|Add8~6_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx[2]~14_combout ;
wire \u_sobel_top|u_sobel_filtering|Add8~4_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy[2]~14_combout ;
wire \u_sobel_top|u_sobel_filtering|Add10~4_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy[1]~12_combout ;
wire \u_sobel_top|u_sobel_filtering|Add10~2_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx[1]~12_combout ;
wire \u_sobel_top|u_sobel_filtering|Add8~2_combout ;
wire \u_sobel_top|u_sobel_filtering|Gx[0]~10_combout ;
wire \u_sobel_top|u_sobel_filtering|Add8~0_combout ;
wire \u_sobel_top|u_sobel_filtering|Gy[0]~10_combout ;
wire \u_sobel_top|u_sobel_filtering|Add10~0_combout ;
wire \u_sobel_top|u_sobel_filtering|G[0]~12 ;
wire \u_sobel_top|u_sobel_filtering|G[1]~14 ;
wire \u_sobel_top|u_sobel_filtering|G[2]~16 ;
wire \u_sobel_top|u_sobel_filtering|G[3]~18 ;
wire \u_sobel_top|u_sobel_filtering|G[4]~20 ;
wire \u_sobel_top|u_sobel_filtering|G[5]~22 ;
wire \u_sobel_top|u_sobel_filtering|G[6]~24 ;
wire \u_sobel_top|u_sobel_filtering|G[7]~26 ;
wire \u_sobel_top|u_sobel_filtering|G[8]~28 ;
wire \u_sobel_top|u_sobel_filtering|G[9]~30 ;
wire \u_sobel_top|u_sobel_filtering|G[10]~31_combout ;
wire \u_key|key_value[1]~10_combout ;
wire \u_key|always1~0_combout ;
wire \u_key|always1~1_combout ;
wire \u_key|always1~2_combout ;
wire \u_key|timer[0]~20_combout ;
wire \iKEY~input_o ;
wire \u_key|key_reg~feeder_combout ;
wire \u_key|key_reg~q ;
wire \u_key|timer[0]~21 ;
wire \u_key|timer[1]~22_combout ;
wire \u_key|timer[1]~23 ;
wire \u_key|timer[2]~25_combout ;
wire \u_key|timer[2]~26 ;
wire \u_key|timer[3]~27_combout ;
wire \u_key|timer[3]~28 ;
wire \u_key|timer[4]~29_combout ;
wire \u_key|timer[4]~30 ;
wire \u_key|timer[5]~31_combout ;
wire \u_key|timer[5]~32 ;
wire \u_key|timer[6]~33_combout ;
wire \u_key|always0~0_combout ;
wire \u_key|timer[6]~34 ;
wire \u_key|timer[7]~35_combout ;
wire \u_key|timer[7]~36 ;
wire \u_key|timer[8]~37_combout ;
wire \u_key|timer[8]~38 ;
wire \u_key|timer[9]~39_combout ;
wire \u_key|timer[9]~40 ;
wire \u_key|timer[10]~41_combout ;
wire \u_key|timer[10]~42 ;
wire \u_key|timer[11]~43_combout ;
wire \u_key|timer[11]~44 ;
wire \u_key|timer[12]~45_combout ;
wire \u_key|timer[12]~46 ;
wire \u_key|timer[13]~47_combout ;
wire \u_key|timer[13]~48 ;
wire \u_key|timer[14]~49_combout ;
wire \u_key|timer[14]~50 ;
wire \u_key|timer[15]~51_combout ;
wire \u_key|timer[15]~52 ;
wire \u_key|timer[16]~53_combout ;
wire \u_key|always1~6_combout ;
wire \u_key|always1~5_combout ;
wire \u_key|always1~4_combout ;
wire \u_key|always1~3_combout ;
wire \u_key|always1~7_combout ;
wire \u_key|timer[16]~54 ;
wire \u_key|timer[17]~55_combout ;
wire \u_key|timer[17]~56 ;
wire \u_key|timer[18]~57_combout ;
wire \u_key|timer[18]~58 ;
wire \u_key|timer[19]~59_combout ;
wire \u_key|always1~8_combout ;
wire \u_key|timer[5]~24_combout ;
wire \u_key|always1~9_combout ;
wire \u_key|key_value[1]~11 ;
wire \u_key|key_value[2]~12_combout ;
wire \u_key|key_value[2]~13 ;
wire \u_key|key_value[3]~14_combout ;
wire \u_key|key_value[3]~15 ;
wire \u_key|key_value[4]~16_combout ;
wire \u_key|key_value[4]~17 ;
wire \u_key|key_value[5]~18_combout ;
wire \u_key|key_value[5]~19 ;
wire \u_key|key_value[6]~20_combout ;
wire \u_key|key_value[6]~21 ;
wire \u_key|key_value[7]~22_combout ;
wire \u_key|key_value[7]~23 ;
wire \u_key|key_value[8]~24_combout ;
wire \u_key|key_value[8]~25 ;
wire \u_key|key_value[9]~26_combout ;
wire \u_key|key_value[9]~27 ;
wire \u_key|key_value[10]~28_combout ;
wire \u_sobel_top|u_sobel_filtering|G[9]~29_combout ;
wire \u_sobel_top|u_sobel_filtering|G[8]~27_combout ;
wire \u_sobel_top|u_sobel_filtering|G[7]~25_combout ;
wire \u_sobel_top|u_sobel_filtering|G[6]~23_combout ;
wire \u_sobel_top|u_sobel_filtering|G[5]~21_combout ;
wire \u_sobel_top|u_sobel_filtering|G[4]~19_combout ;
wire \u_sobel_top|u_sobel_filtering|G[3]~17_combout ;
wire \u_sobel_top|u_sobel_filtering|G[2]~15_combout ;
wire \u_sobel_top|u_sobel_filtering|G[1]~13_combout ;
wire \u_sobel_top|u_sobel_filtering|G[0]~11_combout ;
wire \u_sobel_top|u_sobel_filtering|LessThan2~1_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan2~3_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan2~5_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan2~7_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan2~9_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan2~11_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan2~13_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan2~15_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan2~17_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan2~19_cout ;
wire \u_sobel_top|u_sobel_filtering|LessThan2~20_combout ;
wire \u_sobel_top|u_sobel_filtering|sobel_data~0_combout ;
wire \cmos_config_1|u1|sclk~1_combout ;
wire \cmos_config_1|u1|sclk~0_combout ;
wire \cmos_config_1|u1|sclk~2_combout ;
wire \cmos_config_1|u1|sclk~q ;
wire \cmos_config_1|u1|i2c_sclk~0_combout ;
wire \cmos_config_1|u1|i2c_sclk~combout ;
wire \cmos_config_2|u1|sclk~1_combout ;
wire \cmos_config_2|u1|sclk~0_combout ;
wire \cmos_config_2|u1|sclk~2_combout ;
wire \cmos_config_2|u1|sclk~q ;
wire \cmos_config_2|u1|i2c_sclk~0_combout ;
wire \cmos_config_2|u1|i2c_sclk~combout ;
wire \u_seg_dynamic|SEL_NUM[0]~2_combout ;
wire \u_seg_dynamic|Add0~0_combout ;
wire \u_seg_dynamic|binary_8421_inst|Add0~0_combout ;
wire \u_seg_dynamic|Add0~1 ;
wire \u_seg_dynamic|Add0~3_cout ;
wire \u_seg_dynamic|Add0~4_combout ;
wire \u_seg_dynamic|Add0~5 ;
wire \u_seg_dynamic|Add0~6_combout ;
wire \u_seg_dynamic|Add0~7 ;
wire \u_seg_dynamic|Add0~8_combout ;
wire \u_seg_dynamic|cnt_1ms~5_combout ;
wire \u_seg_dynamic|Add0~9 ;
wire \u_seg_dynamic|Add0~10_combout ;
wire \u_seg_dynamic|Add0~11 ;
wire \u_seg_dynamic|Add0~12_combout ;
wire \u_seg_dynamic|cnt_1ms~4_combout ;
wire \u_seg_dynamic|Add0~13 ;
wire \u_seg_dynamic|Add0~14_combout ;
wire \u_seg_dynamic|Equal0~2_combout ;
wire \u_seg_dynamic|Add0~15 ;
wire \u_seg_dynamic|Add0~16_combout ;
wire \u_seg_dynamic|cnt_1ms~3_combout ;
wire \u_seg_dynamic|Add0~17 ;
wire \u_seg_dynamic|Add0~18_combout ;
wire \u_seg_dynamic|cnt_1ms~2_combout ;
wire \u_seg_dynamic|Add0~19 ;
wire \u_seg_dynamic|Add0~20_combout ;
wire \u_seg_dynamic|Add0~21 ;
wire \u_seg_dynamic|Add0~22_combout ;
wire \u_seg_dynamic|Equal0~1_combout ;
wire \u_seg_dynamic|Add0~23 ;
wire \u_seg_dynamic|Add0~24_combout ;
wire \u_seg_dynamic|Add0~25 ;
wire \u_seg_dynamic|Add0~26_combout ;
wire \u_seg_dynamic|Add0~27 ;
wire \u_seg_dynamic|Add0~28_combout ;
wire \u_seg_dynamic|cnt_1ms~1_combout ;
wire \u_seg_dynamic|Add0~29 ;
wire \u_seg_dynamic|Add0~30_combout ;
wire \u_seg_dynamic|cnt_1ms~0_combout ;
wire \u_seg_dynamic|Equal0~0_combout ;
wire \u_seg_dynamic|Equal0~3_combout ;
wire \u_seg_dynamic|Equal0~4_combout ;
wire \u_seg_dynamic|Equal1~0_combout ;
wire \u_seg_dynamic|flag_1ms~q ;
wire \u_seg_dynamic|SEL_NUM~1_combout ;
wire \u_seg_dynamic|SEL_NUM~0_combout ;
wire \u_seg_dynamic|binary_8421_inst|Add0~1 ;
wire \u_seg_dynamic|binary_8421_inst|Add0~2_combout ;
wire \u_seg_dynamic|binary_8421_inst|cnt_shift~0_combout ;
wire \u_seg_dynamic|binary_8421_inst|Equal0~0_combout ;
wire \u_seg_dynamic|binary_8421_inst|Add0~7 ;
wire \u_seg_dynamic|binary_8421_inst|Add0~8_combout ;
wire \u_seg_dynamic|binary_8421_inst|cnt_shift~1_combout ;
wire \u_seg_dynamic|binary_8421_inst|Equal1~0_combout ;
wire \u_seg_dynamic|binary_8421_inst|Add0~3 ;
wire \u_seg_dynamic|binary_8421_inst|Add0~4_combout ;
wire \u_seg_dynamic|binary_8421_inst|cnt_shift~2_combout ;
wire \u_seg_dynamic|binary_8421_inst|Add0~5 ;
wire \u_seg_dynamic|binary_8421_inst|Add0~6_combout ;
wire \u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ;
wire \u_seg_dynamic|binary_8421_inst|always1~0_combout ;
wire \u_seg_dynamic|binary_8421_inst|Equal0~1_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[19]~51_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~69_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~68_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~67_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~66_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~65_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~64_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~63_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~62_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~61_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~60_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~59_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~58_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~57_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~56_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~55_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~54_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~53_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~52_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~50_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~8_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~22_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[22]~30_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[22]~31_combout ;
wire \u_seg_dynamic|binary_8421_inst|LessThan0~0_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[23]~42_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[23]~43_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[21]~9_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[21]~10_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~5_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~21_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[26]~28_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[26]~29_combout ;
wire \u_seg_dynamic|binary_8421_inst|LessThan1~0_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[27]~40_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[27]~41_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[26]~6_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[26]~7_combout ;
wire \u_seg_dynamic|binary_8421_inst|ten[0]~feeder_combout ;
wire \u_seg_dynamic|Mux4~0_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~2_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~20_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[30]~26_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[30]~27_combout ;
wire \u_seg_dynamic|binary_8421_inst|LessThan2~0_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[30]~3_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[30]~4_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[31]~38_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[31]~39_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~11_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~23_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[34]~32_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[34]~33_combout ;
wire \u_seg_dynamic|binary_8421_inst|LessThan3~0_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[35]~44_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[35]~45_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[33]~12_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[33]~13_combout ;
wire \u_seg_dynamic|binary_8421_inst|hun[0]~feeder_combout ;
wire \u_seg_dynamic|Mux4~1_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~17_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[38]~18_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[38]~19_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~25_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[38]~36_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[38]~37_combout ;
wire \u_seg_dynamic|binary_8421_inst|LessThan4~0_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[39]~48_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[39]~49_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~14_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift~24_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[42]~34_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[42]~35_combout ;
wire \u_seg_dynamic|binary_8421_inst|LessThan5~0_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[43]~46_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[43]~47_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[40]~15_combout ;
wire \u_seg_dynamic|binary_8421_inst|data_shift[40]~16_combout ;
wire \u_seg_dynamic|binary_8421_inst|h_hun[0]~feeder_combout ;
wire \u_seg_dynamic|Mux4~2_combout ;
wire \u_seg_dynamic|Mux4~3_combout ;
wire \u_seg_dynamic|Mux2~2_combout ;
wire \u_seg_dynamic|binary_8421_inst|hun[2]~feeder_combout ;
wire \u_seg_dynamic|binary_8421_inst|ten[2]~feeder_combout ;
wire \u_seg_dynamic|Mux2~0_combout ;
wire \u_seg_dynamic|Mux2~1_combout ;
wire \u_seg_dynamic|Mux2~3_combout ;
wire \u_seg_dynamic|binary_8421_inst|h_hun[1]~feeder_combout ;
wire \u_seg_dynamic|Mux3~2_combout ;
wire \u_seg_dynamic|binary_8421_inst|ten[1]~feeder_combout ;
wire \u_seg_dynamic|Mux3~0_combout ;
wire \u_seg_dynamic|Mux3~1_combout ;
wire \u_seg_dynamic|Mux3~3_combout ;
wire \u_seg_dynamic|binary_8421_inst|ten[3]~feeder_combout ;
wire \u_seg_dynamic|Mux1~0_combout ;
wire \u_seg_dynamic|Mux1~1_combout ;
wire \u_seg_dynamic|binary_8421_inst|h_hun[3]~feeder_combout ;
wire \u_seg_dynamic|Mux1~2_combout ;
wire \u_seg_dynamic|Mux1~3_combout ;
wire \u_seg_dynamic|WideOr8~0_combout ;
wire \u_seg_dynamic|WideOr7~0_combout ;
wire \u_seg_dynamic|WideOr6~0_combout ;
wire \u_seg_dynamic|WideOr5~0_combout ;
wire \u_seg_dynamic|WideOr4~0_combout ;
wire \u_seg_dynamic|WideOr3~0_combout ;
wire \u_seg_dynamic|WideOr2~0_combout ;
wire \u_seg_dynamic|dot_disp~feeder_combout ;
wire \u_seg_dynamic|dot_disp~q ;
wire \u_seg_dynamic|seg_d0~0_combout ;
wire \u_seg_dynamic|SEL_NUM_d1[0]~feeder_combout ;
wire \u_seg_dynamic|SEL_NUM_d1[2]~feeder_combout ;
wire \u_seg_dynamic|WideOr0~0_combout ;
wire \u_seg_dynamic|Decoder0~0_combout ;
wire \u_seg_dynamic|Decoder0~1_combout ;
wire \u_seg_dynamic|Decoder0~2_combout ;
wire \u_seg_dynamic|Decoder0~3_combout ;
wire \u_seg_dynamic|Decoder0~4_combout ;
wire [5:0] \u_seg_dynamic|sel_d0 ;
wire [15:0] \u_Sdram_Control_4Port|control1|init_timer ;
wire [4:0] \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk ;
wire [4:0] \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [1:0] \u_Sdram_Control_4Port|command1|CS_N ;
wire [10:0] \u_key|key_value ;
wire [19:0] \u_key|timer ;
wire [15:0] \u_sobel_top|u_YCbCr|Y1 ;
wire [11:0] \u_Sdram_Control_4Port|command1|SA ;
wire [3:0] \u_sobel_top|u_sobel_filtering|Y_vsync_r ;
wire [5:0] \cmos_config_2|u1|cyc_count ;
wire [10:0] \u_sobel_top|u_sobel_filtering|G ;
wire [5:0] \cmos_config_1|u1|cyc_count ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [8:0] \u_Sdram_Control_4Port|mLENGTH ;
wire [9:0] \u_sobel_top|u_sobel_filtering|Gx ;
wire [3:0] \u_seg_dynamic|binary_8421_inst|hun ;
wire [22:0] \u_Sdram_Control_4Port|rWR1_ADDR ;
wire [9:0] \u_sobel_top|u_sobel_filtering|Gy ;
wire [1:0] \u_Sdram_Control_4Port|DQM ;
wire [15:0] \cmos_config_1|clock_20k_cnt ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a ;
wire [15:0] \u_sobel_top|u_YCbCr|R1 ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [21:0] \u_Reset_Delay|Cont ;
wire [22:0] \u_Sdram_Control_4Port|rRD1_ADDR ;
wire [9:0] \u_sobel_top|u_sobel_filtering|Gx1 ;
wire [22:0] \u_Sdram_Control_4Port|rRD2_ADDR ;
wire [9:0] \u_sobel_top|u_sobel_filtering|Gx3 ;
wire [9:0] \u_sobel_top|u_sobel_filtering|Gy1 ;
wire [9:0] \u_sobel_top|u_sobel_filtering|Gy3 ;
wire [15:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [15:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [1:0] \u_Sdram_Control_4Port|RD_MASK ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [31:0] \cmos_config_1|i2c_data ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a ;
wire [31:0] \cmos_config_2|i2c_data ;
wire [15:0] \u_sobel_top|u_YCbCr|B1 ;
wire [15:0] \u_Sdram_Control_4Port|control1|timer ;
wire [1:0] \u_Sdram_Control_4Port|WR_MASK ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g ;
wire [15:0] \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b ;
wire [2:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [9:0] \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit ;
wire [11:0] \u_color_bar|active_x ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a ;
wire [11:0] \u_color_bar|active_y ;
wire [15:0] \u_sobel_top|u_YCbCr|G1 ;
wire [3:0] \u_Sdram_Control_4Port|command1|rp_shift ;
wire [9:0] \u_Sdram_Control_4Port|ST ;
wire [15:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [10:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a ;
wire [8:0] \cmos_config_1|reg_index ;
wire [11:0] \u_Sdram_Control_4Port|SA ;
wire [1:0] \u_Sdram_Control_4Port|CS_N ;
wire [1:0] \u_Sdram_Control_4Port|BA ;
wire [3:0] \u_sobel_top|u_sobel_filtering|Y_hsync_r ;
wire [2:0] \u_sobel_top|u_YCbCr|RGB_de_r ;
wire [7:0] \u_seg_dynamic|seg_d0 ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a ;
wire [22:0] \u_Sdram_Control_4Port|control1|SADDR ;
wire [1:0] \u_Sdram_Control_4Port|command1|BA ;
wire [3:0] \u_seg_dynamic|DIG_NUM ;
wire [2:0] \u_seg_dynamic|SEL_NUM_d1 ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a ;
wire [15:0] \u_seg_dynamic|cnt_1ms ;
wire [8:0] \cmos_config_2|reg_index ;
wire [2:0] \u_seg_dynamic|SEL_NUM ;
wire [3:0] \u_seg_dynamic|binary_8421_inst|ten ;
wire [3:0] \u_seg_dynamic|binary_8421_inst|unit ;
wire [3:0] \u_seg_dynamic|binary_8421_inst|tho ;
wire [3:0] \u_seg_dynamic|binary_8421_inst|h_hun ;
wire [3:0] \u_seg_dynamic|binary_8421_inst|t_tho ;
wire [22:0] \u_Sdram_Control_4Port|mADDR ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g ;
wire [1:0] \u_Sdram_Control_4Port|command1|rw_shift ;
wire [7:0] \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 ;
wire [7:0] \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 ;
wire [7:0] \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [7:0] \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 ;
wire [7:0] \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 ;
wire [7:0] \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 ;
wire [7:0] \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g ;
wire [7:0] \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 ;
wire [43:0] \u_seg_dynamic|binary_8421_inst|data_shift ;
wire [4:0] \u_seg_dynamic|binary_8421_inst|cnt_shift ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [15:0] \u1_CMOS_Capture|CMOS_oDATA ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [15:0] \u2_CMOS_Capture|CMOS_oDATA ;
wire [10:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ram_address_a ;
wire [7:0] \u_Sdram_Control_4Port|command1|command_delay ;
wire [22:0] \u_Sdram_Control_4Port|rWR2_ADDR ;
wire [1:0] \u_Sdram_Control_4Port|CMD ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [11:0] \u_color_bar|v_cnt ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [2:0] \u_sobel_top|u_YCbCr|RGB_hsync_r ;
wire [2:0] \u_sobel_top|u_YCbCr|RGB_vsync_r ;
wire [11:0] \u_color_bar|h_cnt ;
wire [7:0] \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 ;
wire [7:0] \u_sobel_top|u_YCbCr|Y2 ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [7:0] \u1_CMOS_Capture|Pre_CMOS_iDATA ;
wire [7:0] \u2_CMOS_Capture|Pre_CMOS_iDATA ;
wire [11:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [2:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [3:0] \u1_CMOS_Capture|Frame_Cont ;
wire [3:0] \u2_CMOS_Capture|Frame_Cont ;
wire [2:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [2:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [2:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [5:0] \u_color_bar|rgb_g_reg ;
wire [0:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [2:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [4:0] \u_color_bar|rgb_r_reg ;
wire [4:0] \u_color_bar|rgb_b_reg ;
wire [2:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [11:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [2:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [15:0] \u_Sdram_Control_4Port|mDATAOUT ;

wire [4:0] \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [4:0] \u_clok_pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [3:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [3:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [3:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ;
wire [3:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ;
wire [3:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus ;
wire [3:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus ;
wire [3:0] \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus ;
wire [3:0] \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus ;
wire [8:0] \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3_PORTBDATAOUT_bus ;
wire [8:0] \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [3:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ;
wire [3:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ;
wire [3:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [3:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [3:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [3:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [3:0] \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus ;
wire [3:0] \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus ;

assign \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk [0] = \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk [1] = \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk [2] = \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk [3] = \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk [4] = \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk [0] = \u_clok_pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk [1] = \u_clok_pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk [2] = \u_clok_pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk [3] = \u_clok_pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk [4] = \u_clok_pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];

assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];

assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [3];

assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [3];

assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus [3];

assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus [3];

assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus [3];

assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus [3];

assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3_PORTBDATAOUT_bus [0];
assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3_PORTBDATAOUT_bus [1];
assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3_PORTBDATAOUT_bus [2];
assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3_PORTBDATAOUT_bus [3];
assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3_PORTBDATAOUT_bus [4];
assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3_PORTBDATAOUT_bus [5];
assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3_PORTBDATAOUT_bus [6];
assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3_PORTBDATAOUT_bus [7];
assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3_PORTBDATAOUT_bus [8];

assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];
assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [4];
assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [5];
assign \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11] = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [6];

assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [3];

assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [3];

assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [3];

assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [3];

assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];

assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];

assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus [3];

assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus [3];

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(\u_Sdram_Control_4Port|SA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(\u_Sdram_Control_4Port|SA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N16
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(\u_Sdram_Control_4Port|SA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N9
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(\u_Sdram_Control_4Port|SA [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(\u_Sdram_Control_4Port|SA [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(\u_Sdram_Control_4Port|SA [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(\u_Sdram_Control_4Port|SA [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N2
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(\u_Sdram_Control_4Port|SA [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(\u_Sdram_Control_4Port|SA [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N2
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(\u_Sdram_Control_4Port|SA [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(\u_Sdram_Control_4Port|SA [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N9
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(\u_Sdram_Control_4Port|SA [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N2
cycloneive_io_obuf \DRAM_LDQM~output (
	.i(\u_Sdram_Control_4Port|DQM [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \DRAM_UDQM~output (
	.i(\u_Sdram_Control_4Port|DQM [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(\u_Sdram_Control_4Port|WE_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(\u_Sdram_Control_4Port|CAS_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y6_N16
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(\u_Sdram_Control_4Port|RAS_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(\u_Sdram_Control_4Port|CS_N [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N16
cycloneive_io_obuf \DRAM_BA_0~output (
	.i(\u_Sdram_Control_4Port|BA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA_0),
	.obar());
// synopsys translate_off
defparam \DRAM_BA_0~output .bus_hold = "false";
defparam \DRAM_BA_0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \DRAM_BA_1~output (
	.i(\u_Sdram_Control_4Port|BA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA_1),
	.obar());
// synopsys translate_off
defparam \DRAM_BA_1~output .bus_hold = "false";
defparam \DRAM_BA_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \DRAM_CLK~output (
	.i(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N23
cycloneive_io_obuf \DRAM_CKE~output (
	.i(\u_Sdram_Control_4Port|CKE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \VGA_HS~output (
	.i(\u_sobel_top|u_sobel_filtering|Y_hsync_r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \VGA_VS~output (
	.i(\u_sobel_top|u_sobel_filtering|Y_vsync_r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N2
cycloneive_io_obuf \CMOS1_SCL~output (
	.i(\cmos_config_1|u1|i2c_sclk~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMOS1_SCL),
	.obar());
// synopsys translate_off
defparam \CMOS1_SCL~output .bus_hold = "false";
defparam \CMOS1_SCL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cycloneive_io_obuf \CMOS1_RESET~output (
	.i(\u_Reset_Delay|oRST_1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMOS1_RESET),
	.obar());
// synopsys translate_off
defparam \CMOS1_RESET~output .bus_hold = "false";
defparam \CMOS1_RESET~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N9
cycloneive_io_obuf \CMOS2_SCL~output (
	.i(\cmos_config_2|u1|i2c_sclk~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMOS2_SCL),
	.obar());
// synopsys translate_off
defparam \CMOS2_SCL~output .bus_hold = "false";
defparam \CMOS2_SCL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \CMOS2_RESET~output (
	.i(\u_Reset_Delay|oRST_1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMOS2_RESET),
	.obar());
// synopsys translate_off
defparam \CMOS2_RESET~output .bus_hold = "false";
defparam \CMOS2_RESET~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \DIG[0]~output (
	.i(!\u_seg_dynamic|seg_d0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DIG[0]),
	.obar());
// synopsys translate_off
defparam \DIG[0]~output .bus_hold = "false";
defparam \DIG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cycloneive_io_obuf \DIG[1]~output (
	.i(!\u_seg_dynamic|seg_d0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DIG[1]),
	.obar());
// synopsys translate_off
defparam \DIG[1]~output .bus_hold = "false";
defparam \DIG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N23
cycloneive_io_obuf \DIG[2]~output (
	.i(!\u_seg_dynamic|seg_d0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DIG[2]),
	.obar());
// synopsys translate_off
defparam \DIG[2]~output .bus_hold = "false";
defparam \DIG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \DIG[3]~output (
	.i(!\u_seg_dynamic|seg_d0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DIG[3]),
	.obar());
// synopsys translate_off
defparam \DIG[3]~output .bus_hold = "false";
defparam \DIG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \DIG[4]~output (
	.i(!\u_seg_dynamic|seg_d0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DIG[4]),
	.obar());
// synopsys translate_off
defparam \DIG[4]~output .bus_hold = "false";
defparam \DIG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \DIG[5]~output (
	.i(!\u_seg_dynamic|seg_d0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DIG[5]),
	.obar());
// synopsys translate_off
defparam \DIG[5]~output .bus_hold = "false";
defparam \DIG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \DIG[6]~output (
	.i(!\u_seg_dynamic|seg_d0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DIG[6]),
	.obar());
// synopsys translate_off
defparam \DIG[6]~output .bus_hold = "false";
defparam \DIG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N16
cycloneive_io_obuf \DIG[7]~output (
	.i(!\u_seg_dynamic|seg_d0 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DIG[7]),
	.obar());
// synopsys translate_off
defparam \DIG[7]~output .bus_hold = "false";
defparam \DIG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \SEL[0]~output (
	.i(\u_seg_dynamic|sel_d0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEL[0]),
	.obar());
// synopsys translate_off
defparam \SEL[0]~output .bus_hold = "false";
defparam \SEL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \SEL[1]~output (
	.i(\u_seg_dynamic|sel_d0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEL[1]),
	.obar());
// synopsys translate_off
defparam \SEL[1]~output .bus_hold = "false";
defparam \SEL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \SEL[2]~output (
	.i(\u_seg_dynamic|sel_d0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEL[2]),
	.obar());
// synopsys translate_off
defparam \SEL[2]~output .bus_hold = "false";
defparam \SEL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \SEL[3]~output (
	.i(\u_seg_dynamic|sel_d0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEL[3]),
	.obar());
// synopsys translate_off
defparam \SEL[3]~output .bus_hold = "false";
defparam \SEL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \SEL[4]~output (
	.i(\u_seg_dynamic|sel_d0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEL[4]),
	.obar());
// synopsys translate_off
defparam \SEL[4]~output .bus_hold = "false";
defparam \SEL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \SEL[5]~output (
	.i(\u_seg_dynamic|sel_d0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEL[5]),
	.obar());
// synopsys translate_off
defparam \SEL[5]~output .bus_hold = "false";
defparam \SEL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[0]~0_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[1]~1_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[2]~2_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[3]~3_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[4]~4_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[5]~5_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[6]~6_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N16
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[7]~7_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[8]~8_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[9]~9_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[10]~10_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[11]~11_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[12]~12_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[13]~13_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[14]~14_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(\u_Sdram_Control_4Port|mDATAIN[15]~15_combout ),
	.oe(\u_Sdram_Control_4Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \CMOS1_SDA~output (
	.i(!\cmos_config_1|u1|reg_sdat~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMOS1_SDA),
	.obar());
// synopsys translate_off
defparam \CMOS1_SDA~output .bus_hold = "false";
defparam \CMOS1_SDA~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \CMOS2_SDA~output (
	.i(!\cmos_config_2|u1|reg_sdat~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CMOS2_SDA),
	.obar());
// synopsys translate_off
defparam \CMOS2_SDA~output .bus_hold = "false";
defparam \CMOS2_SDA~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N15
cycloneive_io_ibuf \CMOS1_PCLK~input (
	.i(CMOS1_PCLK),
	.ibar(gnd),
	.o(\CMOS1_PCLK~input_o ));
// synopsys translate_off
defparam \CMOS1_PCLK~input .bus_hold = "false";
defparam \CMOS1_PCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c0_initial = 2;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c0_ph = 4;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c1_high = 3;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c1_low = 2;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 2;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "-3000";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .m = 10;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .m_initial = 2;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .m_ph = 4;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .n = 1;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 250;
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[0]~16 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[0]~16_combout  = \u_Sdram_Control_4Port|control1|timer [0] $ (VCC)
// \u_Sdram_Control_4Port|control1|timer[0]~17  = CARRY(\u_Sdram_Control_4Port|control1|timer [0])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|timer[0]~16_combout ),
	.cout(\u_Sdram_Control_4Port|control1|timer[0]~17 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[0]~16 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_4Port|control1|timer[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \RST_N~input (
	.i(RST_N),
	.ibar(gnd),
	.o(\RST_N~input_o ));
// synopsys translate_off
defparam \RST_N~input .bus_hold = "false";
defparam \RST_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|LessThan0~0 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|LessThan0~0_combout  = ((!\u_Sdram_Control_4Port|control1|init_timer [1] & (!\u_Sdram_Control_4Port|control1|init_timer [0] & !\u_Sdram_Control_4Port|control1|init_timer [2]))) # (!\u_Sdram_Control_4Port|control1|init_timer 
// [3])

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [3]),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [1]),
	.datac(\u_Sdram_Control_4Port|control1|init_timer [0]),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|LessThan0~0 .lut_mask = 16'h5557;
defparam \u_Sdram_Control_4Port|control1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|LOAD_MODE~2 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|LOAD_MODE~2_combout  = (!\u_Sdram_Control_4Port|control1|init_timer [5] & (!\u_Sdram_Control_4Port|control1|init_timer [4] & !\u_Sdram_Control_4Port|control1|init_timer [6]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [5]),
	.datac(\u_Sdram_Control_4Port|control1|init_timer [4]),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|LOAD_MODE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|LOAD_MODE~2 .lut_mask = 16'h0003;
defparam \u_Sdram_Control_4Port|control1|LOAD_MODE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|LessThan0~1 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|LessThan0~1_combout  = (!\u_Sdram_Control_4Port|control1|init_timer [8] & (((\u_Sdram_Control_4Port|control1|LessThan0~0_combout  & \u_Sdram_Control_4Port|control1|LOAD_MODE~2_combout )) # 
// (!\u_Sdram_Control_4Port|control1|init_timer [7])))

	.dataa(\u_Sdram_Control_4Port|control1|LessThan0~0_combout ),
	.datab(\u_Sdram_Control_4Port|control1|LOAD_MODE~2_combout ),
	.datac(\u_Sdram_Control_4Port|control1|init_timer [7]),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|LessThan0~1 .lut_mask = 16'h008F;
defparam \u_Sdram_Control_4Port|control1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|LessThan1~0 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|LessThan1~0_combout  = (\u_Sdram_Control_4Port|control1|init_timer [11] & (\u_Sdram_Control_4Port|control1|init_timer [12] & \u_Sdram_Control_4Port|control1|init_timer [10]))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [11]),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [12]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|LessThan1~0 .lut_mask = 16'h8800;
defparam \u_Sdram_Control_4Port|control1|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|LessThan0~2 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|LessThan0~2_combout  = (!\u_Sdram_Control_4Port|control1|init_timer [13] & ((\u_Sdram_Control_4Port|control1|LessThan0~1_combout ) # ((!\u_Sdram_Control_4Port|control1|init_timer [9]) # 
// (!\u_Sdram_Control_4Port|control1|LessThan1~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|control1|LessThan0~1_combout ),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [13]),
	.datac(\u_Sdram_Control_4Port|control1|LessThan1~0_combout ),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|LessThan0~2 .lut_mask = 16'h2333;
defparam \u_Sdram_Control_4Port|control1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[0]~45 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[0]~45_combout  = \u_Sdram_Control_4Port|control1|init_timer [0] $ (((!\u_Sdram_Control_4Port|control1|init_timer [15] & ((\u_Sdram_Control_4Port|control1|LessThan0~2_combout ) # 
// (!\u_Sdram_Control_4Port|control1|init_timer [14])))))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [15]),
	.datab(\u_Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.datac(\u_Sdram_Control_4Port|control1|init_timer [0]),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [14]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[0]~45 .lut_mask = 16'hB4A5;
defparam \u_Sdram_Control_4Port|control1|init_timer[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N23
dffeas \u_Sdram_Control_4Port|control1|init_timer[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[0]~45_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[1]~15 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[1]~15_combout  = (\u_Sdram_Control_4Port|control1|init_timer [1] & (\u_Sdram_Control_4Port|control1|init_timer [0] $ (VCC))) # (!\u_Sdram_Control_4Port|control1|init_timer [1] & 
// (\u_Sdram_Control_4Port|control1|init_timer [0] & VCC))
// \u_Sdram_Control_4Port|control1|init_timer[1]~16  = CARRY((\u_Sdram_Control_4Port|control1|init_timer [1] & \u_Sdram_Control_4Port|control1|init_timer [0]))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [1]),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[1]~15_combout ),
	.cout(\u_Sdram_Control_4Port|control1|init_timer[1]~16 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[1]~15 .lut_mask = 16'h6688;
defparam \u_Sdram_Control_4Port|control1|init_timer[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|LessThan0~3 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|LessThan0~3_combout  = (!\u_Sdram_Control_4Port|control1|init_timer [15] & ((\u_Sdram_Control_4Port|control1|LessThan0~2_combout ) # (!\u_Sdram_Control_4Port|control1|init_timer [14])))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [14]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|control1|init_timer [15]),
	.datad(\u_Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|LessThan0~3 .lut_mask = 16'h0F05;
defparam \u_Sdram_Control_4Port|control1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y7_N3
dffeas \u_Sdram_Control_4Port|control1|init_timer[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[1]~15_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[2]~17 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[2]~17_combout  = (\u_Sdram_Control_4Port|control1|init_timer [2] & (!\u_Sdram_Control_4Port|control1|init_timer[1]~16 )) # (!\u_Sdram_Control_4Port|control1|init_timer [2] & 
// ((\u_Sdram_Control_4Port|control1|init_timer[1]~16 ) # (GND)))
// \u_Sdram_Control_4Port|control1|init_timer[2]~18  = CARRY((!\u_Sdram_Control_4Port|control1|init_timer[1]~16 ) # (!\u_Sdram_Control_4Port|control1|init_timer [2]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|init_timer[1]~16 ),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[2]~17_combout ),
	.cout(\u_Sdram_Control_4Port|control1|init_timer[2]~18 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[2]~17 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|control1|init_timer[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N5
dffeas \u_Sdram_Control_4Port|control1|init_timer[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[2]~17_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[3]~19 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[3]~19_combout  = (\u_Sdram_Control_4Port|control1|init_timer [3] & (\u_Sdram_Control_4Port|control1|init_timer[2]~18  $ (GND))) # (!\u_Sdram_Control_4Port|control1|init_timer [3] & 
// (!\u_Sdram_Control_4Port|control1|init_timer[2]~18  & VCC))
// \u_Sdram_Control_4Port|control1|init_timer[3]~20  = CARRY((\u_Sdram_Control_4Port|control1|init_timer [3] & !\u_Sdram_Control_4Port|control1|init_timer[2]~18 ))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|init_timer[2]~18 ),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[3]~19_combout ),
	.cout(\u_Sdram_Control_4Port|control1|init_timer[3]~20 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[3]~19 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_4Port|control1|init_timer[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N7
dffeas \u_Sdram_Control_4Port|control1|init_timer[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[3]~19_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[4]~21 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[4]~21_combout  = (\u_Sdram_Control_4Port|control1|init_timer [4] & (!\u_Sdram_Control_4Port|control1|init_timer[3]~20 )) # (!\u_Sdram_Control_4Port|control1|init_timer [4] & 
// ((\u_Sdram_Control_4Port|control1|init_timer[3]~20 ) # (GND)))
// \u_Sdram_Control_4Port|control1|init_timer[4]~22  = CARRY((!\u_Sdram_Control_4Port|control1|init_timer[3]~20 ) # (!\u_Sdram_Control_4Port|control1|init_timer [4]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|init_timer[3]~20 ),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[4]~21_combout ),
	.cout(\u_Sdram_Control_4Port|control1|init_timer[4]~22 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[4]~21 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|control1|init_timer[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N9
dffeas \u_Sdram_Control_4Port|control1|init_timer[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[4]~21_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[5]~23 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[5]~23_combout  = (\u_Sdram_Control_4Port|control1|init_timer [5] & (\u_Sdram_Control_4Port|control1|init_timer[4]~22  $ (GND))) # (!\u_Sdram_Control_4Port|control1|init_timer [5] & 
// (!\u_Sdram_Control_4Port|control1|init_timer[4]~22  & VCC))
// \u_Sdram_Control_4Port|control1|init_timer[5]~24  = CARRY((\u_Sdram_Control_4Port|control1|init_timer [5] & !\u_Sdram_Control_4Port|control1|init_timer[4]~22 ))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|init_timer[4]~22 ),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[5]~23_combout ),
	.cout(\u_Sdram_Control_4Port|control1|init_timer[5]~24 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[5]~23 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_4Port|control1|init_timer[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N11
dffeas \u_Sdram_Control_4Port|control1|init_timer[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[5]~23_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[6]~25 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[6]~25_combout  = (\u_Sdram_Control_4Port|control1|init_timer [6] & (!\u_Sdram_Control_4Port|control1|init_timer[5]~24 )) # (!\u_Sdram_Control_4Port|control1|init_timer [6] & 
// ((\u_Sdram_Control_4Port|control1|init_timer[5]~24 ) # (GND)))
// \u_Sdram_Control_4Port|control1|init_timer[6]~26  = CARRY((!\u_Sdram_Control_4Port|control1|init_timer[5]~24 ) # (!\u_Sdram_Control_4Port|control1|init_timer [6]))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|init_timer[5]~24 ),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[6]~25_combout ),
	.cout(\u_Sdram_Control_4Port|control1|init_timer[6]~26 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[6]~25 .lut_mask = 16'h5A5F;
defparam \u_Sdram_Control_4Port|control1|init_timer[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N13
dffeas \u_Sdram_Control_4Port|control1|init_timer[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[6]~25_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[7]~27 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[7]~27_combout  = (\u_Sdram_Control_4Port|control1|init_timer [7] & (\u_Sdram_Control_4Port|control1|init_timer[6]~26  $ (GND))) # (!\u_Sdram_Control_4Port|control1|init_timer [7] & 
// (!\u_Sdram_Control_4Port|control1|init_timer[6]~26  & VCC))
// \u_Sdram_Control_4Port|control1|init_timer[7]~28  = CARRY((\u_Sdram_Control_4Port|control1|init_timer [7] & !\u_Sdram_Control_4Port|control1|init_timer[6]~26 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|init_timer[6]~26 ),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[7]~27_combout ),
	.cout(\u_Sdram_Control_4Port|control1|init_timer[7]~28 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[7]~27 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|control1|init_timer[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N15
dffeas \u_Sdram_Control_4Port|control1|init_timer[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[7]~27_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[8]~29 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[8]~29_combout  = (\u_Sdram_Control_4Port|control1|init_timer [8] & (!\u_Sdram_Control_4Port|control1|init_timer[7]~28 )) # (!\u_Sdram_Control_4Port|control1|init_timer [8] & 
// ((\u_Sdram_Control_4Port|control1|init_timer[7]~28 ) # (GND)))
// \u_Sdram_Control_4Port|control1|init_timer[8]~30  = CARRY((!\u_Sdram_Control_4Port|control1|init_timer[7]~28 ) # (!\u_Sdram_Control_4Port|control1|init_timer [8]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|init_timer[7]~28 ),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[8]~29_combout ),
	.cout(\u_Sdram_Control_4Port|control1|init_timer[8]~30 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[8]~29 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|control1|init_timer[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N17
dffeas \u_Sdram_Control_4Port|control1|init_timer[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[8]~29_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[9]~31 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[9]~31_combout  = (\u_Sdram_Control_4Port|control1|init_timer [9] & (\u_Sdram_Control_4Port|control1|init_timer[8]~30  $ (GND))) # (!\u_Sdram_Control_4Port|control1|init_timer [9] & 
// (!\u_Sdram_Control_4Port|control1|init_timer[8]~30  & VCC))
// \u_Sdram_Control_4Port|control1|init_timer[9]~32  = CARRY((\u_Sdram_Control_4Port|control1|init_timer [9] & !\u_Sdram_Control_4Port|control1|init_timer[8]~30 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|init_timer[8]~30 ),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[9]~31_combout ),
	.cout(\u_Sdram_Control_4Port|control1|init_timer[9]~32 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[9]~31 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|control1|init_timer[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N19
dffeas \u_Sdram_Control_4Port|control1|init_timer[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[9]~31_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[10]~33 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[10]~33_combout  = (\u_Sdram_Control_4Port|control1|init_timer [10] & (!\u_Sdram_Control_4Port|control1|init_timer[9]~32 )) # (!\u_Sdram_Control_4Port|control1|init_timer [10] & 
// ((\u_Sdram_Control_4Port|control1|init_timer[9]~32 ) # (GND)))
// \u_Sdram_Control_4Port|control1|init_timer[10]~34  = CARRY((!\u_Sdram_Control_4Port|control1|init_timer[9]~32 ) # (!\u_Sdram_Control_4Port|control1|init_timer [10]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|init_timer[9]~32 ),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[10]~33_combout ),
	.cout(\u_Sdram_Control_4Port|control1|init_timer[10]~34 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[10]~33 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|control1|init_timer[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N21
dffeas \u_Sdram_Control_4Port|control1|init_timer[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[10]~33_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[11]~35 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[11]~35_combout  = (\u_Sdram_Control_4Port|control1|init_timer [11] & (\u_Sdram_Control_4Port|control1|init_timer[10]~34  $ (GND))) # (!\u_Sdram_Control_4Port|control1|init_timer [11] & 
// (!\u_Sdram_Control_4Port|control1|init_timer[10]~34  & VCC))
// \u_Sdram_Control_4Port|control1|init_timer[11]~36  = CARRY((\u_Sdram_Control_4Port|control1|init_timer [11] & !\u_Sdram_Control_4Port|control1|init_timer[10]~34 ))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|init_timer[10]~34 ),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[11]~35_combout ),
	.cout(\u_Sdram_Control_4Port|control1|init_timer[11]~36 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[11]~35 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_4Port|control1|init_timer[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N23
dffeas \u_Sdram_Control_4Port|control1|init_timer[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[11]~35_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[12]~37 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[12]~37_combout  = (\u_Sdram_Control_4Port|control1|init_timer [12] & (!\u_Sdram_Control_4Port|control1|init_timer[11]~36 )) # (!\u_Sdram_Control_4Port|control1|init_timer [12] & 
// ((\u_Sdram_Control_4Port|control1|init_timer[11]~36 ) # (GND)))
// \u_Sdram_Control_4Port|control1|init_timer[12]~38  = CARRY((!\u_Sdram_Control_4Port|control1|init_timer[11]~36 ) # (!\u_Sdram_Control_4Port|control1|init_timer [12]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|init_timer[11]~36 ),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[12]~37_combout ),
	.cout(\u_Sdram_Control_4Port|control1|init_timer[12]~38 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[12]~37 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|control1|init_timer[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N25
dffeas \u_Sdram_Control_4Port|control1|init_timer[12] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[12]~37_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[12] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[13]~39 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[13]~39_combout  = (\u_Sdram_Control_4Port|control1|init_timer [13] & (\u_Sdram_Control_4Port|control1|init_timer[12]~38  $ (GND))) # (!\u_Sdram_Control_4Port|control1|init_timer [13] & 
// (!\u_Sdram_Control_4Port|control1|init_timer[12]~38  & VCC))
// \u_Sdram_Control_4Port|control1|init_timer[13]~40  = CARRY((\u_Sdram_Control_4Port|control1|init_timer [13] & !\u_Sdram_Control_4Port|control1|init_timer[12]~38 ))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|init_timer[12]~38 ),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[13]~39_combout ),
	.cout(\u_Sdram_Control_4Port|control1|init_timer[13]~40 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[13]~39 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_4Port|control1|init_timer[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N27
dffeas \u_Sdram_Control_4Port|control1|init_timer[13] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[13]~39_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[13] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[14]~41 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[14]~41_combout  = (\u_Sdram_Control_4Port|control1|init_timer [14] & (!\u_Sdram_Control_4Port|control1|init_timer[13]~40 )) # (!\u_Sdram_Control_4Port|control1|init_timer [14] & 
// ((\u_Sdram_Control_4Port|control1|init_timer[13]~40 ) # (GND)))
// \u_Sdram_Control_4Port|control1|init_timer[14]~42  = CARRY((!\u_Sdram_Control_4Port|control1|init_timer[13]~40 ) # (!\u_Sdram_Control_4Port|control1|init_timer [14]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|init_timer[13]~40 ),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[14]~41_combout ),
	.cout(\u_Sdram_Control_4Port|control1|init_timer[14]~42 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[14]~41 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|control1|init_timer[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N29
dffeas \u_Sdram_Control_4Port|control1|init_timer[14] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[14]~41_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[14] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|init_timer[15]~43 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|init_timer[15]~43_combout  = \u_Sdram_Control_4Port|control1|init_timer [15] $ (!\u_Sdram_Control_4Port|control1|init_timer[14]~42 )

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_Sdram_Control_4Port|control1|init_timer[14]~42 ),
	.combout(\u_Sdram_Control_4Port|control1|init_timer[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[15]~43 .lut_mask = 16'hA5A5;
defparam \u_Sdram_Control_4Port|control1|init_timer[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N31
dffeas \u_Sdram_Control_4Port|control1|init_timer[15] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|init_timer[15]~43_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|init_timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|init_timer[15] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|init_timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|always3~2 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|always3~2_combout  = (\u_Sdram_Control_4Port|control1|init_timer [2] & (!\u_Sdram_Control_4Port|control1|init_timer [4] & (\u_Sdram_Control_4Port|control1|init_timer [5] $ (\u_Sdram_Control_4Port|control1|init_timer [6])))) 
// # (!\u_Sdram_Control_4Port|control1|init_timer [2] & (((\u_Sdram_Control_4Port|control1|init_timer [4] & !\u_Sdram_Control_4Port|control1|init_timer [6]))))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [2]),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [5]),
	.datac(\u_Sdram_Control_4Port|control1|init_timer [4]),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|always3~2 .lut_mask = 16'h0258;
defparam \u_Sdram_Control_4Port|control1|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|always3~0 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|always3~0_combout  = (\u_Sdram_Control_4Port|control1|init_timer [9] & ((\u_Sdram_Control_4Port|control1|init_timer [7]) # (\u_Sdram_Control_4Port|control1|init_timer [8]))) # (!\u_Sdram_Control_4Port|control1|init_timer 
// [9] & (\u_Sdram_Control_4Port|control1|init_timer [7] & \u_Sdram_Control_4Port|control1|init_timer [8]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [9]),
	.datac(\u_Sdram_Control_4Port|control1|init_timer [7]),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|always3~0 .lut_mask = 16'hFCC0;
defparam \u_Sdram_Control_4Port|control1|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|always3~1 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|always3~1_combout  = (\u_Sdram_Control_4Port|control1|init_timer [2] & (\u_Sdram_Control_4Port|control1|init_timer [6] & (\u_Sdram_Control_4Port|control1|init_timer [5] $ (!\u_Sdram_Control_4Port|control1|init_timer [4])))) 
// # (!\u_Sdram_Control_4Port|control1|init_timer [2] & (\u_Sdram_Control_4Port|control1|init_timer [5] & (\u_Sdram_Control_4Port|control1|init_timer [4] $ (\u_Sdram_Control_4Port|control1|init_timer [6]))))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [2]),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [5]),
	.datac(\u_Sdram_Control_4Port|control1|init_timer [4]),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|always3~1 .lut_mask = 16'h8640;
defparam \u_Sdram_Control_4Port|control1|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|always3~3 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|always3~3_combout  = (\u_Sdram_Control_4Port|control1|always3~2_combout  & (!\u_Sdram_Control_4Port|control1|always3~0_combout  & (\u_Sdram_Control_4Port|control1|always3~1_combout  $ 
// (!\u_Sdram_Control_4Port|control1|init_timer [3])))) # (!\u_Sdram_Control_4Port|control1|always3~2_combout  & (\u_Sdram_Control_4Port|control1|always3~1_combout  & (\u_Sdram_Control_4Port|control1|always3~0_combout  $ 
// (!\u_Sdram_Control_4Port|control1|init_timer [3]))))

	.dataa(\u_Sdram_Control_4Port|control1|always3~2_combout ),
	.datab(\u_Sdram_Control_4Port|control1|always3~0_combout ),
	.datac(\u_Sdram_Control_4Port|control1|always3~1_combout ),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|always3~3 .lut_mask = 16'h6012;
defparam \u_Sdram_Control_4Port|control1|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|LOAD_MODE~0 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|LOAD_MODE~0_combout  = (!\u_Sdram_Control_4Port|control1|init_timer [15] & (!\u_Sdram_Control_4Port|control1|init_timer [0] & (!\u_Sdram_Control_4Port|control1|init_timer [1] & \u_Sdram_Control_4Port|control1|init_timer 
// [14])))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [15]),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [0]),
	.datac(\u_Sdram_Control_4Port|control1|init_timer [1]),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [14]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|LOAD_MODE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|LOAD_MODE~0 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_4Port|control1|LOAD_MODE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|LOAD_MODE~1 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|LOAD_MODE~1_combout  = (\u_Sdram_Control_4Port|control1|LessThan1~0_combout  & (\u_Sdram_Control_4Port|control1|LOAD_MODE~0_combout  & !\u_Sdram_Control_4Port|control1|init_timer [13]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|LessThan1~0_combout ),
	.datac(\u_Sdram_Control_4Port|control1|LOAD_MODE~0_combout ),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [13]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|LOAD_MODE~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|LOAD_MODE~1 .lut_mask = 16'h00C0;
defparam \u_Sdram_Control_4Port|control1|LOAD_MODE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|always3~4 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|always3~4_combout  = (\u_Sdram_Control_4Port|control1|always3~3_combout  & (\u_Sdram_Control_4Port|control1|LOAD_MODE~1_combout  & (\u_Sdram_Control_4Port|control1|always3~0_combout  $ 
// (\u_Sdram_Control_4Port|control1|init_timer [9]))))

	.dataa(\u_Sdram_Control_4Port|control1|always3~3_combout ),
	.datab(\u_Sdram_Control_4Port|control1|always3~0_combout ),
	.datac(\u_Sdram_Control_4Port|control1|LOAD_MODE~1_combout ),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|always3~4 .lut_mask = 16'h2080;
defparam \u_Sdram_Control_4Port|control1|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|PRECHARGE~0 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|PRECHARGE~0_combout  = (\u_Sdram_Control_4Port|control1|init_timer [6] & (\u_Sdram_Control_4Port|control1|init_timer [7] & \u_Sdram_Control_4Port|control1|init_timer [8]))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [6]),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [7]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|PRECHARGE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|PRECHARGE~0 .lut_mask = 16'h8800;
defparam \u_Sdram_Control_4Port|control1|PRECHARGE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|LessThan1~1 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|LessThan1~1_combout  = (!\u_Sdram_Control_4Port|control1|init_timer [13] & (((!\u_Sdram_Control_4Port|control1|PRECHARGE~0_combout  & !\u_Sdram_Control_4Port|control1|init_timer [9])) # 
// (!\u_Sdram_Control_4Port|control1|LessThan1~0_combout )))

	.dataa(\u_Sdram_Control_4Port|control1|PRECHARGE~0_combout ),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [13]),
	.datac(\u_Sdram_Control_4Port|control1|LessThan1~0_combout ),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|LessThan1~1 .lut_mask = 16'h0313;
defparam \u_Sdram_Control_4Port|control1|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|REFRESH~2 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|REFRESH~2_combout  = (\u_Sdram_Control_4Port|control1|always3~4_combout  & ((\u_Sdram_Control_4Port|control1|init_timer [15]) # ((!\u_Sdram_Control_4Port|control1|LessThan1~1_combout  & 
// \u_Sdram_Control_4Port|control1|init_timer [14]))))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [15]),
	.datab(\u_Sdram_Control_4Port|control1|always3~4_combout ),
	.datac(\u_Sdram_Control_4Port|control1|LessThan1~1_combout ),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [14]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|REFRESH~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|REFRESH~2 .lut_mask = 16'h8C88;
defparam \u_Sdram_Control_4Port|control1|REFRESH~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N25
dffeas \u_Sdram_Control_4Port|control1|REFRESH (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|REFRESH~2_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|REFRESH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|REFRESH .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|REFRESH .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \CMOS1_VSYNC~input (
	.i(CMOS1_VSYNC),
	.ibar(gnd),
	.o(\CMOS1_VSYNC~input_o ));
// synopsys translate_off
defparam \CMOS1_VSYNC~input .bus_hold = "false";
defparam \CMOS1_VSYNC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cycloneive_lcell_comb \u_getPos|u1_getPosedge|iWire_reg1~feeder (
// Equation(s):
// \u_getPos|u1_getPosedge|iWire_reg1~feeder_combout  = \CMOS1_VSYNC~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CMOS1_VSYNC~input_o ),
	.cin(gnd),
	.combout(\u_getPos|u1_getPosedge|iWire_reg1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_getPos|u1_getPosedge|iWire_reg1~feeder .lut_mask = 16'hFF00;
defparam \u_getPos|u1_getPosedge|iWire_reg1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N9
dffeas \u_getPos|u1_getPosedge|iWire_reg1 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_getPos|u1_getPosedge|iWire_reg1~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_getPos|u1_getPosedge|iWire_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_getPos|u1_getPosedge|iWire_reg1 .is_wysiwyg = "true";
defparam \u_getPos|u1_getPosedge|iWire_reg1 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N6
cycloneive_lcell_comb \u_Reset_Delay|Cont[14]~47 (
// Equation(s):
// \u_Reset_Delay|Cont[14]~47_combout  = (\u_Reset_Delay|Cont [14] & (!\u_Reset_Delay|Cont[13]~46 )) # (!\u_Reset_Delay|Cont [14] & ((\u_Reset_Delay|Cont[13]~46 ) # (GND)))
// \u_Reset_Delay|Cont[14]~48  = CARRY((!\u_Reset_Delay|Cont[13]~46 ) # (!\u_Reset_Delay|Cont [14]))

	.dataa(\u_Reset_Delay|Cont [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[13]~46 ),
	.combout(\u_Reset_Delay|Cont[14]~47_combout ),
	.cout(\u_Reset_Delay|Cont[14]~48 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[14]~47 .lut_mask = 16'h5A5F;
defparam \u_Reset_Delay|Cont[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N8
cycloneive_lcell_comb \u_Reset_Delay|Cont[15]~49 (
// Equation(s):
// \u_Reset_Delay|Cont[15]~49_combout  = (\u_Reset_Delay|Cont [15] & (\u_Reset_Delay|Cont[14]~48  $ (GND))) # (!\u_Reset_Delay|Cont [15] & (!\u_Reset_Delay|Cont[14]~48  & VCC))
// \u_Reset_Delay|Cont[15]~50  = CARRY((\u_Reset_Delay|Cont [15] & !\u_Reset_Delay|Cont[14]~48 ))

	.dataa(gnd),
	.datab(\u_Reset_Delay|Cont [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[14]~48 ),
	.combout(\u_Reset_Delay|Cont[15]~49_combout ),
	.cout(\u_Reset_Delay|Cont[15]~50 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[15]~49 .lut_mask = 16'hC30C;
defparam \u_Reset_Delay|Cont[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N0
cycloneive_lcell_comb \u_Reset_Delay|Equal0~7 (
// Equation(s):
// \u_Reset_Delay|Equal0~7_combout  = ((!\u_Reset_Delay|Cont [20]) # (!\u_Reset_Delay|Cont [21])) # (!\u_Reset_Delay|Equal0~6_combout )

	.dataa(\u_Reset_Delay|Equal0~6_combout ),
	.datab(\u_Reset_Delay|Cont [21]),
	.datac(gnd),
	.datad(\u_Reset_Delay|Cont [20]),
	.cin(gnd),
	.combout(\u_Reset_Delay|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Reset_Delay|Equal0~7 .lut_mask = 16'h77FF;
defparam \u_Reset_Delay|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y15_N9
dffeas \u_Reset_Delay|Cont[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[15]~49_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[15] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N10
cycloneive_lcell_comb \u_Reset_Delay|Cont[16]~51 (
// Equation(s):
// \u_Reset_Delay|Cont[16]~51_combout  = (\u_Reset_Delay|Cont [16] & (!\u_Reset_Delay|Cont[15]~50 )) # (!\u_Reset_Delay|Cont [16] & ((\u_Reset_Delay|Cont[15]~50 ) # (GND)))
// \u_Reset_Delay|Cont[16]~52  = CARRY((!\u_Reset_Delay|Cont[15]~50 ) # (!\u_Reset_Delay|Cont [16]))

	.dataa(\u_Reset_Delay|Cont [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[15]~50 ),
	.combout(\u_Reset_Delay|Cont[16]~51_combout ),
	.cout(\u_Reset_Delay|Cont[16]~52 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[16]~51 .lut_mask = 16'h5A5F;
defparam \u_Reset_Delay|Cont[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y15_N11
dffeas \u_Reset_Delay|Cont[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[16]~51_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[16] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N12
cycloneive_lcell_comb \u_Reset_Delay|Cont[17]~53 (
// Equation(s):
// \u_Reset_Delay|Cont[17]~53_combout  = (\u_Reset_Delay|Cont [17] & (\u_Reset_Delay|Cont[16]~52  $ (GND))) # (!\u_Reset_Delay|Cont [17] & (!\u_Reset_Delay|Cont[16]~52  & VCC))
// \u_Reset_Delay|Cont[17]~54  = CARRY((\u_Reset_Delay|Cont [17] & !\u_Reset_Delay|Cont[16]~52 ))

	.dataa(\u_Reset_Delay|Cont [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[16]~52 ),
	.combout(\u_Reset_Delay|Cont[17]~53_combout ),
	.cout(\u_Reset_Delay|Cont[17]~54 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[17]~53 .lut_mask = 16'hA50A;
defparam \u_Reset_Delay|Cont[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y15_N13
dffeas \u_Reset_Delay|Cont[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[17]~53_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[17] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N14
cycloneive_lcell_comb \u_Reset_Delay|Cont[18]~55 (
// Equation(s):
// \u_Reset_Delay|Cont[18]~55_combout  = (\u_Reset_Delay|Cont [18] & (!\u_Reset_Delay|Cont[17]~54 )) # (!\u_Reset_Delay|Cont [18] & ((\u_Reset_Delay|Cont[17]~54 ) # (GND)))
// \u_Reset_Delay|Cont[18]~56  = CARRY((!\u_Reset_Delay|Cont[17]~54 ) # (!\u_Reset_Delay|Cont [18]))

	.dataa(gnd),
	.datab(\u_Reset_Delay|Cont [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[17]~54 ),
	.combout(\u_Reset_Delay|Cont[18]~55_combout ),
	.cout(\u_Reset_Delay|Cont[18]~56 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[18]~55 .lut_mask = 16'h3C3F;
defparam \u_Reset_Delay|Cont[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y15_N15
dffeas \u_Reset_Delay|Cont[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[18]~55_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[18] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N16
cycloneive_lcell_comb \u_Reset_Delay|Cont[19]~57 (
// Equation(s):
// \u_Reset_Delay|Cont[19]~57_combout  = (\u_Reset_Delay|Cont [19] & (\u_Reset_Delay|Cont[18]~56  $ (GND))) # (!\u_Reset_Delay|Cont [19] & (!\u_Reset_Delay|Cont[18]~56  & VCC))
// \u_Reset_Delay|Cont[19]~58  = CARRY((\u_Reset_Delay|Cont [19] & !\u_Reset_Delay|Cont[18]~56 ))

	.dataa(gnd),
	.datab(\u_Reset_Delay|Cont [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[18]~56 ),
	.combout(\u_Reset_Delay|Cont[19]~57_combout ),
	.cout(\u_Reset_Delay|Cont[19]~58 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[19]~57 .lut_mask = 16'hC30C;
defparam \u_Reset_Delay|Cont[19]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y15_N17
dffeas \u_Reset_Delay|Cont[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[19]~57_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[19] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N18
cycloneive_lcell_comb \u_Reset_Delay|Cont[20]~59 (
// Equation(s):
// \u_Reset_Delay|Cont[20]~59_combout  = (\u_Reset_Delay|Cont [20] & (!\u_Reset_Delay|Cont[19]~58 )) # (!\u_Reset_Delay|Cont [20] & ((\u_Reset_Delay|Cont[19]~58 ) # (GND)))
// \u_Reset_Delay|Cont[20]~60  = CARRY((!\u_Reset_Delay|Cont[19]~58 ) # (!\u_Reset_Delay|Cont [20]))

	.dataa(gnd),
	.datab(\u_Reset_Delay|Cont [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[19]~58 ),
	.combout(\u_Reset_Delay|Cont[20]~59_combout ),
	.cout(\u_Reset_Delay|Cont[20]~60 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[20]~59 .lut_mask = 16'h3C3F;
defparam \u_Reset_Delay|Cont[20]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y15_N19
dffeas \u_Reset_Delay|Cont[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[20]~59_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[20] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N20
cycloneive_lcell_comb \u_Reset_Delay|Cont[21]~61 (
// Equation(s):
// \u_Reset_Delay|Cont[21]~61_combout  = \u_Reset_Delay|Cont[20]~60  $ (!\u_Reset_Delay|Cont [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Reset_Delay|Cont [21]),
	.cin(\u_Reset_Delay|Cont[20]~60 ),
	.combout(\u_Reset_Delay|Cont[21]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u_Reset_Delay|Cont[21]~61 .lut_mask = 16'hF00F;
defparam \u_Reset_Delay|Cont[21]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y15_N21
dffeas \u_Reset_Delay|Cont[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[21]~61_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[21] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N20
cycloneive_lcell_comb \u_Reset_Delay|Cont[0]~63 (
// Equation(s):
// \u_Reset_Delay|Cont[0]~63_combout  = ((\u_Reset_Delay|Equal0~6_combout  & (\u_Reset_Delay|Cont [21] & \u_Reset_Delay|Cont [20]))) # (!\u_Reset_Delay|Cont [0])

	.dataa(\u_Reset_Delay|Equal0~6_combout ),
	.datab(\u_Reset_Delay|Cont [21]),
	.datac(\u_Reset_Delay|Cont [0]),
	.datad(\u_Reset_Delay|Cont [20]),
	.cin(gnd),
	.combout(\u_Reset_Delay|Cont[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u_Reset_Delay|Cont[0]~63 .lut_mask = 16'h8F0F;
defparam \u_Reset_Delay|Cont[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N21
dffeas \u_Reset_Delay|Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[0]~63_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[0] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N12
cycloneive_lcell_comb \u_Reset_Delay|Cont[1]~21 (
// Equation(s):
// \u_Reset_Delay|Cont[1]~21_combout  = (\u_Reset_Delay|Cont [1] & (\u_Reset_Delay|Cont [0] $ (VCC))) # (!\u_Reset_Delay|Cont [1] & (\u_Reset_Delay|Cont [0] & VCC))
// \u_Reset_Delay|Cont[1]~22  = CARRY((\u_Reset_Delay|Cont [1] & \u_Reset_Delay|Cont [0]))

	.dataa(\u_Reset_Delay|Cont [1]),
	.datab(\u_Reset_Delay|Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_Reset_Delay|Cont[1]~21_combout ),
	.cout(\u_Reset_Delay|Cont[1]~22 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[1]~21 .lut_mask = 16'h6688;
defparam \u_Reset_Delay|Cont[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N13
dffeas \u_Reset_Delay|Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[1]~21_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[1] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N14
cycloneive_lcell_comb \u_Reset_Delay|Cont[2]~23 (
// Equation(s):
// \u_Reset_Delay|Cont[2]~23_combout  = (\u_Reset_Delay|Cont [2] & (!\u_Reset_Delay|Cont[1]~22 )) # (!\u_Reset_Delay|Cont [2] & ((\u_Reset_Delay|Cont[1]~22 ) # (GND)))
// \u_Reset_Delay|Cont[2]~24  = CARRY((!\u_Reset_Delay|Cont[1]~22 ) # (!\u_Reset_Delay|Cont [2]))

	.dataa(gnd),
	.datab(\u_Reset_Delay|Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[1]~22 ),
	.combout(\u_Reset_Delay|Cont[2]~23_combout ),
	.cout(\u_Reset_Delay|Cont[2]~24 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[2]~23 .lut_mask = 16'h3C3F;
defparam \u_Reset_Delay|Cont[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N15
dffeas \u_Reset_Delay|Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[2]~23_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[2] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N16
cycloneive_lcell_comb \u_Reset_Delay|Cont[3]~25 (
// Equation(s):
// \u_Reset_Delay|Cont[3]~25_combout  = (\u_Reset_Delay|Cont [3] & (\u_Reset_Delay|Cont[2]~24  $ (GND))) # (!\u_Reset_Delay|Cont [3] & (!\u_Reset_Delay|Cont[2]~24  & VCC))
// \u_Reset_Delay|Cont[3]~26  = CARRY((\u_Reset_Delay|Cont [3] & !\u_Reset_Delay|Cont[2]~24 ))

	.dataa(gnd),
	.datab(\u_Reset_Delay|Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[2]~24 ),
	.combout(\u_Reset_Delay|Cont[3]~25_combout ),
	.cout(\u_Reset_Delay|Cont[3]~26 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[3]~25 .lut_mask = 16'hC30C;
defparam \u_Reset_Delay|Cont[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N17
dffeas \u_Reset_Delay|Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[3]~25_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[3] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cycloneive_lcell_comb \u_Reset_Delay|Cont[4]~27 (
// Equation(s):
// \u_Reset_Delay|Cont[4]~27_combout  = (\u_Reset_Delay|Cont [4] & (!\u_Reset_Delay|Cont[3]~26 )) # (!\u_Reset_Delay|Cont [4] & ((\u_Reset_Delay|Cont[3]~26 ) # (GND)))
// \u_Reset_Delay|Cont[4]~28  = CARRY((!\u_Reset_Delay|Cont[3]~26 ) # (!\u_Reset_Delay|Cont [4]))

	.dataa(gnd),
	.datab(\u_Reset_Delay|Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[3]~26 ),
	.combout(\u_Reset_Delay|Cont[4]~27_combout ),
	.cout(\u_Reset_Delay|Cont[4]~28 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[4]~27 .lut_mask = 16'h3C3F;
defparam \u_Reset_Delay|Cont[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N19
dffeas \u_Reset_Delay|Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[4]~27_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[4] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N20
cycloneive_lcell_comb \u_Reset_Delay|Cont[5]~29 (
// Equation(s):
// \u_Reset_Delay|Cont[5]~29_combout  = (\u_Reset_Delay|Cont [5] & (\u_Reset_Delay|Cont[4]~28  $ (GND))) # (!\u_Reset_Delay|Cont [5] & (!\u_Reset_Delay|Cont[4]~28  & VCC))
// \u_Reset_Delay|Cont[5]~30  = CARRY((\u_Reset_Delay|Cont [5] & !\u_Reset_Delay|Cont[4]~28 ))

	.dataa(gnd),
	.datab(\u_Reset_Delay|Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[4]~28 ),
	.combout(\u_Reset_Delay|Cont[5]~29_combout ),
	.cout(\u_Reset_Delay|Cont[5]~30 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[5]~29 .lut_mask = 16'hC30C;
defparam \u_Reset_Delay|Cont[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N21
dffeas \u_Reset_Delay|Cont[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[5]~29_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[5] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N22
cycloneive_lcell_comb \u_Reset_Delay|Cont[6]~31 (
// Equation(s):
// \u_Reset_Delay|Cont[6]~31_combout  = (\u_Reset_Delay|Cont [6] & (!\u_Reset_Delay|Cont[5]~30 )) # (!\u_Reset_Delay|Cont [6] & ((\u_Reset_Delay|Cont[5]~30 ) # (GND)))
// \u_Reset_Delay|Cont[6]~32  = CARRY((!\u_Reset_Delay|Cont[5]~30 ) # (!\u_Reset_Delay|Cont [6]))

	.dataa(\u_Reset_Delay|Cont [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[5]~30 ),
	.combout(\u_Reset_Delay|Cont[6]~31_combout ),
	.cout(\u_Reset_Delay|Cont[6]~32 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[6]~31 .lut_mask = 16'h5A5F;
defparam \u_Reset_Delay|Cont[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N23
dffeas \u_Reset_Delay|Cont[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[6]~31_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[6] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N24
cycloneive_lcell_comb \u_Reset_Delay|Cont[7]~33 (
// Equation(s):
// \u_Reset_Delay|Cont[7]~33_combout  = (\u_Reset_Delay|Cont [7] & (\u_Reset_Delay|Cont[6]~32  $ (GND))) # (!\u_Reset_Delay|Cont [7] & (!\u_Reset_Delay|Cont[6]~32  & VCC))
// \u_Reset_Delay|Cont[7]~34  = CARRY((\u_Reset_Delay|Cont [7] & !\u_Reset_Delay|Cont[6]~32 ))

	.dataa(gnd),
	.datab(\u_Reset_Delay|Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[6]~32 ),
	.combout(\u_Reset_Delay|Cont[7]~33_combout ),
	.cout(\u_Reset_Delay|Cont[7]~34 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[7]~33 .lut_mask = 16'hC30C;
defparam \u_Reset_Delay|Cont[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N25
dffeas \u_Reset_Delay|Cont[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[7]~33_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[7] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N26
cycloneive_lcell_comb \u_Reset_Delay|Cont[8]~35 (
// Equation(s):
// \u_Reset_Delay|Cont[8]~35_combout  = (\u_Reset_Delay|Cont [8] & (!\u_Reset_Delay|Cont[7]~34 )) # (!\u_Reset_Delay|Cont [8] & ((\u_Reset_Delay|Cont[7]~34 ) # (GND)))
// \u_Reset_Delay|Cont[8]~36  = CARRY((!\u_Reset_Delay|Cont[7]~34 ) # (!\u_Reset_Delay|Cont [8]))

	.dataa(\u_Reset_Delay|Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[7]~34 ),
	.combout(\u_Reset_Delay|Cont[8]~35_combout ),
	.cout(\u_Reset_Delay|Cont[8]~36 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[8]~35 .lut_mask = 16'h5A5F;
defparam \u_Reset_Delay|Cont[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N27
dffeas \u_Reset_Delay|Cont[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[8]~35_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[8] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N28
cycloneive_lcell_comb \u_Reset_Delay|Cont[9]~37 (
// Equation(s):
// \u_Reset_Delay|Cont[9]~37_combout  = (\u_Reset_Delay|Cont [9] & (\u_Reset_Delay|Cont[8]~36  $ (GND))) # (!\u_Reset_Delay|Cont [9] & (!\u_Reset_Delay|Cont[8]~36  & VCC))
// \u_Reset_Delay|Cont[9]~38  = CARRY((\u_Reset_Delay|Cont [9] & !\u_Reset_Delay|Cont[8]~36 ))

	.dataa(gnd),
	.datab(\u_Reset_Delay|Cont [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[8]~36 ),
	.combout(\u_Reset_Delay|Cont[9]~37_combout ),
	.cout(\u_Reset_Delay|Cont[9]~38 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[9]~37 .lut_mask = 16'hC30C;
defparam \u_Reset_Delay|Cont[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N29
dffeas \u_Reset_Delay|Cont[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[9]~37_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[9] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N30
cycloneive_lcell_comb \u_Reset_Delay|Cont[10]~39 (
// Equation(s):
// \u_Reset_Delay|Cont[10]~39_combout  = (\u_Reset_Delay|Cont [10] & (!\u_Reset_Delay|Cont[9]~38 )) # (!\u_Reset_Delay|Cont [10] & ((\u_Reset_Delay|Cont[9]~38 ) # (GND)))
// \u_Reset_Delay|Cont[10]~40  = CARRY((!\u_Reset_Delay|Cont[9]~38 ) # (!\u_Reset_Delay|Cont [10]))

	.dataa(\u_Reset_Delay|Cont [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[9]~38 ),
	.combout(\u_Reset_Delay|Cont[10]~39_combout ),
	.cout(\u_Reset_Delay|Cont[10]~40 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[10]~39 .lut_mask = 16'h5A5F;
defparam \u_Reset_Delay|Cont[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N31
dffeas \u_Reset_Delay|Cont[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[10]~39_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[10] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N0
cycloneive_lcell_comb \u_Reset_Delay|Cont[11]~41 (
// Equation(s):
// \u_Reset_Delay|Cont[11]~41_combout  = (\u_Reset_Delay|Cont [11] & (\u_Reset_Delay|Cont[10]~40  $ (GND))) # (!\u_Reset_Delay|Cont [11] & (!\u_Reset_Delay|Cont[10]~40  & VCC))
// \u_Reset_Delay|Cont[11]~42  = CARRY((\u_Reset_Delay|Cont [11] & !\u_Reset_Delay|Cont[10]~40 ))

	.dataa(gnd),
	.datab(\u_Reset_Delay|Cont [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[10]~40 ),
	.combout(\u_Reset_Delay|Cont[11]~41_combout ),
	.cout(\u_Reset_Delay|Cont[11]~42 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[11]~41 .lut_mask = 16'hC30C;
defparam \u_Reset_Delay|Cont[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y15_N1
dffeas \u_Reset_Delay|Cont[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[11]~41_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[11] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N2
cycloneive_lcell_comb \u_Reset_Delay|Cont[12]~43 (
// Equation(s):
// \u_Reset_Delay|Cont[12]~43_combout  = (\u_Reset_Delay|Cont [12] & (!\u_Reset_Delay|Cont[11]~42 )) # (!\u_Reset_Delay|Cont [12] & ((\u_Reset_Delay|Cont[11]~42 ) # (GND)))
// \u_Reset_Delay|Cont[12]~44  = CARRY((!\u_Reset_Delay|Cont[11]~42 ) # (!\u_Reset_Delay|Cont [12]))

	.dataa(gnd),
	.datab(\u_Reset_Delay|Cont [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[11]~42 ),
	.combout(\u_Reset_Delay|Cont[12]~43_combout ),
	.cout(\u_Reset_Delay|Cont[12]~44 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[12]~43 .lut_mask = 16'h3C3F;
defparam \u_Reset_Delay|Cont[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y15_N3
dffeas \u_Reset_Delay|Cont[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[12]~43_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[12] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N4
cycloneive_lcell_comb \u_Reset_Delay|Cont[13]~45 (
// Equation(s):
// \u_Reset_Delay|Cont[13]~45_combout  = (\u_Reset_Delay|Cont [13] & (\u_Reset_Delay|Cont[12]~44  $ (GND))) # (!\u_Reset_Delay|Cont [13] & (!\u_Reset_Delay|Cont[12]~44  & VCC))
// \u_Reset_Delay|Cont[13]~46  = CARRY((\u_Reset_Delay|Cont [13] & !\u_Reset_Delay|Cont[12]~44 ))

	.dataa(gnd),
	.datab(\u_Reset_Delay|Cont [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Reset_Delay|Cont[12]~44 ),
	.combout(\u_Reset_Delay|Cont[13]~45_combout ),
	.cout(\u_Reset_Delay|Cont[13]~46 ));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[13]~45 .lut_mask = 16'hC30C;
defparam \u_Reset_Delay|Cont[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y15_N5
dffeas \u_Reset_Delay|Cont[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[13]~45_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[13] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N7
dffeas \u_Reset_Delay|Cont[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|Cont[14]~47_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Reset_Delay|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|Cont[14] .is_wysiwyg = "true";
defparam \u_Reset_Delay|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N28
cycloneive_lcell_comb \u_Reset_Delay|Equal0~5 (
// Equation(s):
// \u_Reset_Delay|Equal0~5_combout  = (\u_Reset_Delay|Cont [14] & (\u_Reset_Delay|Cont [15] & (\u_Reset_Delay|Cont [13] & \u_Reset_Delay|Cont [12])))

	.dataa(\u_Reset_Delay|Cont [14]),
	.datab(\u_Reset_Delay|Cont [15]),
	.datac(\u_Reset_Delay|Cont [13]),
	.datad(\u_Reset_Delay|Cont [12]),
	.cin(gnd),
	.combout(\u_Reset_Delay|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Reset_Delay|Equal0~5 .lut_mask = 16'h8000;
defparam \u_Reset_Delay|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N26
cycloneive_lcell_comb \u_Reset_Delay|Equal0~0 (
// Equation(s):
// \u_Reset_Delay|Equal0~0_combout  = (\u_Reset_Delay|Cont [17] & (\u_Reset_Delay|Cont [19] & (\u_Reset_Delay|Cont [18] & \u_Reset_Delay|Cont [16])))

	.dataa(\u_Reset_Delay|Cont [17]),
	.datab(\u_Reset_Delay|Cont [19]),
	.datac(\u_Reset_Delay|Cont [18]),
	.datad(\u_Reset_Delay|Cont [16]),
	.cin(gnd),
	.combout(\u_Reset_Delay|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Reset_Delay|Equal0~0 .lut_mask = 16'h8000;
defparam \u_Reset_Delay|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N26
cycloneive_lcell_comb \u_Reset_Delay|Equal0~1 (
// Equation(s):
// \u_Reset_Delay|Equal0~1_combout  = (\u_Reset_Delay|Cont [2] & (\u_Reset_Delay|Cont [0] & (\u_Reset_Delay|Cont [1] & \u_Reset_Delay|Cont [3])))

	.dataa(\u_Reset_Delay|Cont [2]),
	.datab(\u_Reset_Delay|Cont [0]),
	.datac(\u_Reset_Delay|Cont [1]),
	.datad(\u_Reset_Delay|Cont [3]),
	.cin(gnd),
	.combout(\u_Reset_Delay|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Reset_Delay|Equal0~1 .lut_mask = 16'h8000;
defparam \u_Reset_Delay|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N8
cycloneive_lcell_comb \u_Reset_Delay|Equal0~2 (
// Equation(s):
// \u_Reset_Delay|Equal0~2_combout  = (\u_Reset_Delay|Cont [4] & (\u_Reset_Delay|Cont [7] & (\u_Reset_Delay|Cont [6] & \u_Reset_Delay|Cont [5])))

	.dataa(\u_Reset_Delay|Cont [4]),
	.datab(\u_Reset_Delay|Cont [7]),
	.datac(\u_Reset_Delay|Cont [6]),
	.datad(\u_Reset_Delay|Cont [5]),
	.cin(gnd),
	.combout(\u_Reset_Delay|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Reset_Delay|Equal0~2 .lut_mask = 16'h8000;
defparam \u_Reset_Delay|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N4
cycloneive_lcell_comb \u_Reset_Delay|Equal0~3 (
// Equation(s):
// \u_Reset_Delay|Equal0~3_combout  = (\u_Reset_Delay|Equal0~1_combout  & \u_Reset_Delay|Equal0~2_combout )

	.dataa(\u_Reset_Delay|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Reset_Delay|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u_Reset_Delay|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Reset_Delay|Equal0~3 .lut_mask = 16'hAA00;
defparam \u_Reset_Delay|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N6
cycloneive_lcell_comb \u_Reset_Delay|Equal0~4 (
// Equation(s):
// \u_Reset_Delay|Equal0~4_combout  = (\u_Reset_Delay|Cont [8] & (\u_Reset_Delay|Cont [11] & (\u_Reset_Delay|Cont [10] & \u_Reset_Delay|Cont [9])))

	.dataa(\u_Reset_Delay|Cont [8]),
	.datab(\u_Reset_Delay|Cont [11]),
	.datac(\u_Reset_Delay|Cont [10]),
	.datad(\u_Reset_Delay|Cont [9]),
	.cin(gnd),
	.combout(\u_Reset_Delay|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Reset_Delay|Equal0~4 .lut_mask = 16'h8000;
defparam \u_Reset_Delay|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N30
cycloneive_lcell_comb \u_Reset_Delay|Equal0~6 (
// Equation(s):
// \u_Reset_Delay|Equal0~6_combout  = (\u_Reset_Delay|Equal0~5_combout  & (\u_Reset_Delay|Equal0~0_combout  & (\u_Reset_Delay|Equal0~3_combout  & \u_Reset_Delay|Equal0~4_combout )))

	.dataa(\u_Reset_Delay|Equal0~5_combout ),
	.datab(\u_Reset_Delay|Equal0~0_combout ),
	.datac(\u_Reset_Delay|Equal0~3_combout ),
	.datad(\u_Reset_Delay|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u_Reset_Delay|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Reset_Delay|Equal0~6 .lut_mask = 16'h8000;
defparam \u_Reset_Delay|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cycloneive_lcell_comb \u_Reset_Delay|oRST_0~0 (
// Equation(s):
// \u_Reset_Delay|oRST_0~0_combout  = (\u_Reset_Delay|Cont [21]) # ((\u_Reset_Delay|oRST_0~q ) # ((\u_Reset_Delay|Equal0~6_combout  & \u_Reset_Delay|Cont [20])))

	.dataa(\u_Reset_Delay|Equal0~6_combout ),
	.datab(\u_Reset_Delay|Cont [21]),
	.datac(\u_Reset_Delay|oRST_0~q ),
	.datad(\u_Reset_Delay|Cont [20]),
	.cin(gnd),
	.combout(\u_Reset_Delay|oRST_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Reset_Delay|oRST_0~0 .lut_mask = 16'hFEFC;
defparam \u_Reset_Delay|oRST_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N19
dffeas \u_Reset_Delay|oRST_0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|oRST_0~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|oRST_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|oRST_0 .is_wysiwyg = "true";
defparam \u_Reset_Delay|oRST_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N5
dffeas \u_getPos|u1_getPosedge|iWire_reg2 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_getPos|u1_getPosedge|iWire_reg1~q ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_getPos|u1_getPosedge|iWire_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_getPos|u1_getPosedge|iWire_reg2 .is_wysiwyg = "true";
defparam \u_getPos|u1_getPosedge|iWire_reg2 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N1
cycloneive_io_ibuf \CMOS2_PCLK~input (
	.i(CMOS2_PCLK),
	.ibar(gnd),
	.o(\CMOS2_PCLK~input_o ));
// synopsys translate_off
defparam \CMOS2_PCLK~input .bus_hold = "false";
defparam \CMOS2_PCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N1
cycloneive_io_ibuf \CMOS2_VSYNC~input (
	.i(CMOS2_VSYNC),
	.ibar(gnd),
	.o(\CMOS2_VSYNC~input_o ));
// synopsys translate_off
defparam \CMOS2_VSYNC~input .bus_hold = "false";
defparam \CMOS2_VSYNC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneive_lcell_comb \u_getPos|u2_getPosedge|iWire_reg1~feeder (
// Equation(s):
// \u_getPos|u2_getPosedge|iWire_reg1~feeder_combout  = \CMOS2_VSYNC~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CMOS2_VSYNC~input_o ),
	.cin(gnd),
	.combout(\u_getPos|u2_getPosedge|iWire_reg1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_getPos|u2_getPosedge|iWire_reg1~feeder .lut_mask = 16'hFF00;
defparam \u_getPos|u2_getPosedge|iWire_reg1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N11
dffeas \u_getPos|u2_getPosedge|iWire_reg1 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_getPos|u2_getPosedge|iWire_reg1~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_getPos|u2_getPosedge|iWire_reg1 .is_wysiwyg = "true";
defparam \u_getPos|u2_getPosedge|iWire_reg1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N1
dffeas \u_getPos|u2_getPosedge|iWire_reg2 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_getPos|u2_getPosedge|iWire_reg2 .is_wysiwyg = "true";
defparam \u_getPos|u2_getPosedge|iWire_reg2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneive_lcell_comb \u_getPos|u2_getPosedge|Equal0~0 (
// Equation(s):
// \u_getPos|u2_getPosedge|Equal0~0_combout  = (!\u_getPos|u2_getPosedge|iWire_reg1~q  & \u_getPos|u2_getPosedge|iWire_reg2~q )

	.dataa(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datab(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_getPos|u2_getPosedge|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_getPos|u2_getPosedge|Equal0~0 .lut_mask = 16'h4444;
defparam \u_getPos|u2_getPosedge|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \u_getPos|u2_getPosedge|Equal0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_getPos|u2_getPosedge|Equal0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ));
// synopsys translate_off
defparam \u_getPos|u2_getPosedge|Equal0~0clkctrl .clock_type = "global clock";
defparam \u_getPos|u2_getPosedge|Equal0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hE1F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N21
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N31
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N3
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h3C3C;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add4~0 (
// Equation(s):
// \u_Sdram_Control_4Port|Add4~0_combout  = \u_Sdram_Control_4Port|ST [0] $ (VCC)
// \u_Sdram_Control_4Port|Add4~1  = CARRY(\u_Sdram_Control_4Port|ST [0])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|ST [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Add4~0_combout ),
	.cout(\u_Sdram_Control_4Port|Add4~1 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add4~0 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_4Port|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add4~2 (
// Equation(s):
// \u_Sdram_Control_4Port|Add4~2_combout  = (\u_Sdram_Control_4Port|ST [1] & (!\u_Sdram_Control_4Port|Add4~1 )) # (!\u_Sdram_Control_4Port|ST [1] & ((\u_Sdram_Control_4Port|Add4~1 ) # (GND)))
// \u_Sdram_Control_4Port|Add4~3  = CARRY((!\u_Sdram_Control_4Port|Add4~1 ) # (!\u_Sdram_Control_4Port|ST [1]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|ST [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add4~1 ),
	.combout(\u_Sdram_Control_4Port|Add4~2_combout ),
	.cout(\u_Sdram_Control_4Port|Add4~3 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add4~2 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|ST[1]~16 (
// Equation(s):
// \u_Sdram_Control_4Port|ST[1]~16_combout  = (!\u_Sdram_Control_4Port|Equal4~0_combout  & (((\u_Sdram_Control_4Port|ST [0]) # (\u_Sdram_Control_4Port|ST [1])) # (!\u_Sdram_Control_4Port|Equal5~2_combout )))

	.dataa(\u_Sdram_Control_4Port|Equal5~2_combout ),
	.datab(\u_Sdram_Control_4Port|ST [0]),
	.datac(\u_Sdram_Control_4Port|Equal4~0_combout ),
	.datad(\u_Sdram_Control_4Port|ST [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|ST[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[1]~16 .lut_mask = 16'h0F0D;
defparam \u_Sdram_Control_4Port|ST[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|ST[1]~6 (
// Equation(s):
// \u_Sdram_Control_4Port|ST[1]~6_combout  = (!\u_Sdram_Control_4Port|ST[1]~3_combout  & ((\u_Sdram_Control_4Port|Equal6~0_combout ) # ((\u_Sdram_Control_4Port|Add4~2_combout  & \u_Sdram_Control_4Port|ST[1]~16_combout ))))

	.dataa(\u_Sdram_Control_4Port|Add4~2_combout ),
	.datab(\u_Sdram_Control_4Port|ST[1]~3_combout ),
	.datac(\u_Sdram_Control_4Port|Equal6~0_combout ),
	.datad(\u_Sdram_Control_4Port|ST[1]~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|ST[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[1]~6 .lut_mask = 16'h3230;
defparam \u_Sdram_Control_4Port|ST[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N1
dffeas \u_Sdram_Control_4Port|ST[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|ST[1]~6_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|ST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|ST[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|Equal6~0 (
// Equation(s):
// \u_Sdram_Control_4Port|Equal6~0_combout  = (\u_Sdram_Control_4Port|ST [0] & (\u_Sdram_Control_4Port|Equal5~2_combout  & !\u_Sdram_Control_4Port|ST [1]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|ST [0]),
	.datac(\u_Sdram_Control_4Port|Equal5~2_combout ),
	.datad(\u_Sdram_Control_4Port|ST [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Equal6~0 .lut_mask = 16'h00C0;
defparam \u_Sdram_Control_4Port|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add4~4 (
// Equation(s):
// \u_Sdram_Control_4Port|Add4~4_combout  = (\u_Sdram_Control_4Port|ST [2] & (\u_Sdram_Control_4Port|Add4~3  $ (GND))) # (!\u_Sdram_Control_4Port|ST [2] & (!\u_Sdram_Control_4Port|Add4~3  & VCC))
// \u_Sdram_Control_4Port|Add4~5  = CARRY((\u_Sdram_Control_4Port|ST [2] & !\u_Sdram_Control_4Port|Add4~3 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|ST [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add4~3 ),
	.combout(\u_Sdram_Control_4Port|Add4~4_combout ),
	.cout(\u_Sdram_Control_4Port|Add4~5 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add4~4 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|ST[2]~14 (
// Equation(s):
// \u_Sdram_Control_4Port|ST[2]~14_combout  = (!\u_Sdram_Control_4Port|ST[1]~3_combout  & (!\u_Sdram_Control_4Port|Equal6~0_combout  & (\u_Sdram_Control_4Port|Add4~4_combout  & \u_Sdram_Control_4Port|ST[1]~16_combout )))

	.dataa(\u_Sdram_Control_4Port|ST[1]~3_combout ),
	.datab(\u_Sdram_Control_4Port|Equal6~0_combout ),
	.datac(\u_Sdram_Control_4Port|Add4~4_combout ),
	.datad(\u_Sdram_Control_4Port|ST[1]~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|ST[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[2]~14 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|ST[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N29
dffeas \u_Sdram_Control_4Port|ST[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|ST[2]~14_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|ST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|ST[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add4~6 (
// Equation(s):
// \u_Sdram_Control_4Port|Add4~6_combout  = (\u_Sdram_Control_4Port|ST [3] & (!\u_Sdram_Control_4Port|Add4~5 )) # (!\u_Sdram_Control_4Port|ST [3] & ((\u_Sdram_Control_4Port|Add4~5 ) # (GND)))
// \u_Sdram_Control_4Port|Add4~7  = CARRY((!\u_Sdram_Control_4Port|Add4~5 ) # (!\u_Sdram_Control_4Port|ST [3]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|ST [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add4~5 ),
	.combout(\u_Sdram_Control_4Port|Add4~6_combout ),
	.cout(\u_Sdram_Control_4Port|Add4~7 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add4~6 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|ST[3]~12 (
// Equation(s):
// \u_Sdram_Control_4Port|ST[3]~12_combout  = (!\u_Sdram_Control_4Port|ST[1]~3_combout  & (!\u_Sdram_Control_4Port|Equal6~0_combout  & (\u_Sdram_Control_4Port|Add4~6_combout  & \u_Sdram_Control_4Port|ST[1]~16_combout )))

	.dataa(\u_Sdram_Control_4Port|ST[1]~3_combout ),
	.datab(\u_Sdram_Control_4Port|Equal6~0_combout ),
	.datac(\u_Sdram_Control_4Port|Add4~6_combout ),
	.datad(\u_Sdram_Control_4Port|ST[1]~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|ST[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[3]~12 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|ST[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N7
dffeas \u_Sdram_Control_4Port|ST[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|ST[3]~12_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|ST [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|ST[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add4~8 (
// Equation(s):
// \u_Sdram_Control_4Port|Add4~8_combout  = (\u_Sdram_Control_4Port|ST [4] & (\u_Sdram_Control_4Port|Add4~7  $ (GND))) # (!\u_Sdram_Control_4Port|ST [4] & (!\u_Sdram_Control_4Port|Add4~7  & VCC))
// \u_Sdram_Control_4Port|Add4~9  = CARRY((\u_Sdram_Control_4Port|ST [4] & !\u_Sdram_Control_4Port|Add4~7 ))

	.dataa(\u_Sdram_Control_4Port|ST [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add4~7 ),
	.combout(\u_Sdram_Control_4Port|Add4~8_combout ),
	.cout(\u_Sdram_Control_4Port|Add4~9 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add4~8 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_4Port|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|ST[4]~11 (
// Equation(s):
// \u_Sdram_Control_4Port|ST[4]~11_combout  = (!\u_Sdram_Control_4Port|ST[1]~3_combout  & (!\u_Sdram_Control_4Port|Equal6~0_combout  & (\u_Sdram_Control_4Port|Add4~8_combout  & \u_Sdram_Control_4Port|ST[1]~16_combout )))

	.dataa(\u_Sdram_Control_4Port|ST[1]~3_combout ),
	.datab(\u_Sdram_Control_4Port|Equal6~0_combout ),
	.datac(\u_Sdram_Control_4Port|Add4~8_combout ),
	.datad(\u_Sdram_Control_4Port|ST[1]~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|ST[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[4]~11 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|ST[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N17
dffeas \u_Sdram_Control_4Port|ST[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|ST[4]~11_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|ST [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|ST[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add4~10 (
// Equation(s):
// \u_Sdram_Control_4Port|Add4~10_combout  = (\u_Sdram_Control_4Port|ST [5] & (!\u_Sdram_Control_4Port|Add4~9 )) # (!\u_Sdram_Control_4Port|ST [5] & ((\u_Sdram_Control_4Port|Add4~9 ) # (GND)))
// \u_Sdram_Control_4Port|Add4~11  = CARRY((!\u_Sdram_Control_4Port|Add4~9 ) # (!\u_Sdram_Control_4Port|ST [5]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|ST [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add4~9 ),
	.combout(\u_Sdram_Control_4Port|Add4~10_combout ),
	.cout(\u_Sdram_Control_4Port|Add4~11 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add4~10 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|ST[5]~10 (
// Equation(s):
// \u_Sdram_Control_4Port|ST[5]~10_combout  = (!\u_Sdram_Control_4Port|Equal6~0_combout  & (\u_Sdram_Control_4Port|Add4~10_combout  & (!\u_Sdram_Control_4Port|ST[1]~3_combout  & \u_Sdram_Control_4Port|ST[1]~16_combout )))

	.dataa(\u_Sdram_Control_4Port|Equal6~0_combout ),
	.datab(\u_Sdram_Control_4Port|Add4~10_combout ),
	.datac(\u_Sdram_Control_4Port|ST[1]~3_combout ),
	.datad(\u_Sdram_Control_4Port|ST[1]~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|ST[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[5]~10 .lut_mask = 16'h0400;
defparam \u_Sdram_Control_4Port|ST[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \u_Sdram_Control_4Port|ST[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|ST[5]~10_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|ST [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|ST[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add4~12 (
// Equation(s):
// \u_Sdram_Control_4Port|Add4~12_combout  = (\u_Sdram_Control_4Port|ST [6] & (\u_Sdram_Control_4Port|Add4~11  $ (GND))) # (!\u_Sdram_Control_4Port|ST [6] & (!\u_Sdram_Control_4Port|Add4~11  & VCC))
// \u_Sdram_Control_4Port|Add4~13  = CARRY((\u_Sdram_Control_4Port|ST [6] & !\u_Sdram_Control_4Port|Add4~11 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|ST [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add4~11 ),
	.combout(\u_Sdram_Control_4Port|Add4~12_combout ),
	.cout(\u_Sdram_Control_4Port|Add4~13 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add4~12 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|ST[6]~9 (
// Equation(s):
// \u_Sdram_Control_4Port|ST[6]~9_combout  = (!\u_Sdram_Control_4Port|Equal6~0_combout  & (\u_Sdram_Control_4Port|Add4~12_combout  & (!\u_Sdram_Control_4Port|ST[1]~3_combout  & \u_Sdram_Control_4Port|ST[1]~16_combout )))

	.dataa(\u_Sdram_Control_4Port|Equal6~0_combout ),
	.datab(\u_Sdram_Control_4Port|Add4~12_combout ),
	.datac(\u_Sdram_Control_4Port|ST[1]~3_combout ),
	.datad(\u_Sdram_Control_4Port|ST[1]~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|ST[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[6]~9 .lut_mask = 16'h0400;
defparam \u_Sdram_Control_4Port|ST[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N3
dffeas \u_Sdram_Control_4Port|ST[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|ST[6]~9_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|ST [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|ST[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add4~14 (
// Equation(s):
// \u_Sdram_Control_4Port|Add4~14_combout  = (\u_Sdram_Control_4Port|ST [7] & (!\u_Sdram_Control_4Port|Add4~13 )) # (!\u_Sdram_Control_4Port|ST [7] & ((\u_Sdram_Control_4Port|Add4~13 ) # (GND)))
// \u_Sdram_Control_4Port|Add4~15  = CARRY((!\u_Sdram_Control_4Port|Add4~13 ) # (!\u_Sdram_Control_4Port|ST [7]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|ST [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add4~13 ),
	.combout(\u_Sdram_Control_4Port|Add4~14_combout ),
	.cout(\u_Sdram_Control_4Port|Add4~15 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add4~14 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|ST[7]~8 (
// Equation(s):
// \u_Sdram_Control_4Port|ST[7]~8_combout  = (!\u_Sdram_Control_4Port|Equal6~0_combout  & (\u_Sdram_Control_4Port|Add4~14_combout  & (!\u_Sdram_Control_4Port|ST[1]~3_combout  & \u_Sdram_Control_4Port|ST[1]~16_combout )))

	.dataa(\u_Sdram_Control_4Port|Equal6~0_combout ),
	.datab(\u_Sdram_Control_4Port|Add4~14_combout ),
	.datac(\u_Sdram_Control_4Port|ST[1]~3_combout ),
	.datad(\u_Sdram_Control_4Port|ST[1]~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|ST[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[7]~8 .lut_mask = 16'h0400;
defparam \u_Sdram_Control_4Port|ST[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \u_Sdram_Control_4Port|ST[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|ST[7]~8_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|ST [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|ST[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add4~16 (
// Equation(s):
// \u_Sdram_Control_4Port|Add4~16_combout  = (\u_Sdram_Control_4Port|ST [8] & (\u_Sdram_Control_4Port|Add4~15  $ (GND))) # (!\u_Sdram_Control_4Port|ST [8] & (!\u_Sdram_Control_4Port|Add4~15  & VCC))
// \u_Sdram_Control_4Port|Add4~17  = CARRY((\u_Sdram_Control_4Port|ST [8] & !\u_Sdram_Control_4Port|Add4~15 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|ST [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add4~15 ),
	.combout(\u_Sdram_Control_4Port|Add4~16_combout ),
	.cout(\u_Sdram_Control_4Port|Add4~17 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add4~16 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add4~18 (
// Equation(s):
// \u_Sdram_Control_4Port|Add4~18_combout  = \u_Sdram_Control_4Port|ST [9] $ (\u_Sdram_Control_4Port|Add4~17 )

	.dataa(\u_Sdram_Control_4Port|ST [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_Sdram_Control_4Port|Add4~17 ),
	.combout(\u_Sdram_Control_4Port|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add4~18 .lut_mask = 16'h5A5A;
defparam \u_Sdram_Control_4Port|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|ST[9]~7 (
// Equation(s):
// \u_Sdram_Control_4Port|ST[9]~7_combout  = (\u_Sdram_Control_4Port|Add4~18_combout  & (!\u_Sdram_Control_4Port|ST[1]~3_combout  & (!\u_Sdram_Control_4Port|Equal6~0_combout  & \u_Sdram_Control_4Port|ST[1]~16_combout )))

	.dataa(\u_Sdram_Control_4Port|Add4~18_combout ),
	.datab(\u_Sdram_Control_4Port|ST[1]~3_combout ),
	.datac(\u_Sdram_Control_4Port|Equal6~0_combout ),
	.datad(\u_Sdram_Control_4Port|ST[1]~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|ST[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[9]~7 .lut_mask = 16'h0200;
defparam \u_Sdram_Control_4Port|ST[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N31
dffeas \u_Sdram_Control_4Port|ST[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|ST[9]~7_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|ST [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|ST[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|Equal5~0 (
// Equation(s):
// \u_Sdram_Control_4Port|Equal5~0_combout  = (!\u_Sdram_Control_4Port|ST [7] & (!\u_Sdram_Control_4Port|ST [6] & (!\u_Sdram_Control_4Port|ST [9] & !\u_Sdram_Control_4Port|ST [5])))

	.dataa(\u_Sdram_Control_4Port|ST [7]),
	.datab(\u_Sdram_Control_4Port|ST [6]),
	.datac(\u_Sdram_Control_4Port|ST [9]),
	.datad(\u_Sdram_Control_4Port|ST [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Equal5~0 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_4Port|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|Equal7~0 (
// Equation(s):
// \u_Sdram_Control_4Port|Equal7~0_combout  = (!\u_Sdram_Control_4Port|ST [3] & (\u_Sdram_Control_4Port|ST [1] & (\u_Sdram_Control_4Port|Equal5~0_combout  & !\u_Sdram_Control_4Port|ST [4])))

	.dataa(\u_Sdram_Control_4Port|ST [3]),
	.datab(\u_Sdram_Control_4Port|ST [1]),
	.datac(\u_Sdram_Control_4Port|Equal5~0_combout ),
	.datad(\u_Sdram_Control_4Port|ST [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Equal7~0 .lut_mask = 16'h0040;
defparam \u_Sdram_Control_4Port|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|Write~0 (
// Equation(s):
// \u_Sdram_Control_4Port|Write~0_combout  = (!\u_Sdram_Control_4Port|ST [0] & (!\u_Sdram_Control_4Port|Equal0~1_combout  & (\u_Sdram_Control_4Port|ST [2] & \u_Sdram_Control_4Port|Equal7~0_combout )))

	.dataa(\u_Sdram_Control_4Port|ST [0]),
	.datab(\u_Sdram_Control_4Port|Equal0~1_combout ),
	.datac(\u_Sdram_Control_4Port|ST [2]),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Write~0 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|Write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|Write~1 (
// Equation(s):
// \u_Sdram_Control_4Port|Write~1_combout  = (\u_Sdram_Control_4Port|Write~q  & (!\u_Sdram_Control_4Port|Write~0_combout  & ((!\u_Sdram_Control_4Port|Equal2~0_combout ) # (!\u_Sdram_Control_4Port|Equal5~3_combout ))))

	.dataa(\u_Sdram_Control_4Port|Equal5~3_combout ),
	.datab(\u_Sdram_Control_4Port|Write~q ),
	.datac(\u_Sdram_Control_4Port|Equal2~0_combout ),
	.datad(\u_Sdram_Control_4Port|Write~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Write~1 .lut_mask = 16'h004C;
defparam \u_Sdram_Control_4Port|Write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|Pre_RD~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|Pre_RD~feeder_combout  = \u_Sdram_Control_4Port|mRD~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|mRD~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Pre_RD~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Pre_RD~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|Pre_RD~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \u_Sdram_Control_4Port|Pre_RD (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|Pre_RD~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|Pre_RD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Pre_RD .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|Pre_RD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|Write~2 (
// Equation(s):
// \u_Sdram_Control_4Port|Write~2_combout  = (!\u_Sdram_Control_4Port|Write~q  & ((\u_Sdram_Control_4Port|Pre_RD~q ) # (!\u_Sdram_Control_4Port|mRD~q )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|Pre_RD~q ),
	.datac(\u_Sdram_Control_4Port|mRD~q ),
	.datad(\u_Sdram_Control_4Port|Write~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Write~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Write~2 .lut_mask = 16'h00CF;
defparam \u_Sdram_Control_4Port|Write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0400;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h66CC;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N28
cycloneive_lcell_comb \u_getPos|u1_getPosedge|Equal0~0 (
// Equation(s):
// \u_getPos|u1_getPosedge|Equal0~0_combout  = (!\u_getPos|u1_getPosedge|iWire_reg1~q  & \u_getPos|u1_getPosedge|iWire_reg2~q )

	.dataa(gnd),
	.datab(\u_getPos|u1_getPosedge|iWire_reg1~q ),
	.datac(gnd),
	.datad(\u_getPos|u1_getPosedge|iWire_reg2~q ),
	.cin(gnd),
	.combout(\u_getPos|u1_getPosedge|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_getPos|u1_getPosedge|Equal0~0 .lut_mask = 16'h3300;
defparam \u_getPos|u1_getPosedge|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \u_getPos|u1_getPosedge|Equal0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_getPos|u1_getPosedge|Equal0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ));
// synopsys translate_off
defparam \u_getPos|u1_getPosedge|Equal0~0clkctrl .clock_type = "global clock";
defparam \u_getPos|u1_getPosedge|Equal0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X18_Y19_N13
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & 
// !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hF078;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N7
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h3CF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hD2F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N21
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h0400;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N29
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 16'hE1F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N27
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [10] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [11])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N31
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hF0D2;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & 
// !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hF078;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N17
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0010;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout  = (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'hFFF5;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  & \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1 .lut_mask = 16'hC3F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N15
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 16'hE1F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N7
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N17
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N17
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N27
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N19
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N15
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N19
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N5
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [11] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [10] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [11]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9 .lut_mask = 16'h9966;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N29
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N27
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N27
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N21
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10])))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N15
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N7
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [10] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [11] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8])))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [11]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N27
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N9
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N29
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N1
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout )

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .lut_mask = 16'h55AA;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N17
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N17
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N21
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N19
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N31
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N11
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N7
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N29
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6])))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N15
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N15
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N9
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N7
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N21
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .lut_mask = 16'h9966;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N15
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N21
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3])))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N25
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N19
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N5
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N1
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [0]))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1 .lut_mask = 16'h00BB;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~3 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1] & 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1] & !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout )) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1] & ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1]) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~3 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~5 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2] & 
// ((!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2]))) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2] & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2] & 
// !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~5 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3] & 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3] & !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout )) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3] & ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3]) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~9 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4] & 
// ((!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4]))) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4] & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4] & 
// !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~9 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5] & 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5] & !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout )) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5] & ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5]) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~13 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6] & 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6] & !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout )) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6] & ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~13 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7] & 
// ((!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]))) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7] & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] & 
// !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  = ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [8] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [8] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout )))) # (GND)
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~17  = CARRY((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [8] & ((!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout 
// ) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [8]))) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [8] & 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [8] & !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout ),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16 .lut_mask = 16'h962B;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [9] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [9] & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~17 )) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a 
// [9] & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~17  & VCC)))) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [9] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [9] & ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~17 ) # (GND))) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [9] & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~17 ))))
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~19  = CARRY((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [9] & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a 
// [9] & !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~17 )) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [9] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [9]) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~17 ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [9]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~17 ),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18_combout ),
	.cout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18 .lut_mask = 16'h694D;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~20 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~20_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [10] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~19  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [10]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [10]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [10]),
	.cin(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~19 ),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~20 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0200;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N29
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N7
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0200;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N21
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h7878;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N27
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hD2F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N31
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N23
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h0004;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'h3CF0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N15
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 16'hD2F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N1
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N23
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 16'hE1F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N29
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N5
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [10] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [11])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10 .lut_mask = 16'h3C3C;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N13
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0010;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout  = (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N19
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N11
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 16'hE1F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N15
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y22_N31
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N11
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N29
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N5
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N29
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N1
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N9
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y23_N11
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X13_Y23_N3
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10 .lut_mask = 16'h3C3C;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N25
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N17
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [11] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [10]))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [11]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N9
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9 .lut_mask = 16'h9696;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N31
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y23_N13
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [11] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [10] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9])))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [11]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [10]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N27
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y23_N11
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N7
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N3
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N3
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N29
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N21
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N13
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N19
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N13
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y23_N27
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X13_Y23_N17
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N3
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y23_N7
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N5
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N7
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N29
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N19
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N31
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N5
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y23_N3
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5])))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N21
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y22_N25
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N15
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y23_N9
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X13_Y23_N7
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N7
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N17
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .lut_mask = 16'h3C3C;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N15
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N19
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N5
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N23
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N29
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N21
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N11
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .lut_mask = 16'h9696;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N31
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y23_N13
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2])))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N31
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N19
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N5
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X13_Y23_N1
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N27
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N3
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N17
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N31
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N21
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N9
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N11
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y23_N29
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X13_Y23_N25
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N31
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N9
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N1
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [0]))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1 .lut_mask = 16'h00BB;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [1] & 
// ((!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout ) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]))) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [1] & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [1] & 
// !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [2] & 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [2] & !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout )) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [2] & ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [3] & 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [3] & !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout )) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [3] & ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [3]) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [4] & 
// ((!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout ) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [4]))) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [4] & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [4] & 
// !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~11 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [5] & 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [5] & !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout )) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [5] & ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [5]) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~11 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [6] & 
// ((!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout ) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [6]))) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [6] & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [6] & 
// !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout  = CARRY((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [7] & 
// ((!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout ) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]))) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [7] & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] & 
// !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~16 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout  = ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [8] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [8] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout )))) # (GND)
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17  = CARRY((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [8] & ((!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout 
// ) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [8]))) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [8] & 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [8] & !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15_cout ),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ),
	.cout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~16 .lut_mask = 16'h962B;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [9] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [9] & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17 )) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a 
// [9] & ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17 ) # (GND))))) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [9] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [9] & (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17  & VCC)) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [9] & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17 ))))
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~19  = CARRY((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [9] & ((!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17 ) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [9]))) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [9] & 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [9] & !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17 )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [9]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17 ),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18_combout ),
	.cout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18 .lut_mask = 16'h692B;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~20 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~20_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [10] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~19  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [10]))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [10]),
	.cin(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~19 ),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~20 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|mRD~0 (
// Equation(s):
// \u_Sdram_Control_4Port|mRD~0_combout  = (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18_combout  & 
// !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mRD~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mRD~0 .lut_mask = 16'h0011;
defparam \u_Sdram_Control_4Port|mRD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|mRD~1 (
// Equation(s):
// \u_Sdram_Control_4Port|mRD~1_combout  = (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~20_combout  & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18_combout  & 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~20_combout  & \u_Sdram_Control_4Port|mRD~0_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~20_combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~20_combout ),
	.datad(\u_Sdram_Control_4Port|mRD~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mRD~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mRD~1 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_4Port|mRD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|mWR~0 (
// Equation(s):
// \u_Sdram_Control_4Port|mWR~0_combout  = (!\u_Sdram_Control_4Port|mWR_DONE~q  & ((\u_Sdram_Control_4Port|mWR~q ) # ((\u_Sdram_Control_4Port|mLENGTH[8]~5_combout  & !\u_Sdram_Control_4Port|mRD~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|mWR_DONE~q ),
	.datab(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.datac(\u_Sdram_Control_4Port|mWR~q ),
	.datad(\u_Sdram_Control_4Port|mRD~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mWR~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mWR~0 .lut_mask = 16'h5054;
defparam \u_Sdram_Control_4Port|mWR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N1
dffeas \u_Sdram_Control_4Port|mWR (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mWR~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mWR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mWR .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mWR .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \u_Sdram_Control_4Port|Pre_WR (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|mWR~q ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|Pre_WR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Pre_WR .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|Pre_WR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|ST[1]~15 (
// Equation(s):
// \u_Sdram_Control_4Port|ST[1]~15_combout  = (\u_Sdram_Control_4Port|mWR~q  & !\u_Sdram_Control_4Port|Pre_WR~q )

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|mWR~q ),
	.datac(\u_Sdram_Control_4Port|Pre_WR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|ST[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[1]~15 .lut_mask = 16'h0C0C;
defparam \u_Sdram_Control_4Port|ST[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|Write~3 (
// Equation(s):
// \u_Sdram_Control_4Port|Write~3_combout  = (\u_Sdram_Control_4Port|Write~1_combout ) # ((\u_Sdram_Control_4Port|Equal5~3_combout  & (\u_Sdram_Control_4Port|Write~2_combout  & \u_Sdram_Control_4Port|ST[1]~15_combout )))

	.dataa(\u_Sdram_Control_4Port|Equal5~3_combout ),
	.datab(\u_Sdram_Control_4Port|Write~1_combout ),
	.datac(\u_Sdram_Control_4Port|Write~2_combout ),
	.datad(\u_Sdram_Control_4Port|ST[1]~15_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Write~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Write~3 .lut_mask = 16'hECCC;
defparam \u_Sdram_Control_4Port|Write~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \u_Sdram_Control_4Port|Write (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|Write~3_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|Write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Write .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|Write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|mWR_DONE~0 (
// Equation(s):
// \u_Sdram_Control_4Port|mWR_DONE~0_combout  = (\u_Sdram_Control_4Port|Write~q  & ((\u_Sdram_Control_4Port|mWR_DONE~q ) # (\u_Sdram_Control_4Port|Write~0_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|Write~q ),
	.datac(\u_Sdram_Control_4Port|mWR_DONE~q ),
	.datad(\u_Sdram_Control_4Port|Write~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mWR_DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mWR_DONE~0 .lut_mask = 16'hCCC0;
defparam \u_Sdram_Control_4Port|mWR_DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \u_Sdram_Control_4Port|mWR_DONE (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mWR_DONE~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mWR_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mWR_DONE .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mWR_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan5~0 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan5~0_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~20_combout ) # ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ) # 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18_combout ))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~20_combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan5~0 .lut_mask = 16'hFFEE;
defparam \u_Sdram_Control_4Port|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|WR_MASK~0 (
// Equation(s):
// \u_Sdram_Control_4Port|WR_MASK~0_combout  = (!\u_Sdram_Control_4Port|mWR_DONE~q  & (\u_Sdram_Control_4Port|LessThan6~0_combout  & !\u_Sdram_Control_4Port|LessThan5~0_combout ))

	.dataa(\u_Sdram_Control_4Port|mWR_DONE~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|LessThan6~0_combout ),
	.datad(\u_Sdram_Control_4Port|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|WR_MASK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|WR_MASK~0 .lut_mask = 16'h0050;
defparam \u_Sdram_Control_4Port|WR_MASK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_2
cycloneive_pll \u_clok_pll|altpll_component|auto_generated|pll1 (
	.areset(!\RST_N~input_o ),
	.pfdena(vcc),
	.fbin(\u_clok_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~inputclkctrl_outclk }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u_clok_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\u_clok_pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c0_high = 20;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c0_low = 20;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c1_high = 21;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c1_low = 21;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 280;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 141;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 98;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 47;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .m = 141;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .n = 7;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .vco_center = 769;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .vco_max = 1666;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .vco_min = 769;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 124;
defparam \u_clok_pll|altpll_component|auto_generated|pll1 .vco_post_scale = 1;
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \u_color_bar|active_y[0]~14 (
// Equation(s):
// \u_color_bar|active_y[0]~14_combout  = \u_color_bar|active_y [0] $ (VCC)
// \u_color_bar|active_y[0]~15  = CARRY(\u_color_bar|active_y [0])

	.dataa(gnd),
	.datab(\u_color_bar|active_y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_color_bar|active_y[0]~14_combout ),
	.cout(\u_color_bar|active_y[0]~15 ));
// synopsys translate_off
defparam \u_color_bar|active_y[0]~14 .lut_mask = 16'h33CC;
defparam \u_color_bar|active_y[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \u_Reset_Delay|oRST_3~0 (
// Equation(s):
// \u_Reset_Delay|oRST_3~0_combout  = (\u_Reset_Delay|oRST_3~q ) # ((\u_Reset_Delay|Cont [21] & (\u_Reset_Delay|Equal0~6_combout  & \u_Reset_Delay|Cont [20])))

	.dataa(\u_Reset_Delay|Cont [21]),
	.datab(\u_Reset_Delay|Equal0~6_combout ),
	.datac(\u_Reset_Delay|oRST_3~q ),
	.datad(\u_Reset_Delay|Cont [20]),
	.cin(gnd),
	.combout(\u_Reset_Delay|oRST_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Reset_Delay|oRST_3~0 .lut_mask = 16'hF8F0;
defparam \u_Reset_Delay|oRST_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \u_Reset_Delay|oRST_3~feeder (
// Equation(s):
// \u_Reset_Delay|oRST_3~feeder_combout  = \u_Reset_Delay|oRST_3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Reset_Delay|oRST_3~0_combout ),
	.cin(gnd),
	.combout(\u_Reset_Delay|oRST_3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Reset_Delay|oRST_3~feeder .lut_mask = 16'hFF00;
defparam \u_Reset_Delay|oRST_3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \u_Reset_Delay|oRST_3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|oRST_3~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|oRST_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|oRST_3 .is_wysiwyg = "true";
defparam \u_Reset_Delay|oRST_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \u_color_bar|Add1~0 (
// Equation(s):
// \u_color_bar|Add1~0_combout  = \u_color_bar|v_cnt [0] $ (VCC)
// \u_color_bar|Add1~1  = CARRY(\u_color_bar|v_cnt [0])

	.dataa(\u_color_bar|v_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_color_bar|Add1~0_combout ),
	.cout(\u_color_bar|Add1~1 ));
// synopsys translate_off
defparam \u_color_bar|Add1~0 .lut_mask = 16'h55AA;
defparam \u_color_bar|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \u_color_bar|v_cnt~3 (
// Equation(s):
// \u_color_bar|v_cnt~3_combout  = (\u_color_bar|Add1~0_combout  & ((!\u_color_bar|v_cnt [5]) # (!\u_color_bar|Equal1~2_combout )))

	.dataa(\u_color_bar|Add1~0_combout ),
	.datab(\u_color_bar|Equal1~2_combout ),
	.datac(\u_color_bar|v_cnt [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_color_bar|v_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|v_cnt~3 .lut_mask = 16'h2A2A;
defparam \u_color_bar|v_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \u_color_bar|Add0~0 (
// Equation(s):
// \u_color_bar|Add0~0_combout  = \u_color_bar|h_cnt [0] $ (VCC)
// \u_color_bar|Add0~1  = CARRY(\u_color_bar|h_cnt [0])

	.dataa(gnd),
	.datab(\u_color_bar|h_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_color_bar|Add0~0_combout ),
	.cout(\u_color_bar|Add0~1 ));
// synopsys translate_off
defparam \u_color_bar|Add0~0 .lut_mask = 16'h33CC;
defparam \u_color_bar|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \u_color_bar|h_cnt~2 (
// Equation(s):
// \u_color_bar|h_cnt~2_combout  = (\u_color_bar|Add0~0_combout  & !\u_color_bar|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_color_bar|Add0~0_combout ),
	.datad(\u_color_bar|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u_color_bar|h_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|h_cnt~2 .lut_mask = 16'h00F0;
defparam \u_color_bar|h_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \u_color_bar|h_cnt[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|h_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|h_cnt[0] .is_wysiwyg = "true";
defparam \u_color_bar|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \u_color_bar|Add0~2 (
// Equation(s):
// \u_color_bar|Add0~2_combout  = (\u_color_bar|h_cnt [1] & (!\u_color_bar|Add0~1 )) # (!\u_color_bar|h_cnt [1] & ((\u_color_bar|Add0~1 ) # (GND)))
// \u_color_bar|Add0~3  = CARRY((!\u_color_bar|Add0~1 ) # (!\u_color_bar|h_cnt [1]))

	.dataa(gnd),
	.datab(\u_color_bar|h_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add0~1 ),
	.combout(\u_color_bar|Add0~2_combout ),
	.cout(\u_color_bar|Add0~3 ));
// synopsys translate_off
defparam \u_color_bar|Add0~2 .lut_mask = 16'h3C3F;
defparam \u_color_bar|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \u_color_bar|h_cnt~1 (
// Equation(s):
// \u_color_bar|h_cnt~1_combout  = (\u_color_bar|Add0~2_combout  & !\u_color_bar|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_color_bar|Add0~2_combout ),
	.datad(\u_color_bar|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u_color_bar|h_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|h_cnt~1 .lut_mask = 16'h00F0;
defparam \u_color_bar|h_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \u_color_bar|h_cnt[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|h_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|h_cnt[1] .is_wysiwyg = "true";
defparam \u_color_bar|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \u_color_bar|Add0~4 (
// Equation(s):
// \u_color_bar|Add0~4_combout  = (\u_color_bar|h_cnt [2] & (\u_color_bar|Add0~3  $ (GND))) # (!\u_color_bar|h_cnt [2] & (!\u_color_bar|Add0~3  & VCC))
// \u_color_bar|Add0~5  = CARRY((\u_color_bar|h_cnt [2] & !\u_color_bar|Add0~3 ))

	.dataa(gnd),
	.datab(\u_color_bar|h_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add0~3 ),
	.combout(\u_color_bar|Add0~4_combout ),
	.cout(\u_color_bar|Add0~5 ));
// synopsys translate_off
defparam \u_color_bar|Add0~4 .lut_mask = 16'hC30C;
defparam \u_color_bar|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \u_color_bar|h_cnt~0 (
// Equation(s):
// \u_color_bar|h_cnt~0_combout  = (!\u_color_bar|Equal0~2_combout  & \u_color_bar|Add0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_color_bar|Equal0~2_combout ),
	.datad(\u_color_bar|Add0~4_combout ),
	.cin(gnd),
	.combout(\u_color_bar|h_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|h_cnt~0 .lut_mask = 16'h0F00;
defparam \u_color_bar|h_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N1
dffeas \u_color_bar|h_cnt[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|h_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|h_cnt[2] .is_wysiwyg = "true";
defparam \u_color_bar|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \u_color_bar|Equal5~0 (
// Equation(s):
// \u_color_bar|Equal5~0_combout  = (!\u_color_bar|h_cnt [0] & (\u_color_bar|h_cnt [2] & \u_color_bar|h_cnt [1]))

	.dataa(\u_color_bar|h_cnt [0]),
	.datab(gnd),
	.datac(\u_color_bar|h_cnt [2]),
	.datad(\u_color_bar|h_cnt [1]),
	.cin(gnd),
	.combout(\u_color_bar|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Equal5~0 .lut_mask = 16'h5000;
defparam \u_color_bar|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \u_color_bar|Add0~6 (
// Equation(s):
// \u_color_bar|Add0~6_combout  = (\u_color_bar|h_cnt [3] & (!\u_color_bar|Add0~5 )) # (!\u_color_bar|h_cnt [3] & ((\u_color_bar|Add0~5 ) # (GND)))
// \u_color_bar|Add0~7  = CARRY((!\u_color_bar|Add0~5 ) # (!\u_color_bar|h_cnt [3]))

	.dataa(gnd),
	.datab(\u_color_bar|h_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add0~5 ),
	.combout(\u_color_bar|Add0~6_combout ),
	.cout(\u_color_bar|Add0~7 ));
// synopsys translate_off
defparam \u_color_bar|Add0~6 .lut_mask = 16'h3C3F;
defparam \u_color_bar|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y11_N9
dffeas \u_color_bar|h_cnt[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|h_cnt[3] .is_wysiwyg = "true";
defparam \u_color_bar|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \u_color_bar|Add0~8 (
// Equation(s):
// \u_color_bar|Add0~8_combout  = (\u_color_bar|h_cnt [4] & (\u_color_bar|Add0~7  $ (GND))) # (!\u_color_bar|h_cnt [4] & (!\u_color_bar|Add0~7  & VCC))
// \u_color_bar|Add0~9  = CARRY((\u_color_bar|h_cnt [4] & !\u_color_bar|Add0~7 ))

	.dataa(\u_color_bar|h_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add0~7 ),
	.combout(\u_color_bar|Add0~8_combout ),
	.cout(\u_color_bar|Add0~9 ));
// synopsys translate_off
defparam \u_color_bar|Add0~8 .lut_mask = 16'hA50A;
defparam \u_color_bar|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y11_N11
dffeas \u_color_bar|h_cnt[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|h_cnt[4] .is_wysiwyg = "true";
defparam \u_color_bar|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \u_color_bar|Add0~10 (
// Equation(s):
// \u_color_bar|Add0~10_combout  = (\u_color_bar|h_cnt [5] & (!\u_color_bar|Add0~9 )) # (!\u_color_bar|h_cnt [5] & ((\u_color_bar|Add0~9 ) # (GND)))
// \u_color_bar|Add0~11  = CARRY((!\u_color_bar|Add0~9 ) # (!\u_color_bar|h_cnt [5]))

	.dataa(\u_color_bar|h_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add0~9 ),
	.combout(\u_color_bar|Add0~10_combout ),
	.cout(\u_color_bar|Add0~11 ));
// synopsys translate_off
defparam \u_color_bar|Add0~10 .lut_mask = 16'h5A5F;
defparam \u_color_bar|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \u_color_bar|Add0~12 (
// Equation(s):
// \u_color_bar|Add0~12_combout  = (\u_color_bar|h_cnt [6] & (\u_color_bar|Add0~11  $ (GND))) # (!\u_color_bar|h_cnt [6] & (!\u_color_bar|Add0~11  & VCC))
// \u_color_bar|Add0~13  = CARRY((\u_color_bar|h_cnt [6] & !\u_color_bar|Add0~11 ))

	.dataa(gnd),
	.datab(\u_color_bar|h_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add0~11 ),
	.combout(\u_color_bar|Add0~12_combout ),
	.cout(\u_color_bar|Add0~13 ));
// synopsys translate_off
defparam \u_color_bar|Add0~12 .lut_mask = 16'hC30C;
defparam \u_color_bar|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y11_N15
dffeas \u_color_bar|h_cnt[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|h_cnt[6] .is_wysiwyg = "true";
defparam \u_color_bar|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \u_color_bar|Add0~14 (
// Equation(s):
// \u_color_bar|Add0~14_combout  = (\u_color_bar|h_cnt [7] & (!\u_color_bar|Add0~13 )) # (!\u_color_bar|h_cnt [7] & ((\u_color_bar|Add0~13 ) # (GND)))
// \u_color_bar|Add0~15  = CARRY((!\u_color_bar|Add0~13 ) # (!\u_color_bar|h_cnt [7]))

	.dataa(gnd),
	.datab(\u_color_bar|h_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add0~13 ),
	.combout(\u_color_bar|Add0~14_combout ),
	.cout(\u_color_bar|Add0~15 ));
// synopsys translate_off
defparam \u_color_bar|Add0~14 .lut_mask = 16'h3C3F;
defparam \u_color_bar|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas \u_color_bar|h_cnt[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|h_cnt[7] .is_wysiwyg = "true";
defparam \u_color_bar|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \u_color_bar|Add0~16 (
// Equation(s):
// \u_color_bar|Add0~16_combout  = (\u_color_bar|h_cnt [8] & (\u_color_bar|Add0~15  $ (GND))) # (!\u_color_bar|h_cnt [8] & (!\u_color_bar|Add0~15  & VCC))
// \u_color_bar|Add0~17  = CARRY((\u_color_bar|h_cnt [8] & !\u_color_bar|Add0~15 ))

	.dataa(gnd),
	.datab(\u_color_bar|h_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add0~15 ),
	.combout(\u_color_bar|Add0~16_combout ),
	.cout(\u_color_bar|Add0~17 ));
// synopsys translate_off
defparam \u_color_bar|Add0~16 .lut_mask = 16'hC30C;
defparam \u_color_bar|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \u_color_bar|h_cnt[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|h_cnt[8] .is_wysiwyg = "true";
defparam \u_color_bar|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \u_color_bar|Add0~18 (
// Equation(s):
// \u_color_bar|Add0~18_combout  = (\u_color_bar|h_cnt [9] & (!\u_color_bar|Add0~17 )) # (!\u_color_bar|h_cnt [9] & ((\u_color_bar|Add0~17 ) # (GND)))
// \u_color_bar|Add0~19  = CARRY((!\u_color_bar|Add0~17 ) # (!\u_color_bar|h_cnt [9]))

	.dataa(gnd),
	.datab(\u_color_bar|h_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add0~17 ),
	.combout(\u_color_bar|Add0~18_combout ),
	.cout(\u_color_bar|Add0~19 ));
// synopsys translate_off
defparam \u_color_bar|Add0~18 .lut_mask = 16'h3C3F;
defparam \u_color_bar|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y11_N21
dffeas \u_color_bar|h_cnt[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|h_cnt[9] .is_wysiwyg = "true";
defparam \u_color_bar|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \u_color_bar|Add0~20 (
// Equation(s):
// \u_color_bar|Add0~20_combout  = (\u_color_bar|h_cnt [10] & (\u_color_bar|Add0~19  $ (GND))) # (!\u_color_bar|h_cnt [10] & (!\u_color_bar|Add0~19  & VCC))
// \u_color_bar|Add0~21  = CARRY((\u_color_bar|h_cnt [10] & !\u_color_bar|Add0~19 ))

	.dataa(\u_color_bar|h_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add0~19 ),
	.combout(\u_color_bar|Add0~20_combout ),
	.cout(\u_color_bar|Add0~21 ));
// synopsys translate_off
defparam \u_color_bar|Add0~20 .lut_mask = 16'hA50A;
defparam \u_color_bar|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y11_N23
dffeas \u_color_bar|h_cnt[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|h_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|h_cnt[10] .is_wysiwyg = "true";
defparam \u_color_bar|h_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \u_color_bar|Add0~22 (
// Equation(s):
// \u_color_bar|Add0~22_combout  = \u_color_bar|h_cnt [11] $ (\u_color_bar|Add0~21 )

	.dataa(gnd),
	.datab(\u_color_bar|h_cnt [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_color_bar|Add0~21 ),
	.combout(\u_color_bar|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Add0~22 .lut_mask = 16'h3C3C;
defparam \u_color_bar|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \u_color_bar|h_cnt[11] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|h_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|h_cnt[11] .is_wysiwyg = "true";
defparam \u_color_bar|h_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \u_color_bar|Equal0~0 (
// Equation(s):
// \u_color_bar|Equal0~0_combout  = (!\u_color_bar|h_cnt [9] & (!\u_color_bar|h_cnt [11] & (!\u_color_bar|h_cnt [10] & !\u_color_bar|h_cnt [8])))

	.dataa(\u_color_bar|h_cnt [9]),
	.datab(\u_color_bar|h_cnt [11]),
	.datac(\u_color_bar|h_cnt [10]),
	.datad(\u_color_bar|h_cnt [8]),
	.cin(gnd),
	.combout(\u_color_bar|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Equal0~0 .lut_mask = 16'h0001;
defparam \u_color_bar|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \u_color_bar|Equal0~1 (
// Equation(s):
// \u_color_bar|Equal0~1_combout  = (!\u_color_bar|h_cnt [4] & (\u_color_bar|Equal0~0_combout  & (!\u_color_bar|h_cnt [6] & !\u_color_bar|h_cnt [7])))

	.dataa(\u_color_bar|h_cnt [4]),
	.datab(\u_color_bar|Equal0~0_combout ),
	.datac(\u_color_bar|h_cnt [6]),
	.datad(\u_color_bar|h_cnt [7]),
	.cin(gnd),
	.combout(\u_color_bar|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Equal0~1 .lut_mask = 16'h0004;
defparam \u_color_bar|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \u_color_bar|Equal0~2 (
// Equation(s):
// \u_color_bar|Equal0~2_combout  = (\u_color_bar|Equal5~0_combout  & (\u_color_bar|h_cnt [5] & (\u_color_bar|Equal0~1_combout  & !\u_color_bar|h_cnt [3])))

	.dataa(\u_color_bar|Equal5~0_combout ),
	.datab(\u_color_bar|h_cnt [5]),
	.datac(\u_color_bar|Equal0~1_combout ),
	.datad(\u_color_bar|h_cnt [3]),
	.cin(gnd),
	.combout(\u_color_bar|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Equal0~2 .lut_mask = 16'h0080;
defparam \u_color_bar|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \u_color_bar|h_cnt~3 (
// Equation(s):
// \u_color_bar|h_cnt~3_combout  = (!\u_color_bar|Equal0~2_combout  & \u_color_bar|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_color_bar|Equal0~2_combout ),
	.datad(\u_color_bar|Add0~10_combout ),
	.cin(gnd),
	.combout(\u_color_bar|h_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|h_cnt~3 .lut_mask = 16'h0F00;
defparam \u_color_bar|h_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N31
dffeas \u_color_bar|h_cnt[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|h_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|h_cnt[5] .is_wysiwyg = "true";
defparam \u_color_bar|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \u_color_bar|Equal3~0 (
// Equation(s):
// \u_color_bar|Equal3~0_combout  = (\u_color_bar|h_cnt [5]) # ((\u_color_bar|h_cnt [3]) # (!\u_color_bar|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\u_color_bar|h_cnt [5]),
	.datac(\u_color_bar|Equal0~1_combout ),
	.datad(\u_color_bar|h_cnt [3]),
	.cin(gnd),
	.combout(\u_color_bar|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Equal3~0 .lut_mask = 16'hFFCF;
defparam \u_color_bar|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \u_color_bar|Equal3~1 (
// Equation(s):
// \u_color_bar|Equal3~1_combout  = (!\u_color_bar|Equal3~0_combout  & (!\u_color_bar|h_cnt [1] & (!\u_color_bar|h_cnt [2] & \u_color_bar|h_cnt [0])))

	.dataa(\u_color_bar|Equal3~0_combout ),
	.datab(\u_color_bar|h_cnt [1]),
	.datac(\u_color_bar|h_cnt [2]),
	.datad(\u_color_bar|h_cnt [0]),
	.cin(gnd),
	.combout(\u_color_bar|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Equal3~1 .lut_mask = 16'h0100;
defparam \u_color_bar|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N3
dffeas \u_color_bar|v_cnt[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|v_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|v_cnt[0] .is_wysiwyg = "true";
defparam \u_color_bar|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_lcell_comb \u_color_bar|Add1~2 (
// Equation(s):
// \u_color_bar|Add1~2_combout  = (\u_color_bar|v_cnt [1] & (!\u_color_bar|Add1~1 )) # (!\u_color_bar|v_cnt [1] & ((\u_color_bar|Add1~1 ) # (GND)))
// \u_color_bar|Add1~3  = CARRY((!\u_color_bar|Add1~1 ) # (!\u_color_bar|v_cnt [1]))

	.dataa(gnd),
	.datab(\u_color_bar|v_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add1~1 ),
	.combout(\u_color_bar|Add1~2_combout ),
	.cout(\u_color_bar|Add1~3 ));
// synopsys translate_off
defparam \u_color_bar|Add1~2 .lut_mask = 16'h3C3F;
defparam \u_color_bar|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneive_lcell_comb \u_color_bar|v_cnt~2 (
// Equation(s):
// \u_color_bar|v_cnt~2_combout  = (\u_color_bar|Add1~2_combout  & ((!\u_color_bar|v_cnt [5]) # (!\u_color_bar|Equal1~2_combout )))

	.dataa(\u_color_bar|Add1~2_combout ),
	.datab(\u_color_bar|Equal1~2_combout ),
	.datac(\u_color_bar|v_cnt [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_color_bar|v_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|v_cnt~2 .lut_mask = 16'h2A2A;
defparam \u_color_bar|v_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \u_color_bar|v_cnt[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|v_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|v_cnt[1] .is_wysiwyg = "true";
defparam \u_color_bar|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneive_lcell_comb \u_color_bar|active_y[3]~13 (
// Equation(s):
// \u_color_bar|active_y[3]~13_combout  = (\u_color_bar|Equal1~1_combout  & !\u_color_bar|v_cnt [3])

	.dataa(\u_color_bar|Equal1~1_combout ),
	.datab(gnd),
	.datac(\u_color_bar|v_cnt [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_color_bar|active_y[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|active_y[3]~13 .lut_mask = 16'h0A0A;
defparam \u_color_bar|active_y[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \u_color_bar|Equal1~2 (
// Equation(s):
// \u_color_bar|Equal1~2_combout  = (\u_color_bar|v_cnt [2] & (\u_color_bar|v_cnt [1] & (\u_color_bar|active_y[3]~13_combout  & !\u_color_bar|v_cnt [0])))

	.dataa(\u_color_bar|v_cnt [2]),
	.datab(\u_color_bar|v_cnt [1]),
	.datac(\u_color_bar|active_y[3]~13_combout ),
	.datad(\u_color_bar|v_cnt [0]),
	.cin(gnd),
	.combout(\u_color_bar|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Equal1~2 .lut_mask = 16'h0080;
defparam \u_color_bar|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \u_color_bar|Add1~4 (
// Equation(s):
// \u_color_bar|Add1~4_combout  = (\u_color_bar|v_cnt [2] & (\u_color_bar|Add1~3  $ (GND))) # (!\u_color_bar|v_cnt [2] & (!\u_color_bar|Add1~3  & VCC))
// \u_color_bar|Add1~5  = CARRY((\u_color_bar|v_cnt [2] & !\u_color_bar|Add1~3 ))

	.dataa(gnd),
	.datab(\u_color_bar|v_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add1~3 ),
	.combout(\u_color_bar|Add1~4_combout ),
	.cout(\u_color_bar|Add1~5 ));
// synopsys translate_off
defparam \u_color_bar|Add1~4 .lut_mask = 16'hC30C;
defparam \u_color_bar|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \u_color_bar|v_cnt~1 (
// Equation(s):
// \u_color_bar|v_cnt~1_combout  = (\u_color_bar|Add1~4_combout  & ((!\u_color_bar|v_cnt [5]) # (!\u_color_bar|Equal1~2_combout )))

	.dataa(gnd),
	.datab(\u_color_bar|Equal1~2_combout ),
	.datac(\u_color_bar|Add1~4_combout ),
	.datad(\u_color_bar|v_cnt [5]),
	.cin(gnd),
	.combout(\u_color_bar|v_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|v_cnt~1 .lut_mask = 16'h30F0;
defparam \u_color_bar|v_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \u_color_bar|v_cnt[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|v_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|v_cnt[2] .is_wysiwyg = "true";
defparam \u_color_bar|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_lcell_comb \u_color_bar|Add1~6 (
// Equation(s):
// \u_color_bar|Add1~6_combout  = (\u_color_bar|v_cnt [3] & (!\u_color_bar|Add1~5 )) # (!\u_color_bar|v_cnt [3] & ((\u_color_bar|Add1~5 ) # (GND)))
// \u_color_bar|Add1~7  = CARRY((!\u_color_bar|Add1~5 ) # (!\u_color_bar|v_cnt [3]))

	.dataa(\u_color_bar|v_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add1~5 ),
	.combout(\u_color_bar|Add1~6_combout ),
	.cout(\u_color_bar|Add1~7 ));
// synopsys translate_off
defparam \u_color_bar|Add1~6 .lut_mask = 16'h5A5F;
defparam \u_color_bar|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N7
dffeas \u_color_bar|v_cnt[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|v_cnt[3] .is_wysiwyg = "true";
defparam \u_color_bar|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \u_color_bar|Add1~8 (
// Equation(s):
// \u_color_bar|Add1~8_combout  = (\u_color_bar|v_cnt [4] & (\u_color_bar|Add1~7  $ (GND))) # (!\u_color_bar|v_cnt [4] & (!\u_color_bar|Add1~7  & VCC))
// \u_color_bar|Add1~9  = CARRY((\u_color_bar|v_cnt [4] & !\u_color_bar|Add1~7 ))

	.dataa(gnd),
	.datab(\u_color_bar|v_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add1~7 ),
	.combout(\u_color_bar|Add1~8_combout ),
	.cout(\u_color_bar|Add1~9 ));
// synopsys translate_off
defparam \u_color_bar|Add1~8 .lut_mask = 16'hC30C;
defparam \u_color_bar|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \u_color_bar|v_cnt[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|v_cnt[4] .is_wysiwyg = "true";
defparam \u_color_bar|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \u_color_bar|Add1~10 (
// Equation(s):
// \u_color_bar|Add1~10_combout  = (\u_color_bar|v_cnt [5] & (!\u_color_bar|Add1~9 )) # (!\u_color_bar|v_cnt [5] & ((\u_color_bar|Add1~9 ) # (GND)))
// \u_color_bar|Add1~11  = CARRY((!\u_color_bar|Add1~9 ) # (!\u_color_bar|v_cnt [5]))

	.dataa(\u_color_bar|v_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add1~9 ),
	.combout(\u_color_bar|Add1~10_combout ),
	.cout(\u_color_bar|Add1~11 ));
// synopsys translate_off
defparam \u_color_bar|Add1~10 .lut_mask = 16'h5A5F;
defparam \u_color_bar|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_lcell_comb \u_color_bar|v_cnt~0 (
// Equation(s):
// \u_color_bar|v_cnt~0_combout  = (\u_color_bar|Add1~10_combout  & ((!\u_color_bar|Equal1~2_combout ) # (!\u_color_bar|v_cnt [5])))

	.dataa(\u_color_bar|Add1~10_combout ),
	.datab(gnd),
	.datac(\u_color_bar|v_cnt [5]),
	.datad(\u_color_bar|Equal1~2_combout ),
	.cin(gnd),
	.combout(\u_color_bar|v_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|v_cnt~0 .lut_mask = 16'h0AAA;
defparam \u_color_bar|v_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \u_color_bar|v_cnt[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|v_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|v_cnt[5] .is_wysiwyg = "true";
defparam \u_color_bar|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \u_color_bar|Add1~12 (
// Equation(s):
// \u_color_bar|Add1~12_combout  = (\u_color_bar|v_cnt [6] & (\u_color_bar|Add1~11  $ (GND))) # (!\u_color_bar|v_cnt [6] & (!\u_color_bar|Add1~11  & VCC))
// \u_color_bar|Add1~13  = CARRY((\u_color_bar|v_cnt [6] & !\u_color_bar|Add1~11 ))

	.dataa(\u_color_bar|v_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add1~11 ),
	.combout(\u_color_bar|Add1~12_combout ),
	.cout(\u_color_bar|Add1~13 ));
// synopsys translate_off
defparam \u_color_bar|Add1~12 .lut_mask = 16'hA50A;
defparam \u_color_bar|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \u_color_bar|v_cnt[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|v_cnt[6] .is_wysiwyg = "true";
defparam \u_color_bar|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \u_color_bar|Add1~14 (
// Equation(s):
// \u_color_bar|Add1~14_combout  = (\u_color_bar|v_cnt [7] & (!\u_color_bar|Add1~13 )) # (!\u_color_bar|v_cnt [7] & ((\u_color_bar|Add1~13 ) # (GND)))
// \u_color_bar|Add1~15  = CARRY((!\u_color_bar|Add1~13 ) # (!\u_color_bar|v_cnt [7]))

	.dataa(gnd),
	.datab(\u_color_bar|v_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add1~13 ),
	.combout(\u_color_bar|Add1~14_combout ),
	.cout(\u_color_bar|Add1~15 ));
// synopsys translate_off
defparam \u_color_bar|Add1~14 .lut_mask = 16'h3C3F;
defparam \u_color_bar|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N15
dffeas \u_color_bar|v_cnt[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|v_cnt[7] .is_wysiwyg = "true";
defparam \u_color_bar|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \u_color_bar|Add1~16 (
// Equation(s):
// \u_color_bar|Add1~16_combout  = (\u_color_bar|v_cnt [8] & (\u_color_bar|Add1~15  $ (GND))) # (!\u_color_bar|v_cnt [8] & (!\u_color_bar|Add1~15  & VCC))
// \u_color_bar|Add1~17  = CARRY((\u_color_bar|v_cnt [8] & !\u_color_bar|Add1~15 ))

	.dataa(gnd),
	.datab(\u_color_bar|v_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add1~15 ),
	.combout(\u_color_bar|Add1~16_combout ),
	.cout(\u_color_bar|Add1~17 ));
// synopsys translate_off
defparam \u_color_bar|Add1~16 .lut_mask = 16'hC30C;
defparam \u_color_bar|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \u_color_bar|v_cnt[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add1~16_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|v_cnt[8] .is_wysiwyg = "true";
defparam \u_color_bar|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \u_color_bar|Add1~18 (
// Equation(s):
// \u_color_bar|Add1~18_combout  = (\u_color_bar|v_cnt [9] & (!\u_color_bar|Add1~17 )) # (!\u_color_bar|v_cnt [9] & ((\u_color_bar|Add1~17 ) # (GND)))
// \u_color_bar|Add1~19  = CARRY((!\u_color_bar|Add1~17 ) # (!\u_color_bar|v_cnt [9]))

	.dataa(gnd),
	.datab(\u_color_bar|v_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add1~17 ),
	.combout(\u_color_bar|Add1~18_combout ),
	.cout(\u_color_bar|Add1~19 ));
// synopsys translate_off
defparam \u_color_bar|Add1~18 .lut_mask = 16'h3C3F;
defparam \u_color_bar|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \u_color_bar|v_cnt[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add1~18_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|v_cnt[9] .is_wysiwyg = "true";
defparam \u_color_bar|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \u_color_bar|Add1~20 (
// Equation(s):
// \u_color_bar|Add1~20_combout  = (\u_color_bar|v_cnt [10] & (\u_color_bar|Add1~19  $ (GND))) # (!\u_color_bar|v_cnt [10] & (!\u_color_bar|Add1~19  & VCC))
// \u_color_bar|Add1~21  = CARRY((\u_color_bar|v_cnt [10] & !\u_color_bar|Add1~19 ))

	.dataa(gnd),
	.datab(\u_color_bar|v_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|Add1~19 ),
	.combout(\u_color_bar|Add1~20_combout ),
	.cout(\u_color_bar|Add1~21 ));
// synopsys translate_off
defparam \u_color_bar|Add1~20 .lut_mask = 16'hC30C;
defparam \u_color_bar|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N21
dffeas \u_color_bar|v_cnt[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add1~20_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|v_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|v_cnt[10] .is_wysiwyg = "true";
defparam \u_color_bar|v_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \u_color_bar|Add1~22 (
// Equation(s):
// \u_color_bar|Add1~22_combout  = \u_color_bar|v_cnt [11] $ (\u_color_bar|Add1~21 )

	.dataa(\u_color_bar|v_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_color_bar|Add1~21 ),
	.combout(\u_color_bar|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Add1~22 .lut_mask = 16'h5A5A;
defparam \u_color_bar|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \u_color_bar|v_cnt[11] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|Add1~22_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|v_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|v_cnt[11] .is_wysiwyg = "true";
defparam \u_color_bar|v_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \u_color_bar|Equal1~0 (
// Equation(s):
// \u_color_bar|Equal1~0_combout  = (!\u_color_bar|v_cnt [8] & (!\u_color_bar|v_cnt [9] & (!\u_color_bar|v_cnt [11] & !\u_color_bar|v_cnt [10])))

	.dataa(\u_color_bar|v_cnt [8]),
	.datab(\u_color_bar|v_cnt [9]),
	.datac(\u_color_bar|v_cnt [11]),
	.datad(\u_color_bar|v_cnt [10]),
	.cin(gnd),
	.combout(\u_color_bar|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Equal1~0 .lut_mask = 16'h0001;
defparam \u_color_bar|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \u_color_bar|Equal1~1 (
// Equation(s):
// \u_color_bar|Equal1~1_combout  = (!\u_color_bar|v_cnt [6] & (!\u_color_bar|v_cnt [7] & (!\u_color_bar|v_cnt [4] & \u_color_bar|Equal1~0_combout )))

	.dataa(\u_color_bar|v_cnt [6]),
	.datab(\u_color_bar|v_cnt [7]),
	.datac(\u_color_bar|v_cnt [4]),
	.datad(\u_color_bar|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u_color_bar|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Equal1~1 .lut_mask = 16'h0100;
defparam \u_color_bar|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \u_color_bar|Equal4~0 (
// Equation(s):
// \u_color_bar|Equal4~0_combout  = (\u_color_bar|Equal1~1_combout  & (!\u_color_bar|v_cnt [2] & (!\u_color_bar|v_cnt [5] & !\u_color_bar|v_cnt [1])))

	.dataa(\u_color_bar|Equal1~1_combout ),
	.datab(\u_color_bar|v_cnt [2]),
	.datac(\u_color_bar|v_cnt [5]),
	.datad(\u_color_bar|v_cnt [1]),
	.cin(gnd),
	.combout(\u_color_bar|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Equal4~0 .lut_mask = 16'h0002;
defparam \u_color_bar|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \u_color_bar|Equal4~1 (
// Equation(s):
// \u_color_bar|Equal4~1_combout  = (\u_color_bar|Equal4~0_combout  & (\u_color_bar|v_cnt [3] & !\u_color_bar|v_cnt [0]))

	.dataa(gnd),
	.datab(\u_color_bar|Equal4~0_combout ),
	.datac(\u_color_bar|v_cnt [3]),
	.datad(\u_color_bar|v_cnt [0]),
	.cin(gnd),
	.combout(\u_color_bar|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Equal4~1 .lut_mask = 16'h00C0;
defparam \u_color_bar|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \u_color_bar|active_y[10]~36 (
// Equation(s):
// \u_color_bar|active_y[10]~36_combout  = (\u_color_bar|Equal3~1_combout  & ((\u_color_bar|v_cnt [3]) # ((\u_color_bar|v_cnt [5]) # (!\u_color_bar|Equal1~1_combout ))))

	.dataa(\u_color_bar|v_cnt [3]),
	.datab(\u_color_bar|Equal1~1_combout ),
	.datac(\u_color_bar|Equal3~1_combout ),
	.datad(\u_color_bar|v_cnt [5]),
	.cin(gnd),
	.combout(\u_color_bar|active_y[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|active_y[10]~36 .lut_mask = 16'hF0B0;
defparam \u_color_bar|active_y[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \u_color_bar|active_y[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_y[0]~14_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal4~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|active_y[10]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_y[0] .is_wysiwyg = "true";
defparam \u_color_bar|active_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \u_color_bar|active_y[1]~16 (
// Equation(s):
// \u_color_bar|active_y[1]~16_combout  = (\u_color_bar|active_y [1] & (!\u_color_bar|active_y[0]~15 )) # (!\u_color_bar|active_y [1] & ((\u_color_bar|active_y[0]~15 ) # (GND)))
// \u_color_bar|active_y[1]~17  = CARRY((!\u_color_bar|active_y[0]~15 ) # (!\u_color_bar|active_y [1]))

	.dataa(\u_color_bar|active_y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_y[0]~15 ),
	.combout(\u_color_bar|active_y[1]~16_combout ),
	.cout(\u_color_bar|active_y[1]~17 ));
// synopsys translate_off
defparam \u_color_bar|active_y[1]~16 .lut_mask = 16'h5A5F;
defparam \u_color_bar|active_y[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \u_color_bar|active_y[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_y[1]~16_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal4~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|active_y[10]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_y[1] .is_wysiwyg = "true";
defparam \u_color_bar|active_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \u_color_bar|active_y[2]~18 (
// Equation(s):
// \u_color_bar|active_y[2]~18_combout  = (\u_color_bar|active_y [2] & (\u_color_bar|active_y[1]~17  $ (GND))) # (!\u_color_bar|active_y [2] & (!\u_color_bar|active_y[1]~17  & VCC))
// \u_color_bar|active_y[2]~19  = CARRY((\u_color_bar|active_y [2] & !\u_color_bar|active_y[1]~17 ))

	.dataa(gnd),
	.datab(\u_color_bar|active_y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_y[1]~17 ),
	.combout(\u_color_bar|active_y[2]~18_combout ),
	.cout(\u_color_bar|active_y[2]~19 ));
// synopsys translate_off
defparam \u_color_bar|active_y[2]~18 .lut_mask = 16'hC30C;
defparam \u_color_bar|active_y[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \u_color_bar|active_y[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_y[2]~18_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal4~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|active_y[10]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_y[2] .is_wysiwyg = "true";
defparam \u_color_bar|active_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \u_color_bar|active_y[3]~20 (
// Equation(s):
// \u_color_bar|active_y[3]~20_combout  = (\u_color_bar|active_y [3] & (!\u_color_bar|active_y[2]~19 )) # (!\u_color_bar|active_y [3] & ((\u_color_bar|active_y[2]~19 ) # (GND)))
// \u_color_bar|active_y[3]~21  = CARRY((!\u_color_bar|active_y[2]~19 ) # (!\u_color_bar|active_y [3]))

	.dataa(\u_color_bar|active_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_y[2]~19 ),
	.combout(\u_color_bar|active_y[3]~20_combout ),
	.cout(\u_color_bar|active_y[3]~21 ));
// synopsys translate_off
defparam \u_color_bar|active_y[3]~20 .lut_mask = 16'h5A5F;
defparam \u_color_bar|active_y[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \u_color_bar|active_y[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_y[3]~20_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal4~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|active_y[10]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_y[3] .is_wysiwyg = "true";
defparam \u_color_bar|active_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \u_color_bar|active_y[4]~22 (
// Equation(s):
// \u_color_bar|active_y[4]~22_combout  = (\u_color_bar|active_y [4] & (\u_color_bar|active_y[3]~21  $ (GND))) # (!\u_color_bar|active_y [4] & (!\u_color_bar|active_y[3]~21  & VCC))
// \u_color_bar|active_y[4]~23  = CARRY((\u_color_bar|active_y [4] & !\u_color_bar|active_y[3]~21 ))

	.dataa(\u_color_bar|active_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_y[3]~21 ),
	.combout(\u_color_bar|active_y[4]~22_combout ),
	.cout(\u_color_bar|active_y[4]~23 ));
// synopsys translate_off
defparam \u_color_bar|active_y[4]~22 .lut_mask = 16'hA50A;
defparam \u_color_bar|active_y[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \u_color_bar|active_y[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_y[4]~22_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal4~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|active_y[10]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_y[4] .is_wysiwyg = "true";
defparam \u_color_bar|active_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \u_color_bar|active_y[5]~24 (
// Equation(s):
// \u_color_bar|active_y[5]~24_combout  = (\u_color_bar|active_y [5] & (!\u_color_bar|active_y[4]~23 )) # (!\u_color_bar|active_y [5] & ((\u_color_bar|active_y[4]~23 ) # (GND)))
// \u_color_bar|active_y[5]~25  = CARRY((!\u_color_bar|active_y[4]~23 ) # (!\u_color_bar|active_y [5]))

	.dataa(gnd),
	.datab(\u_color_bar|active_y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_y[4]~23 ),
	.combout(\u_color_bar|active_y[5]~24_combout ),
	.cout(\u_color_bar|active_y[5]~25 ));
// synopsys translate_off
defparam \u_color_bar|active_y[5]~24 .lut_mask = 16'h3C3F;
defparam \u_color_bar|active_y[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N15
dffeas \u_color_bar|active_y[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_y[5]~24_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal4~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|active_y[10]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_y[5] .is_wysiwyg = "true";
defparam \u_color_bar|active_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \u_color_bar|active_y[6]~26 (
// Equation(s):
// \u_color_bar|active_y[6]~26_combout  = (\u_color_bar|active_y [6] & (\u_color_bar|active_y[5]~25  $ (GND))) # (!\u_color_bar|active_y [6] & (!\u_color_bar|active_y[5]~25  & VCC))
// \u_color_bar|active_y[6]~27  = CARRY((\u_color_bar|active_y [6] & !\u_color_bar|active_y[5]~25 ))

	.dataa(gnd),
	.datab(\u_color_bar|active_y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_y[5]~25 ),
	.combout(\u_color_bar|active_y[6]~26_combout ),
	.cout(\u_color_bar|active_y[6]~27 ));
// synopsys translate_off
defparam \u_color_bar|active_y[6]~26 .lut_mask = 16'hC30C;
defparam \u_color_bar|active_y[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \u_color_bar|active_y[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_y[6]~26_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal4~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|active_y[10]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_y[6] .is_wysiwyg = "true";
defparam \u_color_bar|active_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \u_color_bar|active_y[7]~28 (
// Equation(s):
// \u_color_bar|active_y[7]~28_combout  = (\u_color_bar|active_y [7] & (!\u_color_bar|active_y[6]~27 )) # (!\u_color_bar|active_y [7] & ((\u_color_bar|active_y[6]~27 ) # (GND)))
// \u_color_bar|active_y[7]~29  = CARRY((!\u_color_bar|active_y[6]~27 ) # (!\u_color_bar|active_y [7]))

	.dataa(gnd),
	.datab(\u_color_bar|active_y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_y[6]~27 ),
	.combout(\u_color_bar|active_y[7]~28_combout ),
	.cout(\u_color_bar|active_y[7]~29 ));
// synopsys translate_off
defparam \u_color_bar|active_y[7]~28 .lut_mask = 16'h3C3F;
defparam \u_color_bar|active_y[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N19
dffeas \u_color_bar|active_y[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_y[7]~28_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal4~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|active_y[10]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_y[7] .is_wysiwyg = "true";
defparam \u_color_bar|active_y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \u_color_bar|active_y[8]~30 (
// Equation(s):
// \u_color_bar|active_y[8]~30_combout  = (\u_color_bar|active_y [8] & (\u_color_bar|active_y[7]~29  $ (GND))) # (!\u_color_bar|active_y [8] & (!\u_color_bar|active_y[7]~29  & VCC))
// \u_color_bar|active_y[8]~31  = CARRY((\u_color_bar|active_y [8] & !\u_color_bar|active_y[7]~29 ))

	.dataa(gnd),
	.datab(\u_color_bar|active_y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_y[7]~29 ),
	.combout(\u_color_bar|active_y[8]~30_combout ),
	.cout(\u_color_bar|active_y[8]~31 ));
// synopsys translate_off
defparam \u_color_bar|active_y[8]~30 .lut_mask = 16'hC30C;
defparam \u_color_bar|active_y[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \u_color_bar|active_y[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_y[8]~30_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal4~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|active_y[10]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_y[8] .is_wysiwyg = "true";
defparam \u_color_bar|active_y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \u_color_bar|active_y[9]~32 (
// Equation(s):
// \u_color_bar|active_y[9]~32_combout  = (\u_color_bar|active_y [9] & (!\u_color_bar|active_y[8]~31 )) # (!\u_color_bar|active_y [9] & ((\u_color_bar|active_y[8]~31 ) # (GND)))
// \u_color_bar|active_y[9]~33  = CARRY((!\u_color_bar|active_y[8]~31 ) # (!\u_color_bar|active_y [9]))

	.dataa(\u_color_bar|active_y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_y[8]~31 ),
	.combout(\u_color_bar|active_y[9]~32_combout ),
	.cout(\u_color_bar|active_y[9]~33 ));
// synopsys translate_off
defparam \u_color_bar|active_y[9]~32 .lut_mask = 16'h5A5F;
defparam \u_color_bar|active_y[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \u_color_bar|active_y[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_y[9]~32_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal4~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|active_y[10]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_y[9] .is_wysiwyg = "true";
defparam \u_color_bar|active_y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \u_color_bar|active_y[10]~34 (
// Equation(s):
// \u_color_bar|active_y[10]~34_combout  = \u_color_bar|active_y [10] $ (!\u_color_bar|active_y[9]~33 )

	.dataa(gnd),
	.datab(\u_color_bar|active_y [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_color_bar|active_y[9]~33 ),
	.combout(\u_color_bar|active_y[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|active_y[10]~34 .lut_mask = 16'hC3C3;
defparam \u_color_bar|active_y[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \u_color_bar|active_y[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_y[10]~34_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal4~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|active_y[10]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_y[10] .is_wysiwyg = "true";
defparam \u_color_bar|active_y[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \u_color_bar|Equal1~3 (
// Equation(s):
// \u_color_bar|Equal1~3_combout  = (\u_color_bar|Equal1~2_combout  & \u_color_bar|v_cnt [5])

	.dataa(gnd),
	.datab(\u_color_bar|Equal1~2_combout ),
	.datac(\u_color_bar|v_cnt [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_color_bar|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Equal1~3 .lut_mask = 16'hC0C0;
defparam \u_color_bar|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \u_color_bar|v_active~0 (
// Equation(s):
// \u_color_bar|v_active~0_combout  = (\u_color_bar|Equal3~1_combout  & ((\u_color_bar|Equal4~1_combout ) # ((!\u_color_bar|Equal1~3_combout  & \u_color_bar|v_active~q )))) # (!\u_color_bar|Equal3~1_combout  & (((\u_color_bar|v_active~q ))))

	.dataa(\u_color_bar|Equal3~1_combout ),
	.datab(\u_color_bar|Equal4~1_combout ),
	.datac(\u_color_bar|Equal1~3_combout ),
	.datad(\u_color_bar|v_active~q ),
	.cin(gnd),
	.combout(\u_color_bar|v_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|v_active~0 .lut_mask = 16'hDF88;
defparam \u_color_bar|v_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N3
dffeas \u_color_bar|v_active (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_color_bar|v_active~0_combout ),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|v_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|v_active .is_wysiwyg = "true";
defparam \u_color_bar|v_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \u_color_bar|Equal8~0 (
// Equation(s):
// \u_color_bar|Equal8~0_combout  = (!\u_color_bar|h_cnt [0] & (!\u_color_bar|h_cnt [1] & (!\u_color_bar|h_cnt [2] & \u_color_bar|h_cnt [3])))

	.dataa(\u_color_bar|h_cnt [0]),
	.datab(\u_color_bar|h_cnt [1]),
	.datac(\u_color_bar|h_cnt [2]),
	.datad(\u_color_bar|h_cnt [3]),
	.cin(gnd),
	.combout(\u_color_bar|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Equal8~0 .lut_mask = 16'h0100;
defparam \u_color_bar|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \u_color_bar|Equal8~1 (
// Equation(s):
// \u_color_bar|Equal8~1_combout  = (\u_color_bar|Equal8~0_combout  & (\u_color_bar|Equal0~1_combout  & !\u_color_bar|h_cnt [5]))

	.dataa(gnd),
	.datab(\u_color_bar|Equal8~0_combout ),
	.datac(\u_color_bar|Equal0~1_combout ),
	.datad(\u_color_bar|h_cnt [5]),
	.cin(gnd),
	.combout(\u_color_bar|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|Equal8~1 .lut_mask = 16'h00C0;
defparam \u_color_bar|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \u_color_bar|h_active~0 (
// Equation(s):
// \u_color_bar|h_active~0_combout  = (\u_color_bar|Equal8~1_combout ) # ((!\u_color_bar|Equal0~2_combout  & \u_color_bar|h_active~q ))

	.dataa(gnd),
	.datab(\u_color_bar|Equal0~2_combout ),
	.datac(\u_color_bar|h_active~q ),
	.datad(\u_color_bar|Equal8~1_combout ),
	.cin(gnd),
	.combout(\u_color_bar|h_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|h_active~0 .lut_mask = 16'hFF30;
defparam \u_color_bar|h_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \u_color_bar|h_active (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|h_active~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|h_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|h_active .is_wysiwyg = "true";
defparam \u_color_bar|h_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0_combout  = (\u_color_bar|v_active~q  & (\u_color_bar|h_active~q  & (!\u_color_bar|active_y [9] & !\u_color_bar|active_y [8])))

	.dataa(\u_color_bar|v_active~q ),
	.datab(\u_color_bar|h_active~q ),
	.datac(\u_color_bar|active_y [9]),
	.datad(\u_color_bar|active_y [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0 .lut_mask = 16'h0008;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \u_color_bar|active_x[0]~11 (
// Equation(s):
// \u_color_bar|active_x[0]~11_combout  = \u_color_bar|active_x [0] $ (VCC)
// \u_color_bar|active_x[0]~12  = CARRY(\u_color_bar|active_x [0])

	.dataa(gnd),
	.datab(\u_color_bar|active_x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_color_bar|active_x[0]~11_combout ),
	.cout(\u_color_bar|active_x[0]~12 ));
// synopsys translate_off
defparam \u_color_bar|active_x[0]~11 .lut_mask = 16'h33CC;
defparam \u_color_bar|active_x[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \u_color_bar|active_x[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_x[0]~11_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal8~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_x[0] .is_wysiwyg = "true";
defparam \u_color_bar|active_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \u_color_bar|active_x[1]~13 (
// Equation(s):
// \u_color_bar|active_x[1]~13_combout  = (\u_color_bar|active_x [1] & (!\u_color_bar|active_x[0]~12 )) # (!\u_color_bar|active_x [1] & ((\u_color_bar|active_x[0]~12 ) # (GND)))
// \u_color_bar|active_x[1]~14  = CARRY((!\u_color_bar|active_x[0]~12 ) # (!\u_color_bar|active_x [1]))

	.dataa(\u_color_bar|active_x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_x[0]~12 ),
	.combout(\u_color_bar|active_x[1]~13_combout ),
	.cout(\u_color_bar|active_x[1]~14 ));
// synopsys translate_off
defparam \u_color_bar|active_x[1]~13 .lut_mask = 16'h5A5F;
defparam \u_color_bar|active_x[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \u_color_bar|active_x[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_x[1]~13_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal8~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_x[1] .is_wysiwyg = "true";
defparam \u_color_bar|active_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \u_color_bar|active_x[2]~15 (
// Equation(s):
// \u_color_bar|active_x[2]~15_combout  = (\u_color_bar|active_x [2] & (\u_color_bar|active_x[1]~14  $ (GND))) # (!\u_color_bar|active_x [2] & (!\u_color_bar|active_x[1]~14  & VCC))
// \u_color_bar|active_x[2]~16  = CARRY((\u_color_bar|active_x [2] & !\u_color_bar|active_x[1]~14 ))

	.dataa(\u_color_bar|active_x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_x[1]~14 ),
	.combout(\u_color_bar|active_x[2]~15_combout ),
	.cout(\u_color_bar|active_x[2]~16 ));
// synopsys translate_off
defparam \u_color_bar|active_x[2]~15 .lut_mask = 16'hA50A;
defparam \u_color_bar|active_x[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \u_color_bar|active_x[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_x[2]~15_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal8~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_x[2] .is_wysiwyg = "true";
defparam \u_color_bar|active_x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \u_color_bar|active_x[3]~17 (
// Equation(s):
// \u_color_bar|active_x[3]~17_combout  = (\u_color_bar|active_x [3] & (!\u_color_bar|active_x[2]~16 )) # (!\u_color_bar|active_x [3] & ((\u_color_bar|active_x[2]~16 ) # (GND)))
// \u_color_bar|active_x[3]~18  = CARRY((!\u_color_bar|active_x[2]~16 ) # (!\u_color_bar|active_x [3]))

	.dataa(gnd),
	.datab(\u_color_bar|active_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_x[2]~16 ),
	.combout(\u_color_bar|active_x[3]~17_combout ),
	.cout(\u_color_bar|active_x[3]~18 ));
// synopsys translate_off
defparam \u_color_bar|active_x[3]~17 .lut_mask = 16'h3C3F;
defparam \u_color_bar|active_x[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \u_color_bar|active_x[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_x[3]~17_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal8~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_x[3] .is_wysiwyg = "true";
defparam \u_color_bar|active_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \u_color_bar|active_x[4]~19 (
// Equation(s):
// \u_color_bar|active_x[4]~19_combout  = (\u_color_bar|active_x [4] & (\u_color_bar|active_x[3]~18  $ (GND))) # (!\u_color_bar|active_x [4] & (!\u_color_bar|active_x[3]~18  & VCC))
// \u_color_bar|active_x[4]~20  = CARRY((\u_color_bar|active_x [4] & !\u_color_bar|active_x[3]~18 ))

	.dataa(gnd),
	.datab(\u_color_bar|active_x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_x[3]~18 ),
	.combout(\u_color_bar|active_x[4]~19_combout ),
	.cout(\u_color_bar|active_x[4]~20 ));
// synopsys translate_off
defparam \u_color_bar|active_x[4]~19 .lut_mask = 16'hC30C;
defparam \u_color_bar|active_x[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \u_color_bar|active_x[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_x[4]~19_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal8~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_x[4] .is_wysiwyg = "true";
defparam \u_color_bar|active_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \u_color_bar|active_x[5]~21 (
// Equation(s):
// \u_color_bar|active_x[5]~21_combout  = (\u_color_bar|active_x [5] & (!\u_color_bar|active_x[4]~20 )) # (!\u_color_bar|active_x [5] & ((\u_color_bar|active_x[4]~20 ) # (GND)))
// \u_color_bar|active_x[5]~22  = CARRY((!\u_color_bar|active_x[4]~20 ) # (!\u_color_bar|active_x [5]))

	.dataa(gnd),
	.datab(\u_color_bar|active_x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_x[4]~20 ),
	.combout(\u_color_bar|active_x[5]~21_combout ),
	.cout(\u_color_bar|active_x[5]~22 ));
// synopsys translate_off
defparam \u_color_bar|active_x[5]~21 .lut_mask = 16'h3C3F;
defparam \u_color_bar|active_x[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N19
dffeas \u_color_bar|active_x[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_x[5]~21_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal8~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_x[5] .is_wysiwyg = "true";
defparam \u_color_bar|active_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \u_color_bar|active_x[6]~23 (
// Equation(s):
// \u_color_bar|active_x[6]~23_combout  = (\u_color_bar|active_x [6] & (\u_color_bar|active_x[5]~22  $ (GND))) # (!\u_color_bar|active_x [6] & (!\u_color_bar|active_x[5]~22  & VCC))
// \u_color_bar|active_x[6]~24  = CARRY((\u_color_bar|active_x [6] & !\u_color_bar|active_x[5]~22 ))

	.dataa(gnd),
	.datab(\u_color_bar|active_x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_x[5]~22 ),
	.combout(\u_color_bar|active_x[6]~23_combout ),
	.cout(\u_color_bar|active_x[6]~24 ));
// synopsys translate_off
defparam \u_color_bar|active_x[6]~23 .lut_mask = 16'hC30C;
defparam \u_color_bar|active_x[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \u_color_bar|active_x[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_x[6]~23_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal8~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_x[6] .is_wysiwyg = "true";
defparam \u_color_bar|active_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \u_color_bar|active_x[7]~25 (
// Equation(s):
// \u_color_bar|active_x[7]~25_combout  = (\u_color_bar|active_x [7] & (!\u_color_bar|active_x[6]~24 )) # (!\u_color_bar|active_x [7] & ((\u_color_bar|active_x[6]~24 ) # (GND)))
// \u_color_bar|active_x[7]~26  = CARRY((!\u_color_bar|active_x[6]~24 ) # (!\u_color_bar|active_x [7]))

	.dataa(\u_color_bar|active_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_x[6]~24 ),
	.combout(\u_color_bar|active_x[7]~25_combout ),
	.cout(\u_color_bar|active_x[7]~26 ));
// synopsys translate_off
defparam \u_color_bar|active_x[7]~25 .lut_mask = 16'h5A5F;
defparam \u_color_bar|active_x[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \u_color_bar|active_x[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_x[7]~25_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal8~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_x[7] .is_wysiwyg = "true";
defparam \u_color_bar|active_x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \u_color_bar|active_x[8]~27 (
// Equation(s):
// \u_color_bar|active_x[8]~27_combout  = (\u_color_bar|active_x [8] & (\u_color_bar|active_x[7]~26  $ (GND))) # (!\u_color_bar|active_x [8] & (!\u_color_bar|active_x[7]~26  & VCC))
// \u_color_bar|active_x[8]~28  = CARRY((\u_color_bar|active_x [8] & !\u_color_bar|active_x[7]~26 ))

	.dataa(gnd),
	.datab(\u_color_bar|active_x [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_x[7]~26 ),
	.combout(\u_color_bar|active_x[8]~27_combout ),
	.cout(\u_color_bar|active_x[8]~28 ));
// synopsys translate_off
defparam \u_color_bar|active_x[8]~27 .lut_mask = 16'hC30C;
defparam \u_color_bar|active_x[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \u_color_bar|active_x[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_x[8]~27_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal8~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_x[8] .is_wysiwyg = "true";
defparam \u_color_bar|active_x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \u_color_bar|active_x[9]~29 (
// Equation(s):
// \u_color_bar|active_x[9]~29_combout  = (\u_color_bar|active_x [9] & (!\u_color_bar|active_x[8]~28 )) # (!\u_color_bar|active_x [9] & ((\u_color_bar|active_x[8]~28 ) # (GND)))
// \u_color_bar|active_x[9]~30  = CARRY((!\u_color_bar|active_x[8]~28 ) # (!\u_color_bar|active_x [9]))

	.dataa(\u_color_bar|active_x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_color_bar|active_x[8]~28 ),
	.combout(\u_color_bar|active_x[9]~29_combout ),
	.cout(\u_color_bar|active_x[9]~30 ));
// synopsys translate_off
defparam \u_color_bar|active_x[9]~29 .lut_mask = 16'h5A5F;
defparam \u_color_bar|active_x[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \u_color_bar|active_x[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_x[9]~29_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal8~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_x[9] .is_wysiwyg = "true";
defparam \u_color_bar|active_x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \inst_getRGB|LessThan1~0 (
// Equation(s):
// \inst_getRGB|LessThan1~0_combout  = (!\u_color_bar|active_x [9] & (((!\u_color_bar|active_x [7] & !\u_color_bar|active_x [6])) # (!\u_color_bar|active_x [8])))

	.dataa(\u_color_bar|active_x [9]),
	.datab(\u_color_bar|active_x [8]),
	.datac(\u_color_bar|active_x [7]),
	.datad(\u_color_bar|active_x [6]),
	.cin(gnd),
	.combout(\inst_getRGB|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_getRGB|LessThan1~0 .lut_mask = 16'h1115;
defparam \inst_getRGB|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \u_color_bar|active_x[10]~31 (
// Equation(s):
// \u_color_bar|active_x[10]~31_combout  = \u_color_bar|active_x[9]~30  $ (!\u_color_bar|active_x [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_color_bar|active_x [10]),
	.cin(\u_color_bar|active_x[9]~30 ),
	.combout(\u_color_bar|active_x[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|active_x[10]~31 .lut_mask = 16'hF00F;
defparam \u_color_bar|active_x[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \u_color_bar|active_x[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|active_x[10]~31_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(\u_color_bar|Equal8~1_combout ),
	.sload(gnd),
	.ena(\u_color_bar|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|active_x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|active_x[10] .is_wysiwyg = "true";
defparam \u_color_bar|active_x[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0_combout  = (!\u_color_bar|active_y [10] & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0_combout  & 
// (\inst_getRGB|LessThan1~0_combout  & !\u_color_bar|active_x [10])))

	.dataa(\u_color_bar|active_y [10]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0_combout ),
	.datac(\inst_getRGB|LessThan1~0_combout ),
	.datad(\u_color_bar|active_x [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0 .lut_mask = 16'h0040;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \inst_getRGB|LessThan8~0 (
// Equation(s):
// \inst_getRGB|LessThan8~0_combout  = (\u_color_bar|active_y [4] & (\u_color_bar|active_y [7] & (\u_color_bar|active_y [5] & \u_color_bar|active_y [6])))

	.dataa(\u_color_bar|active_y [4]),
	.datab(\u_color_bar|active_y [7]),
	.datac(\u_color_bar|active_y [5]),
	.datad(\u_color_bar|active_y [6]),
	.cin(gnd),
	.combout(\inst_getRGB|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_getRGB|LessThan8~0 .lut_mask = 16'h8000;
defparam \inst_getRGB|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~3 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~3_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~3 .lut_mask = 16'hCC00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~3_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'hD2F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \u_color_bar|vs_reg~0 (
// Equation(s):
// \u_color_bar|vs_reg~0_combout  = \u_color_bar|vs_reg~q  $ (((\u_color_bar|Equal3~1_combout  & (\u_color_bar|Equal1~2_combout  & !\u_color_bar|v_cnt [5]))))

	.dataa(\u_color_bar|Equal3~1_combout ),
	.datab(\u_color_bar|Equal1~2_combout ),
	.datac(\u_color_bar|v_cnt [5]),
	.datad(\u_color_bar|vs_reg~q ),
	.cin(gnd),
	.combout(\u_color_bar|vs_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|vs_reg~0 .lut_mask = 16'hF708;
defparam \u_color_bar|vs_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \u_color_bar|always6~0 (
// Equation(s):
// \u_color_bar|always6~0_combout  = (!\u_color_bar|v_cnt [3] & \u_color_bar|v_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_color_bar|v_cnt [3]),
	.datad(\u_color_bar|v_cnt [0]),
	.cin(gnd),
	.combout(\u_color_bar|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|always6~0 .lut_mask = 16'h0F00;
defparam \u_color_bar|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \u_color_bar|vs_reg~1 (
// Equation(s):
// \u_color_bar|vs_reg~1_combout  = (\u_color_bar|vs_reg~0_combout  & (((!\u_color_bar|Equal4~0_combout ) # (!\u_color_bar|Equal3~1_combout )) # (!\u_color_bar|always6~0_combout )))

	.dataa(\u_color_bar|vs_reg~0_combout ),
	.datab(\u_color_bar|always6~0_combout ),
	.datac(\u_color_bar|Equal3~1_combout ),
	.datad(\u_color_bar|Equal4~0_combout ),
	.cin(gnd),
	.combout(\u_color_bar|vs_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|vs_reg~1 .lut_mask = 16'h2AAA;
defparam \u_color_bar|vs_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \u_color_bar|vs_reg (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|vs_reg~1_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|vs_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|vs_reg .is_wysiwyg = "true";
defparam \u_color_bar|vs_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \u_color_bar|vs_reg_d0 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_color_bar|vs_reg~q ),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|vs_reg_d0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|vs_reg_d0 .is_wysiwyg = "true";
defparam \u_color_bar|vs_reg_d0 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N17
dffeas \u_sobel_top|u_YCbCr|RGB_vsync_r[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_color_bar|vs_reg_d0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|RGB_vsync_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|RGB_vsync_r[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|RGB_vsync_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|RGB_vsync_r[1]~feeder (
// Equation(s):
// \u_sobel_top|u_YCbCr|RGB_vsync_r[1]~feeder_combout  = \u_sobel_top|u_YCbCr|RGB_vsync_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|RGB_vsync_r [0]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|RGB_vsync_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|RGB_vsync_r[1]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_YCbCr|RGB_vsync_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \u_sobel_top|u_YCbCr|RGB_vsync_r[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|RGB_vsync_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|RGB_vsync_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|RGB_vsync_r[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|RGB_vsync_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N7
dffeas \u_sobel_top|u_YCbCr|RGB_vsync_r[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_YCbCr|RGB_vsync_r [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|RGB_vsync_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|RGB_vsync_r[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|RGB_vsync_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Y_vsync_r[0]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Y_vsync_r[0]~feeder_combout  = \u_sobel_top|u_YCbCr|RGB_vsync_r [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|RGB_vsync_r [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Y_vsync_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[0]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N21
dffeas \u_sobel_top|u_sobel_filtering|Y_vsync_r[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Y_vsync_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Y_vsync_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Y_vsync_r[1]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Y_vsync_r[1]~feeder_combout  = \u_sobel_top|u_sobel_filtering|Y_vsync_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|Y_vsync_r [0]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Y_vsync_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[1]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \u_sobel_top|u_sobel_filtering|Y_vsync_r[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Y_vsync_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Y_vsync_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Y_vsync_r[2]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Y_vsync_r[2]~feeder_combout  = \u_sobel_top|u_sobel_filtering|Y_vsync_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|Y_vsync_r [1]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Y_vsync_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[2]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \u_sobel_top|u_sobel_filtering|Y_vsync_r[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Y_vsync_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Y_vsync_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Y_vsync_r[3]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Y_vsync_r[3]~feeder_combout  = \u_sobel_top|u_sobel_filtering|Y_vsync_r [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|Y_vsync_r [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Y_vsync_r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[3]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \u_sobel_top|u_sobel_filtering|Y_vsync_r[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Y_vsync_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Y_vsync_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Y_vsync_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \u_getPos|u3_getPosedge|iWire_reg1~feeder (
// Equation(s):
// \u_getPos|u3_getPosedge|iWire_reg1~feeder_combout  = \u_sobel_top|u_sobel_filtering|Y_vsync_r [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|Y_vsync_r [3]),
	.cin(gnd),
	.combout(\u_getPos|u3_getPosedge|iWire_reg1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_getPos|u3_getPosedge|iWire_reg1~feeder .lut_mask = 16'hFF00;
defparam \u_getPos|u3_getPosedge|iWire_reg1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \u_getPos|u3_getPosedge|iWire_reg1 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_getPos|u3_getPosedge|iWire_reg1~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_getPos|u3_getPosedge|iWire_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_getPos|u3_getPosedge|iWire_reg1 .is_wysiwyg = "true";
defparam \u_getPos|u3_getPosedge|iWire_reg1 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \u_getPos|u3_getPosedge|iWire_reg2 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_getPos|u3_getPosedge|iWire_reg1~q ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_getPos|u3_getPosedge|iWire_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_getPos|u3_getPosedge|iWire_reg2 .is_wysiwyg = "true";
defparam \u_getPos|u3_getPosedge|iWire_reg2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \u_getPos|u3_getPosedge|Equal0~0 (
// Equation(s):
// \u_getPos|u3_getPosedge|Equal0~0_combout  = (!\u_getPos|u3_getPosedge|iWire_reg1~q  & \u_getPos|u3_getPosedge|iWire_reg2~q )

	.dataa(gnd),
	.datab(\u_getPos|u3_getPosedge|iWire_reg1~q ),
	.datac(\u_getPos|u3_getPosedge|iWire_reg2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_getPos|u3_getPosedge|Equal0~0 .lut_mask = 16'h3030;
defparam \u_getPos|u3_getPosedge|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & 
// !\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'hF078;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & 
// !\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0010;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'hD2F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (!\u_color_bar|active_y [10] & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0_combout  & 
// !\inst_getRGB|LessThan8~0_combout ))

	.dataa(\u_color_bar|active_y [10]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0_combout ),
	.datad(\inst_getRGB|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'h0050;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N23
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2])) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]) # (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|Equal7~1 (
// Equation(s):
// \u_Sdram_Control_4Port|Equal7~1_combout  = (!\u_Sdram_Control_4Port|ST [8] & (\u_Sdram_Control_4Port|Equal7~0_combout  & (\u_Sdram_Control_4Port|ST [2] & \u_Sdram_Control_4Port|ST [0])))

	.dataa(\u_Sdram_Control_4Port|ST [8]),
	.datab(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.datac(\u_Sdram_Control_4Port|ST [2]),
	.datad(\u_Sdram_Control_4Port|ST [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Equal7~1 .lut_mask = 16'h4000;
defparam \u_Sdram_Control_4Port|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|OUT_VALID~0 (
// Equation(s):
// \u_Sdram_Control_4Port|OUT_VALID~0_combout  = (\u_Sdram_Control_4Port|Read~q  & ((\u_Sdram_Control_4Port|Equal7~1_combout ) # ((\u_Sdram_Control_4Port|OUT_VALID~q  & !\u_Sdram_Control_4Port|Equal4~0_combout )))) # (!\u_Sdram_Control_4Port|Read~q  & 
// (((\u_Sdram_Control_4Port|OUT_VALID~q ))))

	.dataa(\u_Sdram_Control_4Port|Read~q ),
	.datab(\u_Sdram_Control_4Port|Equal7~1_combout ),
	.datac(\u_Sdram_Control_4Port|OUT_VALID~q ),
	.datad(\u_Sdram_Control_4Port|Equal4~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|OUT_VALID~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|OUT_VALID~0 .lut_mask = 16'hD8F8;
defparam \u_Sdram_Control_4Port|OUT_VALID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N29
dffeas \u_Sdram_Control_4Port|OUT_VALID (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|OUT_VALID~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|OUT_VALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|OUT_VALID .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|OUT_VALID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\u_Sdram_Control_4Port|OUT_VALID~q  & \u_Sdram_Control_4Port|RD_MASK [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|OUT_VALID~q ),
	.datad(\u_Sdram_Control_4Port|RD_MASK [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'h3CF0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]) # (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N29
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N27
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]) # (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N19
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4])) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]) # (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 16'hE1F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N1
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 16'hA5F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N3
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N29
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N3
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]) # (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11])))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [11] $ (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11])) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10])))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [11]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'hEDB7;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N3
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0])) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]) # (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 .lut_mask = 16'hCCC8;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hE1F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout  & 
// !\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h0080;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N7
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N17
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h3CF0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10 .lut_mask = 16'h9669;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N15
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h6969;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N15
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N5
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1])) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]) # (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N23
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N25
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N7
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2])) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]) # (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ) # (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 16'hFFEE;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  = (\inst_getRGB|LessThan1~0_combout  & (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\u_color_bar|active_x [10] & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0])))

	.dataa(\inst_getRGB|LessThan1~0_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\u_color_bar|active_x [10]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 .lut_mask = 16'h0800;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N15
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N15
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N13
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N29
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]) # (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N19
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]) # (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N9
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [11] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [10] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10])) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [11] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]) # (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [10] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [11]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N21
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]) # (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~1_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # 
// ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ) # (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~1 .lut_mask = 16'hFFEE;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout  = (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0_combout  & (!\inst_getRGB|LessThan8~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~1_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0_combout ),
	.datac(\inst_getRGB|LessThan8~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2 .lut_mask = 16'h0400;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h78F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h9669;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N27
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N27
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h3CC3;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N3
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h3C3C;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hC3F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0400;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'h3CF0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N11
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h3030;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N29
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'h3CF0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N23
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h3300;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N7
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N11
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N3
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [11] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [9] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [11]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9 .lut_mask = 16'h9966;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [11] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9])))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [11]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11])))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N9
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout )

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .lut_mask = 16'h5A5A;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N31
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .lut_mask = 16'h3C3C;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N21
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .lut_mask = 16'h9696;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6])))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N7
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [5])))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 16'h3C3C;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N13
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N23
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 16'h9696;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N3
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [2] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3])))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N25
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N7
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N15
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N5
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [0]))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1 .lut_mask = 16'h00DD;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~3 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [1] & 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [1] & !\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout )) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a 
// [1] & ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [1]) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~3 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~5 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [2] & ((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout 
// ) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [2] & 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2] & !\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~5 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3] & ((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout 
// ) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3] & 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [3] & !\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~9 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4] & ((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout 
// ) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [4]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4] & 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [4] & !\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~9 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [5] & 
// ((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]))) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [5] & (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5] & 
// !\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~13 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [6] & 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6] & !\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout )) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a 
// [6] & ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~13 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7] & 
// ((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]))) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7] & (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7] & 
// !\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~16 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout  = ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [8] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a 
// [8] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout )))) # (GND)
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~17  = CARRY((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [8] & ((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout ) 
// # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [8]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [8] & 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [8] & !\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout ),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ),
	.cout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~17 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~16 .lut_mask = 16'h962B;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [9] & ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a 
// [9] & (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~17 )) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [9] & ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~17 ) # 
// (GND))))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [9] & ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [9] & 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~17  & VCC)) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [9] & (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~17 ))))
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~19  = CARRY((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [9] & ((!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~17 ) # 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [9]))) # (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [9] & 
// (!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [9] & !\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~17 )))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [9]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~17 ),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18_combout ),
	.cout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~19 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18 .lut_mask = 16'h692B;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [11])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[10]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[10]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[10]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~20 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~20_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [10] $ (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~19  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [10]))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [10]),
	.cin(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~19 ),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~20 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan7~0 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan7~0_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18_combout ) # ((\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ) # 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~20_combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~20_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan7~0 .lut_mask = 16'hFFFC;
defparam \u_Sdram_Control_4Port|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|RD_MASK~3 (
// Equation(s):
// \u_Sdram_Control_4Port|RD_MASK~3_combout  = (!\u_Sdram_Control_4Port|LessThan5~0_combout  & (!\u_Sdram_Control_4Port|LessThan6~0_combout  & (\u_Sdram_Control_4Port|LessThan7~0_combout  & !\u_Sdram_Control_4Port|mRD_DONE~q )))

	.dataa(\u_Sdram_Control_4Port|LessThan5~0_combout ),
	.datab(\u_Sdram_Control_4Port|LessThan6~0_combout ),
	.datac(\u_Sdram_Control_4Port|LessThan7~0_combout ),
	.datad(\u_Sdram_Control_4Port|mRD_DONE~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|RD_MASK~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|RD_MASK~3 .lut_mask = 16'h0010;
defparam \u_Sdram_Control_4Port|RD_MASK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|RD_MASK[0]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|RD_MASK[0]~1_combout  = (\RST_N~input_o  & ((\u_Sdram_Control_4Port|mRD_DONE~q ) # ((\u_Sdram_Control_4Port|mLENGTH[8]~3_combout  & \u_Sdram_Control_4Port|Equal5~3_combout ))))

	.dataa(\u_Sdram_Control_4Port|mLENGTH[8]~3_combout ),
	.datab(\RST_N~input_o ),
	.datac(\u_Sdram_Control_4Port|Equal5~3_combout ),
	.datad(\u_Sdram_Control_4Port|mRD_DONE~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|RD_MASK[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|RD_MASK[0]~1 .lut_mask = 16'hCC80;
defparam \u_Sdram_Control_4Port|RD_MASK[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|RD_MASK[0]~2 (
// Equation(s):
// \u_Sdram_Control_4Port|RD_MASK[0]~2_combout  = (\u_Sdram_Control_4Port|RD_MASK[0]~1_combout  & ((\u_Sdram_Control_4Port|mLENGTH[8]~4_combout ) # ((\u_Sdram_Control_4Port|mRD_DONE~q ) # (!\u_Sdram_Control_4Port|mRD~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|mLENGTH[8]~4_combout ),
	.datab(\u_Sdram_Control_4Port|mRD_DONE~q ),
	.datac(\u_Sdram_Control_4Port|RD_MASK[0]~1_combout ),
	.datad(\u_Sdram_Control_4Port|mRD~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|RD_MASK[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|RD_MASK[0]~2 .lut_mask = 16'hE0F0;
defparam \u_Sdram_Control_4Port|RD_MASK[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \u_Sdram_Control_4Port|RD_MASK[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|RD_MASK~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|RD_MASK[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|RD_MASK [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|RD_MASK[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|RD_MASK[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\u_Sdram_Control_4Port|RD_MASK [1] & \u_Sdram_Control_4Port|OUT_VALID~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|RD_MASK [1]),
	.datad(\u_Sdram_Control_4Port|OUT_VALID~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \u_Reset_Delay|oRST_0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_Reset_Delay|oRST_0~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_Reset_Delay|oRST_0~clkctrl_outclk ));
// synopsys translate_off
defparam \u_Reset_Delay|oRST_0~clkctrl .clock_type = "global clock";
defparam \u_Reset_Delay|oRST_0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X28_Y6_N9
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0200;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & 
// !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hF078;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h3CF0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N9
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N11
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N15
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \inst_getRGB|LessThan6~0 (
// Equation(s):
// \inst_getRGB|LessThan6~0_combout  = (((!\u_color_bar|active_x [1]) # (!\u_color_bar|active_x [3])) # (!\u_color_bar|active_x [4])) # (!\u_color_bar|active_x [2])

	.dataa(\u_color_bar|active_x [2]),
	.datab(\u_color_bar|active_x [4]),
	.datac(\u_color_bar|active_x [3]),
	.datad(\u_color_bar|active_x [1]),
	.cin(gnd),
	.combout(\inst_getRGB|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_getRGB|LessThan6~0 .lut_mask = 16'h7FFF;
defparam \inst_getRGB|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \inst_getRGB|LessThan6~1 (
// Equation(s):
// \inst_getRGB|LessThan6~1_combout  = (!\u_color_bar|active_x [6] & (!\u_color_bar|active_x [7] & ((\inst_getRGB|LessThan6~0_combout ) # (!\u_color_bar|active_x [5]))))

	.dataa(\inst_getRGB|LessThan6~0_combout ),
	.datab(\u_color_bar|active_x [6]),
	.datac(\u_color_bar|active_x [7]),
	.datad(\u_color_bar|active_x [5]),
	.cin(gnd),
	.combout(\inst_getRGB|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_getRGB|LessThan6~1 .lut_mask = 16'h0203;
defparam \inst_getRGB|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \inst_getRGB|LessThan6~2 (
// Equation(s):
// \inst_getRGB|LessThan6~2_combout  = (!\u_color_bar|active_x [9] & (!\u_color_bar|active_x [10] & ((\inst_getRGB|LessThan6~1_combout ) # (!\u_color_bar|active_x [8]))))

	.dataa(\u_color_bar|active_x [9]),
	.datab(\u_color_bar|active_x [10]),
	.datac(\inst_getRGB|LessThan6~1_combout ),
	.datad(\u_color_bar|active_x [8]),
	.cin(gnd),
	.combout(\inst_getRGB|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_getRGB|LessThan6~2 .lut_mask = 16'h1011;
defparam \inst_getRGB|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \inst_getRGB|LessThan8~1 (
// Equation(s):
// \inst_getRGB|LessThan8~1_combout  = (!\u_color_bar|active_y [3]) # (!\inst_getRGB|LessThan8~0_combout )

	.dataa(gnd),
	.datab(\inst_getRGB|LessThan8~0_combout ),
	.datac(gnd),
	.datad(\u_color_bar|active_y [3]),
	.cin(gnd),
	.combout(\inst_getRGB|LessThan8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_getRGB|LessThan8~1 .lut_mask = 16'h33FF;
defparam \inst_getRGB|LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout  = (!\u_color_bar|active_y [10] & (!\u_color_bar|active_x [10] & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0_combout  & 
// \inst_getRGB|LessThan8~1_combout )))

	.dataa(\u_color_bar|active_y [10]),
	.datab(\u_color_bar|active_x [10]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~0_combout ),
	.datad(\inst_getRGB|LessThan8~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \inst_getRGB|LessThan7~0 (
// Equation(s):
// \inst_getRGB|LessThan7~0_combout  = (!\u_color_bar|active_x [7] & !\u_color_bar|active_x [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_color_bar|active_x [7]),
	.datad(\u_color_bar|active_x [8]),
	.cin(gnd),
	.combout(\inst_getRGB|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_getRGB|LessThan7~0 .lut_mask = 16'h000F;
defparam \inst_getRGB|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \inst_getRGB|LessThan7~1 (
// Equation(s):
// \inst_getRGB|LessThan7~1_combout  = (\inst_getRGB|LessThan7~0_combout  & ((\inst_getRGB|LessThan6~0_combout ) # ((!\u_color_bar|active_x [5]) # (!\u_color_bar|active_x [6]))))

	.dataa(\inst_getRGB|LessThan6~0_combout ),
	.datab(\u_color_bar|active_x [6]),
	.datac(\inst_getRGB|LessThan7~0_combout ),
	.datad(\u_color_bar|active_x [5]),
	.cin(gnd),
	.combout(\inst_getRGB|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_getRGB|LessThan7~1 .lut_mask = 16'hB0F0;
defparam \inst_getRGB|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0400;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N13
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N23
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N17
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N9
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N15
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N19
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N25
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N7
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [7] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])) # 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]))) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [7] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]) # (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & 
// !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0020;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N15
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~1_combout  = (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & 
// !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~1 .lut_mask = 16'h0010;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~1_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'h3CF0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N25
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N19
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N1
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N15
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N29
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N11
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N23
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N13
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N19
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N9
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N29
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N17
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8])) # 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]))) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]) # (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h6FF6;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 16'hE1F0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N29
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N21
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[8]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 16'hD2F0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N23
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N19
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N11
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N9
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N23
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 16'hE1F0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N15
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N29
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N21
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N13
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N17
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [11] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [10] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10])) # 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]))) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [11] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]) # (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [10] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [11]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N31
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N21
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N3
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N21
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N1
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N3
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N21
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N5
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N7
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N7
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5])) # 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]) # (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N1
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N29
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N5
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N3
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N27
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N11
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N13
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2])) # 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]))) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]) # (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N17
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N21
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N15
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N27
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N21
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h3333;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N11
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N25
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N13
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N25
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 16'h3C3C;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ) # (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1])))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'hFFBE;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\inst_getRGB|LessThan7~1_combout  & (((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout )))) # (!\inst_getRGB|LessThan7~1_combout  & (!\u_color_bar|active_x [9] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ))))

	.dataa(\inst_getRGB|LessThan7~1_combout ),
	.datab(\u_color_bar|active_x [9]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hBBB0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout  = (!\inst_getRGB|LessThan6~2_combout  & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ))

	.dataa(\inst_getRGB|LessThan6~2_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2 .lut_mask = 16'h4400;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0400;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h3CF0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N15
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h9669;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N9
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N23
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N27
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h3CC3;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hE1F0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N27
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout  & (!\inst_getRGB|LessThan6~2_combout  & !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datac(\inst_getRGB|LessThan6~2_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2 .lut_mask = 16'h0008;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[1]~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h78F0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N5
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h7878;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N31
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N31
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N29
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N13
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N15
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])) # 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]))) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]) # (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N27
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N19
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N1
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])) # 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]))) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]) # (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N7
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [11]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N27
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N17
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [10]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N9
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [11]) # (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10] $ 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10])))) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10] $ (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10])) # 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [11])))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [11]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'hEDB7;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N25
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N29
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5])) # 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]))) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]) # (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N23
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N9
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N31
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2])) # 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]))) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]) # (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N5
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N31
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N3
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0])) # 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]))) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]) # (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'h6FF6;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1 .lut_mask = 16'hAAA8;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout  & 
// !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hF0B4;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N31
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10 .lut_mask = 16'h9669;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N7
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N5
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N31
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h5AA5;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N19
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h4000;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N5
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h66AA;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N21
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & 
// !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h0040;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0200;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (((!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N5
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N3
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g 
// [11])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N1
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10])

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10 .lut_mask = 16'h5A5A;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N23
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g 
// [10] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [11]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N5
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N19
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g 
// [10] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [11])))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N23
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N21
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .lut_mask = 16'h3C3C;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N31
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout )

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .lut_mask = 16'h55AA;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N1
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N3
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g 
// [6] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N5
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N17
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g 
// [6] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N29
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N13
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N3
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g 
// [4] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N15
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 16'h9696;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N27
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N9
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g 
// [2])))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N9
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 16'h3C3C;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N17
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 16'h3C3C;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N7
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g 
// [1] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 16'h9696;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N3
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~1 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]) # 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [0]))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~1 .lut_mask = 16'h00BB;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~3 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [1] & 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [1] & !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout )) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a 
// [1] & ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [1]) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~1_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~3 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~5 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [2] & 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [2] & !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout )) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a 
// [2] & ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~3_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~5 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~7 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [3] & 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [3] & !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout )) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a 
// [3] & ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [3]) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~5_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~7 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~9 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [4] & ((!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout 
// ) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [4]))) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [4] & 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [4] & !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~7_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~9 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~11 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [5] & 
// ((!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout ) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]))) # 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [5] & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [5] & 
// !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~9_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~11 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~13 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [6] & 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [6] & !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout )) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a 
// [6] & ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~11_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~13 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~15 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout  = CARRY((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [7] & 
// ((!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout ) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]))) # 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [7] & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [7] & 
// !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~13_cout ),
	.combout(),
	.cout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~15 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~16 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout  = ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [8] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a 
// [8] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout )))) # (GND)
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~17  = CARRY((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [8] & ((!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout ) 
// # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [8]))) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [8] & 
// (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [8] & !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout )))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~15_cout ),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout ),
	.cout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~17 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~16 .lut_mask = 16'h962B;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~18 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~18_combout  = (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [9] & ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a 
// [9] & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~17 )) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [9] & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~17  & 
// VCC)))) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [9] & ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [9] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~17 ) # (GND))) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [9] & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~17 
// ))))
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~19  = CARRY((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [9] & (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a 
// [9] & !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~17 )) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [9] & 
// ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [9]) # (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~17 ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [9]),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~17 ),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~18_combout ),
	.cout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~19 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~18 .lut_mask = 16'h694D;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~20 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~20_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [10] $ (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~19  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [10]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [10]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [10]),
	.cin(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~19 ),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~20 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|mLENGTH[8]~4 (
// Equation(s):
// \u_Sdram_Control_4Port|mLENGTH[8]~4_combout  = ((!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~20_combout  & (!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~18_combout  & 
// !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout ))) # (!\u_Sdram_Control_4Port|LessThan7~0_combout )

	.dataa(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~20_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~18_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|op_2~16_combout ),
	.datad(\u_Sdram_Control_4Port|LessThan7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mLENGTH[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mLENGTH[8]~4 .lut_mask = 16'h01FF;
defparam \u_Sdram_Control_4Port|mLENGTH[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|WR_MASK[1]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|WR_MASK[1]~1_combout  = (\RST_N~input_o  & ((\u_Sdram_Control_4Port|mWR_DONE~q ) # ((\u_Sdram_Control_4Port|mLENGTH[8]~3_combout  & \u_Sdram_Control_4Port|Equal5~3_combout ))))

	.dataa(\RST_N~input_o ),
	.datab(\u_Sdram_Control_4Port|mWR_DONE~q ),
	.datac(\u_Sdram_Control_4Port|mLENGTH[8]~3_combout ),
	.datad(\u_Sdram_Control_4Port|Equal5~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|WR_MASK[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|WR_MASK[1]~1 .lut_mask = 16'hA888;
defparam \u_Sdram_Control_4Port|WR_MASK[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|WR_MASK[1]~2 (
// Equation(s):
// \u_Sdram_Control_4Port|WR_MASK[1]~2_combout  = (\u_Sdram_Control_4Port|WR_MASK[1]~1_combout  & ((\u_Sdram_Control_4Port|mWR_DONE~q ) # ((\u_Sdram_Control_4Port|mLENGTH[8]~4_combout ) # (!\u_Sdram_Control_4Port|mRD~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|mWR_DONE~q ),
	.datab(\u_Sdram_Control_4Port|mLENGTH[8]~4_combout ),
	.datac(\u_Sdram_Control_4Port|WR_MASK[1]~1_combout ),
	.datad(\u_Sdram_Control_4Port|mRD~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|WR_MASK[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|WR_MASK[1]~2 .lut_mask = 16'hE0F0;
defparam \u_Sdram_Control_4Port|WR_MASK[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \u_Sdram_Control_4Port|WR_MASK[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|WR_MASK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|WR_MASK[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|WR_MASK [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|WR_MASK[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|WR_MASK[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\u_Sdram_Control_4Port|IN_REQ~q  & \u_Sdram_Control_4Port|WR_MASK [1])

	.dataa(\u_Sdram_Control_4Port|IN_REQ~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|WR_MASK [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hA0A0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]))) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]) # (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]))) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]) # (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7])) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]))) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]) # (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N17
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N29
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N21
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N13
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8])) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]))) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]) # (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [11] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [10] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10])) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]))) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [11] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]) # (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [10] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [11]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1])) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]))) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]) # (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 .lut_mask = 16'hAAA8;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N15
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h2000;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N31
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11 .lut_mask = 16'h9669;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N27
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N9
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N25
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2] $ (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h6969;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N5
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hE1F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N1
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N19
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y22_N11
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X11_Y22_N13
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X8_Y22_N31
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N17
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0])) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]))) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]) # (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N8
cycloneive_io_ibuf \CMOS2_HREF~input (
	.i(CMOS2_HREF),
	.ibar(gnd),
	.o(\CMOS2_HREF~input_o ));
// synopsys translate_off
defparam \CMOS2_HREF~input .bus_hold = "false";
defparam \CMOS2_HREF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N0
cycloneive_lcell_comb \u2_CMOS_Capture|byte_state~0 (
// Equation(s):
// \u2_CMOS_Capture|byte_state~0_combout  = (!\CMOS2_VSYNC~input_o  & (!\u2_CMOS_Capture|byte_state~q  & \CMOS2_HREF~input_o ))

	.dataa(gnd),
	.datab(\CMOS2_VSYNC~input_o ),
	.datac(\u2_CMOS_Capture|byte_state~q ),
	.datad(\CMOS2_HREF~input_o ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|byte_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|byte_state~0 .lut_mask = 16'h0300;
defparam \u2_CMOS_Capture|byte_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N1
dffeas \u2_CMOS_Capture|byte_state (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|byte_state~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|byte_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|byte_state .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|byte_state .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneive_lcell_comb \cmos_config_2|clock_20k~0 (
// Equation(s):
// \cmos_config_2|clock_20k~0_combout  = !\cmos_config_2|clock_20k~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cmos_config_2|clock_20k~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_2|clock_20k~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|clock_20k~0 .lut_mask = 16'h0F0F;
defparam \cmos_config_2|clock_20k~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N24
cycloneive_lcell_comb \u_Reset_Delay|oRST_1~0 (
// Equation(s):
// \u_Reset_Delay|oRST_1~0_combout  = (\u_Reset_Delay|oRST_1~q ) # ((\u_Reset_Delay|Cont [21] & ((\u_Reset_Delay|Equal0~6_combout ) # (\u_Reset_Delay|Cont [20]))))

	.dataa(\u_Reset_Delay|Equal0~6_combout ),
	.datab(\u_Reset_Delay|Cont [21]),
	.datac(\u_Reset_Delay|oRST_1~q ),
	.datad(\u_Reset_Delay|Cont [20]),
	.cin(gnd),
	.combout(\u_Reset_Delay|oRST_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Reset_Delay|oRST_1~0 .lut_mask = 16'hFCF8;
defparam \u_Reset_Delay|oRST_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \u_Reset_Delay|oRST_1~feeder (
// Equation(s):
// \u_Reset_Delay|oRST_1~feeder_combout  = \u_Reset_Delay|oRST_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Reset_Delay|oRST_1~0_combout ),
	.cin(gnd),
	.combout(\u_Reset_Delay|oRST_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Reset_Delay|oRST_1~feeder .lut_mask = 16'hFF00;
defparam \u_Reset_Delay|oRST_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N15
dffeas \u_Reset_Delay|oRST_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_Reset_Delay|oRST_1~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Reset_Delay|oRST_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Reset_Delay|oRST_1 .is_wysiwyg = "true";
defparam \u_Reset_Delay|oRST_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[0]~16 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[0]~16_combout  = \cmos_config_1|clock_20k_cnt [0] $ (VCC)
// \cmos_config_1|clock_20k_cnt[0]~17  = CARRY(\cmos_config_1|clock_20k_cnt [0])

	.dataa(gnd),
	.datab(\cmos_config_1|clock_20k_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cmos_config_1|clock_20k_cnt[0]~16_combout ),
	.cout(\cmos_config_1|clock_20k_cnt[0]~17 ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[0]~16 .lut_mask = 16'h33CC;
defparam \cmos_config_1|clock_20k_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N1
dffeas \cmos_config_1|clock_20k_cnt[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[0] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N2
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[1]~18 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[1]~18_combout  = (\cmos_config_1|clock_20k_cnt [1] & (!\cmos_config_1|clock_20k_cnt[0]~17 )) # (!\cmos_config_1|clock_20k_cnt [1] & ((\cmos_config_1|clock_20k_cnt[0]~17 ) # (GND)))
// \cmos_config_1|clock_20k_cnt[1]~19  = CARRY((!\cmos_config_1|clock_20k_cnt[0]~17 ) # (!\cmos_config_1|clock_20k_cnt [1]))

	.dataa(gnd),
	.datab(\cmos_config_1|clock_20k_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|clock_20k_cnt[0]~17 ),
	.combout(\cmos_config_1|clock_20k_cnt[1]~18_combout ),
	.cout(\cmos_config_1|clock_20k_cnt[1]~19 ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \cmos_config_1|clock_20k_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N3
dffeas \cmos_config_1|clock_20k_cnt[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[1] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N4
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[2]~20 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[2]~20_combout  = (\cmos_config_1|clock_20k_cnt [2] & (\cmos_config_1|clock_20k_cnt[1]~19  $ (GND))) # (!\cmos_config_1|clock_20k_cnt [2] & (!\cmos_config_1|clock_20k_cnt[1]~19  & VCC))
// \cmos_config_1|clock_20k_cnt[2]~21  = CARRY((\cmos_config_1|clock_20k_cnt [2] & !\cmos_config_1|clock_20k_cnt[1]~19 ))

	.dataa(gnd),
	.datab(\cmos_config_1|clock_20k_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|clock_20k_cnt[1]~19 ),
	.combout(\cmos_config_1|clock_20k_cnt[2]~20_combout ),
	.cout(\cmos_config_1|clock_20k_cnt[2]~21 ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[2]~20 .lut_mask = 16'hC30C;
defparam \cmos_config_1|clock_20k_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N5
dffeas \cmos_config_1|clock_20k_cnt[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[2] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[3]~22 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[3]~22_combout  = (\cmos_config_1|clock_20k_cnt [3] & (!\cmos_config_1|clock_20k_cnt[2]~21 )) # (!\cmos_config_1|clock_20k_cnt [3] & ((\cmos_config_1|clock_20k_cnt[2]~21 ) # (GND)))
// \cmos_config_1|clock_20k_cnt[3]~23  = CARRY((!\cmos_config_1|clock_20k_cnt[2]~21 ) # (!\cmos_config_1|clock_20k_cnt [3]))

	.dataa(\cmos_config_1|clock_20k_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|clock_20k_cnt[2]~21 ),
	.combout(\cmos_config_1|clock_20k_cnt[3]~22_combout ),
	.cout(\cmos_config_1|clock_20k_cnt[3]~23 ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \cmos_config_1|clock_20k_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N7
dffeas \cmos_config_1|clock_20k_cnt[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[3] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[4]~24 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[4]~24_combout  = (\cmos_config_1|clock_20k_cnt [4] & (\cmos_config_1|clock_20k_cnt[3]~23  $ (GND))) # (!\cmos_config_1|clock_20k_cnt [4] & (!\cmos_config_1|clock_20k_cnt[3]~23  & VCC))
// \cmos_config_1|clock_20k_cnt[4]~25  = CARRY((\cmos_config_1|clock_20k_cnt [4] & !\cmos_config_1|clock_20k_cnt[3]~23 ))

	.dataa(gnd),
	.datab(\cmos_config_1|clock_20k_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|clock_20k_cnt[3]~23 ),
	.combout(\cmos_config_1|clock_20k_cnt[4]~24_combout ),
	.cout(\cmos_config_1|clock_20k_cnt[4]~25 ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[4]~24 .lut_mask = 16'hC30C;
defparam \cmos_config_1|clock_20k_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N9
dffeas \cmos_config_1|clock_20k_cnt[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[4] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[5]~26 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[5]~26_combout  = (\cmos_config_1|clock_20k_cnt [5] & (!\cmos_config_1|clock_20k_cnt[4]~25 )) # (!\cmos_config_1|clock_20k_cnt [5] & ((\cmos_config_1|clock_20k_cnt[4]~25 ) # (GND)))
// \cmos_config_1|clock_20k_cnt[5]~27  = CARRY((!\cmos_config_1|clock_20k_cnt[4]~25 ) # (!\cmos_config_1|clock_20k_cnt [5]))

	.dataa(\cmos_config_1|clock_20k_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|clock_20k_cnt[4]~25 ),
	.combout(\cmos_config_1|clock_20k_cnt[5]~26_combout ),
	.cout(\cmos_config_1|clock_20k_cnt[5]~27 ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \cmos_config_1|clock_20k_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N11
dffeas \cmos_config_1|clock_20k_cnt[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[5] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[6]~28 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[6]~28_combout  = (\cmos_config_1|clock_20k_cnt [6] & (\cmos_config_1|clock_20k_cnt[5]~27  $ (GND))) # (!\cmos_config_1|clock_20k_cnt [6] & (!\cmos_config_1|clock_20k_cnt[5]~27  & VCC))
// \cmos_config_1|clock_20k_cnt[6]~29  = CARRY((\cmos_config_1|clock_20k_cnt [6] & !\cmos_config_1|clock_20k_cnt[5]~27 ))

	.dataa(\cmos_config_1|clock_20k_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|clock_20k_cnt[5]~27 ),
	.combout(\cmos_config_1|clock_20k_cnt[6]~28_combout ),
	.cout(\cmos_config_1|clock_20k_cnt[6]~29 ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \cmos_config_1|clock_20k_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N13
dffeas \cmos_config_1|clock_20k_cnt[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[6] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[7]~30 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[7]~30_combout  = (\cmos_config_1|clock_20k_cnt [7] & (!\cmos_config_1|clock_20k_cnt[6]~29 )) # (!\cmos_config_1|clock_20k_cnt [7] & ((\cmos_config_1|clock_20k_cnt[6]~29 ) # (GND)))
// \cmos_config_1|clock_20k_cnt[7]~31  = CARRY((!\cmos_config_1|clock_20k_cnt[6]~29 ) # (!\cmos_config_1|clock_20k_cnt [7]))

	.dataa(gnd),
	.datab(\cmos_config_1|clock_20k_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|clock_20k_cnt[6]~29 ),
	.combout(\cmos_config_1|clock_20k_cnt[7]~30_combout ),
	.cout(\cmos_config_1|clock_20k_cnt[7]~31 ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \cmos_config_1|clock_20k_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N15
dffeas \cmos_config_1|clock_20k_cnt[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[7] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[8]~32 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[8]~32_combout  = (\cmos_config_1|clock_20k_cnt [8] & (\cmos_config_1|clock_20k_cnt[7]~31  $ (GND))) # (!\cmos_config_1|clock_20k_cnt [8] & (!\cmos_config_1|clock_20k_cnt[7]~31  & VCC))
// \cmos_config_1|clock_20k_cnt[8]~33  = CARRY((\cmos_config_1|clock_20k_cnt [8] & !\cmos_config_1|clock_20k_cnt[7]~31 ))

	.dataa(gnd),
	.datab(\cmos_config_1|clock_20k_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|clock_20k_cnt[7]~31 ),
	.combout(\cmos_config_1|clock_20k_cnt[8]~32_combout ),
	.cout(\cmos_config_1|clock_20k_cnt[8]~33 ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[8]~32 .lut_mask = 16'hC30C;
defparam \cmos_config_1|clock_20k_cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N17
dffeas \cmos_config_1|clock_20k_cnt[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[8] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[9]~34 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[9]~34_combout  = (\cmos_config_1|clock_20k_cnt [9] & (!\cmos_config_1|clock_20k_cnt[8]~33 )) # (!\cmos_config_1|clock_20k_cnt [9] & ((\cmos_config_1|clock_20k_cnt[8]~33 ) # (GND)))
// \cmos_config_1|clock_20k_cnt[9]~35  = CARRY((!\cmos_config_1|clock_20k_cnt[8]~33 ) # (!\cmos_config_1|clock_20k_cnt [9]))

	.dataa(gnd),
	.datab(\cmos_config_1|clock_20k_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|clock_20k_cnt[8]~33 ),
	.combout(\cmos_config_1|clock_20k_cnt[9]~34_combout ),
	.cout(\cmos_config_1|clock_20k_cnt[9]~35 ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[9]~34 .lut_mask = 16'h3C3F;
defparam \cmos_config_1|clock_20k_cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N19
dffeas \cmos_config_1|clock_20k_cnt[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[9] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[10]~36 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[10]~36_combout  = (\cmos_config_1|clock_20k_cnt [10] & (\cmos_config_1|clock_20k_cnt[9]~35  $ (GND))) # (!\cmos_config_1|clock_20k_cnt [10] & (!\cmos_config_1|clock_20k_cnt[9]~35  & VCC))
// \cmos_config_1|clock_20k_cnt[10]~37  = CARRY((\cmos_config_1|clock_20k_cnt [10] & !\cmos_config_1|clock_20k_cnt[9]~35 ))

	.dataa(gnd),
	.datab(\cmos_config_1|clock_20k_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|clock_20k_cnt[9]~35 ),
	.combout(\cmos_config_1|clock_20k_cnt[10]~36_combout ),
	.cout(\cmos_config_1|clock_20k_cnt[10]~37 ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[10]~36 .lut_mask = 16'hC30C;
defparam \cmos_config_1|clock_20k_cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N21
dffeas \cmos_config_1|clock_20k_cnt[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[10] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[11]~38 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[11]~38_combout  = (\cmos_config_1|clock_20k_cnt [11] & (!\cmos_config_1|clock_20k_cnt[10]~37 )) # (!\cmos_config_1|clock_20k_cnt [11] & ((\cmos_config_1|clock_20k_cnt[10]~37 ) # (GND)))
// \cmos_config_1|clock_20k_cnt[11]~39  = CARRY((!\cmos_config_1|clock_20k_cnt[10]~37 ) # (!\cmos_config_1|clock_20k_cnt [11]))

	.dataa(\cmos_config_1|clock_20k_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|clock_20k_cnt[10]~37 ),
	.combout(\cmos_config_1|clock_20k_cnt[11]~38_combout ),
	.cout(\cmos_config_1|clock_20k_cnt[11]~39 ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \cmos_config_1|clock_20k_cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N23
dffeas \cmos_config_1|clock_20k_cnt[11] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[11] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[12]~40 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[12]~40_combout  = (\cmos_config_1|clock_20k_cnt [12] & (\cmos_config_1|clock_20k_cnt[11]~39  $ (GND))) # (!\cmos_config_1|clock_20k_cnt [12] & (!\cmos_config_1|clock_20k_cnt[11]~39  & VCC))
// \cmos_config_1|clock_20k_cnt[12]~41  = CARRY((\cmos_config_1|clock_20k_cnt [12] & !\cmos_config_1|clock_20k_cnt[11]~39 ))

	.dataa(gnd),
	.datab(\cmos_config_1|clock_20k_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|clock_20k_cnt[11]~39 ),
	.combout(\cmos_config_1|clock_20k_cnt[12]~40_combout ),
	.cout(\cmos_config_1|clock_20k_cnt[12]~41 ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[12]~40 .lut_mask = 16'hC30C;
defparam \cmos_config_1|clock_20k_cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N25
dffeas \cmos_config_1|clock_20k_cnt[12] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[12]~40_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[12] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N26
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[13]~42 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[13]~42_combout  = (\cmos_config_1|clock_20k_cnt [13] & (!\cmos_config_1|clock_20k_cnt[12]~41 )) # (!\cmos_config_1|clock_20k_cnt [13] & ((\cmos_config_1|clock_20k_cnt[12]~41 ) # (GND)))
// \cmos_config_1|clock_20k_cnt[13]~43  = CARRY((!\cmos_config_1|clock_20k_cnt[12]~41 ) # (!\cmos_config_1|clock_20k_cnt [13]))

	.dataa(\cmos_config_1|clock_20k_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|clock_20k_cnt[12]~41 ),
	.combout(\cmos_config_1|clock_20k_cnt[13]~42_combout ),
	.cout(\cmos_config_1|clock_20k_cnt[13]~43 ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[13]~42 .lut_mask = 16'h5A5F;
defparam \cmos_config_1|clock_20k_cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N27
dffeas \cmos_config_1|clock_20k_cnt[13] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[13]~42_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[13] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[14]~44 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[14]~44_combout  = (\cmos_config_1|clock_20k_cnt [14] & (\cmos_config_1|clock_20k_cnt[13]~43  $ (GND))) # (!\cmos_config_1|clock_20k_cnt [14] & (!\cmos_config_1|clock_20k_cnt[13]~43  & VCC))
// \cmos_config_1|clock_20k_cnt[14]~45  = CARRY((\cmos_config_1|clock_20k_cnt [14] & !\cmos_config_1|clock_20k_cnt[13]~43 ))

	.dataa(gnd),
	.datab(\cmos_config_1|clock_20k_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|clock_20k_cnt[13]~43 ),
	.combout(\cmos_config_1|clock_20k_cnt[14]~44_combout ),
	.cout(\cmos_config_1|clock_20k_cnt[14]~45 ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[14]~44 .lut_mask = 16'hC30C;
defparam \cmos_config_1|clock_20k_cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N29
dffeas \cmos_config_1|clock_20k_cnt[14] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[14] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N30
cycloneive_lcell_comb \cmos_config_1|clock_20k_cnt[15]~46 (
// Equation(s):
// \cmos_config_1|clock_20k_cnt[15]~46_combout  = \cmos_config_1|clock_20k_cnt [15] $ (\cmos_config_1|clock_20k_cnt[14]~45 )

	.dataa(\cmos_config_1|clock_20k_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cmos_config_1|clock_20k_cnt[14]~45 ),
	.combout(\cmos_config_1|clock_20k_cnt[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[15]~46 .lut_mask = 16'h5A5A;
defparam \cmos_config_1|clock_20k_cnt[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y12_N31
dffeas \cmos_config_1|clock_20k_cnt[15] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k_cnt[15]~46_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(\cmos_config_1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k_cnt[15] .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \cmos_config_1|LessThan0~1 (
// Equation(s):
// \cmos_config_1|LessThan0~1_combout  = (!\cmos_config_1|clock_20k_cnt [0] & (!\cmos_config_1|clock_20k_cnt [2] & (!\cmos_config_1|clock_20k_cnt [3] & !\cmos_config_1|clock_20k_cnt [1])))

	.dataa(\cmos_config_1|clock_20k_cnt [0]),
	.datab(\cmos_config_1|clock_20k_cnt [2]),
	.datac(\cmos_config_1|clock_20k_cnt [3]),
	.datad(\cmos_config_1|clock_20k_cnt [1]),
	.cin(gnd),
	.combout(\cmos_config_1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|LessThan0~1 .lut_mask = 16'h0001;
defparam \cmos_config_1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \cmos_config_1|LessThan0~2 (
// Equation(s):
// \cmos_config_1|LessThan0~2_combout  = (\cmos_config_1|clock_20k_cnt [6] & (\cmos_config_1|clock_20k_cnt [5] & ((\cmos_config_1|clock_20k_cnt [4]) # (!\cmos_config_1|LessThan0~1_combout ))))

	.dataa(\cmos_config_1|clock_20k_cnt [6]),
	.datab(\cmos_config_1|LessThan0~1_combout ),
	.datac(\cmos_config_1|clock_20k_cnt [5]),
	.datad(\cmos_config_1|clock_20k_cnt [4]),
	.cin(gnd),
	.combout(\cmos_config_1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|LessThan0~2 .lut_mask = 16'hA020;
defparam \cmos_config_1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \cmos_config_1|LessThan0~3 (
// Equation(s):
// \cmos_config_1|LessThan0~3_combout  = (\cmos_config_1|clock_20k_cnt [9]) # ((\cmos_config_1|clock_20k_cnt [8]) # ((\cmos_config_1|clock_20k_cnt [7] & \cmos_config_1|LessThan0~2_combout )))

	.dataa(\cmos_config_1|clock_20k_cnt [7]),
	.datab(\cmos_config_1|clock_20k_cnt [9]),
	.datac(\cmos_config_1|clock_20k_cnt [8]),
	.datad(\cmos_config_1|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|LessThan0~3 .lut_mask = 16'hFEFC;
defparam \cmos_config_1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \cmos_config_1|LessThan0~0 (
// Equation(s):
// \cmos_config_1|LessThan0~0_combout  = (!\cmos_config_1|clock_20k_cnt [12] & (!\cmos_config_1|clock_20k_cnt [14] & (!\cmos_config_1|clock_20k_cnt [13] & !\cmos_config_1|clock_20k_cnt [11])))

	.dataa(\cmos_config_1|clock_20k_cnt [12]),
	.datab(\cmos_config_1|clock_20k_cnt [14]),
	.datac(\cmos_config_1|clock_20k_cnt [13]),
	.datad(\cmos_config_1|clock_20k_cnt [11]),
	.cin(gnd),
	.combout(\cmos_config_1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|LessThan0~0 .lut_mask = 16'h0001;
defparam \cmos_config_1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \cmos_config_1|LessThan0~4 (
// Equation(s):
// \cmos_config_1|LessThan0~4_combout  = (\cmos_config_1|clock_20k_cnt [15]) # (((\cmos_config_1|clock_20k_cnt [10] & \cmos_config_1|LessThan0~3_combout )) # (!\cmos_config_1|LessThan0~0_combout ))

	.dataa(\cmos_config_1|clock_20k_cnt [15]),
	.datab(\cmos_config_1|clock_20k_cnt [10]),
	.datac(\cmos_config_1|LessThan0~3_combout ),
	.datad(\cmos_config_1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|LessThan0~4 .lut_mask = 16'hEAFF;
defparam \cmos_config_1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N1
dffeas \cmos_config_2|clock_20k (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_2|clock_20k~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|clock_20k~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|clock_20k .is_wysiwyg = "true";
defparam \cmos_config_2|clock_20k .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \cmos_config_2|clock_20k~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cmos_config_2|clock_20k~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cmos_config_2|clock_20k~clkctrl_outclk ));
// synopsys translate_off
defparam \cmos_config_2|clock_20k~clkctrl .clock_type = "global clock";
defparam \cmos_config_2|clock_20k~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N12
cycloneive_lcell_comb \cmos_config_2|reg_index[0]~1 (
// Equation(s):
// \cmos_config_2|reg_index[0]~1_combout  = !\cmos_config_2|reg_index [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_2|reg_index[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|reg_index[0]~1 .lut_mask = 16'h0F0F;
defparam \cmos_config_2|reg_index[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N8
cycloneive_lcell_comb \cmos_config_2|config_step.00~0 (
// Equation(s):
// \cmos_config_2|config_step.00~0_combout  = !\cmos_config_2|config_step.10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cmos_config_2|config_step.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_2|config_step.00~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|config_step.00~0 .lut_mask = 16'h0F0F;
defparam \cmos_config_2|config_step.00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N9
dffeas \cmos_config_2|config_step.00 (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|config_step.00~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_2|config_step~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|config_step.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|config_step.00 .is_wysiwyg = "true";
defparam \cmos_config_2|config_step.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N18
cycloneive_lcell_comb \cmos_config_2|u1|cyc_count[0]~6 (
// Equation(s):
// \cmos_config_2|u1|cyc_count[0]~6_combout  = !\cmos_config_2|u1|cyc_count [0]
// \cmos_config_2|u1|cyc_count[0]~7  = CARRY(!\cmos_config_2|u1|cyc_count [0])

	.dataa(gnd),
	.datab(\cmos_config_2|u1|cyc_count [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_2|u1|cyc_count[0]~6_combout ),
	.cout(\cmos_config_2|u1|cyc_count[0]~7 ));
// synopsys translate_off
defparam \cmos_config_2|u1|cyc_count[0]~6 .lut_mask = 16'h3333;
defparam \cmos_config_2|u1|cyc_count[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N28
cycloneive_lcell_comb \cmos_config_2|Selector0~0 (
// Equation(s):
// \cmos_config_2|Selector0~0_combout  = (\cmos_config_2|config_step.01~q  & (((\cmos_config_2|start~q  & !\cmos_config_2|u1|tr_end~q )))) # (!\cmos_config_2|config_step.01~q  & (((\cmos_config_2|start~q )) # (!\cmos_config_2|config_step.10~q )))

	.dataa(\cmos_config_2|config_step.01~q ),
	.datab(\cmos_config_2|config_step.10~q ),
	.datac(\cmos_config_2|start~q ),
	.datad(\cmos_config_2|u1|tr_end~q ),
	.cin(gnd),
	.combout(\cmos_config_2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|Selector0~0 .lut_mask = 16'h51F1;
defparam \cmos_config_2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N29
dffeas \cmos_config_2|start (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_2|config_step~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|start .is_wysiwyg = "true";
defparam \cmos_config_2|start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N10
cycloneive_lcell_comb \cmos_config_2|u1|cyc_count[4]~12 (
// Equation(s):
// \cmos_config_2|u1|cyc_count[4]~12_combout  = (!\cmos_config_2|u1|cyc_count [5] & (!\cmos_config_2|u1|cyc_count [3] & (!\cmos_config_2|u1|cyc_count [0] & \cmos_config_2|start~q )))

	.dataa(\cmos_config_2|u1|cyc_count [5]),
	.datab(\cmos_config_2|u1|cyc_count [3]),
	.datac(\cmos_config_2|u1|cyc_count [0]),
	.datad(\cmos_config_2|start~q ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|cyc_count[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|cyc_count[4]~12 .lut_mask = 16'h0100;
defparam \cmos_config_2|u1|cyc_count[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N4
cycloneive_lcell_comb \cmos_config_2|u1|cyc_count[4]~13 (
// Equation(s):
// \cmos_config_2|u1|cyc_count[4]~13_combout  = (\cmos_config_2|u1|cyc_count [4]) # ((\cmos_config_2|u1|cyc_count [1]) # ((\cmos_config_2|u1|cyc_count [2]) # (!\cmos_config_2|u1|cyc_count[4]~12_combout )))

	.dataa(\cmos_config_2|u1|cyc_count [4]),
	.datab(\cmos_config_2|u1|cyc_count [1]),
	.datac(\cmos_config_2|u1|cyc_count [2]),
	.datad(\cmos_config_2|u1|cyc_count[4]~12_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|cyc_count[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|cyc_count[4]~13 .lut_mask = 16'hFEFF;
defparam \cmos_config_2|u1|cyc_count[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N19
dffeas \cmos_config_2|u1|cyc_count[0] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|u1|cyc_count[0]~6_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cmos_config_2|start~q ),
	.ena(\cmos_config_2|u1|cyc_count[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|u1|cyc_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|u1|cyc_count[0] .is_wysiwyg = "true";
defparam \cmos_config_2|u1|cyc_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N20
cycloneive_lcell_comb \cmos_config_2|u1|cyc_count[1]~8 (
// Equation(s):
// \cmos_config_2|u1|cyc_count[1]~8_combout  = (\cmos_config_2|u1|cyc_count [1] & ((GND) # (!\cmos_config_2|u1|cyc_count[0]~7 ))) # (!\cmos_config_2|u1|cyc_count [1] & (\cmos_config_2|u1|cyc_count[0]~7  $ (GND)))
// \cmos_config_2|u1|cyc_count[1]~9  = CARRY((\cmos_config_2|u1|cyc_count [1]) # (!\cmos_config_2|u1|cyc_count[0]~7 ))

	.dataa(gnd),
	.datab(\cmos_config_2|u1|cyc_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_2|u1|cyc_count[0]~7 ),
	.combout(\cmos_config_2|u1|cyc_count[1]~8_combout ),
	.cout(\cmos_config_2|u1|cyc_count[1]~9 ));
// synopsys translate_off
defparam \cmos_config_2|u1|cyc_count[1]~8 .lut_mask = 16'h3CCF;
defparam \cmos_config_2|u1|cyc_count[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y18_N21
dffeas \cmos_config_2|u1|cyc_count[1] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|u1|cyc_count[1]~8_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cmos_config_2|start~q ),
	.ena(\cmos_config_2|u1|cyc_count[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|u1|cyc_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|u1|cyc_count[1] .is_wysiwyg = "true";
defparam \cmos_config_2|u1|cyc_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N22
cycloneive_lcell_comb \cmos_config_2|u1|cyc_count[2]~10 (
// Equation(s):
// \cmos_config_2|u1|cyc_count[2]~10_combout  = (\cmos_config_2|u1|cyc_count [2] & (\cmos_config_2|u1|cyc_count[1]~9  & VCC)) # (!\cmos_config_2|u1|cyc_count [2] & (!\cmos_config_2|u1|cyc_count[1]~9 ))
// \cmos_config_2|u1|cyc_count[2]~11  = CARRY((!\cmos_config_2|u1|cyc_count [2] & !\cmos_config_2|u1|cyc_count[1]~9 ))

	.dataa(\cmos_config_2|u1|cyc_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_2|u1|cyc_count[1]~9 ),
	.combout(\cmos_config_2|u1|cyc_count[2]~10_combout ),
	.cout(\cmos_config_2|u1|cyc_count[2]~11 ));
// synopsys translate_off
defparam \cmos_config_2|u1|cyc_count[2]~10 .lut_mask = 16'hA505;
defparam \cmos_config_2|u1|cyc_count[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y18_N23
dffeas \cmos_config_2|u1|cyc_count[2] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|u1|cyc_count[2]~10_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cmos_config_2|start~q ),
	.ena(\cmos_config_2|u1|cyc_count[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|u1|cyc_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|u1|cyc_count[2] .is_wysiwyg = "true";
defparam \cmos_config_2|u1|cyc_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N24
cycloneive_lcell_comb \cmos_config_2|u1|cyc_count[3]~14 (
// Equation(s):
// \cmos_config_2|u1|cyc_count[3]~14_combout  = (\cmos_config_2|u1|cyc_count [3] & ((GND) # (!\cmos_config_2|u1|cyc_count[2]~11 ))) # (!\cmos_config_2|u1|cyc_count [3] & (\cmos_config_2|u1|cyc_count[2]~11  $ (GND)))
// \cmos_config_2|u1|cyc_count[3]~15  = CARRY((\cmos_config_2|u1|cyc_count [3]) # (!\cmos_config_2|u1|cyc_count[2]~11 ))

	.dataa(gnd),
	.datab(\cmos_config_2|u1|cyc_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_2|u1|cyc_count[2]~11 ),
	.combout(\cmos_config_2|u1|cyc_count[3]~14_combout ),
	.cout(\cmos_config_2|u1|cyc_count[3]~15 ));
// synopsys translate_off
defparam \cmos_config_2|u1|cyc_count[3]~14 .lut_mask = 16'h3CCF;
defparam \cmos_config_2|u1|cyc_count[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y18_N25
dffeas \cmos_config_2|u1|cyc_count[3] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|u1|cyc_count[3]~14_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cmos_config_2|start~q ),
	.ena(\cmos_config_2|u1|cyc_count[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|u1|cyc_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|u1|cyc_count[3] .is_wysiwyg = "true";
defparam \cmos_config_2|u1|cyc_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N26
cycloneive_lcell_comb \cmos_config_2|u1|cyc_count[4]~16 (
// Equation(s):
// \cmos_config_2|u1|cyc_count[4]~16_combout  = (\cmos_config_2|u1|cyc_count [4] & (\cmos_config_2|u1|cyc_count[3]~15  & VCC)) # (!\cmos_config_2|u1|cyc_count [4] & (!\cmos_config_2|u1|cyc_count[3]~15 ))
// \cmos_config_2|u1|cyc_count[4]~17  = CARRY((!\cmos_config_2|u1|cyc_count [4] & !\cmos_config_2|u1|cyc_count[3]~15 ))

	.dataa(\cmos_config_2|u1|cyc_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_2|u1|cyc_count[3]~15 ),
	.combout(\cmos_config_2|u1|cyc_count[4]~16_combout ),
	.cout(\cmos_config_2|u1|cyc_count[4]~17 ));
// synopsys translate_off
defparam \cmos_config_2|u1|cyc_count[4]~16 .lut_mask = 16'hA505;
defparam \cmos_config_2|u1|cyc_count[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y18_N27
dffeas \cmos_config_2|u1|cyc_count[4] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|u1|cyc_count[4]~16_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cmos_config_2|start~q ),
	.ena(\cmos_config_2|u1|cyc_count[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|u1|cyc_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|u1|cyc_count[4] .is_wysiwyg = "true";
defparam \cmos_config_2|u1|cyc_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N28
cycloneive_lcell_comb \cmos_config_2|u1|cyc_count[5]~18 (
// Equation(s):
// \cmos_config_2|u1|cyc_count[5]~18_combout  = \cmos_config_2|u1|cyc_count[4]~17  $ (\cmos_config_2|u1|cyc_count [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cmos_config_2|u1|cyc_count [5]),
	.cin(\cmos_config_2|u1|cyc_count[4]~17 ),
	.combout(\cmos_config_2|u1|cyc_count[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|cyc_count[5]~18 .lut_mask = 16'h0FF0;
defparam \cmos_config_2|u1|cyc_count[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y18_N29
dffeas \cmos_config_2|u1|cyc_count[5] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|u1|cyc_count[5]~18_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cmos_config_2|start~q ),
	.ena(\cmos_config_2|u1|cyc_count[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|u1|cyc_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|u1|cyc_count[5] .is_wysiwyg = "true";
defparam \cmos_config_2|u1|cyc_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N16
cycloneive_lcell_comb \cmos_config_2|u1|i2c_sclk~1 (
// Equation(s):
// \cmos_config_2|u1|i2c_sclk~1_combout  = (\cmos_config_2|u1|cyc_count [4] & \cmos_config_2|u1|cyc_count [2])

	.dataa(\cmos_config_2|u1|cyc_count [4]),
	.datab(gnd),
	.datac(\cmos_config_2|u1|cyc_count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_2|u1|i2c_sclk~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|i2c_sclk~1 .lut_mask = 16'hA0A0;
defparam \cmos_config_2|u1|i2c_sclk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N6
cycloneive_lcell_comb \cmos_config_2|u1|Selector0~0 (
// Equation(s):
// \cmos_config_2|u1|Selector0~0_combout  = (\cmos_config_2|u1|cyc_count [1] & ((\cmos_config_2|u1|cyc_count [5] & (\cmos_config_2|u1|cyc_count [3] & \cmos_config_2|u1|cyc_count [0])) # (!\cmos_config_2|u1|cyc_count [5] & (!\cmos_config_2|u1|cyc_count [3] & 
// !\cmos_config_2|u1|cyc_count [0]))))

	.dataa(\cmos_config_2|u1|cyc_count [5]),
	.datab(\cmos_config_2|u1|cyc_count [3]),
	.datac(\cmos_config_2|u1|cyc_count [0]),
	.datad(\cmos_config_2|u1|cyc_count [1]),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Selector0~0 .lut_mask = 16'h8100;
defparam \cmos_config_2|u1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N2
cycloneive_lcell_comb \cmos_config_2|u1|tr_end~0 (
// Equation(s):
// \cmos_config_2|u1|tr_end~0_combout  = (\cmos_config_2|u1|i2c_sclk~1_combout  & ((\cmos_config_2|u1|Selector0~0_combout  & (!\cmos_config_2|u1|cyc_count [5])) # (!\cmos_config_2|u1|Selector0~0_combout  & ((\cmos_config_2|u1|tr_end~q ))))) # 
// (!\cmos_config_2|u1|i2c_sclk~1_combout  & (((\cmos_config_2|u1|tr_end~q ))))

	.dataa(\cmos_config_2|u1|cyc_count [5]),
	.datab(\cmos_config_2|u1|i2c_sclk~1_combout ),
	.datac(\cmos_config_2|u1|tr_end~q ),
	.datad(\cmos_config_2|u1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|tr_end~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|tr_end~0 .lut_mask = 16'h74F0;
defparam \cmos_config_2|u1|tr_end~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N3
dffeas \cmos_config_2|u1|tr_end (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|u1|tr_end~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|u1|tr_end~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|u1|tr_end .is_wysiwyg = "true";
defparam \cmos_config_2|u1|tr_end .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N12
cycloneive_lcell_comb \cmos_config_2|Selector2~0 (
// Equation(s):
// \cmos_config_2|Selector2~0_combout  = ((\cmos_config_2|config_step.01~q  & !\cmos_config_2|u1|tr_end~q )) # (!\cmos_config_2|config_step.00~q )

	.dataa(\cmos_config_2|config_step.00~q ),
	.datab(gnd),
	.datac(\cmos_config_2|config_step.01~q ),
	.datad(\cmos_config_2|u1|tr_end~q ),
	.cin(gnd),
	.combout(\cmos_config_2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|Selector2~0 .lut_mask = 16'h55F5;
defparam \cmos_config_2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N13
dffeas \cmos_config_2|config_step.01 (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_2|config_step~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|config_step.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|config_step.01 .is_wysiwyg = "true";
defparam \cmos_config_2|config_step.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N6
cycloneive_lcell_comb \cmos_config_2|config_step~11 (
// Equation(s):
// \cmos_config_2|config_step~11_combout  = (\cmos_config_2|config_step.01~q  & \cmos_config_2|u1|tr_end~q )

	.dataa(\cmos_config_2|config_step.01~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cmos_config_2|u1|tr_end~q ),
	.cin(gnd),
	.combout(\cmos_config_2|config_step~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|config_step~11 .lut_mask = 16'hAA00;
defparam \cmos_config_2|config_step~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N7
dffeas \cmos_config_2|config_step.10 (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|config_step~11_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_2|config_step~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|config_step.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|config_step.10 .is_wysiwyg = "true";
defparam \cmos_config_2|config_step.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N6
cycloneive_lcell_comb \cmos_config_2|Add1~0 (
// Equation(s):
// \cmos_config_2|Add1~0_combout  = (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] $ (VCC))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] & VCC))
// \cmos_config_2|Add1~1  = CARRY((\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [1]))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cmos_config_2|Add1~0_combout ),
	.cout(\cmos_config_2|Add1~1 ));
// synopsys translate_off
defparam \cmos_config_2|Add1~0 .lut_mask = 16'h6688;
defparam \cmos_config_2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N8
cycloneive_lcell_comb \cmos_config_2|Add1~2 (
// Equation(s):
// \cmos_config_2|Add1~2_combout  = (\cmos_config_2|reg_index [2] & (!\cmos_config_2|Add1~1 )) # (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|Add1~1 ) # (GND)))
// \cmos_config_2|Add1~3  = CARRY((!\cmos_config_2|Add1~1 ) # (!\cmos_config_2|reg_index [2]))

	.dataa(gnd),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_2|Add1~1 ),
	.combout(\cmos_config_2|Add1~2_combout ),
	.cout(\cmos_config_2|Add1~3 ));
// synopsys translate_off
defparam \cmos_config_2|Add1~2 .lut_mask = 16'h3C3F;
defparam \cmos_config_2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N9
dffeas \cmos_config_2|reg_index[2] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_2|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|reg_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|reg_index[2] .is_wysiwyg = "true";
defparam \cmos_config_2|reg_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N10
cycloneive_lcell_comb \cmos_config_2|Add1~4 (
// Equation(s):
// \cmos_config_2|Add1~4_combout  = (\cmos_config_2|reg_index [3] & (\cmos_config_2|Add1~3  $ (GND))) # (!\cmos_config_2|reg_index [3] & (!\cmos_config_2|Add1~3  & VCC))
// \cmos_config_2|Add1~5  = CARRY((\cmos_config_2|reg_index [3] & !\cmos_config_2|Add1~3 ))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_2|Add1~3 ),
	.combout(\cmos_config_2|Add1~4_combout ),
	.cout(\cmos_config_2|Add1~5 ));
// synopsys translate_off
defparam \cmos_config_2|Add1~4 .lut_mask = 16'hA50A;
defparam \cmos_config_2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N11
dffeas \cmos_config_2|reg_index[3] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_2|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|reg_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|reg_index[3] .is_wysiwyg = "true";
defparam \cmos_config_2|reg_index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N12
cycloneive_lcell_comb \cmos_config_2|Add1~6 (
// Equation(s):
// \cmos_config_2|Add1~6_combout  = (\cmos_config_2|reg_index [4] & (!\cmos_config_2|Add1~5 )) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|Add1~5 ) # (GND)))
// \cmos_config_2|Add1~7  = CARRY((!\cmos_config_2|Add1~5 ) # (!\cmos_config_2|reg_index [4]))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_2|Add1~5 ),
	.combout(\cmos_config_2|Add1~6_combout ),
	.cout(\cmos_config_2|Add1~7 ));
// synopsys translate_off
defparam \cmos_config_2|Add1~6 .lut_mask = 16'h5A5F;
defparam \cmos_config_2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N13
dffeas \cmos_config_2|reg_index[4] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_2|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|reg_index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|reg_index[4] .is_wysiwyg = "true";
defparam \cmos_config_2|reg_index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N14
cycloneive_lcell_comb \cmos_config_2|Add1~8 (
// Equation(s):
// \cmos_config_2|Add1~8_combout  = (\cmos_config_2|reg_index [5] & (\cmos_config_2|Add1~7  $ (GND))) # (!\cmos_config_2|reg_index [5] & (!\cmos_config_2|Add1~7  & VCC))
// \cmos_config_2|Add1~9  = CARRY((\cmos_config_2|reg_index [5] & !\cmos_config_2|Add1~7 ))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_2|Add1~7 ),
	.combout(\cmos_config_2|Add1~8_combout ),
	.cout(\cmos_config_2|Add1~9 ));
// synopsys translate_off
defparam \cmos_config_2|Add1~8 .lut_mask = 16'hA50A;
defparam \cmos_config_2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N15
dffeas \cmos_config_2|reg_index[5] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_2|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|reg_index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|reg_index[5] .is_wysiwyg = "true";
defparam \cmos_config_2|reg_index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N16
cycloneive_lcell_comb \cmos_config_2|Add1~10 (
// Equation(s):
// \cmos_config_2|Add1~10_combout  = (\cmos_config_2|reg_index [6] & (!\cmos_config_2|Add1~9 )) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|Add1~9 ) # (GND)))
// \cmos_config_2|Add1~11  = CARRY((!\cmos_config_2|Add1~9 ) # (!\cmos_config_2|reg_index [6]))

	.dataa(gnd),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_2|Add1~9 ),
	.combout(\cmos_config_2|Add1~10_combout ),
	.cout(\cmos_config_2|Add1~11 ));
// synopsys translate_off
defparam \cmos_config_2|Add1~10 .lut_mask = 16'h3C3F;
defparam \cmos_config_2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N17
dffeas \cmos_config_2|reg_index[6] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|Add1~10_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_2|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|reg_index [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|reg_index[6] .is_wysiwyg = "true";
defparam \cmos_config_2|reg_index[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N18
cycloneive_lcell_comb \cmos_config_2|Add1~12 (
// Equation(s):
// \cmos_config_2|Add1~12_combout  = (\cmos_config_2|reg_index [7] & (\cmos_config_2|Add1~11  $ (GND))) # (!\cmos_config_2|reg_index [7] & (!\cmos_config_2|Add1~11  & VCC))
// \cmos_config_2|Add1~13  = CARRY((\cmos_config_2|reg_index [7] & !\cmos_config_2|Add1~11 ))

	.dataa(gnd),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_2|Add1~11 ),
	.combout(\cmos_config_2|Add1~12_combout ),
	.cout(\cmos_config_2|Add1~13 ));
// synopsys translate_off
defparam \cmos_config_2|Add1~12 .lut_mask = 16'hC30C;
defparam \cmos_config_2|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N19
dffeas \cmos_config_2|reg_index[7] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_2|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|reg_index [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|reg_index[7] .is_wysiwyg = "true";
defparam \cmos_config_2|reg_index[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N4
cycloneive_lcell_comb \cmos_config_2|Decoder0~0 (
// Equation(s):
// \cmos_config_2|Decoder0~0_combout  = (\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [6] & \cmos_config_2|reg_index [4])))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [6]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|Decoder0~0 .lut_mask = 16'h8000;
defparam \cmos_config_2|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N20
cycloneive_lcell_comb \cmos_config_2|Add1~14 (
// Equation(s):
// \cmos_config_2|Add1~14_combout  = \cmos_config_2|reg_index [8] $ (\cmos_config_2|Add1~13 )

	.dataa(\cmos_config_2|reg_index [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cmos_config_2|Add1~13 ),
	.combout(\cmos_config_2|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|Add1~14 .lut_mask = 16'h5A5A;
defparam \cmos_config_2|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y19_N21
dffeas \cmos_config_2|reg_index[8] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_2|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|reg_index [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|reg_index[8] .is_wysiwyg = "true";
defparam \cmos_config_2|reg_index[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N26
cycloneive_lcell_comb \cmos_config_2|config_step~12 (
// Equation(s):
// \cmos_config_2|config_step~12_combout  = (!\cmos_config_2|reg_conf_done_reg~q  & !\cmos_config_2|reg_index [8])

	.dataa(gnd),
	.datab(\cmos_config_2|reg_conf_done_reg~q ),
	.datac(gnd),
	.datad(\cmos_config_2|reg_index [8]),
	.cin(gnd),
	.combout(\cmos_config_2|config_step~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|config_step~12 .lut_mask = 16'h0033;
defparam \cmos_config_2|config_step~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N30
cycloneive_lcell_comb \cmos_config_2|reg_index[8]~0 (
// Equation(s):
// \cmos_config_2|reg_index[8]~0_combout  = (\cmos_config_2|config_step.10~q  & (\cmos_config_2|config_step~12_combout  & ((\cmos_config_2|LessThan1~0_combout ) # (!\cmos_config_2|Decoder0~0_combout ))))

	.dataa(\cmos_config_2|config_step.10~q ),
	.datab(\cmos_config_2|LessThan1~0_combout ),
	.datac(\cmos_config_2|Decoder0~0_combout ),
	.datad(\cmos_config_2|config_step~12_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|reg_index[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|reg_index[8]~0 .lut_mask = 16'h8A00;
defparam \cmos_config_2|reg_index[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N13
dffeas \cmos_config_2|reg_index[0] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|reg_index[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_2|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|reg_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|reg_index[0] .is_wysiwyg = "true";
defparam \cmos_config_2|reg_index[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N29
dffeas \cmos_config_2|reg_index[1] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cmos_config_2|Add1~0_combout ),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cmos_config_2|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|reg_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|reg_index[1] .is_wysiwyg = "true";
defparam \cmos_config_2|reg_index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N2
cycloneive_lcell_comb \cmos_config_2|LessThan1~0 (
// Equation(s):
// \cmos_config_2|LessThan1~0_combout  = ((!\cmos_config_2|reg_index [2] & ((!\cmos_config_2|reg_index [0]) # (!\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [5])

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|LessThan1~0 .lut_mask = 16'h1F3F;
defparam \cmos_config_2|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N22
cycloneive_lcell_comb \cmos_config_2|config_step~10 (
// Equation(s):
// \cmos_config_2|config_step~10_combout  = (!\cmos_config_2|reg_index [8] & (!\cmos_config_2|reg_conf_done_reg~q  & ((\cmos_config_2|LessThan1~0_combout ) # (!\cmos_config_2|Decoder0~0_combout ))))

	.dataa(\cmos_config_2|LessThan1~0_combout ),
	.datab(\cmos_config_2|reg_index [8]),
	.datac(\cmos_config_2|Decoder0~0_combout ),
	.datad(\cmos_config_2|reg_conf_done_reg~q ),
	.cin(gnd),
	.combout(\cmos_config_2|config_step~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|config_step~10 .lut_mask = 16'h0023;
defparam \cmos_config_2|config_step~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
cycloneive_lcell_comb \cmos_config_2|reg_conf_done_reg~0 (
// Equation(s):
// \cmos_config_2|reg_conf_done_reg~0_combout  = !\cmos_config_2|config_step~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cmos_config_2|config_step~10_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|reg_conf_done_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|reg_conf_done_reg~0 .lut_mask = 16'h00FF;
defparam \cmos_config_2|reg_conf_done_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N25
dffeas \cmos_config_2|reg_conf_done_reg (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|reg_conf_done_reg~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|reg_conf_done_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|reg_conf_done_reg .is_wysiwyg = "true";
defparam \cmos_config_2|reg_conf_done_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N0
cycloneive_lcell_comb \u2_CMOS_Capture|mCMOS_VSYNC~0 (
// Equation(s):
// \u2_CMOS_Capture|mCMOS_VSYNC~0_combout  = !\CMOS2_VSYNC~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CMOS2_VSYNC~input_o ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|mCMOS_VSYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|mCMOS_VSYNC~0 .lut_mask = 16'h00FF;
defparam \u2_CMOS_Capture|mCMOS_VSYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N1
dffeas \u2_CMOS_Capture|mCMOS_VSYNC (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|mCMOS_VSYNC~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|mCMOS_VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|mCMOS_VSYNC .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|mCMOS_VSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneive_lcell_comb \u2_CMOS_Capture|Frame_valid~0 (
// Equation(s):
// \u2_CMOS_Capture|Frame_valid~0_combout  = (\CMOS2_VSYNC~input_o  & (\cmos_config_2|reg_conf_done_reg~q  & \u2_CMOS_Capture|mCMOS_VSYNC~q ))

	.dataa(\CMOS2_VSYNC~input_o ),
	.datab(\cmos_config_2|reg_conf_done_reg~q ),
	.datac(gnd),
	.datad(\u2_CMOS_Capture|mCMOS_VSYNC~q ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Frame_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Frame_valid~0 .lut_mask = 16'h8800;
defparam \u2_CMOS_Capture|Frame_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
cycloneive_lcell_comb \u2_CMOS_Capture|Frame_Cont[0]~6 (
// Equation(s):
// \u2_CMOS_Capture|Frame_Cont[0]~6_combout  = \u2_CMOS_Capture|Frame_Cont [0] $ (((\u2_CMOS_Capture|Frame_valid~0_combout  & ((!\u2_CMOS_Capture|Frame_Cont [3]) # (!\u2_CMOS_Capture|Frame_Cont [2])))))

	.dataa(\u2_CMOS_Capture|Frame_Cont [2]),
	.datab(\u2_CMOS_Capture|Frame_Cont [3]),
	.datac(\u2_CMOS_Capture|Frame_Cont [0]),
	.datad(\u2_CMOS_Capture|Frame_valid~0_combout ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Frame_Cont[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Frame_Cont[0]~6 .lut_mask = 16'h87F0;
defparam \u2_CMOS_Capture|Frame_Cont[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N13
dffeas \u2_CMOS_Capture|Frame_Cont[0] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|Frame_Cont[0]~6_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|Frame_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|Frame_Cont[0] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|Frame_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
cycloneive_lcell_comb \u2_CMOS_Capture|Frame_Cont[3]~0 (
// Equation(s):
// \u2_CMOS_Capture|Frame_Cont[3]~0_combout  = (\u2_CMOS_Capture|Frame_Cont [2] & \u2_CMOS_Capture|Frame_Cont [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2_CMOS_Capture|Frame_Cont [2]),
	.datad(\u2_CMOS_Capture|Frame_Cont [0]),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Frame_Cont[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Frame_Cont[3]~0 .lut_mask = 16'hF000;
defparam \u2_CMOS_Capture|Frame_Cont[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneive_lcell_comb \u2_CMOS_Capture|Frame_Cont[3]~1 (
// Equation(s):
// \u2_CMOS_Capture|Frame_Cont[3]~1_combout  = (\u2_CMOS_Capture|Frame_Cont [3]) # ((\u2_CMOS_Capture|Frame_Cont [1] & (\u2_CMOS_Capture|Frame_Cont[3]~0_combout  & \u2_CMOS_Capture|Frame_valid~0_combout )))

	.dataa(\u2_CMOS_Capture|Frame_Cont [1]),
	.datab(\u2_CMOS_Capture|Frame_Cont[3]~0_combout ),
	.datac(\u2_CMOS_Capture|Frame_Cont [3]),
	.datad(\u2_CMOS_Capture|Frame_valid~0_combout ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Frame_Cont[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Frame_Cont[3]~1 .lut_mask = 16'hF8F0;
defparam \u2_CMOS_Capture|Frame_Cont[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N21
dffeas \u2_CMOS_Capture|Frame_Cont[3] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|Frame_Cont[3]~1_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|Frame_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|Frame_Cont[3] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|Frame_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneive_lcell_comb \u2_CMOS_Capture|Frame_Cont[1]~4 (
// Equation(s):
// \u2_CMOS_Capture|Frame_Cont[1]~4_combout  = (\u2_CMOS_Capture|Frame_Cont [2] & \u2_CMOS_Capture|Frame_Cont [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2_CMOS_Capture|Frame_Cont [2]),
	.datad(\u2_CMOS_Capture|Frame_Cont [3]),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Frame_Cont[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Frame_Cont[1]~4 .lut_mask = 16'hF000;
defparam \u2_CMOS_Capture|Frame_Cont[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
cycloneive_lcell_comb \u2_CMOS_Capture|Frame_Cont[1]~5 (
// Equation(s):
// \u2_CMOS_Capture|Frame_Cont[1]~5_combout  = \u2_CMOS_Capture|Frame_Cont [1] $ (((!\u2_CMOS_Capture|Frame_Cont[1]~4_combout  & (\u2_CMOS_Capture|Frame_Cont [0] & \u2_CMOS_Capture|Frame_valid~0_combout ))))

	.dataa(\u2_CMOS_Capture|Frame_Cont[1]~4_combout ),
	.datab(\u2_CMOS_Capture|Frame_Cont [0]),
	.datac(\u2_CMOS_Capture|Frame_Cont [1]),
	.datad(\u2_CMOS_Capture|Frame_valid~0_combout ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Frame_Cont[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Frame_Cont[1]~5 .lut_mask = 16'hB4F0;
defparam \u2_CMOS_Capture|Frame_Cont[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N31
dffeas \u2_CMOS_Capture|Frame_Cont[1] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|Frame_Cont[1]~5_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|Frame_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|Frame_Cont[1] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|Frame_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneive_lcell_comb \u2_CMOS_Capture|Frame_Cont[2]~2 (
// Equation(s):
// \u2_CMOS_Capture|Frame_Cont[2]~2_combout  = (\u2_CMOS_Capture|Frame_Cont [0] & ((\u2_CMOS_Capture|Frame_Cont [3]) # (!\u2_CMOS_Capture|Frame_Cont [2]))) # (!\u2_CMOS_Capture|Frame_Cont [0] & (\u2_CMOS_Capture|Frame_Cont [2]))

	.dataa(\u2_CMOS_Capture|Frame_Cont [0]),
	.datab(gnd),
	.datac(\u2_CMOS_Capture|Frame_Cont [2]),
	.datad(\u2_CMOS_Capture|Frame_Cont [3]),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Frame_Cont[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Frame_Cont[2]~2 .lut_mask = 16'hFA5A;
defparam \u2_CMOS_Capture|Frame_Cont[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
cycloneive_lcell_comb \u2_CMOS_Capture|Frame_Cont[2]~3 (
// Equation(s):
// \u2_CMOS_Capture|Frame_Cont[2]~3_combout  = (\u2_CMOS_Capture|Frame_Cont [1] & ((\u2_CMOS_Capture|Frame_valid~0_combout  & (\u2_CMOS_Capture|Frame_Cont[2]~2_combout )) # (!\u2_CMOS_Capture|Frame_valid~0_combout  & ((\u2_CMOS_Capture|Frame_Cont [2]))))) # 
// (!\u2_CMOS_Capture|Frame_Cont [1] & (((\u2_CMOS_Capture|Frame_Cont [2]))))

	.dataa(\u2_CMOS_Capture|Frame_Cont [1]),
	.datab(\u2_CMOS_Capture|Frame_Cont[2]~2_combout ),
	.datac(\u2_CMOS_Capture|Frame_Cont [2]),
	.datad(\u2_CMOS_Capture|Frame_valid~0_combout ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Frame_Cont[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Frame_Cont[2]~3 .lut_mask = 16'hD8F0;
defparam \u2_CMOS_Capture|Frame_Cont[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N23
dffeas \u2_CMOS_Capture|Frame_Cont[2] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|Frame_Cont[2]~3_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|Frame_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|Frame_Cont[2] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|Frame_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
cycloneive_lcell_comb \u2_CMOS_Capture|Frame_valid~1 (
// Equation(s):
// \u2_CMOS_Capture|Frame_valid~1_combout  = (\u2_CMOS_Capture|Frame_valid~0_combout  & (\u2_CMOS_Capture|Frame_Cont [2] & (\u2_CMOS_Capture|Frame_Cont [3]))) # (!\u2_CMOS_Capture|Frame_valid~0_combout  & (((\u2_CMOS_Capture|Frame_valid~q ))))

	.dataa(\u2_CMOS_Capture|Frame_Cont [2]),
	.datab(\u2_CMOS_Capture|Frame_Cont [3]),
	.datac(\u2_CMOS_Capture|Frame_valid~q ),
	.datad(\u2_CMOS_Capture|Frame_valid~0_combout ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Frame_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Frame_valid~1 .lut_mask = 16'h88F0;
defparam \u2_CMOS_Capture|Frame_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N27
dffeas \u2_CMOS_Capture|Frame_valid (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|Frame_valid~1_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|Frame_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|Frame_valid .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|Frame_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N8
cycloneive_lcell_comb \u2_CMOS_Capture|CMOS_oCLK~0 (
// Equation(s):
// \u2_CMOS_Capture|CMOS_oCLK~0_combout  = (\u2_CMOS_Capture|byte_state~q  & (!\u2_CMOS_Capture|CMOS_oCLK~q  & \u2_CMOS_Capture|Frame_valid~q ))

	.dataa(\u2_CMOS_Capture|byte_state~q ),
	.datab(gnd),
	.datac(\u2_CMOS_Capture|CMOS_oCLK~q ),
	.datad(\u2_CMOS_Capture|Frame_valid~q ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|CMOS_oCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oCLK~0 .lut_mask = 16'h0A00;
defparam \u2_CMOS_Capture|CMOS_oCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N9
dffeas \u2_CMOS_Capture|CMOS_oCLK (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|CMOS_oCLK~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oCLK .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oCLK .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y23_N31
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N17
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X8_Y22_N5
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X10_Y22_N13
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8])) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]))) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]) # (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N27
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [10]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X10_Y22_N15
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X8_Y22_N25
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [11]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N29
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [11] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]) # (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [10] $ 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10])))) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [11] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [10] $ (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10])) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11])))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [11]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'hEBD7;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N25
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X10_Y22_N9
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N3
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N15
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4])) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]))) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]) # (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y22_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y22_N29
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N21
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X7_Y22_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y22_N11
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X10_Y22_N25
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6])) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]) # (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\u2_CMOS_Capture|CMOS_oCLK~q  & ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ) # 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datac(\u2_CMOS_Capture|CMOS_oCLK~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hF0E0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N7
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y22_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y22_N5
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X11_Y22_N21
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N29
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N1
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])) # 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]))) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]) # (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (\u2_CMOS_Capture|CMOS_oCLK~q  & !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\u2_CMOS_Capture|CMOS_oCLK~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0040;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ) # 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'hFE00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N9
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10 .lut_mask = 16'h9669;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N23
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N15
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N29
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2] $ (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h5AA5;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N27
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h5A5A;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N5
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h0080;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N31
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N27
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h0200;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N23
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # (!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'hFFBB;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  & \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1 .lut_mask = 16'hC3F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N13
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N5
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N11
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N27
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N19
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N23
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10] $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11])))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N11
dffeas \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.clrn(!\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan6~0 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan6~0_combout  = (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ) # ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18_combout ) # 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~20_combout ))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~20_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan6~0 .lut_mask = 16'hFFEE;
defparam \u_Sdram_Control_4Port|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|RD_MASK~0 (
// Equation(s):
// \u_Sdram_Control_4Port|RD_MASK~0_combout  = (!\u_Sdram_Control_4Port|LessThan6~0_combout  & (!\u_Sdram_Control_4Port|mRD_DONE~q  & (!\u_Sdram_Control_4Port|LessThan5~0_combout  & !\u_Sdram_Control_4Port|LessThan7~0_combout )))

	.dataa(\u_Sdram_Control_4Port|LessThan6~0_combout ),
	.datab(\u_Sdram_Control_4Port|mRD_DONE~q ),
	.datac(\u_Sdram_Control_4Port|LessThan5~0_combout ),
	.datad(\u_Sdram_Control_4Port|LessThan7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|RD_MASK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|RD_MASK~0 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_4Port|RD_MASK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N29
dffeas \u_Sdram_Control_4Port|RD_MASK[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|RD_MASK~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|RD_MASK[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|RD_MASK [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|RD_MASK[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|RD_MASK[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|mLENGTH[8]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|mLENGTH[8]~1_combout  = (\u_Reset_Delay|oRST_0~q  & (!\u_Sdram_Control_4Port|RD_MASK [0] & ((\u_getPos|u1_getPosedge|iWire_reg1~q ) # (!\u_getPos|u1_getPosedge|iWire_reg2~q ))))

	.dataa(\u_getPos|u1_getPosedge|iWire_reg1~q ),
	.datab(\u_Reset_Delay|oRST_0~q ),
	.datac(\u_getPos|u1_getPosedge|iWire_reg2~q ),
	.datad(\u_Sdram_Control_4Port|RD_MASK [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mLENGTH[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mLENGTH[8]~1 .lut_mask = 16'h008C;
defparam \u_Sdram_Control_4Port|mLENGTH[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|mLENGTH[8]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|mLENGTH[8]~0_combout  = (\u_getPos|u2_getPosedge|iWire_reg2~q  & (\u_getPos|u2_getPosedge|iWire_reg1~q  & ((\u_getPos|u3_getPosedge|iWire_reg1~q ) # (!\u_getPos|u3_getPosedge|iWire_reg2~q )))) # 
// (!\u_getPos|u2_getPosedge|iWire_reg2~q  & (((\u_getPos|u3_getPosedge|iWire_reg1~q )) # (!\u_getPos|u3_getPosedge|iWire_reg2~q )))

	.dataa(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.datab(\u_getPos|u3_getPosedge|iWire_reg2~q ),
	.datac(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datad(\u_getPos|u3_getPosedge|iWire_reg1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mLENGTH[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mLENGTH[8]~0 .lut_mask = 16'hF531;
defparam \u_Sdram_Control_4Port|mLENGTH[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|WR_MASK~3 (
// Equation(s):
// \u_Sdram_Control_4Port|WR_MASK~3_combout  = (!\u_Sdram_Control_4Port|mWR_DONE~q  & ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ) # 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~20_combout ) # (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18_combout ))))

	.dataa(\u_Sdram_Control_4Port|mWR_DONE~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~20_combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|WR_MASK~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|WR_MASK~3 .lut_mask = 16'h5554;
defparam \u_Sdram_Control_4Port|WR_MASK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N7
dffeas \u_Sdram_Control_4Port|WR_MASK[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|WR_MASK~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|WR_MASK[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|WR_MASK [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|WR_MASK[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|WR_MASK[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|mLENGTH[8]~2 (
// Equation(s):
// \u_Sdram_Control_4Port|mLENGTH[8]~2_combout  = (!\u_Sdram_Control_4Port|WR_MASK [0] & (!\u_Sdram_Control_4Port|mWR~q  & (!\u_Sdram_Control_4Port|mRD~q  & !\u_Sdram_Control_4Port|WR_MASK [1])))

	.dataa(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datab(\u_Sdram_Control_4Port|mWR~q ),
	.datac(\u_Sdram_Control_4Port|mRD~q ),
	.datad(\u_Sdram_Control_4Port|WR_MASK [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mLENGTH[8]~2 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_4Port|mLENGTH[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|mLENGTH[8]~3 (
// Equation(s):
// \u_Sdram_Control_4Port|mLENGTH[8]~3_combout  = (\u_Sdram_Control_4Port|mLENGTH[8]~1_combout  & (!\u_Sdram_Control_4Port|RD_MASK [1] & (\u_Sdram_Control_4Port|mLENGTH[8]~0_combout  & \u_Sdram_Control_4Port|mLENGTH[8]~2_combout )))

	.dataa(\u_Sdram_Control_4Port|mLENGTH[8]~1_combout ),
	.datab(\u_Sdram_Control_4Port|RD_MASK [1]),
	.datac(\u_Sdram_Control_4Port|mLENGTH[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mLENGTH[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mLENGTH[8]~3 .lut_mask = 16'h2000;
defparam \u_Sdram_Control_4Port|mLENGTH[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|mLENGTH[8]~5 (
// Equation(s):
// \u_Sdram_Control_4Port|mLENGTH[8]~5_combout  = (\u_Sdram_Control_4Port|mLENGTH[8]~3_combout  & (\u_Sdram_Control_4Port|Equal5~3_combout  & ((\u_Sdram_Control_4Port|mLENGTH[8]~4_combout ) # (!\u_Sdram_Control_4Port|mRD~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|mLENGTH[8]~3_combout ),
	.datab(\u_Sdram_Control_4Port|mLENGTH[8]~4_combout ),
	.datac(\u_Sdram_Control_4Port|Equal5~3_combout ),
	.datad(\u_Sdram_Control_4Port|mRD~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mLENGTH[8]~5 .lut_mask = 16'h80A0;
defparam \u_Sdram_Control_4Port|mLENGTH[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|mLENGTH[8]~6 (
// Equation(s):
// \u_Sdram_Control_4Port|mLENGTH[8]~6_combout  = (\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ) # (\u_Sdram_Control_4Port|mLENGTH [8])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.datac(\u_Sdram_Control_4Port|mLENGTH [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mLENGTH[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mLENGTH[8]~6 .lut_mask = 16'hFCFC;
defparam \u_Sdram_Control_4Port|mLENGTH[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N23
dffeas \u_Sdram_Control_4Port|mLENGTH[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mLENGTH[8]~6_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mLENGTH [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mLENGTH[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mLENGTH[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|Equal0~1 (
// Equation(s):
// \u_Sdram_Control_4Port|Equal0~1_combout  = \u_Sdram_Control_4Port|ST [8] $ (\u_Sdram_Control_4Port|mLENGTH [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|ST [8]),
	.datad(\u_Sdram_Control_4Port|mLENGTH [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Equal0~1 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|Equal4~0 (
// Equation(s):
// \u_Sdram_Control_4Port|Equal4~0_combout  = (\u_Sdram_Control_4Port|ST [0] & (!\u_Sdram_Control_4Port|Equal0~1_combout  & (\u_Sdram_Control_4Port|ST [2] & \u_Sdram_Control_4Port|Equal7~0_combout )))

	.dataa(\u_Sdram_Control_4Port|ST [0]),
	.datab(\u_Sdram_Control_4Port|Equal0~1_combout ),
	.datac(\u_Sdram_Control_4Port|ST [2]),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Equal4~0 .lut_mask = 16'h2000;
defparam \u_Sdram_Control_4Port|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|ST[0]~4 (
// Equation(s):
// \u_Sdram_Control_4Port|ST[0]~4_combout  = (\u_Sdram_Control_4Port|Equal5~3_combout ) # ((!\u_Sdram_Control_4Port|Equal4~0_combout  & \u_Sdram_Control_4Port|Add4~0_combout ))

	.dataa(\u_Sdram_Control_4Port|Equal4~0_combout ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|Equal5~3_combout ),
	.datad(\u_Sdram_Control_4Port|Add4~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|ST[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[0]~4 .lut_mask = 16'hF5F0;
defparam \u_Sdram_Control_4Port|ST[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|ST[0]~5 (
// Equation(s):
// \u_Sdram_Control_4Port|ST[0]~5_combout  = (\u_Sdram_Control_4Port|ST[1]~3_combout  & (((\u_Sdram_Control_4Port|ST [0])))) # (!\u_Sdram_Control_4Port|ST[1]~3_combout  & (\u_Sdram_Control_4Port|ST[0]~4_combout  & ((!\u_Sdram_Control_4Port|Equal6~0_combout 
// ))))

	.dataa(\u_Sdram_Control_4Port|ST[1]~3_combout ),
	.datab(\u_Sdram_Control_4Port|ST[0]~4_combout ),
	.datac(\u_Sdram_Control_4Port|ST [0]),
	.datad(\u_Sdram_Control_4Port|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|ST[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[0]~5 .lut_mask = 16'hA0E4;
defparam \u_Sdram_Control_4Port|ST[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \u_Sdram_Control_4Port|ST[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|ST[0]~5_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|ST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|ST[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|Equal5~3 (
// Equation(s):
// \u_Sdram_Control_4Port|Equal5~3_combout  = (!\u_Sdram_Control_4Port|ST [0] & (\u_Sdram_Control_4Port|Equal5~2_combout  & !\u_Sdram_Control_4Port|ST [1]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|ST [0]),
	.datac(\u_Sdram_Control_4Port|Equal5~2_combout ),
	.datad(\u_Sdram_Control_4Port|ST [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Equal5~3 .lut_mask = 16'h0030;
defparam \u_Sdram_Control_4Port|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|Read~0 (
// Equation(s):
// \u_Sdram_Control_4Port|Read~0_combout  = (\u_Sdram_Control_4Port|Equal5~3_combout  & ((\u_Sdram_Control_4Port|Equal2~0_combout ) # ((!\u_Sdram_Control_4Port|ST[1]~15_combout  & \u_Sdram_Control_4Port|Read~q )))) # (!\u_Sdram_Control_4Port|Equal5~3_combout 
//  & (((\u_Sdram_Control_4Port|Read~q ))))

	.dataa(\u_Sdram_Control_4Port|Equal5~3_combout ),
	.datab(\u_Sdram_Control_4Port|Equal2~0_combout ),
	.datac(\u_Sdram_Control_4Port|ST[1]~15_combout ),
	.datad(\u_Sdram_Control_4Port|Read~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Read~0 .lut_mask = 16'hDF88;
defparam \u_Sdram_Control_4Port|Read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|Read~1 (
// Equation(s):
// \u_Sdram_Control_4Port|Read~1_combout  = (\u_Sdram_Control_4Port|Read~0_combout  & ((\u_Sdram_Control_4Port|Equal7~1_combout ) # ((!\u_Sdram_Control_4Port|Equal4~0_combout ) # (!\u_Sdram_Control_4Port|Read~q ))))

	.dataa(\u_Sdram_Control_4Port|Read~0_combout ),
	.datab(\u_Sdram_Control_4Port|Equal7~1_combout ),
	.datac(\u_Sdram_Control_4Port|Read~q ),
	.datad(\u_Sdram_Control_4Port|Equal4~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Read~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Read~1 .lut_mask = 16'h8AAA;
defparam \u_Sdram_Control_4Port|Read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N13
dffeas \u_Sdram_Control_4Port|Read (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|Read~1_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|Read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Read .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|Read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|mRD_DONE~0 (
// Equation(s):
// \u_Sdram_Control_4Port|mRD_DONE~0_combout  = (\u_Sdram_Control_4Port|Read~q  & ((\u_Sdram_Control_4Port|mRD_DONE~q ) # ((!\u_Sdram_Control_4Port|Equal7~1_combout  & \u_Sdram_Control_4Port|Equal4~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|Read~q ),
	.datab(\u_Sdram_Control_4Port|Equal7~1_combout ),
	.datac(\u_Sdram_Control_4Port|mRD_DONE~q ),
	.datad(\u_Sdram_Control_4Port|Equal4~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mRD_DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mRD_DONE~0 .lut_mask = 16'hA2A0;
defparam \u_Sdram_Control_4Port|mRD_DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \u_Sdram_Control_4Port|mRD_DONE (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mRD_DONE~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mRD_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mRD_DONE .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mRD_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|mRD~2 (
// Equation(s):
// \u_Sdram_Control_4Port|mRD~2_combout  = (!\u_Sdram_Control_4Port|mRD_DONE~q  & ((\u_Sdram_Control_4Port|mRD~q ) # ((\u_Sdram_Control_4Port|mLENGTH[8]~5_combout  & \u_Sdram_Control_4Port|mRD~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|mRD_DONE~q ),
	.datab(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.datac(\u_Sdram_Control_4Port|mRD~q ),
	.datad(\u_Sdram_Control_4Port|mRD~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mRD~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mRD~2 .lut_mask = 16'h5450;
defparam \u_Sdram_Control_4Port|mRD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N31
dffeas \u_Sdram_Control_4Port|mRD (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mRD~2_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mRD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mRD .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mRD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|Equal2~0 (
// Equation(s):
// \u_Sdram_Control_4Port|Equal2~0_combout  = (\u_Sdram_Control_4Port|mRD~q  & !\u_Sdram_Control_4Port|Pre_RD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|mRD~q ),
	.datad(\u_Sdram_Control_4Port|Pre_RD~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Equal2~0 .lut_mask = 16'h00F0;
defparam \u_Sdram_Control_4Port|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|Selector0~0 (
// Equation(s):
// \u_Sdram_Control_4Port|Selector0~0_combout  = (!\u_Sdram_Control_4Port|Equal2~0_combout  & (((\u_Sdram_Control_4Port|ST [1]) # (!\u_Sdram_Control_4Port|Equal5~2_combout )) # (!\u_Sdram_Control_4Port|ST [0])))

	.dataa(\u_Sdram_Control_4Port|Equal2~0_combout ),
	.datab(\u_Sdram_Control_4Port|ST [0]),
	.datac(\u_Sdram_Control_4Port|Equal5~2_combout ),
	.datad(\u_Sdram_Control_4Port|ST [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Selector0~0 .lut_mask = 16'h5515;
defparam \u_Sdram_Control_4Port|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|ST[1]~2 (
// Equation(s):
// \u_Sdram_Control_4Port|ST[1]~2_combout  = (\u_Sdram_Control_4Port|Pre_WR~q  & (((\u_Sdram_Control_4Port|Pre_RD~q ) # (!\u_Sdram_Control_4Port|mRD~q )))) # (!\u_Sdram_Control_4Port|Pre_WR~q  & (!\u_Sdram_Control_4Port|mWR~q  & 
// ((\u_Sdram_Control_4Port|Pre_RD~q ) # (!\u_Sdram_Control_4Port|mRD~q ))))

	.dataa(\u_Sdram_Control_4Port|Pre_WR~q ),
	.datab(\u_Sdram_Control_4Port|mWR~q ),
	.datac(\u_Sdram_Control_4Port|mRD~q ),
	.datad(\u_Sdram_Control_4Port|Pre_RD~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|ST[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[1]~2 .lut_mask = 16'hBB0B;
defparam \u_Sdram_Control_4Port|ST[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|CMD[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|CMD[0]~0_combout  = (\u_Sdram_Control_4Port|control1|CMD_ACK~q  & ((\u_Sdram_Control_4Port|Equal6~0_combout ) # ((\u_Sdram_Control_4Port|Equal5~3_combout  & !\u_Sdram_Control_4Port|ST[1]~2_combout )))) # 
// (!\u_Sdram_Control_4Port|control1|CMD_ACK~q  & (\u_Sdram_Control_4Port|Equal5~3_combout  & (!\u_Sdram_Control_4Port|ST[1]~2_combout )))

	.dataa(\u_Sdram_Control_4Port|control1|CMD_ACK~q ),
	.datab(\u_Sdram_Control_4Port|Equal5~3_combout ),
	.datac(\u_Sdram_Control_4Port|ST[1]~2_combout ),
	.datad(\u_Sdram_Control_4Port|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|CMD[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|CMD[0]~0 .lut_mask = 16'hAE0C;
defparam \u_Sdram_Control_4Port|CMD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N11
dffeas \u_Sdram_Control_4Port|CMD[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|CMD[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|CMD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|CMD[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|CMD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|Selector1~0 (
// Equation(s):
// \u_Sdram_Control_4Port|Selector1~0_combout  = (\u_Sdram_Control_4Port|Equal2~0_combout  & (((\u_Sdram_Control_4Port|ST [1]) # (!\u_Sdram_Control_4Port|Equal5~2_combout )) # (!\u_Sdram_Control_4Port|ST [0])))

	.dataa(\u_Sdram_Control_4Port|Equal2~0_combout ),
	.datab(\u_Sdram_Control_4Port|ST [0]),
	.datac(\u_Sdram_Control_4Port|Equal5~2_combout ),
	.datad(\u_Sdram_Control_4Port|ST [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Selector1~0 .lut_mask = 16'hAA2A;
defparam \u_Sdram_Control_4Port|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N5
dffeas \u_Sdram_Control_4Port|CMD[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|CMD[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|CMD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|CMD[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|CMD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|Equal2~0 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|Equal2~0_combout  = (\u_Sdram_Control_4Port|CMD [1] & !\u_Sdram_Control_4Port|CMD [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|CMD [1]),
	.datad(\u_Sdram_Control_4Port|CMD [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|Equal2~0 .lut_mask = 16'h00F0;
defparam \u_Sdram_Control_4Port|control1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N27
dffeas \u_Sdram_Control_4Port|control1|WRITEA (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|WRITEA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|WRITEA .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|WRITEA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|LessThan1~2 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|LessThan1~2_combout  = (!\u_Sdram_Control_4Port|control1|init_timer [15] & ((\u_Sdram_Control_4Port|control1|LessThan1~1_combout ) # (!\u_Sdram_Control_4Port|control1|init_timer [14])))

	.dataa(\u_Sdram_Control_4Port|control1|LessThan1~1_combout ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|control1|init_timer [15]),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [14]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|LessThan1~2 .lut_mask = 16'h0A0F;
defparam \u_Sdram_Control_4Port|control1|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N27
dffeas \u_Sdram_Control_4Port|control1|INIT_REQ (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|LessThan1~2_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|INIT_REQ .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|INIT_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|LOAD_MODE~3 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|LOAD_MODE~3_combout  = (\u_Sdram_Control_4Port|control1|init_timer [3] & (\u_Sdram_Control_4Port|control1|init_timer [9] & (\u_Sdram_Control_4Port|control1|init_timer [7] & !\u_Sdram_Control_4Port|control1|init_timer [8])))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [3]),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [9]),
	.datac(\u_Sdram_Control_4Port|control1|init_timer [7]),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|LOAD_MODE~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|LOAD_MODE~3 .lut_mask = 16'h0080;
defparam \u_Sdram_Control_4Port|control1|LOAD_MODE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|LOAD_MODE~4 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|LOAD_MODE~4_combout  = (!\u_Sdram_Control_4Port|control1|init_timer [2] & (\u_Sdram_Control_4Port|control1|LOAD_MODE~2_combout  & (\u_Sdram_Control_4Port|control1|LOAD_MODE~1_combout  & 
// \u_Sdram_Control_4Port|control1|LOAD_MODE~3_combout )))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [2]),
	.datab(\u_Sdram_Control_4Port|control1|LOAD_MODE~2_combout ),
	.datac(\u_Sdram_Control_4Port|control1|LOAD_MODE~1_combout ),
	.datad(\u_Sdram_Control_4Port|control1|LOAD_MODE~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|LOAD_MODE~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|LOAD_MODE~4 .lut_mask = 16'h4000;
defparam \u_Sdram_Control_4Port|control1|LOAD_MODE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|LOAD_MODE~5 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|LOAD_MODE~5_combout  = (!\u_Sdram_Control_4Port|control1|LessThan1~2_combout  & (!\u_Sdram_Control_4Port|control1|always3~4_combout  & \u_Sdram_Control_4Port|control1|LOAD_MODE~4_combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|LessThan1~2_combout ),
	.datac(\u_Sdram_Control_4Port|control1|always3~4_combout ),
	.datad(\u_Sdram_Control_4Port|control1|LOAD_MODE~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|LOAD_MODE~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|LOAD_MODE~5 .lut_mask = 16'h0300;
defparam \u_Sdram_Control_4Port|control1|LOAD_MODE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N13
dffeas \u_Sdram_Control_4Port|control1|LOAD_MODE (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|LOAD_MODE~5_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|LOAD_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|LOAD_MODE .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|LOAD_MODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|command_done~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|command_done~0_combout  = (!\u_Sdram_Control_4Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_4Port|command1|command_delay [0]) # (!\u_Sdram_Control_4Port|command1|rw_flag~0_combout )) # 
// (!\u_Sdram_Control_4Port|command1|always0~3_combout )))

	.dataa(\u_Sdram_Control_4Port|command1|always0~3_combout ),
	.datab(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.datad(\u_Sdram_Control_4Port|command1|command_delay [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|command_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_done~0 .lut_mask = 16'h3313;
defparam \u_Sdram_Control_4Port|command1|command_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N27
dffeas \u_Sdram_Control_4Port|command1|command_done (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|command_done~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|command_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_done .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|command_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|always0~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|always0~0_combout  = (\u_Sdram_Control_4Port|control1|LOAD_MODE~q  & (!\u_Sdram_Control_4Port|command1|do_load_mode~q  & !\u_Sdram_Control_4Port|command1|command_done~q ))

	.dataa(\u_Sdram_Control_4Port|control1|LOAD_MODE~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.datad(\u_Sdram_Control_4Port|command1|command_done~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|always0~0 .lut_mask = 16'h000A;
defparam \u_Sdram_Control_4Port|command1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N1
dffeas \u_Sdram_Control_4Port|command1|do_load_mode (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|always0~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|do_load_mode .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|do_load_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|PRECHARGE~1 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|PRECHARGE~1_combout  = (!\u_Sdram_Control_4Port|control1|init_timer [3] & (!\u_Sdram_Control_4Port|control1|init_timer [5] & (\u_Sdram_Control_4Port|control1|init_timer [4] & \u_Sdram_Control_4Port|control1|init_timer 
// [2])))

	.dataa(\u_Sdram_Control_4Port|control1|init_timer [3]),
	.datab(\u_Sdram_Control_4Port|control1|init_timer [5]),
	.datac(\u_Sdram_Control_4Port|control1|init_timer [4]),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|PRECHARGE~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|PRECHARGE~1 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|control1|PRECHARGE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|PRECHARGE~2 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|PRECHARGE~2_combout  = (\u_Sdram_Control_4Port|control1|PRECHARGE~1_combout  & (\u_Sdram_Control_4Port|control1|PRECHARGE~0_combout  & (\u_Sdram_Control_4Port|control1|LOAD_MODE~1_combout  & 
// !\u_Sdram_Control_4Port|control1|init_timer [9])))

	.dataa(\u_Sdram_Control_4Port|control1|PRECHARGE~1_combout ),
	.datab(\u_Sdram_Control_4Port|control1|PRECHARGE~0_combout ),
	.datac(\u_Sdram_Control_4Port|control1|LOAD_MODE~1_combout ),
	.datad(\u_Sdram_Control_4Port|control1|init_timer [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|PRECHARGE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|PRECHARGE~2 .lut_mask = 16'h0080;
defparam \u_Sdram_Control_4Port|control1|PRECHARGE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N11
dffeas \u_Sdram_Control_4Port|control1|PRECHARGE (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|PRECHARGE~2_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|PRECHARGE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|PRECHARGE .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|PRECHARGE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|always0~2 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|always0~2_combout  = (!\u_Sdram_Control_4Port|command1|command_done~q  & (!\u_Sdram_Control_4Port|command1|do_precharge~q  & \u_Sdram_Control_4Port|control1|PRECHARGE~q ))

	.dataa(\u_Sdram_Control_4Port|command1|command_done~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|command1|do_precharge~q ),
	.datad(\u_Sdram_Control_4Port|control1|PRECHARGE~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|always0~2 .lut_mask = 16'h0500;
defparam \u_Sdram_Control_4Port|command1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N25
dffeas \u_Sdram_Control_4Port|command1|do_precharge (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|always0~2_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|do_precharge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|do_precharge .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|do_precharge .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|rw_flag~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|rw_flag~0_combout  = (!\u_Sdram_Control_4Port|command1|do_load_mode~q  & !\u_Sdram_Control_4Port|command1|do_precharge~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.datad(\u_Sdram_Control_4Port|command1|do_precharge~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rw_flag~0 .lut_mask = 16'h000F;
defparam \u_Sdram_Control_4Port|command1|rw_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|command_delay~9 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|command_delay~9_combout  = (!\u_Sdram_Control_4Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_4Port|command1|do_load_mode~q ) # (\u_Sdram_Control_4Port|command1|do_precharge~q )) # 
// (!\u_Sdram_Control_4Port|command1|always0~3_combout )))

	.dataa(\u_Sdram_Control_4Port|command1|always0~3_combout ),
	.datab(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.datad(\u_Sdram_Control_4Port|command1|do_precharge~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|command_delay~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay~9 .lut_mask = 16'h3331;
defparam \u_Sdram_Control_4Port|command1|command_delay~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N15
dffeas \u_Sdram_Control_4Port|command1|command_delay[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|command_delay~9_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|command_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|command_delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|command_delay~8 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|command_delay~8_combout  = (!\u_Sdram_Control_4Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_4Port|command1|command_delay [7]) # (!\u_Sdram_Control_4Port|command1|rw_flag~0_combout )) # 
// (!\u_Sdram_Control_4Port|command1|always0~3_combout )))

	.dataa(\u_Sdram_Control_4Port|command1|always0~3_combout ),
	.datab(\u_Sdram_Control_4Port|command1|command_delay [7]),
	.datac(\u_Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.datad(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|command_delay~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay~8 .lut_mask = 16'h00DF;
defparam \u_Sdram_Control_4Port|command1|command_delay~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N9
dffeas \u_Sdram_Control_4Port|command1|command_delay[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|command_delay~8_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|command_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|command_delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|command_delay~7 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|command_delay~7_combout  = (!\u_Sdram_Control_4Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_4Port|command1|command_delay [6]) # (!\u_Sdram_Control_4Port|command1|rw_flag~0_combout )) # 
// (!\u_Sdram_Control_4Port|command1|always0~3_combout )))

	.dataa(\u_Sdram_Control_4Port|command1|always0~3_combout ),
	.datab(\u_Sdram_Control_4Port|command1|command_delay [6]),
	.datac(\u_Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.datad(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|command_delay~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay~7 .lut_mask = 16'h00DF;
defparam \u_Sdram_Control_4Port|command1|command_delay~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N19
dffeas \u_Sdram_Control_4Port|command1|command_delay[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|command_delay~7_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|command_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|command_delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|command_delay~6 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|command_delay~6_combout  = (!\u_Sdram_Control_4Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_4Port|command1|command_delay [5]) # (!\u_Sdram_Control_4Port|command1|rw_flag~0_combout )) # 
// (!\u_Sdram_Control_4Port|command1|always0~3_combout )))

	.dataa(\u_Sdram_Control_4Port|command1|always0~3_combout ),
	.datab(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.datad(\u_Sdram_Control_4Port|command1|command_delay [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|command_delay~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay~6 .lut_mask = 16'h3313;
defparam \u_Sdram_Control_4Port|command1|command_delay~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N29
dffeas \u_Sdram_Control_4Port|command1|command_delay[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|command_delay~6_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|command_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|command_delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|command_delay~5 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|command_delay~5_combout  = (!\u_Sdram_Control_4Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_4Port|command1|command_delay [4]) # (!\u_Sdram_Control_4Port|command1|rw_flag~0_combout )) # 
// (!\u_Sdram_Control_4Port|command1|always0~3_combout )))

	.dataa(\u_Sdram_Control_4Port|command1|always0~3_combout ),
	.datab(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.datad(\u_Sdram_Control_4Port|command1|command_delay [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|command_delay~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay~5 .lut_mask = 16'h3313;
defparam \u_Sdram_Control_4Port|command1|command_delay~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N31
dffeas \u_Sdram_Control_4Port|command1|command_delay[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|command_delay~5_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|command_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|command_delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|command_delay~4 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|command_delay~4_combout  = (!\u_Sdram_Control_4Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_4Port|command1|command_delay [3]) # (!\u_Sdram_Control_4Port|command1|rw_flag~0_combout )) # 
// (!\u_Sdram_Control_4Port|command1|always0~3_combout )))

	.dataa(\u_Sdram_Control_4Port|command1|always0~3_combout ),
	.datab(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.datad(\u_Sdram_Control_4Port|command1|command_delay [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|command_delay~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay~4 .lut_mask = 16'h3313;
defparam \u_Sdram_Control_4Port|command1|command_delay~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N17
dffeas \u_Sdram_Control_4Port|command1|command_delay[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|command_delay~4_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|command_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|command_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|command_delay~3 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|command_delay~3_combout  = (!\u_Sdram_Control_4Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_4Port|command1|command_delay [2]) # (!\u_Sdram_Control_4Port|command1|rw_flag~0_combout )) # 
// (!\u_Sdram_Control_4Port|command1|always0~3_combout )))

	.dataa(\u_Sdram_Control_4Port|command1|always0~3_combout ),
	.datab(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.datad(\u_Sdram_Control_4Port|command1|command_delay [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|command_delay~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay~3 .lut_mask = 16'h3313;
defparam \u_Sdram_Control_4Port|command1|command_delay~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N7
dffeas \u_Sdram_Control_4Port|command1|command_delay[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|command_delay~3_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|command_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|command_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|command_delay~2 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|command_delay~2_combout  = (!\u_Sdram_Control_4Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_4Port|command1|command_delay [1]) # (!\u_Sdram_Control_4Port|command1|rw_flag~0_combout )) # 
// (!\u_Sdram_Control_4Port|command1|always0~3_combout )))

	.dataa(\u_Sdram_Control_4Port|command1|always0~3_combout ),
	.datab(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.datad(\u_Sdram_Control_4Port|command1|command_delay [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|command_delay~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay~2 .lut_mask = 16'h3313;
defparam \u_Sdram_Control_4Port|command1|command_delay~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N21
dffeas \u_Sdram_Control_4Port|command1|command_delay[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|command_delay~2_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|command_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|command_delay[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|command_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|always0~5 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|always0~5_combout  = (!\u_Sdram_Control_4Port|command1|command_delay [0] & \u_Sdram_Control_4Port|command1|command_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|command1|command_delay [0]),
	.datad(\u_Sdram_Control_4Port|command1|command_done~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|always0~5 .lut_mask = 16'h0F00;
defparam \u_Sdram_Control_4Port|command1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|Equal0~2 (
// Equation(s):
// \u_Sdram_Control_4Port|Equal0~2_combout  = (\u_Sdram_Control_4Port|ST [0] & (!\u_Sdram_Control_4Port|Equal0~1_combout  & (!\u_Sdram_Control_4Port|ST [2] & \u_Sdram_Control_4Port|Equal7~0_combout )))

	.dataa(\u_Sdram_Control_4Port|ST [0]),
	.datab(\u_Sdram_Control_4Port|Equal0~1_combout ),
	.datac(\u_Sdram_Control_4Port|ST [2]),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Equal0~2 .lut_mask = 16'h0200;
defparam \u_Sdram_Control_4Port|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N15
dffeas \u_Sdram_Control_4Port|PM_STOP (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|PM_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|PM_STOP .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|PM_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|ex_write~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|ex_write~0_combout  = (!\u_Sdram_Control_4Port|command1|ex_read~0_combout  & ((\u_Sdram_Control_4Port|command1|do_writea~0_combout ) # (\u_Sdram_Control_4Port|command1|ex_write~q )))

	.dataa(\u_Sdram_Control_4Port|command1|ex_read~0_combout ),
	.datab(\u_Sdram_Control_4Port|command1|do_writea~0_combout ),
	.datac(\u_Sdram_Control_4Port|command1|ex_write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|ex_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|ex_write~0 .lut_mask = 16'h5454;
defparam \u_Sdram_Control_4Port|command1|ex_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N15
dffeas \u_Sdram_Control_4Port|command1|ex_write (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|ex_write~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|ex_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|ex_write .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|ex_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|ex_read~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|ex_read~0_combout  = (!\u_Sdram_Control_4Port|command1|always0~5_combout  & (\u_Sdram_Control_4Port|PM_STOP~q  & ((\u_Sdram_Control_4Port|command1|ex_write~q ) # (\u_Sdram_Control_4Port|command1|ex_read~q ))))

	.dataa(\u_Sdram_Control_4Port|command1|always0~5_combout ),
	.datab(\u_Sdram_Control_4Port|PM_STOP~q ),
	.datac(\u_Sdram_Control_4Port|command1|ex_write~q ),
	.datad(\u_Sdram_Control_4Port|command1|ex_read~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|ex_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|ex_read~0 .lut_mask = 16'h4440;
defparam \u_Sdram_Control_4Port|command1|ex_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|do_reada~1 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|do_reada~1_combout  = (!\u_Sdram_Control_4Port|control1|INIT_REQ~q  & \u_Sdram_Control_4Port|command1|do_reada~0_combout )

	.dataa(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|command1|do_reada~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|do_reada~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|do_reada~1 .lut_mask = 16'h5500;
defparam \u_Sdram_Control_4Port|command1|do_reada~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N1
dffeas \u_Sdram_Control_4Port|command1|do_reada (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|do_reada~1_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|do_reada~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|do_reada .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|do_reada .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|Equal1~0 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|Equal1~0_combout  = (!\u_Sdram_Control_4Port|CMD [1] & \u_Sdram_Control_4Port|CMD [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|CMD [1]),
	.datad(\u_Sdram_Control_4Port|CMD [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|Equal1~0 .lut_mask = 16'h0F00;
defparam \u_Sdram_Control_4Port|control1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N9
dffeas \u_Sdram_Control_4Port|control1|READA (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|READA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|READA .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|READA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|do_reada~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|do_reada~0_combout  = (!\u_Sdram_Control_4Port|control1|REF_REQ~q  & (!\u_Sdram_Control_4Port|command1|do_reada~q  & (\u_Sdram_Control_4Port|control1|READA~q  & \u_Sdram_Control_4Port|command1|always0~1_combout )))

	.dataa(\u_Sdram_Control_4Port|control1|REF_REQ~q ),
	.datab(\u_Sdram_Control_4Port|command1|do_reada~q ),
	.datac(\u_Sdram_Control_4Port|control1|READA~q ),
	.datad(\u_Sdram_Control_4Port|command1|always0~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|do_reada~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|do_reada~0 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|command1|do_reada~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|ex_read~1 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|ex_read~1_combout  = (!\u_Sdram_Control_4Port|command1|ex_read~0_combout  & ((\u_Sdram_Control_4Port|command1|ex_read~q ) # (\u_Sdram_Control_4Port|command1|do_reada~0_combout )))

	.dataa(\u_Sdram_Control_4Port|command1|ex_read~0_combout ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|command1|ex_read~q ),
	.datad(\u_Sdram_Control_4Port|command1|do_reada~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|ex_read~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|ex_read~1 .lut_mask = 16'h5550;
defparam \u_Sdram_Control_4Port|command1|ex_read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N21
dffeas \u_Sdram_Control_4Port|command1|ex_read (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|ex_read~1_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|ex_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|ex_read .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|ex_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|rp_shift[0]~4 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|rp_shift[0]~4_combout  = (!\u_Sdram_Control_4Port|PM_STOP~q  & ((\u_Sdram_Control_4Port|command1|ex_read~q ) # (\u_Sdram_Control_4Port|command1|ex_write~q )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|command1|ex_read~q ),
	.datac(\u_Sdram_Control_4Port|command1|ex_write~q ),
	.datad(\u_Sdram_Control_4Port|PM_STOP~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|rp_shift[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rp_shift[0]~4 .lut_mask = 16'h00FC;
defparam \u_Sdram_Control_4Port|command1|rp_shift[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|rp_shift~9 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|rp_shift~9_combout  = (\u_Sdram_Control_4Port|command1|rp_shift[0]~4_combout  & ((\u_Sdram_Control_4Port|command1|rp_shift [3]) # ((!\u_Sdram_Control_4Port|command1|command_delay [0] & 
// \u_Sdram_Control_4Port|command1|command_done~q )))) # (!\u_Sdram_Control_4Port|command1|rp_shift[0]~4_combout  & (!\u_Sdram_Control_4Port|command1|command_delay [0] & ((\u_Sdram_Control_4Port|command1|command_done~q ))))

	.dataa(\u_Sdram_Control_4Port|command1|rp_shift[0]~4_combout ),
	.datab(\u_Sdram_Control_4Port|command1|command_delay [0]),
	.datac(\u_Sdram_Control_4Port|command1|rp_shift [3]),
	.datad(\u_Sdram_Control_4Port|command1|command_done~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|rp_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rp_shift~9 .lut_mask = 16'hB3A0;
defparam \u_Sdram_Control_4Port|command1|rp_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N11
dffeas \u_Sdram_Control_4Port|command1|rp_shift[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|rp_shift~9_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|rp_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rp_shift[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|rp_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|rp_shift~7 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|rp_shift~7_combout  = (!\u_Sdram_Control_4Port|control1|INIT_REQ~q  & ((\u_Sdram_Control_4Port|command1|rp_shift [3]) # ((!\u_Sdram_Control_4Port|command1|command_delay [0] & \u_Sdram_Control_4Port|command1|command_done~q 
// ))))

	.dataa(\u_Sdram_Control_4Port|command1|rp_shift [3]),
	.datab(\u_Sdram_Control_4Port|command1|command_delay [0]),
	.datac(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datad(\u_Sdram_Control_4Port|command1|command_done~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|rp_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rp_shift~7 .lut_mask = 16'h0B0A;
defparam \u_Sdram_Control_4Port|command1|rp_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|rp_shift[0]~8 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|rp_shift[0]~8_combout  = (\u_Sdram_Control_4Port|control1|INIT_REQ~q ) # (((!\u_Sdram_Control_4Port|command1|command_delay [0] & \u_Sdram_Control_4Port|command1|command_done~q )) # 
// (!\u_Sdram_Control_4Port|command1|rp_shift[0]~4_combout ))

	.dataa(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datab(\u_Sdram_Control_4Port|command1|command_delay [0]),
	.datac(\u_Sdram_Control_4Port|command1|rp_shift[0]~4_combout ),
	.datad(\u_Sdram_Control_4Port|command1|command_done~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|rp_shift[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rp_shift[0]~8 .lut_mask = 16'hBFAF;
defparam \u_Sdram_Control_4Port|command1|rp_shift[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N19
dffeas \u_Sdram_Control_4Port|command1|rp_shift[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|rp_shift~7_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|command1|rp_shift[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|rp_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rp_shift[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|rp_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|rp_shift~6 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|rp_shift~6_combout  = (!\u_Sdram_Control_4Port|control1|INIT_REQ~q  & ((\u_Sdram_Control_4Port|command1|rp_shift [2]) # ((!\u_Sdram_Control_4Port|command1|command_delay [0] & \u_Sdram_Control_4Port|command1|command_done~q 
// ))))

	.dataa(\u_Sdram_Control_4Port|command1|command_delay [0]),
	.datab(\u_Sdram_Control_4Port|command1|rp_shift [2]),
	.datac(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datad(\u_Sdram_Control_4Port|command1|command_done~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|rp_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rp_shift~6 .lut_mask = 16'h0D0C;
defparam \u_Sdram_Control_4Port|command1|rp_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N21
dffeas \u_Sdram_Control_4Port|command1|rp_shift[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|rp_shift~6_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|command1|rp_shift[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|rp_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rp_shift[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|rp_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|rp_shift~5 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|rp_shift~5_combout  = (!\u_Sdram_Control_4Port|control1|INIT_REQ~q  & ((\u_Sdram_Control_4Port|command1|rp_shift [1]) # ((!\u_Sdram_Control_4Port|command1|command_delay [0] & \u_Sdram_Control_4Port|command1|command_done~q 
// ))))

	.dataa(\u_Sdram_Control_4Port|command1|command_delay [0]),
	.datab(\u_Sdram_Control_4Port|command1|rp_shift [1]),
	.datac(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datad(\u_Sdram_Control_4Port|command1|command_done~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|rp_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rp_shift~5 .lut_mask = 16'h0D0C;
defparam \u_Sdram_Control_4Port|command1|rp_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N31
dffeas \u_Sdram_Control_4Port|command1|rp_shift[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|rp_shift~5_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|command1|rp_shift[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|rp_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rp_shift[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|rp_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|rp_done~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|rp_done~0_combout  = (!\u_Sdram_Control_4Port|control1|INIT_REQ~q  & ((\u_Sdram_Control_4Port|command1|rp_shift [0]) # ((!\u_Sdram_Control_4Port|command1|command_delay [0] & \u_Sdram_Control_4Port|command1|command_done~q 
// ))))

	.dataa(\u_Sdram_Control_4Port|command1|rp_shift [0]),
	.datab(\u_Sdram_Control_4Port|command1|command_delay [0]),
	.datac(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datad(\u_Sdram_Control_4Port|command1|command_done~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|rp_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rp_done~0 .lut_mask = 16'h0B0A;
defparam \u_Sdram_Control_4Port|command1|rp_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N9
dffeas \u_Sdram_Control_4Port|command1|rp_done (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|rp_done~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|command1|rp_shift[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|rp_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rp_done .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|rp_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|always0~1 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|always0~1_combout  = (!\u_Sdram_Control_4Port|command1|rp_done~q  & !\u_Sdram_Control_4Port|command1|command_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|command1|rp_done~q ),
	.datad(\u_Sdram_Control_4Port|command1|command_done~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|always0~1 .lut_mask = 16'h000F;
defparam \u_Sdram_Control_4Port|command1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|do_writea~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|do_writea~0_combout  = (!\u_Sdram_Control_4Port|control1|REF_REQ~q  & (!\u_Sdram_Control_4Port|command1|do_writea~q  & (\u_Sdram_Control_4Port|control1|WRITEA~q  & \u_Sdram_Control_4Port|command1|always0~1_combout )))

	.dataa(\u_Sdram_Control_4Port|control1|REF_REQ~q ),
	.datab(\u_Sdram_Control_4Port|command1|do_writea~q ),
	.datac(\u_Sdram_Control_4Port|control1|WRITEA~q ),
	.datad(\u_Sdram_Control_4Port|command1|always0~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|do_writea~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|do_writea~0 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|command1|do_writea~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|do_writea~1 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|do_writea~1_combout  = (\u_Sdram_Control_4Port|command1|do_writea~0_combout  & !\u_Sdram_Control_4Port|control1|INIT_REQ~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|command1|do_writea~0_combout ),
	.datad(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|do_writea~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|do_writea~1 .lut_mask = 16'h00F0;
defparam \u_Sdram_Control_4Port|command1|do_writea~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N11
dffeas \u_Sdram_Control_4Port|command1|do_writea (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|do_writea~1_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|do_writea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|do_writea .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|do_writea .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|always0~3 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|always0~3_combout  = (!\u_Sdram_Control_4Port|command1|do_refresh~q  & (!\u_Sdram_Control_4Port|command1|do_writea~q  & !\u_Sdram_Control_4Port|command1|do_reada~q ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|command1|do_refresh~q ),
	.datac(\u_Sdram_Control_4Port|command1|do_writea~q ),
	.datad(\u_Sdram_Control_4Port|command1|do_reada~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|always0~3 .lut_mask = 16'h0003;
defparam \u_Sdram_Control_4Port|command1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|always0~4 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|always0~4_combout  = (\u_Sdram_Control_4Port|command1|always0~3_combout  & (\u_Sdram_Control_4Port|command1|always0~1_combout  & ((\u_Sdram_Control_4Port|control1|REF_REQ~q ) # (\u_Sdram_Control_4Port|control1|REFRESH~q 
// ))))

	.dataa(\u_Sdram_Control_4Port|control1|REF_REQ~q ),
	.datab(\u_Sdram_Control_4Port|control1|REFRESH~q ),
	.datac(\u_Sdram_Control_4Port|command1|always0~3_combout ),
	.datad(\u_Sdram_Control_4Port|command1|always0~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|always0~4 .lut_mask = 16'hE000;
defparam \u_Sdram_Control_4Port|command1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N29
dffeas \u_Sdram_Control_4Port|command1|do_refresh (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|always0~4_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|do_refresh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|do_refresh .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|do_refresh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|always3~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|always3~0_combout  = (\u_Sdram_Control_4Port|command1|do_writea~q ) # ((\u_Sdram_Control_4Port|command1|do_reada~q ) # ((\u_Sdram_Control_4Port|command1|do_refresh~q ) # (!\u_Sdram_Control_4Port|command1|rw_flag~0_combout 
// )))

	.dataa(\u_Sdram_Control_4Port|command1|do_writea~q ),
	.datab(\u_Sdram_Control_4Port|command1|do_reada~q ),
	.datac(\u_Sdram_Control_4Port|command1|do_refresh~q ),
	.datad(\u_Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|always3~0 .lut_mask = 16'hFEFF;
defparam \u_Sdram_Control_4Port|command1|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|REF_ACK~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|REF_ACK~0_combout  = (\u_Sdram_Control_4Port|control1|REF_REQ~q  & ((\u_Sdram_Control_4Port|command1|do_refresh~q ) # ((\u_Sdram_Control_4Port|command1|REF_ACK~q  & \u_Sdram_Control_4Port|command1|always3~0_combout )))) # 
// (!\u_Sdram_Control_4Port|control1|REF_REQ~q  & (((\u_Sdram_Control_4Port|command1|REF_ACK~q  & \u_Sdram_Control_4Port|command1|always3~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|control1|REF_REQ~q ),
	.datab(\u_Sdram_Control_4Port|command1|do_refresh~q ),
	.datac(\u_Sdram_Control_4Port|command1|REF_ACK~q ),
	.datad(\u_Sdram_Control_4Port|command1|always3~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|REF_ACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|REF_ACK~0 .lut_mask = 16'hF888;
defparam \u_Sdram_Control_4Port|command1|REF_ACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N23
dffeas \u_Sdram_Control_4Port|command1|REF_ACK (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|REF_ACK~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|REF_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|REF_ACK .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|REF_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|REF_REQ~1 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|REF_REQ~1_combout  = (\u_Sdram_Control_4Port|command1|REF_ACK~q ) # (\u_Sdram_Control_4Port|control1|INIT_REQ~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|command1|REF_ACK~q ),
	.datad(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|REF_REQ~1 .lut_mask = 16'hFFF0;
defparam \u_Sdram_Control_4Port|control1|REF_REQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N1
dffeas \u_Sdram_Control_4Port|control1|timer[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[0]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[1]~18 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[1]~18_combout  = (\u_Sdram_Control_4Port|control1|timer [1] & (\u_Sdram_Control_4Port|control1|timer[0]~17  & VCC)) # (!\u_Sdram_Control_4Port|control1|timer [1] & (!\u_Sdram_Control_4Port|control1|timer[0]~17 ))
// \u_Sdram_Control_4Port|control1|timer[1]~19  = CARRY((!\u_Sdram_Control_4Port|control1|timer [1] & !\u_Sdram_Control_4Port|control1|timer[0]~17 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|timer[0]~17 ),
	.combout(\u_Sdram_Control_4Port|control1|timer[1]~18_combout ),
	.cout(\u_Sdram_Control_4Port|control1|timer[1]~19 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[1]~18 .lut_mask = 16'hC303;
defparam \u_Sdram_Control_4Port|control1|timer[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N3
dffeas \u_Sdram_Control_4Port|control1|timer[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[1]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[2]~20 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[2]~20_combout  = (\u_Sdram_Control_4Port|control1|timer [2] & ((GND) # (!\u_Sdram_Control_4Port|control1|timer[1]~19 ))) # (!\u_Sdram_Control_4Port|control1|timer [2] & (\u_Sdram_Control_4Port|control1|timer[1]~19  $ 
// (GND)))
// \u_Sdram_Control_4Port|control1|timer[2]~21  = CARRY((\u_Sdram_Control_4Port|control1|timer [2]) # (!\u_Sdram_Control_4Port|control1|timer[1]~19 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|timer[1]~19 ),
	.combout(\u_Sdram_Control_4Port|control1|timer[2]~20_combout ),
	.cout(\u_Sdram_Control_4Port|control1|timer[2]~21 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[2]~20 .lut_mask = 16'h3CCF;
defparam \u_Sdram_Control_4Port|control1|timer[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \u_Sdram_Control_4Port|control1|timer[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[2]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[3]~22 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[3]~22_combout  = (\u_Sdram_Control_4Port|control1|timer [3] & (\u_Sdram_Control_4Port|control1|timer[2]~21  & VCC)) # (!\u_Sdram_Control_4Port|control1|timer [3] & (!\u_Sdram_Control_4Port|control1|timer[2]~21 ))
// \u_Sdram_Control_4Port|control1|timer[3]~23  = CARRY((!\u_Sdram_Control_4Port|control1|timer [3] & !\u_Sdram_Control_4Port|control1|timer[2]~21 ))

	.dataa(\u_Sdram_Control_4Port|control1|timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|timer[2]~21 ),
	.combout(\u_Sdram_Control_4Port|control1|timer[3]~22_combout ),
	.cout(\u_Sdram_Control_4Port|control1|timer[3]~23 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[3]~22 .lut_mask = 16'hA505;
defparam \u_Sdram_Control_4Port|control1|timer[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|REF_ACK~_wirecell (
// Equation(s):
// \u_Sdram_Control_4Port|command1|REF_ACK~_wirecell_combout  = !\u_Sdram_Control_4Port|command1|REF_ACK~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|command1|REF_ACK~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|REF_ACK~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|REF_ACK~_wirecell .lut_mask = 16'h0F0F;
defparam \u_Sdram_Control_4Port|command1|REF_ACK~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N7
dffeas \u_Sdram_Control_4Port|control1|timer[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[3]~22_combout ),
	.asdata(\u_Sdram_Control_4Port|command1|REF_ACK~_wirecell_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[4]~24 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[4]~24_combout  = (\u_Sdram_Control_4Port|control1|timer [4] & ((GND) # (!\u_Sdram_Control_4Port|control1|timer[3]~23 ))) # (!\u_Sdram_Control_4Port|control1|timer [4] & (\u_Sdram_Control_4Port|control1|timer[3]~23  $ 
// (GND)))
// \u_Sdram_Control_4Port|control1|timer[4]~25  = CARRY((\u_Sdram_Control_4Port|control1|timer [4]) # (!\u_Sdram_Control_4Port|control1|timer[3]~23 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|timer[3]~23 ),
	.combout(\u_Sdram_Control_4Port|control1|timer[4]~24_combout ),
	.cout(\u_Sdram_Control_4Port|control1|timer[4]~25 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[4]~24 .lut_mask = 16'h3CCF;
defparam \u_Sdram_Control_4Port|control1|timer[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N9
dffeas \u_Sdram_Control_4Port|control1|timer[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[4]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[5]~26 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[5]~26_combout  = (\u_Sdram_Control_4Port|control1|timer [5] & (\u_Sdram_Control_4Port|control1|timer[4]~25  & VCC)) # (!\u_Sdram_Control_4Port|control1|timer [5] & (!\u_Sdram_Control_4Port|control1|timer[4]~25 ))
// \u_Sdram_Control_4Port|control1|timer[5]~27  = CARRY((!\u_Sdram_Control_4Port|control1|timer [5] & !\u_Sdram_Control_4Port|control1|timer[4]~25 ))

	.dataa(\u_Sdram_Control_4Port|control1|timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|timer[4]~25 ),
	.combout(\u_Sdram_Control_4Port|control1|timer[5]~26_combout ),
	.cout(\u_Sdram_Control_4Port|control1|timer[5]~27 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[5]~26 .lut_mask = 16'hA505;
defparam \u_Sdram_Control_4Port|control1|timer[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \u_Sdram_Control_4Port|control1|timer[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[5]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[6]~28 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[6]~28_combout  = (\u_Sdram_Control_4Port|control1|timer [6] & ((GND) # (!\u_Sdram_Control_4Port|control1|timer[5]~27 ))) # (!\u_Sdram_Control_4Port|control1|timer [6] & (\u_Sdram_Control_4Port|control1|timer[5]~27  $ 
// (GND)))
// \u_Sdram_Control_4Port|control1|timer[6]~29  = CARRY((\u_Sdram_Control_4Port|control1|timer [6]) # (!\u_Sdram_Control_4Port|control1|timer[5]~27 ))

	.dataa(\u_Sdram_Control_4Port|control1|timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|timer[5]~27 ),
	.combout(\u_Sdram_Control_4Port|control1|timer[6]~28_combout ),
	.cout(\u_Sdram_Control_4Port|control1|timer[6]~29 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[6]~28 .lut_mask = 16'h5AAF;
defparam \u_Sdram_Control_4Port|control1|timer[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N13
dffeas \u_Sdram_Control_4Port|control1|timer[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[6]~28_combout ),
	.asdata(\u_Sdram_Control_4Port|command1|REF_ACK~_wirecell_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[7]~30 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[7]~30_combout  = (\u_Sdram_Control_4Port|control1|timer [7] & (\u_Sdram_Control_4Port|control1|timer[6]~29  & VCC)) # (!\u_Sdram_Control_4Port|control1|timer [7] & (!\u_Sdram_Control_4Port|control1|timer[6]~29 ))
// \u_Sdram_Control_4Port|control1|timer[7]~31  = CARRY((!\u_Sdram_Control_4Port|control1|timer [7] & !\u_Sdram_Control_4Port|control1|timer[6]~29 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|timer[6]~29 ),
	.combout(\u_Sdram_Control_4Port|control1|timer[7]~30_combout ),
	.cout(\u_Sdram_Control_4Port|control1|timer[7]~31 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[7]~30 .lut_mask = 16'hC303;
defparam \u_Sdram_Control_4Port|control1|timer[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N15
dffeas \u_Sdram_Control_4Port|control1|timer[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[7]~30_combout ),
	.asdata(\u_Sdram_Control_4Port|command1|REF_ACK~_wirecell_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[8]~32 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[8]~32_combout  = (\u_Sdram_Control_4Port|control1|timer [8] & ((GND) # (!\u_Sdram_Control_4Port|control1|timer[7]~31 ))) # (!\u_Sdram_Control_4Port|control1|timer [8] & (\u_Sdram_Control_4Port|control1|timer[7]~31  $ 
// (GND)))
// \u_Sdram_Control_4Port|control1|timer[8]~33  = CARRY((\u_Sdram_Control_4Port|control1|timer [8]) # (!\u_Sdram_Control_4Port|control1|timer[7]~31 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|timer[7]~31 ),
	.combout(\u_Sdram_Control_4Port|control1|timer[8]~32_combout ),
	.cout(\u_Sdram_Control_4Port|control1|timer[8]~33 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[8]~32 .lut_mask = 16'h3CCF;
defparam \u_Sdram_Control_4Port|control1|timer[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N17
dffeas \u_Sdram_Control_4Port|control1|timer[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[8]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[9]~34 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[9]~34_combout  = (\u_Sdram_Control_4Port|control1|timer [9] & (\u_Sdram_Control_4Port|control1|timer[8]~33  & VCC)) # (!\u_Sdram_Control_4Port|control1|timer [9] & (!\u_Sdram_Control_4Port|control1|timer[8]~33 ))
// \u_Sdram_Control_4Port|control1|timer[9]~35  = CARRY((!\u_Sdram_Control_4Port|control1|timer [9] & !\u_Sdram_Control_4Port|control1|timer[8]~33 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|timer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|timer[8]~33 ),
	.combout(\u_Sdram_Control_4Port|control1|timer[9]~34_combout ),
	.cout(\u_Sdram_Control_4Port|control1|timer[9]~35 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[9]~34 .lut_mask = 16'hC303;
defparam \u_Sdram_Control_4Port|control1|timer[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N19
dffeas \u_Sdram_Control_4Port|control1|timer[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[9]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[10]~36 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[10]~36_combout  = (\u_Sdram_Control_4Port|control1|timer [10] & ((GND) # (!\u_Sdram_Control_4Port|control1|timer[9]~35 ))) # (!\u_Sdram_Control_4Port|control1|timer [10] & (\u_Sdram_Control_4Port|control1|timer[9]~35  
// $ (GND)))
// \u_Sdram_Control_4Port|control1|timer[10]~37  = CARRY((\u_Sdram_Control_4Port|control1|timer [10]) # (!\u_Sdram_Control_4Port|control1|timer[9]~35 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|timer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|timer[9]~35 ),
	.combout(\u_Sdram_Control_4Port|control1|timer[10]~36_combout ),
	.cout(\u_Sdram_Control_4Port|control1|timer[10]~37 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[10]~36 .lut_mask = 16'h3CCF;
defparam \u_Sdram_Control_4Port|control1|timer[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N21
dffeas \u_Sdram_Control_4Port|control1|timer[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[10]~36_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[11]~38 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[11]~38_combout  = (\u_Sdram_Control_4Port|control1|timer [11] & (\u_Sdram_Control_4Port|control1|timer[10]~37  & VCC)) # (!\u_Sdram_Control_4Port|control1|timer [11] & (!\u_Sdram_Control_4Port|control1|timer[10]~37 ))
// \u_Sdram_Control_4Port|control1|timer[11]~39  = CARRY((!\u_Sdram_Control_4Port|control1|timer [11] & !\u_Sdram_Control_4Port|control1|timer[10]~37 ))

	.dataa(\u_Sdram_Control_4Port|control1|timer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|timer[10]~37 ),
	.combout(\u_Sdram_Control_4Port|control1|timer[11]~38_combout ),
	.cout(\u_Sdram_Control_4Port|control1|timer[11]~39 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[11]~38 .lut_mask = 16'hA505;
defparam \u_Sdram_Control_4Port|control1|timer[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N23
dffeas \u_Sdram_Control_4Port|control1|timer[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[11]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[12]~40 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[12]~40_combout  = (\u_Sdram_Control_4Port|control1|timer [12] & ((GND) # (!\u_Sdram_Control_4Port|control1|timer[11]~39 ))) # (!\u_Sdram_Control_4Port|control1|timer [12] & 
// (\u_Sdram_Control_4Port|control1|timer[11]~39  $ (GND)))
// \u_Sdram_Control_4Port|control1|timer[12]~41  = CARRY((\u_Sdram_Control_4Port|control1|timer [12]) # (!\u_Sdram_Control_4Port|control1|timer[11]~39 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|timer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|timer[11]~39 ),
	.combout(\u_Sdram_Control_4Port|control1|timer[12]~40_combout ),
	.cout(\u_Sdram_Control_4Port|control1|timer[12]~41 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[12]~40 .lut_mask = 16'h3CCF;
defparam \u_Sdram_Control_4Port|control1|timer[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \u_Sdram_Control_4Port|control1|timer[12] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[12]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[12] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[13]~42 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[13]~42_combout  = (\u_Sdram_Control_4Port|control1|timer [13] & (\u_Sdram_Control_4Port|control1|timer[12]~41  & VCC)) # (!\u_Sdram_Control_4Port|control1|timer [13] & (!\u_Sdram_Control_4Port|control1|timer[12]~41 ))
// \u_Sdram_Control_4Port|control1|timer[13]~43  = CARRY((!\u_Sdram_Control_4Port|control1|timer [13] & !\u_Sdram_Control_4Port|control1|timer[12]~41 ))

	.dataa(\u_Sdram_Control_4Port|control1|timer [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|timer[12]~41 ),
	.combout(\u_Sdram_Control_4Port|control1|timer[13]~42_combout ),
	.cout(\u_Sdram_Control_4Port|control1|timer[13]~43 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[13]~42 .lut_mask = 16'hA505;
defparam \u_Sdram_Control_4Port|control1|timer[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N27
dffeas \u_Sdram_Control_4Port|control1|timer[13] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[13]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[13] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[14]~44 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[14]~44_combout  = (\u_Sdram_Control_4Port|control1|timer [14] & ((GND) # (!\u_Sdram_Control_4Port|control1|timer[13]~43 ))) # (!\u_Sdram_Control_4Port|control1|timer [14] & 
// (\u_Sdram_Control_4Port|control1|timer[13]~43  $ (GND)))
// \u_Sdram_Control_4Port|control1|timer[14]~45  = CARRY((\u_Sdram_Control_4Port|control1|timer [14]) # (!\u_Sdram_Control_4Port|control1|timer[13]~43 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|control1|timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|control1|timer[13]~43 ),
	.combout(\u_Sdram_Control_4Port|control1|timer[14]~44_combout ),
	.cout(\u_Sdram_Control_4Port|control1|timer[14]~45 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[14]~44 .lut_mask = 16'h3CCF;
defparam \u_Sdram_Control_4Port|control1|timer[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N29
dffeas \u_Sdram_Control_4Port|control1|timer[14] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[14]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[14] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|timer[15]~46 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|timer[15]~46_combout  = \u_Sdram_Control_4Port|control1|timer [15] $ (!\u_Sdram_Control_4Port|control1|timer[14]~45 )

	.dataa(\u_Sdram_Control_4Port|control1|timer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_Sdram_Control_4Port|control1|timer[14]~45 ),
	.combout(\u_Sdram_Control_4Port|control1|timer[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[15]~46 .lut_mask = 16'hA5A5;
defparam \u_Sdram_Control_4Port|control1|timer[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y10_N31
dffeas \u_Sdram_Control_4Port|control1|timer[15] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|timer[15]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|timer[15] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|Equal3~3 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|Equal3~3_combout  = (!\u_Sdram_Control_4Port|control1|timer [14] & (!\u_Sdram_Control_4Port|control1|timer [15] & (!\u_Sdram_Control_4Port|control1|timer [13] & !\u_Sdram_Control_4Port|control1|timer [12])))

	.dataa(\u_Sdram_Control_4Port|control1|timer [14]),
	.datab(\u_Sdram_Control_4Port|control1|timer [15]),
	.datac(\u_Sdram_Control_4Port|control1|timer [13]),
	.datad(\u_Sdram_Control_4Port|control1|timer [12]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|Equal3~3 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_4Port|control1|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|Equal3~1 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|Equal3~1_combout  = (!\u_Sdram_Control_4Port|control1|timer [5] & (!\u_Sdram_Control_4Port|control1|timer [6] & (!\u_Sdram_Control_4Port|control1|timer [7] & !\u_Sdram_Control_4Port|control1|timer [4])))

	.dataa(\u_Sdram_Control_4Port|control1|timer [5]),
	.datab(\u_Sdram_Control_4Port|control1|timer [6]),
	.datac(\u_Sdram_Control_4Port|control1|timer [7]),
	.datad(\u_Sdram_Control_4Port|control1|timer [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|Equal3~1 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_4Port|control1|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|Equal3~2 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|Equal3~2_combout  = (!\u_Sdram_Control_4Port|control1|timer [11] & (!\u_Sdram_Control_4Port|control1|timer [10] & (!\u_Sdram_Control_4Port|control1|timer [8] & !\u_Sdram_Control_4Port|control1|timer [9])))

	.dataa(\u_Sdram_Control_4Port|control1|timer [11]),
	.datab(\u_Sdram_Control_4Port|control1|timer [10]),
	.datac(\u_Sdram_Control_4Port|control1|timer [8]),
	.datad(\u_Sdram_Control_4Port|control1|timer [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|Equal3~2 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_4Port|control1|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|Equal3~0 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|Equal3~0_combout  = (!\u_Sdram_Control_4Port|control1|timer [0] & (!\u_Sdram_Control_4Port|control1|timer [3] & (!\u_Sdram_Control_4Port|control1|timer [2] & !\u_Sdram_Control_4Port|control1|timer [1])))

	.dataa(\u_Sdram_Control_4Port|control1|timer [0]),
	.datab(\u_Sdram_Control_4Port|control1|timer [3]),
	.datac(\u_Sdram_Control_4Port|control1|timer [2]),
	.datad(\u_Sdram_Control_4Port|control1|timer [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|Equal3~0 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_4Port|control1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|Equal3~4 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|Equal3~4_combout  = (\u_Sdram_Control_4Port|control1|Equal3~3_combout  & (\u_Sdram_Control_4Port|control1|Equal3~1_combout  & (\u_Sdram_Control_4Port|control1|Equal3~2_combout  & 
// \u_Sdram_Control_4Port|control1|Equal3~0_combout )))

	.dataa(\u_Sdram_Control_4Port|control1|Equal3~3_combout ),
	.datab(\u_Sdram_Control_4Port|control1|Equal3~1_combout ),
	.datac(\u_Sdram_Control_4Port|control1|Equal3~2_combout ),
	.datad(\u_Sdram_Control_4Port|control1|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|Equal3~4 .lut_mask = 16'h8000;
defparam \u_Sdram_Control_4Port|control1|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|REF_REQ~0 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|REF_REQ~0_combout  = (\u_Sdram_Control_4Port|control1|Equal3~4_combout ) # ((!\u_Sdram_Control_4Port|command1|REF_ACK~q  & (\u_Sdram_Control_4Port|control1|REF_REQ~q  & !\u_Sdram_Control_4Port|control1|INIT_REQ~q )))

	.dataa(\u_Sdram_Control_4Port|control1|Equal3~4_combout ),
	.datab(\u_Sdram_Control_4Port|command1|REF_ACK~q ),
	.datac(\u_Sdram_Control_4Port|control1|REF_REQ~q ),
	.datad(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|REF_REQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|REF_REQ~0 .lut_mask = 16'hAABA;
defparam \u_Sdram_Control_4Port|control1|REF_REQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N7
dffeas \u_Sdram_Control_4Port|control1|REF_REQ (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|REF_REQ~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|REF_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|REF_REQ .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|REF_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|CM_ACK~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|CM_ACK~0_combout  = (\u_Sdram_Control_4Port|control1|REF_REQ~q  & ((\u_Sdram_Control_4Port|command1|do_refresh~q  & (\u_Sdram_Control_4Port|command1|CM_ACK~q )) # (!\u_Sdram_Control_4Port|command1|do_refresh~q  & 
// ((\u_Sdram_Control_4Port|command1|always3~0_combout ))))) # (!\u_Sdram_Control_4Port|control1|REF_REQ~q  & (((\u_Sdram_Control_4Port|command1|always3~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|control1|REF_REQ~q ),
	.datab(\u_Sdram_Control_4Port|command1|do_refresh~q ),
	.datac(\u_Sdram_Control_4Port|command1|CM_ACK~q ),
	.datad(\u_Sdram_Control_4Port|command1|always3~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|CM_ACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|CM_ACK~0 .lut_mask = 16'hF780;
defparam \u_Sdram_Control_4Port|command1|CM_ACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N19
dffeas \u_Sdram_Control_4Port|command1|CM_ACK (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|CM_ACK~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|CM_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|CM_ACK .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|CM_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|always1~0 (
// Equation(s):
// \u_Sdram_Control_4Port|control1|always1~0_combout  = (!\u_Sdram_Control_4Port|control1|CMD_ACK~q  & \u_Sdram_Control_4Port|command1|CM_ACK~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|control1|CMD_ACK~q ),
	.datad(\u_Sdram_Control_4Port|command1|CM_ACK~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|always1~0 .lut_mask = 16'h0F00;
defparam \u_Sdram_Control_4Port|control1|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N13
dffeas \u_Sdram_Control_4Port|control1|CMD_ACK (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|always1~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|CMD_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|CMD_ACK .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|CMD_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|ST[1]~3 (
// Equation(s):
// \u_Sdram_Control_4Port|ST[1]~3_combout  = (\u_Sdram_Control_4Port|control1|CMD_ACK~q  & (\u_Sdram_Control_4Port|Equal5~3_combout  & (\u_Sdram_Control_4Port|ST[1]~2_combout ))) # (!\u_Sdram_Control_4Port|control1|CMD_ACK~q  & 
// ((\u_Sdram_Control_4Port|Equal6~0_combout ) # ((\u_Sdram_Control_4Port|Equal5~3_combout  & \u_Sdram_Control_4Port|ST[1]~2_combout ))))

	.dataa(\u_Sdram_Control_4Port|control1|CMD_ACK~q ),
	.datab(\u_Sdram_Control_4Port|Equal5~3_combout ),
	.datac(\u_Sdram_Control_4Port|ST[1]~2_combout ),
	.datad(\u_Sdram_Control_4Port|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|ST[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[1]~3 .lut_mask = 16'hD5C0;
defparam \u_Sdram_Control_4Port|ST[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|ST[8]~13 (
// Equation(s):
// \u_Sdram_Control_4Port|ST[8]~13_combout  = (!\u_Sdram_Control_4Port|ST[1]~3_combout  & (!\u_Sdram_Control_4Port|Equal6~0_combout  & (\u_Sdram_Control_4Port|Add4~16_combout  & \u_Sdram_Control_4Port|ST[1]~16_combout )))

	.dataa(\u_Sdram_Control_4Port|ST[1]~3_combout ),
	.datab(\u_Sdram_Control_4Port|Equal6~0_combout ),
	.datac(\u_Sdram_Control_4Port|Add4~16_combout ),
	.datad(\u_Sdram_Control_4Port|ST[1]~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|ST[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[8]~13 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|ST[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N31
dffeas \u_Sdram_Control_4Port|ST[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|ST[8]~13_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|ST [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|ST[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|ST[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|Equal5~1 (
// Equation(s):
// \u_Sdram_Control_4Port|Equal5~1_combout  = (!\u_Sdram_Control_4Port|ST [3] & !\u_Sdram_Control_4Port|ST [4])

	.dataa(\u_Sdram_Control_4Port|ST [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|ST [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Equal5~1 .lut_mask = 16'h0055;
defparam \u_Sdram_Control_4Port|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|Equal5~2 (
// Equation(s):
// \u_Sdram_Control_4Port|Equal5~2_combout  = (!\u_Sdram_Control_4Port|ST [8] & (!\u_Sdram_Control_4Port|ST [2] & (\u_Sdram_Control_4Port|Equal5~0_combout  & \u_Sdram_Control_4Port|Equal5~1_combout )))

	.dataa(\u_Sdram_Control_4Port|ST [8]),
	.datab(\u_Sdram_Control_4Port|ST [2]),
	.datac(\u_Sdram_Control_4Port|Equal5~0_combout ),
	.datad(\u_Sdram_Control_4Port|Equal5~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Equal5~2 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_4Port|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|IN_REQ~0 (
// Equation(s):
// \u_Sdram_Control_4Port|IN_REQ~0_combout  = (\u_Sdram_Control_4Port|Write~q  & !\u_Sdram_Control_4Port|ST [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|Write~q ),
	.datad(\u_Sdram_Control_4Port|ST [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|IN_REQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|IN_REQ~0 .lut_mask = 16'h00F0;
defparam \u_Sdram_Control_4Port|IN_REQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|Equal0~0 (
// Equation(s):
// \u_Sdram_Control_4Port|Equal0~0_combout  = (!\u_Sdram_Control_4Port|ST [2] & (\u_Sdram_Control_4Port|mLENGTH [8] $ (!\u_Sdram_Control_4Port|ST [8])))

	.dataa(\u_Sdram_Control_4Port|mLENGTH [8]),
	.datab(\u_Sdram_Control_4Port|ST [2]),
	.datac(\u_Sdram_Control_4Port|ST [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Equal0~0 .lut_mask = 16'h2121;
defparam \u_Sdram_Control_4Port|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|IN_REQ~1 (
// Equation(s):
// \u_Sdram_Control_4Port|IN_REQ~1_combout  = (\u_Sdram_Control_4Port|IN_REQ~q  & (((!\u_Sdram_Control_4Port|Equal0~0_combout ) # (!\u_Sdram_Control_4Port|IN_REQ~0_combout )) # (!\u_Sdram_Control_4Port|Equal7~0_combout )))

	.dataa(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.datab(\u_Sdram_Control_4Port|IN_REQ~0_combout ),
	.datac(\u_Sdram_Control_4Port|IN_REQ~q ),
	.datad(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|IN_REQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|IN_REQ~1 .lut_mask = 16'h70F0;
defparam \u_Sdram_Control_4Port|IN_REQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|IN_REQ~2 (
// Equation(s):
// \u_Sdram_Control_4Port|IN_REQ~2_combout  = (\u_Sdram_Control_4Port|IN_REQ~1_combout ) # ((\u_Sdram_Control_4Port|Equal5~2_combout  & (\u_Sdram_Control_4Port|IN_REQ~0_combout  & \u_Sdram_Control_4Port|ST [1])))

	.dataa(\u_Sdram_Control_4Port|Equal5~2_combout ),
	.datab(\u_Sdram_Control_4Port|IN_REQ~0_combout ),
	.datac(\u_Sdram_Control_4Port|IN_REQ~1_combout ),
	.datad(\u_Sdram_Control_4Port|ST [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|IN_REQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|IN_REQ~2 .lut_mask = 16'hF8F0;
defparam \u_Sdram_Control_4Port|IN_REQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N27
dffeas \u_Sdram_Control_4Port|IN_REQ (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|IN_REQ~2_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|IN_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|IN_REQ .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|IN_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\u_Sdram_Control_4Port|IN_REQ~q  & \u_Sdram_Control_4Port|WR_MASK [0])

	.dataa(\u_Sdram_Control_4Port|IN_REQ~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hA0A0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1])) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]))) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]) # (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]))) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]) # (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5])) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]) # (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8])) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]))) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]) # (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [11] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [10] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10])) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]))) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [11] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]) # (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [10] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [11]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]))) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]) # (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ) # ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 .lut_mask = 16'hAAA8;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hE1F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0800;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11 .lut_mask = 16'h9669;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h6699;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N25
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h5A5A;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N21
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N5
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1])) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]))) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]) # (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'h6FF6;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N8
cycloneive_io_ibuf \CMOS1_HREF~input (
	.i(CMOS1_HREF),
	.ibar(gnd),
	.o(\CMOS1_HREF~input_o ));
// synopsys translate_off
defparam \CMOS1_HREF~input .bus_hold = "false";
defparam \CMOS1_HREF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \u1_CMOS_Capture|byte_state~0 (
// Equation(s):
// \u1_CMOS_Capture|byte_state~0_combout  = (\CMOS1_HREF~input_o  & (!\u1_CMOS_Capture|byte_state~q  & !\CMOS1_VSYNC~input_o ))

	.dataa(\CMOS1_HREF~input_o ),
	.datab(gnd),
	.datac(\u1_CMOS_Capture|byte_state~q ),
	.datad(\CMOS1_VSYNC~input_o ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|byte_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|byte_state~0 .lut_mask = 16'h000A;
defparam \u1_CMOS_Capture|byte_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \u1_CMOS_Capture|byte_state (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|byte_state~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|byte_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|byte_state .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|byte_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \u1_CMOS_Capture|mCMOS_VSYNC~0 (
// Equation(s):
// \u1_CMOS_Capture|mCMOS_VSYNC~0_combout  = !\CMOS1_VSYNC~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CMOS1_VSYNC~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|mCMOS_VSYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|mCMOS_VSYNC~0 .lut_mask = 16'h0F0F;
defparam \u1_CMOS_Capture|mCMOS_VSYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N31
dffeas \u1_CMOS_Capture|mCMOS_VSYNC (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|mCMOS_VSYNC~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|mCMOS_VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|mCMOS_VSYNC .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|mCMOS_VSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \cmos_config_1|clock_20k~0 (
// Equation(s):
// \cmos_config_1|clock_20k~0_combout  = !\cmos_config_1|clock_20k~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cmos_config_1|clock_20k~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_1|clock_20k~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|clock_20k~0 .lut_mask = 16'h0F0F;
defparam \cmos_config_1|clock_20k~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \cmos_config_1|clock_20k (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cmos_config_1|clock_20k~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|clock_20k~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|clock_20k .is_wysiwyg = "true";
defparam \cmos_config_1|clock_20k .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \cmos_config_1|clock_20k~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cmos_config_1|clock_20k~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cmos_config_1|clock_20k~clkctrl_outclk ));
// synopsys translate_off
defparam \cmos_config_1|clock_20k~clkctrl .clock_type = "global clock";
defparam \cmos_config_1|clock_20k~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \cmos_config_1|reg_index[0]~1 (
// Equation(s):
// \cmos_config_1|reg_index[0]~1_combout  = !\cmos_config_1|reg_index [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_1|reg_index[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|reg_index[0]~1 .lut_mask = 16'h0F0F;
defparam \cmos_config_1|reg_index[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \cmos_config_1|config_step~12 (
// Equation(s):
// \cmos_config_1|config_step~12_combout  = (!\cmos_config_1|reg_conf_done_reg~q  & !\cmos_config_1|reg_index [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cmos_config_1|reg_conf_done_reg~q ),
	.datad(\cmos_config_1|reg_index [8]),
	.cin(gnd),
	.combout(\cmos_config_1|config_step~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|config_step~12 .lut_mask = 16'h000F;
defparam \cmos_config_1|config_step~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cycloneive_lcell_comb \cmos_config_1|u1|cyc_count[0]~6 (
// Equation(s):
// \cmos_config_1|u1|cyc_count[0]~6_combout  = !\cmos_config_1|u1|cyc_count [0]
// \cmos_config_1|u1|cyc_count[0]~7  = CARRY(!\cmos_config_1|u1|cyc_count [0])

	.dataa(\cmos_config_1|u1|cyc_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_1|u1|cyc_count[0]~6_combout ),
	.cout(\cmos_config_1|u1|cyc_count[0]~7 ));
// synopsys translate_off
defparam \cmos_config_1|u1|cyc_count[0]~6 .lut_mask = 16'h5555;
defparam \cmos_config_1|u1|cyc_count[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \cmos_config_1|config_step.00~0 (
// Equation(s):
// \cmos_config_1|config_step.00~0_combout  = !\cmos_config_1|config_step.10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cmos_config_1|config_step.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_1|config_step.00~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|config_step.00~0 .lut_mask = 16'h0F0F;
defparam \cmos_config_1|config_step.00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N11
dffeas \cmos_config_1|config_step.00 (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|config_step.00~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|config_step~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|config_step.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|config_step.00 .is_wysiwyg = "true";
defparam \cmos_config_1|config_step.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \cmos_config_1|Selector2~0 (
// Equation(s):
// \cmos_config_1|Selector2~0_combout  = ((\cmos_config_1|config_step.01~q  & !\cmos_config_1|u1|tr_end~q )) # (!\cmos_config_1|config_step.00~q )

	.dataa(\cmos_config_1|config_step.00~q ),
	.datab(gnd),
	.datac(\cmos_config_1|config_step.01~q ),
	.datad(\cmos_config_1|u1|tr_end~q ),
	.cin(gnd),
	.combout(\cmos_config_1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|Selector2~0 .lut_mask = 16'h55F5;
defparam \cmos_config_1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \cmos_config_1|config_step.01 (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|config_step~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|config_step.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|config_step.01 .is_wysiwyg = "true";
defparam \cmos_config_1|config_step.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \cmos_config_1|Selector0~0 (
// Equation(s):
// \cmos_config_1|Selector0~0_combout  = (\cmos_config_1|config_step.01~q  & (((\cmos_config_1|start~q  & !\cmos_config_1|u1|tr_end~q )))) # (!\cmos_config_1|config_step.01~q  & (((\cmos_config_1|start~q )) # (!\cmos_config_1|config_step.10~q )))

	.dataa(\cmos_config_1|config_step.10~q ),
	.datab(\cmos_config_1|config_step.01~q ),
	.datac(\cmos_config_1|start~q ),
	.datad(\cmos_config_1|u1|tr_end~q ),
	.cin(gnd),
	.combout(\cmos_config_1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|Selector0~0 .lut_mask = 16'h31F1;
defparam \cmos_config_1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \cmos_config_1|start (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|config_step~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|start .is_wysiwyg = "true";
defparam \cmos_config_1|start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneive_lcell_comb \cmos_config_1|u1|cyc_count[3]~12 (
// Equation(s):
// \cmos_config_1|u1|cyc_count[3]~12_combout  = (!\cmos_config_1|u1|cyc_count [0] & (!\cmos_config_1|u1|cyc_count [3] & (\cmos_config_1|start~q  & !\cmos_config_1|u1|cyc_count [5])))

	.dataa(\cmos_config_1|u1|cyc_count [0]),
	.datab(\cmos_config_1|u1|cyc_count [3]),
	.datac(\cmos_config_1|start~q ),
	.datad(\cmos_config_1|u1|cyc_count [5]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|cyc_count[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|cyc_count[3]~12 .lut_mask = 16'h0010;
defparam \cmos_config_1|u1|cyc_count[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N22
cycloneive_lcell_comb \cmos_config_1|u1|cyc_count[3]~13 (
// Equation(s):
// \cmos_config_1|u1|cyc_count[3]~13_combout  = (\cmos_config_1|u1|cyc_count [1]) # ((\cmos_config_1|u1|cyc_count [4]) # ((\cmos_config_1|u1|cyc_count [2]) # (!\cmos_config_1|u1|cyc_count[3]~12_combout )))

	.dataa(\cmos_config_1|u1|cyc_count [1]),
	.datab(\cmos_config_1|u1|cyc_count [4]),
	.datac(\cmos_config_1|u1|cyc_count [2]),
	.datad(\cmos_config_1|u1|cyc_count[3]~12_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|u1|cyc_count[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|cyc_count[3]~13 .lut_mask = 16'hFEFF;
defparam \cmos_config_1|u1|cyc_count[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N11
dffeas \cmos_config_1|u1|cyc_count[0] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|u1|cyc_count[0]~6_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cmos_config_1|start~q ),
	.ena(\cmos_config_1|u1|cyc_count[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|u1|cyc_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|u1|cyc_count[0] .is_wysiwyg = "true";
defparam \cmos_config_1|u1|cyc_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N12
cycloneive_lcell_comb \cmos_config_1|u1|cyc_count[1]~8 (
// Equation(s):
// \cmos_config_1|u1|cyc_count[1]~8_combout  = (\cmos_config_1|u1|cyc_count [1] & ((GND) # (!\cmos_config_1|u1|cyc_count[0]~7 ))) # (!\cmos_config_1|u1|cyc_count [1] & (\cmos_config_1|u1|cyc_count[0]~7  $ (GND)))
// \cmos_config_1|u1|cyc_count[1]~9  = CARRY((\cmos_config_1|u1|cyc_count [1]) # (!\cmos_config_1|u1|cyc_count[0]~7 ))

	.dataa(\cmos_config_1|u1|cyc_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|u1|cyc_count[0]~7 ),
	.combout(\cmos_config_1|u1|cyc_count[1]~8_combout ),
	.cout(\cmos_config_1|u1|cyc_count[1]~9 ));
// synopsys translate_off
defparam \cmos_config_1|u1|cyc_count[1]~8 .lut_mask = 16'h5AAF;
defparam \cmos_config_1|u1|cyc_count[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N13
dffeas \cmos_config_1|u1|cyc_count[1] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|u1|cyc_count[1]~8_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cmos_config_1|start~q ),
	.ena(\cmos_config_1|u1|cyc_count[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|u1|cyc_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|u1|cyc_count[1] .is_wysiwyg = "true";
defparam \cmos_config_1|u1|cyc_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N14
cycloneive_lcell_comb \cmos_config_1|u1|cyc_count[2]~10 (
// Equation(s):
// \cmos_config_1|u1|cyc_count[2]~10_combout  = (\cmos_config_1|u1|cyc_count [2] & (\cmos_config_1|u1|cyc_count[1]~9  & VCC)) # (!\cmos_config_1|u1|cyc_count [2] & (!\cmos_config_1|u1|cyc_count[1]~9 ))
// \cmos_config_1|u1|cyc_count[2]~11  = CARRY((!\cmos_config_1|u1|cyc_count [2] & !\cmos_config_1|u1|cyc_count[1]~9 ))

	.dataa(gnd),
	.datab(\cmos_config_1|u1|cyc_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|u1|cyc_count[1]~9 ),
	.combout(\cmos_config_1|u1|cyc_count[2]~10_combout ),
	.cout(\cmos_config_1|u1|cyc_count[2]~11 ));
// synopsys translate_off
defparam \cmos_config_1|u1|cyc_count[2]~10 .lut_mask = 16'hC303;
defparam \cmos_config_1|u1|cyc_count[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N15
dffeas \cmos_config_1|u1|cyc_count[2] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|u1|cyc_count[2]~10_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cmos_config_1|start~q ),
	.ena(\cmos_config_1|u1|cyc_count[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|u1|cyc_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|u1|cyc_count[2] .is_wysiwyg = "true";
defparam \cmos_config_1|u1|cyc_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \cmos_config_1|u1|cyc_count[3]~14 (
// Equation(s):
// \cmos_config_1|u1|cyc_count[3]~14_combout  = (\cmos_config_1|u1|cyc_count [3] & ((GND) # (!\cmos_config_1|u1|cyc_count[2]~11 ))) # (!\cmos_config_1|u1|cyc_count [3] & (\cmos_config_1|u1|cyc_count[2]~11  $ (GND)))
// \cmos_config_1|u1|cyc_count[3]~15  = CARRY((\cmos_config_1|u1|cyc_count [3]) # (!\cmos_config_1|u1|cyc_count[2]~11 ))

	.dataa(gnd),
	.datab(\cmos_config_1|u1|cyc_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|u1|cyc_count[2]~11 ),
	.combout(\cmos_config_1|u1|cyc_count[3]~14_combout ),
	.cout(\cmos_config_1|u1|cyc_count[3]~15 ));
// synopsys translate_off
defparam \cmos_config_1|u1|cyc_count[3]~14 .lut_mask = 16'h3CCF;
defparam \cmos_config_1|u1|cyc_count[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N17
dffeas \cmos_config_1|u1|cyc_count[3] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|u1|cyc_count[3]~14_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cmos_config_1|start~q ),
	.ena(\cmos_config_1|u1|cyc_count[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|u1|cyc_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|u1|cyc_count[3] .is_wysiwyg = "true";
defparam \cmos_config_1|u1|cyc_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneive_lcell_comb \cmos_config_1|u1|cyc_count[4]~16 (
// Equation(s):
// \cmos_config_1|u1|cyc_count[4]~16_combout  = (\cmos_config_1|u1|cyc_count [4] & (\cmos_config_1|u1|cyc_count[3]~15  & VCC)) # (!\cmos_config_1|u1|cyc_count [4] & (!\cmos_config_1|u1|cyc_count[3]~15 ))
// \cmos_config_1|u1|cyc_count[4]~17  = CARRY((!\cmos_config_1|u1|cyc_count [4] & !\cmos_config_1|u1|cyc_count[3]~15 ))

	.dataa(gnd),
	.datab(\cmos_config_1|u1|cyc_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|u1|cyc_count[3]~15 ),
	.combout(\cmos_config_1|u1|cyc_count[4]~16_combout ),
	.cout(\cmos_config_1|u1|cyc_count[4]~17 ));
// synopsys translate_off
defparam \cmos_config_1|u1|cyc_count[4]~16 .lut_mask = 16'hC303;
defparam \cmos_config_1|u1|cyc_count[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N19
dffeas \cmos_config_1|u1|cyc_count[4] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|u1|cyc_count[4]~16_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cmos_config_1|start~q ),
	.ena(\cmos_config_1|u1|cyc_count[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|u1|cyc_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|u1|cyc_count[4] .is_wysiwyg = "true";
defparam \cmos_config_1|u1|cyc_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneive_lcell_comb \cmos_config_1|u1|cyc_count[5]~18 (
// Equation(s):
// \cmos_config_1|u1|cyc_count[5]~18_combout  = \cmos_config_1|u1|cyc_count[4]~17  $ (\cmos_config_1|u1|cyc_count [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cmos_config_1|u1|cyc_count [5]),
	.cin(\cmos_config_1|u1|cyc_count[4]~17 ),
	.combout(\cmos_config_1|u1|cyc_count[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|cyc_count[5]~18 .lut_mask = 16'h0FF0;
defparam \cmos_config_1|u1|cyc_count[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N21
dffeas \cmos_config_1|u1|cyc_count[5] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|u1|cyc_count[5]~18_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cmos_config_1|start~q ),
	.ena(\cmos_config_1|u1|cyc_count[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|u1|cyc_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|u1|cyc_count[5] .is_wysiwyg = "true";
defparam \cmos_config_1|u1|cyc_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \cmos_config_1|u1|i2c_sclk~1 (
// Equation(s):
// \cmos_config_1|u1|i2c_sclk~1_combout  = (\cmos_config_1|u1|cyc_count [4] & \cmos_config_1|u1|cyc_count [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cmos_config_1|u1|cyc_count [4]),
	.datad(\cmos_config_1|u1|cyc_count [2]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|i2c_sclk~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|i2c_sclk~1 .lut_mask = 16'hF000;
defparam \cmos_config_1|u1|i2c_sclk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \cmos_config_1|u1|Selector0~0 (
// Equation(s):
// \cmos_config_1|u1|Selector0~0_combout  = (\cmos_config_1|u1|cyc_count [1] & ((\cmos_config_1|u1|cyc_count [0] & (\cmos_config_1|u1|cyc_count [5] & \cmos_config_1|u1|cyc_count [3])) # (!\cmos_config_1|u1|cyc_count [0] & (!\cmos_config_1|u1|cyc_count [5] & 
// !\cmos_config_1|u1|cyc_count [3]))))

	.dataa(\cmos_config_1|u1|cyc_count [0]),
	.datab(\cmos_config_1|u1|cyc_count [1]),
	.datac(\cmos_config_1|u1|cyc_count [5]),
	.datad(\cmos_config_1|u1|cyc_count [3]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Selector0~0 .lut_mask = 16'h8004;
defparam \cmos_config_1|u1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \cmos_config_1|u1|tr_end~0 (
// Equation(s):
// \cmos_config_1|u1|tr_end~0_combout  = (\cmos_config_1|u1|i2c_sclk~1_combout  & ((\cmos_config_1|u1|Selector0~0_combout  & (!\cmos_config_1|u1|cyc_count [5])) # (!\cmos_config_1|u1|Selector0~0_combout  & ((\cmos_config_1|u1|tr_end~q ))))) # 
// (!\cmos_config_1|u1|i2c_sclk~1_combout  & (((\cmos_config_1|u1|tr_end~q ))))

	.dataa(\cmos_config_1|u1|cyc_count [5]),
	.datab(\cmos_config_1|u1|i2c_sclk~1_combout ),
	.datac(\cmos_config_1|u1|tr_end~q ),
	.datad(\cmos_config_1|u1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|u1|tr_end~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|tr_end~0 .lut_mask = 16'h74F0;
defparam \cmos_config_1|u1|tr_end~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N19
dffeas \cmos_config_1|u1|tr_end (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|u1|tr_end~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|u1|tr_end~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|u1|tr_end .is_wysiwyg = "true";
defparam \cmos_config_1|u1|tr_end .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \cmos_config_1|config_step~11 (
// Equation(s):
// \cmos_config_1|config_step~11_combout  = (\cmos_config_1|u1|tr_end~q  & \cmos_config_1|config_step.01~q )

	.dataa(gnd),
	.datab(\cmos_config_1|u1|tr_end~q ),
	.datac(\cmos_config_1|config_step.01~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_1|config_step~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|config_step~11 .lut_mask = 16'hC0C0;
defparam \cmos_config_1|config_step~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \cmos_config_1|config_step.10 (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|config_step~11_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|config_step~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|config_step.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|config_step.10 .is_wysiwyg = "true";
defparam \cmos_config_1|config_step.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \cmos_config_1|Decoder0~0 (
// Equation(s):
// \cmos_config_1|Decoder0~0_combout  = (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [4] & \cmos_config_1|reg_index [3])))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|Decoder0~0 .lut_mask = 16'h8000;
defparam \cmos_config_1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \cmos_config_1|LessThan1~0 (
// Equation(s):
// \cmos_config_1|LessThan1~0_combout  = ((!\cmos_config_1|reg_index [2] & ((!\cmos_config_1|reg_index [0]) # (!\cmos_config_1|reg_index [1])))) # (!\cmos_config_1|reg_index [5])

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|LessThan1~0 .lut_mask = 16'h07FF;
defparam \cmos_config_1|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \cmos_config_1|reg_index[8]~0 (
// Equation(s):
// \cmos_config_1|reg_index[8]~0_combout  = (\cmos_config_1|config_step~12_combout  & (\cmos_config_1|config_step.10~q  & ((\cmos_config_1|LessThan1~0_combout ) # (!\cmos_config_1|Decoder0~0_combout ))))

	.dataa(\cmos_config_1|config_step~12_combout ),
	.datab(\cmos_config_1|config_step.10~q ),
	.datac(\cmos_config_1|Decoder0~0_combout ),
	.datad(\cmos_config_1|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|reg_index[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|reg_index[8]~0 .lut_mask = 16'h8808;
defparam \cmos_config_1|reg_index[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \cmos_config_1|reg_index[0] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|reg_index[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|reg_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|reg_index[0] .is_wysiwyg = "true";
defparam \cmos_config_1|reg_index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \cmos_config_1|Add1~0 (
// Equation(s):
// \cmos_config_1|Add1~0_combout  = (\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [0] $ (VCC))) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [0] & VCC))
// \cmos_config_1|Add1~1  = CARRY((\cmos_config_1|reg_index [1] & \cmos_config_1|reg_index [0]))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cmos_config_1|Add1~0_combout ),
	.cout(\cmos_config_1|Add1~1 ));
// synopsys translate_off
defparam \cmos_config_1|Add1~0 .lut_mask = 16'h6688;
defparam \cmos_config_1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \cmos_config_1|reg_index[1] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|reg_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|reg_index[1] .is_wysiwyg = "true";
defparam \cmos_config_1|reg_index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \cmos_config_1|Add1~2 (
// Equation(s):
// \cmos_config_1|Add1~2_combout  = (\cmos_config_1|reg_index [2] & (!\cmos_config_1|Add1~1 )) # (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|Add1~1 ) # (GND)))
// \cmos_config_1|Add1~3  = CARRY((!\cmos_config_1|Add1~1 ) # (!\cmos_config_1|reg_index [2]))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|Add1~1 ),
	.combout(\cmos_config_1|Add1~2_combout ),
	.cout(\cmos_config_1|Add1~3 ));
// synopsys translate_off
defparam \cmos_config_1|Add1~2 .lut_mask = 16'h5A5F;
defparam \cmos_config_1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \cmos_config_1|reg_index[2] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|reg_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|reg_index[2] .is_wysiwyg = "true";
defparam \cmos_config_1|reg_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \cmos_config_1|Add1~4 (
// Equation(s):
// \cmos_config_1|Add1~4_combout  = (\cmos_config_1|reg_index [3] & (\cmos_config_1|Add1~3  $ (GND))) # (!\cmos_config_1|reg_index [3] & (!\cmos_config_1|Add1~3  & VCC))
// \cmos_config_1|Add1~5  = CARRY((\cmos_config_1|reg_index [3] & !\cmos_config_1|Add1~3 ))

	.dataa(gnd),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|Add1~3 ),
	.combout(\cmos_config_1|Add1~4_combout ),
	.cout(\cmos_config_1|Add1~5 ));
// synopsys translate_off
defparam \cmos_config_1|Add1~4 .lut_mask = 16'hC30C;
defparam \cmos_config_1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y15_N15
dffeas \cmos_config_1|reg_index[3] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|reg_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|reg_index[3] .is_wysiwyg = "true";
defparam \cmos_config_1|reg_index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \cmos_config_1|Add1~6 (
// Equation(s):
// \cmos_config_1|Add1~6_combout  = (\cmos_config_1|reg_index [4] & (!\cmos_config_1|Add1~5 )) # (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|Add1~5 ) # (GND)))
// \cmos_config_1|Add1~7  = CARRY((!\cmos_config_1|Add1~5 ) # (!\cmos_config_1|reg_index [4]))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|Add1~5 ),
	.combout(\cmos_config_1|Add1~6_combout ),
	.cout(\cmos_config_1|Add1~7 ));
// synopsys translate_off
defparam \cmos_config_1|Add1~6 .lut_mask = 16'h5A5F;
defparam \cmos_config_1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y15_N17
dffeas \cmos_config_1|reg_index[4] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|reg_index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|reg_index[4] .is_wysiwyg = "true";
defparam \cmos_config_1|reg_index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \cmos_config_1|Add1~8 (
// Equation(s):
// \cmos_config_1|Add1~8_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|Add1~7  $ (GND))) # (!\cmos_config_1|reg_index [5] & (!\cmos_config_1|Add1~7  & VCC))
// \cmos_config_1|Add1~9  = CARRY((\cmos_config_1|reg_index [5] & !\cmos_config_1|Add1~7 ))

	.dataa(gnd),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|Add1~7 ),
	.combout(\cmos_config_1|Add1~8_combout ),
	.cout(\cmos_config_1|Add1~9 ));
// synopsys translate_off
defparam \cmos_config_1|Add1~8 .lut_mask = 16'hC30C;
defparam \cmos_config_1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \cmos_config_1|reg_index[5] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|reg_index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|reg_index[5] .is_wysiwyg = "true";
defparam \cmos_config_1|reg_index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \cmos_config_1|Add1~10 (
// Equation(s):
// \cmos_config_1|Add1~10_combout  = (\cmos_config_1|reg_index [6] & (!\cmos_config_1|Add1~9 )) # (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|Add1~9 ) # (GND)))
// \cmos_config_1|Add1~11  = CARRY((!\cmos_config_1|Add1~9 ) # (!\cmos_config_1|reg_index [6]))

	.dataa(gnd),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|Add1~9 ),
	.combout(\cmos_config_1|Add1~10_combout ),
	.cout(\cmos_config_1|Add1~11 ));
// synopsys translate_off
defparam \cmos_config_1|Add1~10 .lut_mask = 16'h3C3F;
defparam \cmos_config_1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \cmos_config_1|reg_index[6] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|Add1~10_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|reg_index [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|reg_index[6] .is_wysiwyg = "true";
defparam \cmos_config_1|reg_index[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \cmos_config_1|Add1~12 (
// Equation(s):
// \cmos_config_1|Add1~12_combout  = (\cmos_config_1|reg_index [7] & (\cmos_config_1|Add1~11  $ (GND))) # (!\cmos_config_1|reg_index [7] & (!\cmos_config_1|Add1~11  & VCC))
// \cmos_config_1|Add1~13  = CARRY((\cmos_config_1|reg_index [7] & !\cmos_config_1|Add1~11 ))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cmos_config_1|Add1~11 ),
	.combout(\cmos_config_1|Add1~12_combout ),
	.cout(\cmos_config_1|Add1~13 ));
// synopsys translate_off
defparam \cmos_config_1|Add1~12 .lut_mask = 16'hA50A;
defparam \cmos_config_1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y15_N23
dffeas \cmos_config_1|reg_index[7] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|reg_index [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|reg_index[7] .is_wysiwyg = "true";
defparam \cmos_config_1|reg_index[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \cmos_config_1|Add1~14 (
// Equation(s):
// \cmos_config_1|Add1~14_combout  = \cmos_config_1|Add1~13  $ (\cmos_config_1|reg_index [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cmos_config_1|reg_index [8]),
	.cin(\cmos_config_1|Add1~13 ),
	.combout(\cmos_config_1|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|Add1~14 .lut_mask = 16'h0FF0;
defparam \cmos_config_1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \cmos_config_1|reg_index[8] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|reg_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|reg_index [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|reg_index[8] .is_wysiwyg = "true";
defparam \cmos_config_1|reg_index[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \cmos_config_1|config_step~10 (
// Equation(s):
// \cmos_config_1|config_step~10_combout  = (!\cmos_config_1|reg_index [8] & (!\cmos_config_1|reg_conf_done_reg~q  & ((\cmos_config_1|LessThan1~0_combout ) # (!\cmos_config_1|Decoder0~0_combout ))))

	.dataa(\cmos_config_1|reg_index [8]),
	.datab(\cmos_config_1|reg_conf_done_reg~q ),
	.datac(\cmos_config_1|Decoder0~0_combout ),
	.datad(\cmos_config_1|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|config_step~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|config_step~10 .lut_mask = 16'h1101;
defparam \cmos_config_1|config_step~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \cmos_config_1|reg_conf_done_reg~0 (
// Equation(s):
// \cmos_config_1|reg_conf_done_reg~0_combout  = !\cmos_config_1|config_step~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cmos_config_1|config_step~10_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|reg_conf_done_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|reg_conf_done_reg~0 .lut_mask = 16'h00FF;
defparam \cmos_config_1|reg_conf_done_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \cmos_config_1|reg_conf_done_reg (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|reg_conf_done_reg~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|reg_conf_done_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|reg_conf_done_reg .is_wysiwyg = "true";
defparam \cmos_config_1|reg_conf_done_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \u1_CMOS_Capture|Frame_valid~0 (
// Equation(s):
// \u1_CMOS_Capture|Frame_valid~0_combout  = (\u1_CMOS_Capture|mCMOS_VSYNC~q  & (\CMOS1_VSYNC~input_o  & \cmos_config_1|reg_conf_done_reg~q ))

	.dataa(\u1_CMOS_Capture|mCMOS_VSYNC~q ),
	.datab(gnd),
	.datac(\CMOS1_VSYNC~input_o ),
	.datad(\cmos_config_1|reg_conf_done_reg~q ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Frame_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Frame_valid~0 .lut_mask = 16'hA000;
defparam \u1_CMOS_Capture|Frame_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \u1_CMOS_Capture|Frame_Cont[0]~6 (
// Equation(s):
// \u1_CMOS_Capture|Frame_Cont[0]~6_combout  = \u1_CMOS_Capture|Frame_Cont [0] $ (((\u1_CMOS_Capture|Frame_valid~0_combout  & ((!\u1_CMOS_Capture|Frame_Cont [2]) # (!\u1_CMOS_Capture|Frame_Cont [3])))))

	.dataa(\u1_CMOS_Capture|Frame_Cont [3]),
	.datab(\u1_CMOS_Capture|Frame_Cont [2]),
	.datac(\u1_CMOS_Capture|Frame_Cont [0]),
	.datad(\u1_CMOS_Capture|Frame_valid~0_combout ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Frame_Cont[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Frame_Cont[0]~6 .lut_mask = 16'h87F0;
defparam \u1_CMOS_Capture|Frame_Cont[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \u1_CMOS_Capture|Frame_Cont[0] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|Frame_Cont[0]~6_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|Frame_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|Frame_Cont[0] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|Frame_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \u1_CMOS_Capture|Frame_Cont[2]~2 (
// Equation(s):
// \u1_CMOS_Capture|Frame_Cont[2]~2_combout  = (\u1_CMOS_Capture|Frame_Cont [0] & ((\u1_CMOS_Capture|Frame_Cont [3]) # (!\u1_CMOS_Capture|Frame_Cont [2]))) # (!\u1_CMOS_Capture|Frame_Cont [0] & ((\u1_CMOS_Capture|Frame_Cont [2])))

	.dataa(gnd),
	.datab(\u1_CMOS_Capture|Frame_Cont [3]),
	.datac(\u1_CMOS_Capture|Frame_Cont [0]),
	.datad(\u1_CMOS_Capture|Frame_Cont [2]),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Frame_Cont[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Frame_Cont[2]~2 .lut_mask = 16'hCFF0;
defparam \u1_CMOS_Capture|Frame_Cont[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \u1_CMOS_Capture|Frame_Cont[2]~3 (
// Equation(s):
// \u1_CMOS_Capture|Frame_Cont[2]~3_combout  = (\u1_CMOS_Capture|Frame_Cont [1] & ((\u1_CMOS_Capture|Frame_valid~0_combout  & (\u1_CMOS_Capture|Frame_Cont[2]~2_combout )) # (!\u1_CMOS_Capture|Frame_valid~0_combout  & ((\u1_CMOS_Capture|Frame_Cont [2]))))) # 
// (!\u1_CMOS_Capture|Frame_Cont [1] & (((\u1_CMOS_Capture|Frame_Cont [2]))))

	.dataa(\u1_CMOS_Capture|Frame_Cont [1]),
	.datab(\u1_CMOS_Capture|Frame_Cont[2]~2_combout ),
	.datac(\u1_CMOS_Capture|Frame_Cont [2]),
	.datad(\u1_CMOS_Capture|Frame_valid~0_combout ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Frame_Cont[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Frame_Cont[2]~3 .lut_mask = 16'hD8F0;
defparam \u1_CMOS_Capture|Frame_Cont[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N21
dffeas \u1_CMOS_Capture|Frame_Cont[2] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|Frame_Cont[2]~3_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|Frame_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|Frame_Cont[2] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|Frame_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \u1_CMOS_Capture|Frame_Cont[1]~4 (
// Equation(s):
// \u1_CMOS_Capture|Frame_Cont[1]~4_combout  = (\u1_CMOS_Capture|Frame_Cont [2] & \u1_CMOS_Capture|Frame_Cont [3])

	.dataa(gnd),
	.datab(\u1_CMOS_Capture|Frame_Cont [2]),
	.datac(gnd),
	.datad(\u1_CMOS_Capture|Frame_Cont [3]),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Frame_Cont[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Frame_Cont[1]~4 .lut_mask = 16'hCC00;
defparam \u1_CMOS_Capture|Frame_Cont[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \u1_CMOS_Capture|Frame_Cont[1]~5 (
// Equation(s):
// \u1_CMOS_Capture|Frame_Cont[1]~5_combout  = \u1_CMOS_Capture|Frame_Cont [1] $ (((!\u1_CMOS_Capture|Frame_Cont[1]~4_combout  & (\u1_CMOS_Capture|Frame_Cont [0] & \u1_CMOS_Capture|Frame_valid~0_combout ))))

	.dataa(\u1_CMOS_Capture|Frame_Cont[1]~4_combout ),
	.datab(\u1_CMOS_Capture|Frame_Cont [0]),
	.datac(\u1_CMOS_Capture|Frame_Cont [1]),
	.datad(\u1_CMOS_Capture|Frame_valid~0_combout ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Frame_Cont[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Frame_Cont[1]~5 .lut_mask = 16'hB4F0;
defparam \u1_CMOS_Capture|Frame_Cont[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \u1_CMOS_Capture|Frame_Cont[1] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|Frame_Cont[1]~5_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|Frame_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|Frame_Cont[1] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|Frame_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \u1_CMOS_Capture|Frame_Cont[3]~0 (
// Equation(s):
// \u1_CMOS_Capture|Frame_Cont[3]~0_combout  = (\u1_CMOS_Capture|Frame_Cont [0] & \u1_CMOS_Capture|Frame_Cont [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_CMOS_Capture|Frame_Cont [0]),
	.datad(\u1_CMOS_Capture|Frame_Cont [2]),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Frame_Cont[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Frame_Cont[3]~0 .lut_mask = 16'hF000;
defparam \u1_CMOS_Capture|Frame_Cont[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \u1_CMOS_Capture|Frame_Cont[3]~1 (
// Equation(s):
// \u1_CMOS_Capture|Frame_Cont[3]~1_combout  = (\u1_CMOS_Capture|Frame_Cont [3]) # ((\u1_CMOS_Capture|Frame_Cont [1] & (\u1_CMOS_Capture|Frame_Cont[3]~0_combout  & \u1_CMOS_Capture|Frame_valid~0_combout )))

	.dataa(\u1_CMOS_Capture|Frame_Cont [1]),
	.datab(\u1_CMOS_Capture|Frame_Cont[3]~0_combout ),
	.datac(\u1_CMOS_Capture|Frame_Cont [3]),
	.datad(\u1_CMOS_Capture|Frame_valid~0_combout ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Frame_Cont[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Frame_Cont[3]~1 .lut_mask = 16'hF8F0;
defparam \u1_CMOS_Capture|Frame_Cont[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \u1_CMOS_Capture|Frame_Cont[3] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|Frame_Cont[3]~1_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|Frame_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|Frame_Cont[3] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|Frame_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \u1_CMOS_Capture|Frame_valid~1 (
// Equation(s):
// \u1_CMOS_Capture|Frame_valid~1_combout  = (\u1_CMOS_Capture|Frame_valid~0_combout  & (\u1_CMOS_Capture|Frame_Cont [3] & (\u1_CMOS_Capture|Frame_Cont [2]))) # (!\u1_CMOS_Capture|Frame_valid~0_combout  & (((\u1_CMOS_Capture|Frame_valid~q ))))

	.dataa(\u1_CMOS_Capture|Frame_Cont [3]),
	.datab(\u1_CMOS_Capture|Frame_Cont [2]),
	.datac(\u1_CMOS_Capture|Frame_valid~q ),
	.datad(\u1_CMOS_Capture|Frame_valid~0_combout ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Frame_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Frame_valid~1 .lut_mask = 16'h88F0;
defparam \u1_CMOS_Capture|Frame_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \u1_CMOS_Capture|Frame_valid (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|Frame_valid~1_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|Frame_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|Frame_valid .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|Frame_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneive_lcell_comb \u1_CMOS_Capture|CMOS_oCLK~0 (
// Equation(s):
// \u1_CMOS_Capture|CMOS_oCLK~0_combout  = (\u1_CMOS_Capture|byte_state~q  & (!\u1_CMOS_Capture|CMOS_oCLK~q  & \u1_CMOS_Capture|Frame_valid~q ))

	.dataa(\u1_CMOS_Capture|byte_state~q ),
	.datab(gnd),
	.datac(\u1_CMOS_Capture|CMOS_oCLK~q ),
	.datad(\u1_CMOS_Capture|Frame_valid~q ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|CMOS_oCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oCLK~0 .lut_mask = 16'h0A00;
defparam \u1_CMOS_Capture|CMOS_oCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \u1_CMOS_Capture|CMOS_oCLK (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|CMOS_oCLK~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oCLK .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oCLK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (\u1_CMOS_Capture|CMOS_oCLK~q  & !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\u1_CMOS_Capture|CMOS_oCLK~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0040;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N9
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N31
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N23
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N13
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7])) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]))) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]) # (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h6FF6;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N3
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [11]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N7
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N31
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [11]) # (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10] $ 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [10])))) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10] $ (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [10])) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [11])))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [11]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'hF99F;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N9
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N5
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4])) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]))) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]) # (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N7
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N11
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]))) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]) # (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ) # ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'hCCC8;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0400;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (((!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hB4F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N27
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'h9669;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N7
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N31
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h3CC3;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N21
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h2000;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N1
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N31
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])) # 
// (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]))) # (!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]) # (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7DBE;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\u1_CMOS_Capture|CMOS_oCLK~q  & ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # 
// ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ) # (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ))))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u1_CMOS_Capture|CMOS_oCLK~q ),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hCCC8;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N15
cycloneive_io_ibuf \CMOS1_D[0]~input (
	.i(CMOS1_D[0]),
	.ibar(gnd),
	.o(\CMOS1_D[0]~input_o ));
// synopsys translate_off
defparam \CMOS1_D[0]~input .bus_hold = "false";
defparam \CMOS1_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \u1_CMOS_Capture|CMOS_oDATA[6]~0 (
// Equation(s):
// \u1_CMOS_Capture|CMOS_oDATA[6]~0_combout  = (!\CMOS1_VSYNC~input_o  & (\CMOS1_HREF~input_o  & \u1_CMOS_Capture|byte_state~q ))

	.dataa(\CMOS1_VSYNC~input_o ),
	.datab(\CMOS1_HREF~input_o ),
	.datac(gnd),
	.datad(\u1_CMOS_Capture|byte_state~q ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[6]~0 .lut_mask = 16'h4400;
defparam \u1_CMOS_Capture|CMOS_oDATA[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \u1_CMOS_Capture|CMOS_oDATA[0] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\CMOS1_D[0]~input_o ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[0] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a[10] (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a [10] = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [11] $ (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [11]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a [10]),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a[10] .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h0F0F;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ 
// (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h5A5A;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N22
cycloneive_io_ibuf \CMOS1_D[1]~input (
	.i(CMOS1_D[1]),
	.ibar(gnd),
	.o(\CMOS1_D[1]~input_o ));
// synopsys translate_off
defparam \CMOS1_D[1]~input .bus_hold = "false";
defparam \CMOS1_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \u1_CMOS_Capture|CMOS_oDATA[1] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\CMOS1_D[1]~input_o ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[1] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N8
cycloneive_io_ibuf \CMOS1_D[2]~input (
	.i(CMOS1_D[2]),
	.ibar(gnd),
	.o(\CMOS1_D[2]~input_o ));
// synopsys translate_off
defparam \CMOS1_D[2]~input .bus_hold = "false";
defparam \CMOS1_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \u1_CMOS_Capture|CMOS_oDATA[2]~feeder (
// Equation(s):
// \u1_CMOS_Capture|CMOS_oDATA[2]~feeder_combout  = \CMOS1_D[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CMOS1_D[2]~input_o ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|CMOS_oDATA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[2]~feeder .lut_mask = 16'hFF00;
defparam \u1_CMOS_Capture|CMOS_oDATA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \u1_CMOS_Capture|CMOS_oDATA[2] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|CMOS_oDATA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[2] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N15
cycloneive_io_ibuf \CMOS1_D[3]~input (
	.i(CMOS1_D[3]),
	.ibar(gnd),
	.o(\CMOS1_D[3]~input_o ));
// synopsys translate_off
defparam \CMOS1_D[3]~input .bus_hold = "false";
defparam \CMOS1_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \u1_CMOS_Capture|CMOS_oDATA[3]~feeder (
// Equation(s):
// \u1_CMOS_Capture|CMOS_oDATA[3]~feeder_combout  = \CMOS1_D[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CMOS1_D[3]~input_o ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|CMOS_oDATA[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[3]~feeder .lut_mask = 16'hFF00;
defparam \u1_CMOS_Capture|CMOS_oDATA[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \u1_CMOS_Capture|CMOS_oDATA[3] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|CMOS_oDATA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[3] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\CMOS1_PCLK~input_o ),
	.clk1(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.portadatain({\u1_CMOS_Capture|CMOS_oDATA [3],\u1_CMOS_Capture|CMOS_oDATA [2],\u1_CMOS_Capture|CMOS_oDATA [1],\u1_CMOS_Capture|CMOS_oDATA [0]}),
	.portaaddr({\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a [10],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \CMOS2_D[0]~input (
	.i(CMOS2_D[0]),
	.ibar(gnd),
	.o(\CMOS2_D[0]~input_o ));
// synopsys translate_off
defparam \CMOS2_D[0]~input .bus_hold = "false";
defparam \CMOS2_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N2
cycloneive_lcell_comb \u2_CMOS_Capture|CMOS_oDATA[14]~0 (
// Equation(s):
// \u2_CMOS_Capture|CMOS_oDATA[14]~0_combout  = (\CMOS2_HREF~input_o  & (!\CMOS2_VSYNC~input_o  & \u2_CMOS_Capture|byte_state~q ))

	.dataa(gnd),
	.datab(\CMOS2_HREF~input_o ),
	.datac(\CMOS2_VSYNC~input_o ),
	.datad(\u2_CMOS_Capture|byte_state~q ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[14]~0 .lut_mask = 16'h0C00;
defparam \u2_CMOS_Capture|CMOS_oDATA[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N17
dffeas \u2_CMOS_Capture|CMOS_oDATA[0] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\CMOS2_D[0]~input_o ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[0] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ram_address_a[10] (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ram_address_a [10] = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [11] $ (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [11]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ram_address_a [10]),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ram_address_a[10] .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ram_address_a[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q )

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N22
cycloneive_io_ibuf \CMOS2_D[1]~input (
	.i(CMOS2_D[1]),
	.ibar(gnd),
	.o(\CMOS2_D[1]~input_o ));
// synopsys translate_off
defparam \CMOS2_D[1]~input .bus_hold = "false";
defparam \CMOS2_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y22_N7
dffeas \u2_CMOS_Capture|CMOS_oDATA[1] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\CMOS2_D[1]~input_o ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[1] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N1
cycloneive_io_ibuf \CMOS2_D[2]~input (
	.i(CMOS2_D[2]),
	.ibar(gnd),
	.o(\CMOS2_D[2]~input_o ));
// synopsys translate_off
defparam \CMOS2_D[2]~input .bus_hold = "false";
defparam \CMOS2_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y22_N9
dffeas \u2_CMOS_Capture|CMOS_oDATA[2] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\CMOS2_D[2]~input_o ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[2] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N15
cycloneive_io_ibuf \CMOS2_D[3]~input (
	.i(CMOS2_D[3]),
	.ibar(gnd),
	.o(\CMOS2_D[3]~input_o ));
// synopsys translate_off
defparam \CMOS2_D[3]~input .bus_hold = "false";
defparam \CMOS2_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y22_N23
dffeas \u2_CMOS_Capture|CMOS_oDATA[3] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\CMOS2_D[3]~input_o ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[3] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\CMOS2_PCLK~input_o ),
	.clk1(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.portadatain({\u2_CMOS_Capture|CMOS_oDATA [3],\u2_CMOS_Capture|CMOS_oDATA [2],\u2_CMOS_Capture|CMOS_oDATA [1],\u2_CMOS_Capture|CMOS_oDATA [0]}),
	.portaaddr({\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ram_address_a [10],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[0]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[0]~0_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0])) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0])))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[0]~0 .lut_mask = 16'hAFA0;
defparam \u_Sdram_Control_4Port|mDATAIN[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N21
dffeas \u_Sdram_Control_4Port|command1|do_initial (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|do_initial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|do_initial .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|do_initial .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|oe4~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|oe4~0_combout  = (!\u_Sdram_Control_4Port|command1|do_reada~q  & (!\u_Sdram_Control_4Port|command1|do_refresh~q  & (!\u_Sdram_Control_4Port|command1|do_initial~q  & !\u_Sdram_Control_4Port|PM_STOP~q )))

	.dataa(\u_Sdram_Control_4Port|command1|do_reada~q ),
	.datab(\u_Sdram_Control_4Port|command1|do_refresh~q ),
	.datac(\u_Sdram_Control_4Port|command1|do_initial~q ),
	.datad(\u_Sdram_Control_4Port|PM_STOP~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|oe4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|oe4~0 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_4Port|command1|oe4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|oe4~1 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|oe4~1_combout  = (\u_Sdram_Control_4Port|command1|do_writea~q ) # ((\u_Sdram_Control_4Port|command1|oe4~0_combout  & (\u_Sdram_Control_4Port|command1|oe4~q  & !\u_Sdram_Control_4Port|command1|do_precharge~q )))

	.dataa(\u_Sdram_Control_4Port|command1|oe4~0_combout ),
	.datab(\u_Sdram_Control_4Port|command1|do_writea~q ),
	.datac(\u_Sdram_Control_4Port|command1|oe4~q ),
	.datad(\u_Sdram_Control_4Port|command1|do_precharge~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|oe4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|oe4~1 .lut_mask = 16'hCCEC;
defparam \u_Sdram_Control_4Port|command1|oe4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N9
dffeas \u_Sdram_Control_4Port|command1|oe4 (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|oe4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST_N~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|oe4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|oe4 .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|oe4 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N29
dffeas \u_Sdram_Control_4Port|command1|OE (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|command1|oe4~q ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|OE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|OE .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|OE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[1]~1 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[1]~1_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1])) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1])))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[1]~1 .lut_mask = 16'hAFA0;
defparam \u_Sdram_Control_4Port|mDATAIN[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[2]~2 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[2]~2_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2])) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2])))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[2]~2 .lut_mask = 16'hAFA0;
defparam \u_Sdram_Control_4Port|mDATAIN[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[3]~3 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[3]~3_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3])) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3])))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[3]~3 .lut_mask = 16'hAFA0;
defparam \u_Sdram_Control_4Port|mDATAIN[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N22
cycloneive_io_ibuf \CMOS1_D[4]~input (
	.i(CMOS1_D[4]),
	.ibar(gnd),
	.o(\CMOS1_D[4]~input_o ));
// synopsys translate_off
defparam \CMOS1_D[4]~input .bus_hold = "false";
defparam \CMOS1_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \u1_CMOS_Capture|CMOS_oDATA[4] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\CMOS1_D[4]~input_o ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[4] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N22
cycloneive_io_ibuf \CMOS1_D[5]~input (
	.i(CMOS1_D[5]),
	.ibar(gnd),
	.o(\CMOS1_D[5]~input_o ));
// synopsys translate_off
defparam \CMOS1_D[5]~input .bus_hold = "false";
defparam \CMOS1_D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \u1_CMOS_Capture|CMOS_oDATA[5] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(gnd),
	.asdata(\CMOS1_D[5]~input_o ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[5] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N15
cycloneive_io_ibuf \CMOS1_D[6]~input (
	.i(CMOS1_D[6]),
	.ibar(gnd),
	.o(\CMOS1_D[6]~input_o ));
// synopsys translate_off
defparam \CMOS1_D[6]~input .bus_hold = "false";
defparam \CMOS1_D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \u1_CMOS_Capture|CMOS_oDATA[6]~feeder (
// Equation(s):
// \u1_CMOS_Capture|CMOS_oDATA[6]~feeder_combout  = \CMOS1_D[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CMOS1_D[6]~input_o ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|CMOS_oDATA[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[6]~feeder .lut_mask = 16'hFF00;
defparam \u1_CMOS_Capture|CMOS_oDATA[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \u1_CMOS_Capture|CMOS_oDATA[6] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|CMOS_oDATA[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[6] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N1
cycloneive_io_ibuf \CMOS1_D[7]~input (
	.i(CMOS1_D[7]),
	.ibar(gnd),
	.o(\CMOS1_D[7]~input_o ));
// synopsys translate_off
defparam \CMOS1_D[7]~input .bus_hold = "false";
defparam \CMOS1_D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \u1_CMOS_Capture|CMOS_oDATA[7]~feeder (
// Equation(s):
// \u1_CMOS_Capture|CMOS_oDATA[7]~feeder_combout  = \CMOS1_D[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CMOS1_D[7]~input_o ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|CMOS_oDATA[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[7]~feeder .lut_mask = 16'hFF00;
defparam \u1_CMOS_Capture|CMOS_oDATA[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \u1_CMOS_Capture|CMOS_oDATA[7] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|CMOS_oDATA[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[7] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 (
	.portawe(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\CMOS1_PCLK~input_o ),
	.clk1(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.portadatain({\u1_CMOS_Capture|CMOS_oDATA [7],\u1_CMOS_Capture|CMOS_oDATA [6],\u1_CMOS_Capture|CMOS_oDATA [5],\u1_CMOS_Capture|CMOS_oDATA [4]}),
	.portaaddr({\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a [10],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_bit_number = 4;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_bit_number = 4;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N1
cycloneive_io_ibuf \CMOS2_D[4]~input (
	.i(CMOS2_D[4]),
	.ibar(gnd),
	.o(\CMOS2_D[4]~input_o ));
// synopsys translate_off
defparam \CMOS2_D[4]~input .bus_hold = "false";
defparam \CMOS2_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y23_N25
dffeas \u2_CMOS_Capture|CMOS_oDATA[4] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\CMOS2_D[4]~input_o ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[4] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N8
cycloneive_io_ibuf \CMOS2_D[5]~input (
	.i(CMOS2_D[5]),
	.ibar(gnd),
	.o(\CMOS2_D[5]~input_o ));
// synopsys translate_off
defparam \CMOS2_D[5]~input .bus_hold = "false";
defparam \CMOS2_D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y23_N23
dffeas \u2_CMOS_Capture|CMOS_oDATA[5] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(gnd),
	.asdata(\CMOS2_D[5]~input_o ),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[5] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N8
cycloneive_io_ibuf \CMOS2_D[6]~input (
	.i(CMOS2_D[6]),
	.ibar(gnd),
	.o(\CMOS2_D[6]~input_o ));
// synopsys translate_off
defparam \CMOS2_D[6]~input .bus_hold = "false";
defparam \CMOS2_D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N0
cycloneive_lcell_comb \u2_CMOS_Capture|CMOS_oDATA[6]~feeder (
// Equation(s):
// \u2_CMOS_Capture|CMOS_oDATA[6]~feeder_combout  = \CMOS2_D[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CMOS2_D[6]~input_o ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|CMOS_oDATA[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[6]~feeder .lut_mask = 16'hFF00;
defparam \u2_CMOS_Capture|CMOS_oDATA[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N1
dffeas \u2_CMOS_Capture|CMOS_oDATA[6] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|CMOS_oDATA[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[6] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N22
cycloneive_io_ibuf \CMOS2_D[7]~input (
	.i(CMOS2_D[7]),
	.ibar(gnd),
	.o(\CMOS2_D[7]~input_o ));
// synopsys translate_off
defparam \CMOS2_D[7]~input .bus_hold = "false";
defparam \CMOS2_D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N6
cycloneive_lcell_comb \u2_CMOS_Capture|CMOS_oDATA[7]~feeder (
// Equation(s):
// \u2_CMOS_Capture|CMOS_oDATA[7]~feeder_combout  = \CMOS2_D[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CMOS2_D[7]~input_o ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|CMOS_oDATA[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[7]~feeder .lut_mask = 16'hFF00;
defparam \u2_CMOS_Capture|CMOS_oDATA[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N7
dffeas \u2_CMOS_Capture|CMOS_oDATA[7] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|CMOS_oDATA[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[7] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y23_N0
cycloneive_ram_block \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 (
	.portawe(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\CMOS2_PCLK~input_o ),
	.clk1(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.portadatain({\u2_CMOS_Capture|CMOS_oDATA [7],\u2_CMOS_Capture|CMOS_oDATA [6],\u2_CMOS_Capture|CMOS_oDATA [5],\u2_CMOS_Capture|CMOS_oDATA [4]}),
	.portaaddr({\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ram_address_a [10],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_bit_number = 4;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_bit_number = 4;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[4]~4 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[4]~4_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4])) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4])))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datab(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[4]~4 .lut_mask = 16'hB8B8;
defparam \u_Sdram_Control_4Port|mDATAIN[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[5]~5 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[5]~5_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]))) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[5]~5 .lut_mask = 16'hFC30;
defparam \u_Sdram_Control_4Port|mDATAIN[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[6]~6 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[6]~6_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6])) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6])))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[6]~6 .lut_mask = 16'hAFA0;
defparam \u_Sdram_Control_4Port|mDATAIN[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[7]~7 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[7]~7_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7]))) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[7]~7 .lut_mask = 16'hFC30;
defparam \u_Sdram_Control_4Port|mDATAIN[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \u1_CMOS_Capture|Pre_CMOS_iDATA~0 (
// Equation(s):
// \u1_CMOS_Capture|Pre_CMOS_iDATA~0_combout  = (\CMOS1_HREF~input_o  & (\CMOS1_D[0]~input_o  & !\CMOS1_VSYNC~input_o ))

	.dataa(gnd),
	.datab(\CMOS1_HREF~input_o ),
	.datac(\CMOS1_D[0]~input_o ),
	.datad(\CMOS1_VSYNC~input_o ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Pre_CMOS_iDATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~0 .lut_mask = 16'h00C0;
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \u1_CMOS_Capture|Pre_CMOS_iDATA[0] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|Pre_CMOS_iDATA~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|Pre_CMOS_iDATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[0] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \u1_CMOS_Capture|CMOS_oDATA[8]~feeder (
// Equation(s):
// \u1_CMOS_Capture|CMOS_oDATA[8]~feeder_combout  = \u1_CMOS_Capture|Pre_CMOS_iDATA [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_CMOS_Capture|Pre_CMOS_iDATA [0]),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|CMOS_oDATA[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[8]~feeder .lut_mask = 16'hFF00;
defparam \u1_CMOS_Capture|CMOS_oDATA[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \u1_CMOS_Capture|CMOS_oDATA[8] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|CMOS_oDATA[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[8] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \u1_CMOS_Capture|Pre_CMOS_iDATA~1 (
// Equation(s):
// \u1_CMOS_Capture|Pre_CMOS_iDATA~1_combout  = (!\CMOS1_VSYNC~input_o  & (\CMOS1_D[1]~input_o  & \CMOS1_HREF~input_o ))

	.dataa(gnd),
	.datab(\CMOS1_VSYNC~input_o ),
	.datac(\CMOS1_D[1]~input_o ),
	.datad(\CMOS1_HREF~input_o ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Pre_CMOS_iDATA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~1 .lut_mask = 16'h3000;
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \u1_CMOS_Capture|Pre_CMOS_iDATA[1] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|Pre_CMOS_iDATA~1_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|Pre_CMOS_iDATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[1] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \u1_CMOS_Capture|CMOS_oDATA[9]~feeder (
// Equation(s):
// \u1_CMOS_Capture|CMOS_oDATA[9]~feeder_combout  = \u1_CMOS_Capture|Pre_CMOS_iDATA [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_CMOS_Capture|Pre_CMOS_iDATA [1]),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|CMOS_oDATA[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[9]~feeder .lut_mask = 16'hFF00;
defparam \u1_CMOS_Capture|CMOS_oDATA[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \u1_CMOS_Capture|CMOS_oDATA[9] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|CMOS_oDATA[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[9] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \u1_CMOS_Capture|Pre_CMOS_iDATA~2 (
// Equation(s):
// \u1_CMOS_Capture|Pre_CMOS_iDATA~2_combout  = (\CMOS1_HREF~input_o  & (!\CMOS1_VSYNC~input_o  & \CMOS1_D[2]~input_o ))

	.dataa(\CMOS1_HREF~input_o ),
	.datab(\CMOS1_VSYNC~input_o ),
	.datac(gnd),
	.datad(\CMOS1_D[2]~input_o ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Pre_CMOS_iDATA~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~2 .lut_mask = 16'h2200;
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \u1_CMOS_Capture|Pre_CMOS_iDATA[2] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|Pre_CMOS_iDATA~2_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|Pre_CMOS_iDATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[2] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \u1_CMOS_Capture|CMOS_oDATA[10]~feeder (
// Equation(s):
// \u1_CMOS_Capture|CMOS_oDATA[10]~feeder_combout  = \u1_CMOS_Capture|Pre_CMOS_iDATA [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_CMOS_Capture|Pre_CMOS_iDATA [2]),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|CMOS_oDATA[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[10]~feeder .lut_mask = 16'hFF00;
defparam \u1_CMOS_Capture|CMOS_oDATA[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \u1_CMOS_Capture|CMOS_oDATA[10] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|CMOS_oDATA[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[10] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \u1_CMOS_Capture|Pre_CMOS_iDATA~3 (
// Equation(s):
// \u1_CMOS_Capture|Pre_CMOS_iDATA~3_combout  = (\CMOS1_HREF~input_o  & (!\CMOS1_VSYNC~input_o  & \CMOS1_D[3]~input_o ))

	.dataa(\CMOS1_HREF~input_o ),
	.datab(\CMOS1_VSYNC~input_o ),
	.datac(gnd),
	.datad(\CMOS1_D[3]~input_o ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Pre_CMOS_iDATA~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~3 .lut_mask = 16'h2200;
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \u1_CMOS_Capture|Pre_CMOS_iDATA[3] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|Pre_CMOS_iDATA~3_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|Pre_CMOS_iDATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[3] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \u1_CMOS_Capture|CMOS_oDATA[11]~feeder (
// Equation(s):
// \u1_CMOS_Capture|CMOS_oDATA[11]~feeder_combout  = \u1_CMOS_Capture|Pre_CMOS_iDATA [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_CMOS_Capture|Pre_CMOS_iDATA [3]),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|CMOS_oDATA[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[11]~feeder .lut_mask = 16'hFF00;
defparam \u1_CMOS_Capture|CMOS_oDATA[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \u1_CMOS_Capture|CMOS_oDATA[11] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|CMOS_oDATA[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[11] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 (
	.portawe(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\CMOS1_PCLK~input_o ),
	.clk1(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.portadatain({\u1_CMOS_Capture|CMOS_oDATA [11],\u1_CMOS_Capture|CMOS_oDATA [10],\u1_CMOS_Capture|CMOS_oDATA [9],\u1_CMOS_Capture|CMOS_oDATA [8]}),
	.portaaddr({\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a [10],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_first_bit_number = 8;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_first_bit_number = 8;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N24
cycloneive_lcell_comb \u2_CMOS_Capture|Pre_CMOS_iDATA~0 (
// Equation(s):
// \u2_CMOS_Capture|Pre_CMOS_iDATA~0_combout  = (\CMOS2_HREF~input_o  & (!\CMOS2_VSYNC~input_o  & \CMOS2_D[0]~input_o ))

	.dataa(gnd),
	.datab(\CMOS2_HREF~input_o ),
	.datac(\CMOS2_VSYNC~input_o ),
	.datad(\CMOS2_D[0]~input_o ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Pre_CMOS_iDATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~0 .lut_mask = 16'h0C00;
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N25
dffeas \u2_CMOS_Capture|Pre_CMOS_iDATA[0] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|Pre_CMOS_iDATA~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|Pre_CMOS_iDATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[0] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N8
cycloneive_lcell_comb \u2_CMOS_Capture|CMOS_oDATA[8]~feeder (
// Equation(s):
// \u2_CMOS_Capture|CMOS_oDATA[8]~feeder_combout  = \u2_CMOS_Capture|Pre_CMOS_iDATA [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_CMOS_Capture|Pre_CMOS_iDATA [0]),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|CMOS_oDATA[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[8]~feeder .lut_mask = 16'hFF00;
defparam \u2_CMOS_Capture|CMOS_oDATA[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N9
dffeas \u2_CMOS_Capture|CMOS_oDATA[8] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|CMOS_oDATA[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[8] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N28
cycloneive_lcell_comb \u2_CMOS_Capture|Pre_CMOS_iDATA~1 (
// Equation(s):
// \u2_CMOS_Capture|Pre_CMOS_iDATA~1_combout  = (!\CMOS2_VSYNC~input_o  & (\CMOS2_D[1]~input_o  & \CMOS2_HREF~input_o ))

	.dataa(\CMOS2_VSYNC~input_o ),
	.datab(\CMOS2_D[1]~input_o ),
	.datac(gnd),
	.datad(\CMOS2_HREF~input_o ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Pre_CMOS_iDATA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~1 .lut_mask = 16'h4400;
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N29
dffeas \u2_CMOS_Capture|Pre_CMOS_iDATA[1] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|Pre_CMOS_iDATA~1_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|Pre_CMOS_iDATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[1] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N30
cycloneive_lcell_comb \u2_CMOS_Capture|CMOS_oDATA[9]~feeder (
// Equation(s):
// \u2_CMOS_Capture|CMOS_oDATA[9]~feeder_combout  = \u2_CMOS_Capture|Pre_CMOS_iDATA [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_CMOS_Capture|Pre_CMOS_iDATA [1]),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|CMOS_oDATA[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[9]~feeder .lut_mask = 16'hFF00;
defparam \u2_CMOS_Capture|CMOS_oDATA[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N31
dffeas \u2_CMOS_Capture|CMOS_oDATA[9] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|CMOS_oDATA[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[9] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N24
cycloneive_lcell_comb \u2_CMOS_Capture|Pre_CMOS_iDATA~2 (
// Equation(s):
// \u2_CMOS_Capture|Pre_CMOS_iDATA~2_combout  = (\CMOS2_D[2]~input_o  & (!\CMOS2_VSYNC~input_o  & \CMOS2_HREF~input_o ))

	.dataa(\CMOS2_D[2]~input_o ),
	.datab(\CMOS2_VSYNC~input_o ),
	.datac(gnd),
	.datad(\CMOS2_HREF~input_o ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Pre_CMOS_iDATA~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~2 .lut_mask = 16'h2200;
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N22
cycloneive_lcell_comb \u2_CMOS_Capture|Pre_CMOS_iDATA[2]~feeder (
// Equation(s):
// \u2_CMOS_Capture|Pre_CMOS_iDATA[2]~feeder_combout  = \u2_CMOS_Capture|Pre_CMOS_iDATA~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_CMOS_Capture|Pre_CMOS_iDATA~2_combout ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Pre_CMOS_iDATA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[2]~feeder .lut_mask = 16'hFF00;
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N23
dffeas \u2_CMOS_Capture|Pre_CMOS_iDATA[2] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|Pre_CMOS_iDATA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|Pre_CMOS_iDATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[2] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N24
cycloneive_lcell_comb \u2_CMOS_Capture|CMOS_oDATA[10]~feeder (
// Equation(s):
// \u2_CMOS_Capture|CMOS_oDATA[10]~feeder_combout  = \u2_CMOS_Capture|Pre_CMOS_iDATA [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2_CMOS_Capture|Pre_CMOS_iDATA [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|CMOS_oDATA[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[10]~feeder .lut_mask = 16'hF0F0;
defparam \u2_CMOS_Capture|CMOS_oDATA[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N25
dffeas \u2_CMOS_Capture|CMOS_oDATA[10] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|CMOS_oDATA[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[10] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N4
cycloneive_lcell_comb \u2_CMOS_Capture|Pre_CMOS_iDATA~3 (
// Equation(s):
// \u2_CMOS_Capture|Pre_CMOS_iDATA~3_combout  = (!\CMOS2_VSYNC~input_o  & (\CMOS2_D[3]~input_o  & \CMOS2_HREF~input_o ))

	.dataa(\CMOS2_VSYNC~input_o ),
	.datab(gnd),
	.datac(\CMOS2_D[3]~input_o ),
	.datad(\CMOS2_HREF~input_o ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Pre_CMOS_iDATA~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~3 .lut_mask = 16'h5000;
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N5
dffeas \u2_CMOS_Capture|Pre_CMOS_iDATA[3] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|Pre_CMOS_iDATA~3_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|Pre_CMOS_iDATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[3] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N10
cycloneive_lcell_comb \u2_CMOS_Capture|CMOS_oDATA[11]~feeder (
// Equation(s):
// \u2_CMOS_Capture|CMOS_oDATA[11]~feeder_combout  = \u2_CMOS_Capture|Pre_CMOS_iDATA [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2_CMOS_Capture|Pre_CMOS_iDATA [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|CMOS_oDATA[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[11]~feeder .lut_mask = 16'hF0F0;
defparam \u2_CMOS_Capture|CMOS_oDATA[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N11
dffeas \u2_CMOS_Capture|CMOS_oDATA[11] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|CMOS_oDATA[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[11] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 (
	.portawe(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\CMOS2_PCLK~input_o ),
	.clk1(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.portadatain({\u2_CMOS_Capture|CMOS_oDATA [11],\u2_CMOS_Capture|CMOS_oDATA [10],\u2_CMOS_Capture|CMOS_oDATA [9],\u2_CMOS_Capture|CMOS_oDATA [8]}),
	.portaaddr({\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ram_address_a [10],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_first_bit_number = 8;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_first_bit_number = 8;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[8]~8 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[8]~8_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8])) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8])))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[8]~8 .lut_mask = 16'hCFC0;
defparam \u_Sdram_Control_4Port|mDATAIN[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[9]~9 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[9]~9_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9])) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9])))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datac(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[9]~9 .lut_mask = 16'hCFC0;
defparam \u_Sdram_Control_4Port|mDATAIN[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[10]~10 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[10]~10_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10]))) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datac(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[10]~10 .lut_mask = 16'hFC0C;
defparam \u_Sdram_Control_4Port|mDATAIN[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[11]~11 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[11]~11_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11]))) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11]))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datad(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[11]~11 .lut_mask = 16'hFA0A;
defparam \u_Sdram_Control_4Port|mDATAIN[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \u1_CMOS_Capture|Pre_CMOS_iDATA~4 (
// Equation(s):
// \u1_CMOS_Capture|Pre_CMOS_iDATA~4_combout  = (\CMOS1_HREF~input_o  & (\CMOS1_D[4]~input_o  & !\CMOS1_VSYNC~input_o ))

	.dataa(gnd),
	.datab(\CMOS1_HREF~input_o ),
	.datac(\CMOS1_D[4]~input_o ),
	.datad(\CMOS1_VSYNC~input_o ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Pre_CMOS_iDATA~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~4 .lut_mask = 16'h00C0;
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \u1_CMOS_Capture|Pre_CMOS_iDATA[4] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|Pre_CMOS_iDATA~4_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|Pre_CMOS_iDATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[4] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \u1_CMOS_Capture|CMOS_oDATA[12]~feeder (
// Equation(s):
// \u1_CMOS_Capture|CMOS_oDATA[12]~feeder_combout  = \u1_CMOS_Capture|Pre_CMOS_iDATA [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_CMOS_Capture|Pre_CMOS_iDATA [4]),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|CMOS_oDATA[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[12]~feeder .lut_mask = 16'hFF00;
defparam \u1_CMOS_Capture|CMOS_oDATA[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \u1_CMOS_Capture|CMOS_oDATA[12] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|CMOS_oDATA[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[12] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \u1_CMOS_Capture|Pre_CMOS_iDATA~5 (
// Equation(s):
// \u1_CMOS_Capture|Pre_CMOS_iDATA~5_combout  = (\CMOS1_HREF~input_o  & (\CMOS1_D[5]~input_o  & !\CMOS1_VSYNC~input_o ))

	.dataa(gnd),
	.datab(\CMOS1_HREF~input_o ),
	.datac(\CMOS1_D[5]~input_o ),
	.datad(\CMOS1_VSYNC~input_o ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Pre_CMOS_iDATA~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~5 .lut_mask = 16'h00C0;
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \u1_CMOS_Capture|Pre_CMOS_iDATA[5] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|Pre_CMOS_iDATA~5_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|Pre_CMOS_iDATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[5] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \u1_CMOS_Capture|CMOS_oDATA[13]~feeder (
// Equation(s):
// \u1_CMOS_Capture|CMOS_oDATA[13]~feeder_combout  = \u1_CMOS_Capture|Pre_CMOS_iDATA [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_CMOS_Capture|Pre_CMOS_iDATA [5]),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|CMOS_oDATA[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[13]~feeder .lut_mask = 16'hFF00;
defparam \u1_CMOS_Capture|CMOS_oDATA[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \u1_CMOS_Capture|CMOS_oDATA[13] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|CMOS_oDATA[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[13] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \u1_CMOS_Capture|Pre_CMOS_iDATA~6 (
// Equation(s):
// \u1_CMOS_Capture|Pre_CMOS_iDATA~6_combout  = (\CMOS1_D[6]~input_o  & (\CMOS1_HREF~input_o  & !\CMOS1_VSYNC~input_o ))

	.dataa(\CMOS1_D[6]~input_o ),
	.datab(\CMOS1_HREF~input_o ),
	.datac(gnd),
	.datad(\CMOS1_VSYNC~input_o ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Pre_CMOS_iDATA~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~6 .lut_mask = 16'h0088;
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \u1_CMOS_Capture|Pre_CMOS_iDATA[6] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|Pre_CMOS_iDATA~6_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|Pre_CMOS_iDATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[6] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \u1_CMOS_Capture|CMOS_oDATA[14]~feeder (
// Equation(s):
// \u1_CMOS_Capture|CMOS_oDATA[14]~feeder_combout  = \u1_CMOS_Capture|Pre_CMOS_iDATA [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_CMOS_Capture|Pre_CMOS_iDATA [6]),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|CMOS_oDATA[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[14]~feeder .lut_mask = 16'hFF00;
defparam \u1_CMOS_Capture|CMOS_oDATA[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \u1_CMOS_Capture|CMOS_oDATA[14] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|CMOS_oDATA[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[14] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \u1_CMOS_Capture|Pre_CMOS_iDATA~7 (
// Equation(s):
// \u1_CMOS_Capture|Pre_CMOS_iDATA~7_combout  = (\CMOS1_HREF~input_o  & (!\CMOS1_VSYNC~input_o  & \CMOS1_D[7]~input_o ))

	.dataa(\CMOS1_HREF~input_o ),
	.datab(\CMOS1_VSYNC~input_o ),
	.datac(gnd),
	.datad(\CMOS1_D[7]~input_o ),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|Pre_CMOS_iDATA~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~7 .lut_mask = 16'h2200;
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \u1_CMOS_Capture|Pre_CMOS_iDATA[7] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|Pre_CMOS_iDATA~7_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|Pre_CMOS_iDATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[7] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|Pre_CMOS_iDATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \u1_CMOS_Capture|CMOS_oDATA[15]~feeder (
// Equation(s):
// \u1_CMOS_Capture|CMOS_oDATA[15]~feeder_combout  = \u1_CMOS_Capture|Pre_CMOS_iDATA [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_CMOS_Capture|Pre_CMOS_iDATA [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_CMOS_Capture|CMOS_oDATA[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[15]~feeder .lut_mask = 16'hF0F0;
defparam \u1_CMOS_Capture|CMOS_oDATA[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \u1_CMOS_Capture|CMOS_oDATA[15] (
	.clk(\CMOS1_PCLK~input_o ),
	.d(\u1_CMOS_Capture|CMOS_oDATA[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1_CMOS_Capture|CMOS_oDATA[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_CMOS_Capture|CMOS_oDATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_CMOS_Capture|CMOS_oDATA[15] .is_wysiwyg = "true";
defparam \u1_CMOS_Capture|CMOS_oDATA[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 (
	.portawe(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\CMOS1_PCLK~input_o ),
	.clk1(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_getPos|u1_getPosedge|Equal0~0clkctrl_outclk ),
	.portadatain({\u1_CMOS_Capture|CMOS_oDATA [15],\u1_CMOS_Capture|CMOS_oDATA [14],\u1_CMOS_Capture|CMOS_oDATA [13],\u1_CMOS_Capture|CMOS_oDATA [12]}),
	.portaaddr({\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a [10],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_first_bit_number = 12;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_first_bit_number = 12;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N18
cycloneive_lcell_comb \u2_CMOS_Capture|Pre_CMOS_iDATA~4 (
// Equation(s):
// \u2_CMOS_Capture|Pre_CMOS_iDATA~4_combout  = (!\CMOS2_VSYNC~input_o  & (\CMOS2_HREF~input_o  & \CMOS2_D[4]~input_o ))

	.dataa(\CMOS2_VSYNC~input_o ),
	.datab(\CMOS2_HREF~input_o ),
	.datac(\CMOS2_D[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Pre_CMOS_iDATA~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~4 .lut_mask = 16'h4040;
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N19
dffeas \u2_CMOS_Capture|Pre_CMOS_iDATA[4] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|Pre_CMOS_iDATA~4_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|Pre_CMOS_iDATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[4] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N12
cycloneive_lcell_comb \u2_CMOS_Capture|CMOS_oDATA[12]~feeder (
// Equation(s):
// \u2_CMOS_Capture|CMOS_oDATA[12]~feeder_combout  = \u2_CMOS_Capture|Pre_CMOS_iDATA [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_CMOS_Capture|Pre_CMOS_iDATA [4]),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|CMOS_oDATA[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[12]~feeder .lut_mask = 16'hFF00;
defparam \u2_CMOS_Capture|CMOS_oDATA[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N13
dffeas \u2_CMOS_Capture|CMOS_oDATA[12] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|CMOS_oDATA[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[12] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N30
cycloneive_lcell_comb \u2_CMOS_Capture|Pre_CMOS_iDATA~5 (
// Equation(s):
// \u2_CMOS_Capture|Pre_CMOS_iDATA~5_combout  = (!\CMOS2_VSYNC~input_o  & (\CMOS2_D[5]~input_o  & \CMOS2_HREF~input_o ))

	.dataa(gnd),
	.datab(\CMOS2_VSYNC~input_o ),
	.datac(\CMOS2_D[5]~input_o ),
	.datad(\CMOS2_HREF~input_o ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Pre_CMOS_iDATA~5_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~5 .lut_mask = 16'h3000;
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N31
dffeas \u2_CMOS_Capture|Pre_CMOS_iDATA[5] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|Pre_CMOS_iDATA~5_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|Pre_CMOS_iDATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[5] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N12
cycloneive_lcell_comb \u2_CMOS_Capture|CMOS_oDATA[13]~feeder (
// Equation(s):
// \u2_CMOS_Capture|CMOS_oDATA[13]~feeder_combout  = \u2_CMOS_Capture|Pre_CMOS_iDATA [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_CMOS_Capture|Pre_CMOS_iDATA [5]),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|CMOS_oDATA[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[13]~feeder .lut_mask = 16'hFF00;
defparam \u2_CMOS_Capture|CMOS_oDATA[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N13
dffeas \u2_CMOS_Capture|CMOS_oDATA[13] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|CMOS_oDATA[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[13] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N22
cycloneive_lcell_comb \u2_CMOS_Capture|Pre_CMOS_iDATA~6 (
// Equation(s):
// \u2_CMOS_Capture|Pre_CMOS_iDATA~6_combout  = (!\CMOS2_VSYNC~input_o  & (\CMOS2_HREF~input_o  & \CMOS2_D[6]~input_o ))

	.dataa(\CMOS2_VSYNC~input_o ),
	.datab(gnd),
	.datac(\CMOS2_HREF~input_o ),
	.datad(\CMOS2_D[6]~input_o ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Pre_CMOS_iDATA~6_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~6 .lut_mask = 16'h5000;
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N20
cycloneive_lcell_comb \u2_CMOS_Capture|Pre_CMOS_iDATA[6]~feeder (
// Equation(s):
// \u2_CMOS_Capture|Pre_CMOS_iDATA[6]~feeder_combout  = \u2_CMOS_Capture|Pre_CMOS_iDATA~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_CMOS_Capture|Pre_CMOS_iDATA~6_combout ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Pre_CMOS_iDATA[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[6]~feeder .lut_mask = 16'hFF00;
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N21
dffeas \u2_CMOS_Capture|Pre_CMOS_iDATA[6] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|Pre_CMOS_iDATA[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|Pre_CMOS_iDATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[6] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N26
cycloneive_lcell_comb \u2_CMOS_Capture|CMOS_oDATA[14]~feeder (
// Equation(s):
// \u2_CMOS_Capture|CMOS_oDATA[14]~feeder_combout  = \u2_CMOS_Capture|Pre_CMOS_iDATA [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_CMOS_Capture|Pre_CMOS_iDATA [6]),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|CMOS_oDATA[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[14]~feeder .lut_mask = 16'hFF00;
defparam \u2_CMOS_Capture|CMOS_oDATA[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N27
dffeas \u2_CMOS_Capture|CMOS_oDATA[14] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|CMOS_oDATA[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[14] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N12
cycloneive_lcell_comb \u2_CMOS_Capture|Pre_CMOS_iDATA~7 (
// Equation(s):
// \u2_CMOS_Capture|Pre_CMOS_iDATA~7_combout  = (!\CMOS2_VSYNC~input_o  & (\CMOS2_D[7]~input_o  & \CMOS2_HREF~input_o ))

	.dataa(gnd),
	.datab(\CMOS2_VSYNC~input_o ),
	.datac(\CMOS2_D[7]~input_o ),
	.datad(\CMOS2_HREF~input_o ),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|Pre_CMOS_iDATA~7_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~7 .lut_mask = 16'h3000;
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y23_N13
dffeas \u2_CMOS_Capture|Pre_CMOS_iDATA[7] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|Pre_CMOS_iDATA~7_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|Pre_CMOS_iDATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[7] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|Pre_CMOS_iDATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N20
cycloneive_lcell_comb \u2_CMOS_Capture|CMOS_oDATA[15]~feeder (
// Equation(s):
// \u2_CMOS_Capture|CMOS_oDATA[15]~feeder_combout  = \u2_CMOS_Capture|Pre_CMOS_iDATA [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_CMOS_Capture|Pre_CMOS_iDATA [7]),
	.cin(gnd),
	.combout(\u2_CMOS_Capture|CMOS_oDATA[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[15]~feeder .lut_mask = 16'hFF00;
defparam \u2_CMOS_Capture|CMOS_oDATA[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y23_N21
dffeas \u2_CMOS_Capture|CMOS_oDATA[15] (
	.clk(\CMOS2_PCLK~input_o ),
	.d(\u2_CMOS_Capture|CMOS_oDATA[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2_CMOS_Capture|CMOS_oDATA[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_CMOS_Capture|CMOS_oDATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_CMOS_Capture|CMOS_oDATA[15] .is_wysiwyg = "true";
defparam \u2_CMOS_Capture|CMOS_oDATA[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 (
	.portawe(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\CMOS2_PCLK~input_o ),
	.clk1(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_getPos|u2_getPosedge|Equal0~0clkctrl_outclk ),
	.portadatain({\u2_CMOS_Capture|CMOS_oDATA [15],\u2_CMOS_Capture|CMOS_oDATA [14],\u2_CMOS_Capture|CMOS_oDATA [13],\u2_CMOS_Capture|CMOS_oDATA [12]}),
	.portaaddr({\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ram_address_a [10],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_first_bit_number = 12;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_first_bit_number = 12;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[12]~12 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[12]~12_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12])) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12])))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[12]~12 .lut_mask = 16'hF3C0;
defparam \u_Sdram_Control_4Port|mDATAIN[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[13]~13 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[13]~13_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13])) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13])))

	.dataa(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datab(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datac(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[13]~13 .lut_mask = 16'hB8B8;
defparam \u_Sdram_Control_4Port|mDATAIN[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[14]~14 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[14]~14_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & ((\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]))) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// (\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14]))

	.dataa(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datab(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datac(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[14]~14 .lut_mask = 16'hE2E2;
defparam \u_Sdram_Control_4Port|mDATAIN[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAIN[15]~15 (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAIN[15]~15_combout  = (\u_Sdram_Control_4Port|WR_MASK [0] & (\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15])) # (!\u_Sdram_Control_4Port|WR_MASK [0] & 
// ((\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15])))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datac(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datad(\u_Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAIN[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAIN[15]~15 .lut_mask = 16'hCFC0;
defparam \u_Sdram_Control_4Port|mDATAIN[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \cmos_config_1|WideOr7~0 (
// Equation(s):
// \cmos_config_1|WideOr7~0_combout  = (!\cmos_config_1|reg_index [8] & \cmos_config_1|reg_index [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cmos_config_1|reg_index [8]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr7~0 .lut_mask = 16'h0F00;
defparam \cmos_config_1|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \cmos_config_1|WideOr0~0 (
// Equation(s):
// \cmos_config_1|WideOr0~0_combout  = (!\cmos_config_1|reg_index [2] & (!\cmos_config_1|reg_index [1] & !\cmos_config_1|reg_index [3]))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(gnd),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr0~0 .lut_mask = 16'h0005;
defparam \cmos_config_1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \cmos_config_1|WideOr0~1 (
// Equation(s):
// \cmos_config_1|WideOr0~1_combout  = (!\cmos_config_1|reg_index [4] & (!\cmos_config_1|reg_index [5] & \cmos_config_1|WideOr0~0_combout ))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr0~1 .lut_mask = 16'h1010;
defparam \cmos_config_1|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \cmos_config_1|WideOr7~1 (
// Equation(s):
// \cmos_config_1|WideOr7~1_combout  = (\cmos_config_1|WideOr7~0_combout  & (((!\cmos_config_1|reg_index [0] & \cmos_config_1|WideOr0~1_combout )) # (!\cmos_config_1|reg_index [6])))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|WideOr7~0_combout ),
	.datad(\cmos_config_1|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr7~1 .lut_mask = 16'h7050;
defparam \cmos_config_1|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \cmos_config_1|i2c_data[22]~3 (
// Equation(s):
// \cmos_config_1|i2c_data[22]~3_combout  = (!\cmos_config_1|config_step.00~q  & (!\cmos_config_1|reg_conf_done_reg~q  & !\cmos_config_1|reg_index [8]))

	.dataa(\cmos_config_1|config_step.00~q ),
	.datab(gnd),
	.datac(\cmos_config_1|reg_conf_done_reg~q ),
	.datad(\cmos_config_1|reg_index [8]),
	.cin(gnd),
	.combout(\cmos_config_1|i2c_data[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|i2c_data[22]~3 .lut_mask = 16'h0005;
defparam \cmos_config_1|i2c_data[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \cmos_config_1|i2c_data[22]~2 (
// Equation(s):
// \cmos_config_1|i2c_data[22]~2_combout  = (\u_Reset_Delay|oRST_1~q  & (\cmos_config_1|i2c_data[22]~3_combout  & ((\cmos_config_1|LessThan1~0_combout ) # (!\cmos_config_1|Decoder0~0_combout ))))

	.dataa(\cmos_config_1|Decoder0~0_combout ),
	.datab(\cmos_config_1|LessThan1~0_combout ),
	.datac(\u_Reset_Delay|oRST_1~q ),
	.datad(\cmos_config_1|i2c_data[22]~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|i2c_data[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|i2c_data[22]~2 .lut_mask = 16'hD000;
defparam \cmos_config_1|i2c_data[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N7
dffeas \cmos_config_1|i2c_data[15] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[15] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \cmos_config_1|WideOr13~13 (
// Equation(s):
// \cmos_config_1|WideOr13~13_combout  = (\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [4] $ (((!\cmos_config_1|reg_index [3] & !\cmos_config_1|reg_index [2]))))) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [4] & 
// ((\cmos_config_1|reg_index [2]) # (!\cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~13 .lut_mask = 16'hF092;
defparam \cmos_config_1|WideOr13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \cmos_config_1|WideOr13~12 (
// Equation(s):
// \cmos_config_1|WideOr13~12_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [4] $ (\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [4]) # 
// (\cmos_config_1|reg_index [2]))) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [4] & \cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~12 .lut_mask = 16'h3EE0;
defparam \cmos_config_1|WideOr13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \cmos_config_1|WideOr13~14 (
// Equation(s):
// \cmos_config_1|WideOr13~14_combout  = (\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr13~12_combout ) # (!\cmos_config_1|reg_index [7])))) # (!\cmos_config_1|reg_index [6] & (!\cmos_config_1|WideOr13~13_combout  & (!\cmos_config_1|reg_index [7])))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|WideOr13~13_combout ),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|WideOr13~12_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~14 .lut_mask = 16'hAB0B;
defparam \cmos_config_1|WideOr13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \cmos_config_1|WideOr13~7 (
// Equation(s):
// \cmos_config_1|WideOr13~7_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [6]) # ((\cmos_config_1|reg_index [1] & \cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [7] & (!\cmos_config_1|reg_index [6] & 
// ((\cmos_config_1|reg_index [1]) # (\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~7 .lut_mask = 16'hCCB2;
defparam \cmos_config_1|WideOr13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \cmos_config_1|WideOr13~3 (
// Equation(s):
// \cmos_config_1|WideOr13~3_combout  = (\cmos_config_1|reg_index [7] & (((\cmos_config_1|reg_index [6])))) # (!\cmos_config_1|reg_index [7] & (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [2] & !\cmos_config_1|reg_index [6])))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~3 .lut_mask = 16'hCC10;
defparam \cmos_config_1|WideOr13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \cmos_config_1|WideOr13~4 (
// Equation(s):
// \cmos_config_1|WideOr13~4_combout  = (\cmos_config_1|reg_index [7] & (((!\cmos_config_1|reg_index [1] & !\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [6]))) # (!\cmos_config_1|reg_index [7] & (((\cmos_config_1|reg_index [2]) # 
// (\cmos_config_1|reg_index [6]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~4 .lut_mask = 16'h37FC;
defparam \cmos_config_1|WideOr13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \cmos_config_1|WideOr13~5 (
// Equation(s):
// \cmos_config_1|WideOr13~5_combout  = (!\cmos_config_1|reg_index [1] & (!\cmos_config_1|reg_index [7] & !\cmos_config_1|reg_index [6]))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(gnd),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~5 .lut_mask = 16'h0005;
defparam \cmos_config_1|WideOr13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \cmos_config_1|WideOr13~6 (
// Equation(s):
// \cmos_config_1|WideOr13~6_combout  = (\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [3])) # (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [3] & (\cmos_config_1|WideOr13~4_combout )) # (!\cmos_config_1|reg_index [3] & 
// ((!\cmos_config_1|WideOr13~5_combout )))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|WideOr13~4_combout ),
	.datad(\cmos_config_1|WideOr13~5_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~6 .lut_mask = 16'hC8D9;
defparam \cmos_config_1|WideOr13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \cmos_config_1|WideOr13~8 (
// Equation(s):
// \cmos_config_1|WideOr13~8_combout  = (\cmos_config_1|reg_index [4] & ((\cmos_config_1|WideOr13~6_combout  & (!\cmos_config_1|WideOr13~7_combout )) # (!\cmos_config_1|WideOr13~6_combout  & ((!\cmos_config_1|WideOr13~3_combout ))))) # 
// (!\cmos_config_1|reg_index [4] & (((\cmos_config_1|WideOr13~6_combout ))))

	.dataa(\cmos_config_1|WideOr13~7_combout ),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|WideOr13~3_combout ),
	.datad(\cmos_config_1|WideOr13~6_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~8 .lut_mask = 16'h770C;
defparam \cmos_config_1|WideOr13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \cmos_config_1|WideOr13~9 (
// Equation(s):
// \cmos_config_1|WideOr13~9_combout  = (\cmos_config_1|reg_index [3] & (((!\cmos_config_1|reg_index [2] & !\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [7]))) # (!\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [2]) # 
// ((\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~9 .lut_mask = 16'h3F6E;
defparam \cmos_config_1|WideOr13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \cmos_config_1|WideOr13~16 (
// Equation(s):
// \cmos_config_1|WideOr13~16_combout  = (\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [4]) # ((\cmos_config_1|reg_index [3] & !\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [1] & (((\cmos_config_1|reg_index [2])) # 
// (!\cmos_config_1|reg_index [3])))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~16 .lut_mask = 16'hF5B9;
defparam \cmos_config_1|WideOr13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \cmos_config_1|WideOr13~17 (
// Equation(s):
// \cmos_config_1|WideOr13~17_combout  = (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [4])) # (!\cmos_config_1|reg_index [6] & (((!\cmos_config_1|reg_index [7] & \cmos_config_1|WideOr13~16_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|WideOr13~16_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~17 .lut_mask = 16'h8D88;
defparam \cmos_config_1|WideOr13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \cmos_config_1|WideOr13~10 (
// Equation(s):
// \cmos_config_1|WideOr13~10_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr13~17_combout  & (\cmos_config_1|reg_index [7])) # (!\cmos_config_1|WideOr13~17_combout  & ((!\cmos_config_1|WideOr13~9_combout ))))) # (!\cmos_config_1|reg_index 
// [6] & (((\cmos_config_1|WideOr13~17_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr13~9_combout ),
	.datad(\cmos_config_1|WideOr13~17_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~10 .lut_mask = 16'hDD0A;
defparam \cmos_config_1|WideOr13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \cmos_config_1|WideOr13~11 (
// Equation(s):
// \cmos_config_1|WideOr13~11_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [0])) # (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [0] & (\cmos_config_1|WideOr13~8_combout )) # (!\cmos_config_1|reg_index [0] & 
// ((\cmos_config_1|WideOr13~10_combout )))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|WideOr13~8_combout ),
	.datad(\cmos_config_1|WideOr13~10_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~11 .lut_mask = 16'hD9C8;
defparam \cmos_config_1|WideOr13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \cmos_config_1|WideOr13~0 (
// Equation(s):
// \cmos_config_1|WideOr13~0_combout  = (\cmos_config_1|reg_index [2] & (((!\cmos_config_1|reg_index [3])) # (!\cmos_config_1|reg_index [4]))) # (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [3]) # (\cmos_config_1|reg_index [4] $ 
// (\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~0 .lut_mask = 16'h5FF6;
defparam \cmos_config_1|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \cmos_config_1|WideOr13~1 (
// Equation(s):
// \cmos_config_1|WideOr13~1_combout  = (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [1]))) # (!\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [3])))) # (!\cmos_config_1|reg_index [2] & 
// ((\cmos_config_1|reg_index [3] & ((!\cmos_config_1|reg_index [1]))) # (!\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [4]))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~1 .lut_mask = 16'hE24E;
defparam \cmos_config_1|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \cmos_config_1|WideOr13~2 (
// Equation(s):
// \cmos_config_1|WideOr13~2_combout  = (\cmos_config_1|reg_index [7] & (((!\cmos_config_1|WideOr13~1_combout ) # (!\cmos_config_1|reg_index [6])))) # (!\cmos_config_1|reg_index [7] & (!\cmos_config_1|WideOr13~0_combout  & (!\cmos_config_1|reg_index [6])))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|WideOr13~0_combout ),
	.datac(\cmos_config_1|reg_index [6]),
	.datad(\cmos_config_1|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~2 .lut_mask = 16'h0BAB;
defparam \cmos_config_1|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \cmos_config_1|WideOr13~15 (
// Equation(s):
// \cmos_config_1|WideOr13~15_combout  = (\cmos_config_1|reg_index [5] & ((\cmos_config_1|WideOr13~11_combout  & (\cmos_config_1|WideOr13~14_combout )) # (!\cmos_config_1|WideOr13~11_combout  & ((\cmos_config_1|WideOr13~2_combout ))))) # 
// (!\cmos_config_1|reg_index [5] & (((\cmos_config_1|WideOr13~11_combout ))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|WideOr13~14_combout ),
	.datac(\cmos_config_1|WideOr13~11_combout ),
	.datad(\cmos_config_1|WideOr13~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr13~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr13~15 .lut_mask = 16'hDAD0;
defparam \cmos_config_1|WideOr13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \cmos_config_1|i2c_data[8] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr13~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[8] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~0 (
// Equation(s):
// \cmos_config_1|u1|Mux0~0_combout  = (\cmos_config_1|u1|cyc_count [0] & (((\cmos_config_1|u1|cyc_count [3]) # (\cmos_config_1|i2c_data [8])))) # (!\cmos_config_1|u1|cyc_count [0] & ((\cmos_config_1|i2c_data [15]) # ((!\cmos_config_1|u1|cyc_count [3]))))

	.dataa(\cmos_config_1|i2c_data [15]),
	.datab(\cmos_config_1|u1|cyc_count [0]),
	.datac(\cmos_config_1|u1|cyc_count [3]),
	.datad(\cmos_config_1|i2c_data [8]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~0 .lut_mask = 16'hEFE3;
defparam \cmos_config_1|u1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N28
cycloneive_lcell_comb \cmos_config_1|WideOr15~19 (
// Equation(s):
// \cmos_config_1|WideOr15~19_combout  = (\cmos_config_1|reg_index [2] & (((\cmos_config_1|reg_index [7]) # (!\cmos_config_1|reg_index [4])))) # (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [0]) # ((\cmos_config_1|reg_index [7] & 
// \cmos_config_1|reg_index [4]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~19 .lut_mask = 16'hF4EE;
defparam \cmos_config_1|WideOr15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \cmos_config_1|WideOr15~20 (
// Equation(s):
// \cmos_config_1|WideOr15~20_combout  = (\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [5] & !\cmos_config_1|WideOr15~19_combout ))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr15~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~20 .lut_mask = 16'h0808;
defparam \cmos_config_1|WideOr15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
cycloneive_lcell_comb \cmos_config_1|WideOr15~0 (
// Equation(s):
// \cmos_config_1|WideOr15~0_combout  = (\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [5]) # ((\cmos_config_1|reg_index [1] & !\cmos_config_1|reg_index [4])))) # (!\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [1] & 
// (!\cmos_config_1|reg_index [5])) # (!\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [4])))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~0 .lut_mask = 16'h9DB8;
defparam \cmos_config_1|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \cmos_config_1|WideOr15~4 (
// Equation(s):
// \cmos_config_1|WideOr15~4_combout  = (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [5] & !\cmos_config_1|reg_index [4]))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(gnd),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~4 .lut_mask = 16'h0044;
defparam \cmos_config_1|WideOr15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
cycloneive_lcell_comb \cmos_config_1|WideOr15~1 (
// Equation(s):
// \cmos_config_1|WideOr15~1_combout  = (!\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [1] & !\cmos_config_1|reg_index [0])))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~1 .lut_mask = 16'h0040;
defparam \cmos_config_1|WideOr15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \cmos_config_1|WideOr15~2 (
// Equation(s):
// \cmos_config_1|WideOr15~2_combout  = (\cmos_config_1|reg_index [1] & (((!\cmos_config_1|reg_index [5]) # (!\cmos_config_1|reg_index [4])))) # (!\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [0]) # ((\cmos_config_1|reg_index [4]) # 
// (\cmos_config_1|reg_index [5]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~2 .lut_mask = 16'h3FFE;
defparam \cmos_config_1|WideOr15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \cmos_config_1|WideOr15~3 (
// Equation(s):
// \cmos_config_1|WideOr15~3_combout  = (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [2] & (\cmos_config_1|WideOr15~1_combout )) # (!\cmos_config_1|reg_index [2] & 
// ((!\cmos_config_1|WideOr15~2_combout )))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|WideOr15~1_combout ),
	.datad(\cmos_config_1|WideOr15~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~3 .lut_mask = 16'hC8D9;
defparam \cmos_config_1|WideOr15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \cmos_config_1|WideOr15~5 (
// Equation(s):
// \cmos_config_1|WideOr15~5_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr15~3_combout  & ((\cmos_config_1|WideOr15~4_combout ))) # (!\cmos_config_1|WideOr15~3_combout  & (!\cmos_config_1|WideOr15~0_combout )))) # 
// (!\cmos_config_1|reg_index [7] & (((\cmos_config_1|WideOr15~3_combout ))))

	.dataa(\cmos_config_1|WideOr15~0_combout ),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr15~4_combout ),
	.datad(\cmos_config_1|WideOr15~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~5 .lut_mask = 16'hF344;
defparam \cmos_config_1|WideOr15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \cmos_config_1|WideOr15~6 (
// Equation(s):
// \cmos_config_1|WideOr15~6_combout  = (!\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [1] $ (((\cmos_config_1|reg_index [2] & \cmos_config_1|reg_index [0])))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~6 .lut_mask = 16'h0708;
defparam \cmos_config_1|WideOr15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \cmos_config_1|WideOr15~10 (
// Equation(s):
// \cmos_config_1|WideOr15~10_combout  = (\cmos_config_1|reg_index [0]) # ((\cmos_config_1|reg_index [1]) # (\cmos_config_1|reg_index [2] $ (\cmos_config_1|reg_index [7])))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~10 .lut_mask = 16'hFFDE;
defparam \cmos_config_1|WideOr15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \cmos_config_1|WideOr15~7 (
// Equation(s):
// \cmos_config_1|WideOr15~7_combout  = (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [0] & (!\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [7])))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~7 .lut_mask = 16'h7400;
defparam \cmos_config_1|WideOr15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \cmos_config_1|WideOr15~8 (
// Equation(s):
// \cmos_config_1|WideOr15~8_combout  = (\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [0]) # ((\cmos_config_1|reg_index [7] & !\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [0] & 
// ((\cmos_config_1|reg_index [7]) # (\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~8 .lut_mask = 16'hCCE8;
defparam \cmos_config_1|WideOr15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \cmos_config_1|WideOr15~9 (
// Equation(s):
// \cmos_config_1|WideOr15~9_combout  = (\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [5])) # (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [5] & (\cmos_config_1|WideOr15~7_combout )) # (!\cmos_config_1|reg_index [5] & 
// ((\cmos_config_1|WideOr15~8_combout )))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr15~7_combout ),
	.datad(\cmos_config_1|WideOr15~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~9 .lut_mask = 16'hD9C8;
defparam \cmos_config_1|WideOr15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \cmos_config_1|WideOr15~11 (
// Equation(s):
// \cmos_config_1|WideOr15~11_combout  = (\cmos_config_1|reg_index [4] & ((\cmos_config_1|WideOr15~9_combout  & ((!\cmos_config_1|WideOr15~10_combout ))) # (!\cmos_config_1|WideOr15~9_combout  & (\cmos_config_1|WideOr15~6_combout )))) # 
// (!\cmos_config_1|reg_index [4] & (((\cmos_config_1|WideOr15~9_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|WideOr15~6_combout ),
	.datac(\cmos_config_1|WideOr15~10_combout ),
	.datad(\cmos_config_1|WideOr15~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~11 .lut_mask = 16'h5F88;
defparam \cmos_config_1|WideOr15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N24
cycloneive_lcell_comb \cmos_config_1|WideOr15~16 (
// Equation(s):
// \cmos_config_1|WideOr15~16_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [2] $ (((\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [4]))))) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [0] & 
// (\cmos_config_1|reg_index [4] & !\cmos_config_1|reg_index [2])))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~16 .lut_mask = 16'hA248;
defparam \cmos_config_1|WideOr15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N8
cycloneive_lcell_comb \cmos_config_1|WideOr15~12 (
// Equation(s):
// \cmos_config_1|WideOr15~12_combout  = (\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [0] $ (!\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [5] $ 
// (\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~12 .lut_mask = 16'h8370;
defparam \cmos_config_1|WideOr15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N22
cycloneive_lcell_comb \cmos_config_1|WideOr15~13 (
// Equation(s):
// \cmos_config_1|WideOr15~13_combout  = (\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [0]) # (\cmos_config_1|reg_index [5] $ (\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [2]) # 
// (\cmos_config_1|reg_index [5] $ (\cmos_config_1|reg_index [0]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~13 .lut_mask = 16'hDFE6;
defparam \cmos_config_1|WideOr15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N12
cycloneive_lcell_comb \cmos_config_1|WideOr15~14 (
// Equation(s):
// \cmos_config_1|WideOr15~14_combout  = (\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [4])) # (!\cmos_config_1|reg_index [0] & (!\cmos_config_1|reg_index [4] & !\cmos_config_1|reg_index [2])))) # 
// (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [4] & (!\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [2])))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~14 .lut_mask = 16'h8592;
defparam \cmos_config_1|WideOr15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N10
cycloneive_lcell_comb \cmos_config_1|WideOr15~15 (
// Equation(s):
// \cmos_config_1|WideOr15~15_combout  = (\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [7]) # ((!\cmos_config_1|WideOr15~13_combout )))) # (!\cmos_config_1|reg_index [1] & (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr15~14_combout 
// ))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr15~13_combout ),
	.datad(\cmos_config_1|WideOr15~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~15 .lut_mask = 16'h9B8A;
defparam \cmos_config_1|WideOr15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N14
cycloneive_lcell_comb \cmos_config_1|WideOr15~17 (
// Equation(s):
// \cmos_config_1|WideOr15~17_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr15~15_combout  & (\cmos_config_1|WideOr15~16_combout )) # (!\cmos_config_1|WideOr15~15_combout  & ((!\cmos_config_1|WideOr15~12_combout ))))) # 
// (!\cmos_config_1|reg_index [7] & (((\cmos_config_1|WideOr15~15_combout ))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|WideOr15~16_combout ),
	.datac(\cmos_config_1|WideOr15~12_combout ),
	.datad(\cmos_config_1|WideOr15~15_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~17 .lut_mask = 16'hDD0A;
defparam \cmos_config_1|WideOr15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \cmos_config_1|WideOr15~18 (
// Equation(s):
// \cmos_config_1|WideOr15~18_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [6]) # ((\cmos_config_1|WideOr15~11_combout )))) # (!\cmos_config_1|reg_index [3] & (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr15~17_combout ))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|WideOr15~11_combout ),
	.datad(\cmos_config_1|WideOr15~17_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~18 .lut_mask = 16'hB9A8;
defparam \cmos_config_1|WideOr15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \cmos_config_1|WideOr15~21 (
// Equation(s):
// \cmos_config_1|WideOr15~21_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr15~18_combout  & (\cmos_config_1|WideOr15~20_combout )) # (!\cmos_config_1|WideOr15~18_combout  & ((\cmos_config_1|WideOr15~5_combout ))))) # 
// (!\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr15~18_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|WideOr15~20_combout ),
	.datac(\cmos_config_1|WideOr15~5_combout ),
	.datad(\cmos_config_1|WideOr15~18_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr15~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr15~21 .lut_mask = 16'hDDA0;
defparam \cmos_config_1|WideOr15~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \cmos_config_1|i2c_data[6] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr15~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[6] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \cmos_config_1|WideOr8~6 (
// Equation(s):
// \cmos_config_1|WideOr8~6_combout  = (\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [3])) # (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [3])))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr8~6 .lut_mask = 16'h5080;
defparam \cmos_config_1|WideOr8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \cmos_config_1|WideOr8~10 (
// Equation(s):
// \cmos_config_1|WideOr8~10_combout  = (\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1] & !\cmos_config_1|reg_index [3])))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr8~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr8~10 .lut_mask = 16'h0080;
defparam \cmos_config_1|WideOr8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \cmos_config_1|WideOr8~7 (
// Equation(s):
// \cmos_config_1|WideOr8~7_combout  = (!\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [2] $ (((\cmos_config_1|reg_index [1]) # (\cmos_config_1|reg_index [0])))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr8~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr8~7 .lut_mask = 16'h0154;
defparam \cmos_config_1|WideOr8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \cmos_config_1|WideOr8~8 (
// Equation(s):
// \cmos_config_1|WideOr8~8_combout  = (\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [3] $ (((\cmos_config_1|reg_index [2]))))) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [0]) # 
// (\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr8~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr8~8 .lut_mask = 16'h66A8;
defparam \cmos_config_1|WideOr8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \cmos_config_1|WideOr8~9 (
// Equation(s):
// \cmos_config_1|WideOr8~9_combout  = (\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [5])) # (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [5] & (\cmos_config_1|WideOr8~7_combout )) # (!\cmos_config_1|reg_index [5] & 
// ((\cmos_config_1|WideOr8~8_combout )))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr8~7_combout ),
	.datad(\cmos_config_1|WideOr8~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr8~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr8~9 .lut_mask = 16'hD9C8;
defparam \cmos_config_1|WideOr8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \cmos_config_1|WideOr8~11 (
// Equation(s):
// \cmos_config_1|WideOr8~11_combout  = (\cmos_config_1|reg_index [4] & ((\cmos_config_1|WideOr8~9_combout  & ((\cmos_config_1|WideOr8~10_combout ))) # (!\cmos_config_1|WideOr8~9_combout  & (\cmos_config_1|WideOr8~6_combout )))) # (!\cmos_config_1|reg_index 
// [4] & (((\cmos_config_1|WideOr8~9_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|WideOr8~6_combout ),
	.datac(\cmos_config_1|WideOr8~10_combout ),
	.datad(\cmos_config_1|WideOr8~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr8~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr8~11 .lut_mask = 16'hF588;
defparam \cmos_config_1|WideOr8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \cmos_config_1|WideOr8~0 (
// Equation(s):
// \cmos_config_1|WideOr8~0_combout  = (\cmos_config_1|reg_index [3] & (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [0] $ (!\cmos_config_1|reg_index [1])))) # (!\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [0] & 
// (\cmos_config_1|reg_index [1] & \cmos_config_1|reg_index [2])))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr8~0 .lut_mask = 16'h4082;
defparam \cmos_config_1|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \cmos_config_1|WideOr8~1 (
// Equation(s):
// \cmos_config_1|WideOr8~1_combout  = (\cmos_config_1|reg_index [4] & (((\cmos_config_1|WideOr8~0_combout )) # (!\cmos_config_1|reg_index [7]))) # (!\cmos_config_1|reg_index [4] & (!\cmos_config_1|reg_index [7] & (!\cmos_config_1|WideOr0~0_combout )))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr0~0_combout ),
	.datad(\cmos_config_1|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr8~1 .lut_mask = 16'hAB23;
defparam \cmos_config_1|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \cmos_config_1|WideOr8~2 (
// Equation(s):
// \cmos_config_1|WideOr8~2_combout  = (\cmos_config_1|reg_index [3]) # ((\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [2]))) # (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1])))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr8~2 .lut_mask = 16'hFEAE;
defparam \cmos_config_1|WideOr8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \cmos_config_1|WideOr8~3 (
// Equation(s):
// \cmos_config_1|WideOr8~3_combout  = (\cmos_config_1|reg_index [4] & !\cmos_config_1|WideOr8~2_combout )

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cmos_config_1|WideOr8~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr8~3 .lut_mask = 16'h00AA;
defparam \cmos_config_1|WideOr8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \cmos_config_1|WideOr14~19 (
// Equation(s):
// \cmos_config_1|WideOr14~19_combout  = (!\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [1] & !\cmos_config_1|reg_index [0]))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~19 .lut_mask = 16'h0404;
defparam \cmos_config_1|WideOr14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \cmos_config_1|WideOr8~4 (
// Equation(s):
// \cmos_config_1|WideOr8~4_combout  = (\cmos_config_1|WideOr8~3_combout ) # ((\cmos_config_1|reg_index [3] & (\cmos_config_1|WideOr14~19_combout  & \cmos_config_1|reg_index [2])))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|WideOr8~3_combout ),
	.datac(\cmos_config_1|WideOr14~19_combout ),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr8~4 .lut_mask = 16'hECCC;
defparam \cmos_config_1|WideOr8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \cmos_config_1|WideOr8~5 (
// Equation(s):
// \cmos_config_1|WideOr8~5_combout  = (\cmos_config_1|reg_index [5] & (((\cmos_config_1|WideOr8~1_combout )))) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr8~4_combout ))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|WideOr8~1_combout ),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|WideOr8~4_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr8~5 .lut_mask = 16'hCAC0;
defparam \cmos_config_1|WideOr8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \cmos_config_1|WideOr8~12 (
// Equation(s):
// \cmos_config_1|WideOr8~12_combout  = (\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr8~5_combout )))) # (!\cmos_config_1|reg_index [6] & (\cmos_config_1|WideOr8~11_combout  & (!\cmos_config_1|reg_index [7])))

	.dataa(\cmos_config_1|WideOr8~11_combout ),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [6]),
	.datad(\cmos_config_1|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr8~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr8~12 .lut_mask = 16'hF202;
defparam \cmos_config_1|WideOr8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N13
dffeas \cmos_config_1|i2c_data[13] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr8~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[13] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneive_lcell_comb \cmos_config_1|Decoder0~1 (
// Equation(s):
// \cmos_config_1|Decoder0~1_combout  = (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [2] & (!\cmos_config_1|reg_index [0] & \cmos_config_1|reg_index [5])))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|Decoder0~1 .lut_mask = 16'h0400;
defparam \cmos_config_1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \cmos_config_1|Decoder0~2 (
// Equation(s):
// \cmos_config_1|Decoder0~2_combout  = (\cmos_config_1|Decoder0~1_combout  & \cmos_config_1|Decoder0~0_combout )

	.dataa(\cmos_config_1|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\cmos_config_1|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|Decoder0~2 .lut_mask = 16'hA0A0;
defparam \cmos_config_1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N29
dffeas \cmos_config_1|i2c_data[14] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[14] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~6 (
// Equation(s):
// \cmos_config_1|u1|Mux0~6_combout  = (\cmos_config_1|u1|cyc_count [3] & ((\cmos_config_1|u1|cyc_count [0] & ((\cmos_config_1|i2c_data [14]))) # (!\cmos_config_1|u1|cyc_count [0] & (\cmos_config_1|i2c_data [13])))) # (!\cmos_config_1|u1|cyc_count [3] & 
// (((!\cmos_config_1|u1|cyc_count [0]))))

	.dataa(\cmos_config_1|u1|cyc_count [3]),
	.datab(\cmos_config_1|i2c_data [13]),
	.datac(\cmos_config_1|u1|cyc_count [0]),
	.datad(\cmos_config_1|i2c_data [14]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~6 .lut_mask = 16'hAD0D;
defparam \cmos_config_1|u1|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \cmos_config_1|WideOr14~0 (
// Equation(s):
// \cmos_config_1|WideOr14~0_combout  = (\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [0] & \cmos_config_1|reg_index [3]))

	.dataa(gnd),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~0 .lut_mask = 16'hC000;
defparam \cmos_config_1|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \cmos_config_1|WideOr14~1 (
// Equation(s):
// \cmos_config_1|WideOr14~1_combout  = (\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [4] & \cmos_config_1|WideOr14~0_combout )))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~1 .lut_mask = 16'h8000;
defparam \cmos_config_1|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \cmos_config_1|WideOr14~15 (
// Equation(s):
// \cmos_config_1|WideOr14~15_combout  = (\cmos_config_1|reg_index [0] & (((\cmos_config_1|reg_index [4] & \cmos_config_1|reg_index [3])))) # (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1] & ((!\cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~15 .lut_mask = 16'hA044;
defparam \cmos_config_1|WideOr14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \cmos_config_1|WideOr14~20 (
// Equation(s):
// \cmos_config_1|WideOr14~20_combout  = (!\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [3] & \cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [4] & (!\cmos_config_1|reg_index [3] & 
// !\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~20 .lut_mask = 16'h4001;
defparam \cmos_config_1|WideOr14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \cmos_config_1|WideOr14~21 (
// Equation(s):
// \cmos_config_1|WideOr14~21_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|WideOr14~20_combout  & (\cmos_config_1|reg_index [2] $ (!\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|WideOr14~20_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~21 .lut_mask = 16'hA9A0;
defparam \cmos_config_1|WideOr14~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \cmos_config_1|WideOr14~16 (
// Equation(s):
// \cmos_config_1|WideOr14~16_combout  = (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1] & (!\cmos_config_1|reg_index [4] & !\cmos_config_1|reg_index [3])))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~16 .lut_mask = 16'h0004;
defparam \cmos_config_1|WideOr14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \cmos_config_1|WideOr14~17 (
// Equation(s):
// \cmos_config_1|WideOr14~17_combout  = (\cmos_config_1|reg_index [5] & ((\cmos_config_1|WideOr14~21_combout  & ((\cmos_config_1|WideOr14~16_combout ))) # (!\cmos_config_1|WideOr14~21_combout  & (\cmos_config_1|WideOr14~15_combout )))) # 
// (!\cmos_config_1|reg_index [5] & (((\cmos_config_1|WideOr14~21_combout ))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|WideOr14~15_combout ),
	.datac(\cmos_config_1|WideOr14~21_combout ),
	.datad(\cmos_config_1|WideOr14~16_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~17 .lut_mask = 16'hF858;
defparam \cmos_config_1|WideOr14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \cmos_config_1|WideOr14~6 (
// Equation(s):
// \cmos_config_1|WideOr14~6_combout  = (\cmos_config_1|reg_index [3] & (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [5] & !\cmos_config_1|reg_index [0])))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~6 .lut_mask = 16'h0020;
defparam \cmos_config_1|WideOr14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \cmos_config_1|WideOr14~2 (
// Equation(s):
// \cmos_config_1|WideOr14~2_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [3]))) # (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [2] & 
// ((\cmos_config_1|reg_index [0]) # (!\cmos_config_1|reg_index [3]))) # (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~2 .lut_mask = 16'h40D4;
defparam \cmos_config_1|WideOr14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \cmos_config_1|WideOr14~3 (
// Equation(s):
// \cmos_config_1|WideOr14~3_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [3] $ (((\cmos_config_1|reg_index [2] & \cmos_config_1|reg_index [0]))))) # (!\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [2] & 
// (\cmos_config_1|reg_index [0] & \cmos_config_1|reg_index [3])))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~3 .lut_mask = 16'h3A80;
defparam \cmos_config_1|WideOr14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \cmos_config_1|WideOr14~4 (
// Equation(s):
// \cmos_config_1|WideOr14~4_combout  = (\cmos_config_1|reg_index [5] & (((!\cmos_config_1|reg_index [3])))) # (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [0]) # (!\cmos_config_1|reg_index [3]))) # 
// (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [3])))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~4 .lut_mask = 16'h45FA;
defparam \cmos_config_1|WideOr14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \cmos_config_1|WideOr14~5 (
// Equation(s):
// \cmos_config_1|WideOr14~5_combout  = (\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [1] & (\cmos_config_1|WideOr14~3_combout )) # (!\cmos_config_1|reg_index [1] & 
// ((!\cmos_config_1|WideOr14~4_combout )))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|WideOr14~3_combout ),
	.datad(\cmos_config_1|WideOr14~4_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~5 .lut_mask = 16'hC8D9;
defparam \cmos_config_1|WideOr14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \cmos_config_1|WideOr14~7 (
// Equation(s):
// \cmos_config_1|WideOr14~7_combout  = (\cmos_config_1|reg_index [4] & ((\cmos_config_1|WideOr14~5_combout  & (\cmos_config_1|WideOr14~6_combout )) # (!\cmos_config_1|WideOr14~5_combout  & ((\cmos_config_1|WideOr14~2_combout ))))) # 
// (!\cmos_config_1|reg_index [4] & (((\cmos_config_1|WideOr14~5_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|WideOr14~6_combout ),
	.datac(\cmos_config_1|WideOr14~2_combout ),
	.datad(\cmos_config_1|WideOr14~5_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~7 .lut_mask = 16'hDDA0;
defparam \cmos_config_1|WideOr14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \cmos_config_1|WideOr14~8 (
// Equation(s):
// \cmos_config_1|WideOr14~8_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [3] & \cmos_config_1|reg_index [1])))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~8 .lut_mask = 16'h8000;
defparam \cmos_config_1|WideOr14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneive_lcell_comb \cmos_config_1|WideOr14~12 (
// Equation(s):
// \cmos_config_1|WideOr14~12_combout  = (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [0] & (!\cmos_config_1|reg_index [3] & \cmos_config_1|reg_index [5])))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~12 .lut_mask = 16'h0400;
defparam \cmos_config_1|WideOr14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \cmos_config_1|WideOr14~9 (
// Equation(s):
// \cmos_config_1|WideOr14~9_combout  = (\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [0]) # (\cmos_config_1|reg_index [5]))) # (!\cmos_config_1|reg_index [3] & ((!\cmos_config_1|reg_index [5]) # 
// (!\cmos_config_1|reg_index [0]))))) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [5] $ (((\cmos_config_1|reg_index [3] & !\cmos_config_1|reg_index [0])))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~9 .lut_mask = 16'hDBA6;
defparam \cmos_config_1|WideOr14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \cmos_config_1|WideOr14~10 (
// Equation(s):
// \cmos_config_1|WideOr14~10_combout  = (\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [5]))) # (!\cmos_config_1|reg_index [1] & (!\cmos_config_1|reg_index [3] & 
// (\cmos_config_1|reg_index [0] $ (\cmos_config_1|reg_index [5]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~10 .lut_mask = 16'h0190;
defparam \cmos_config_1|WideOr14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneive_lcell_comb \cmos_config_1|WideOr14~11 (
// Equation(s):
// \cmos_config_1|WideOr14~11_combout  = (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [4]) # ((!\cmos_config_1|WideOr14~9_combout )))) # (!\cmos_config_1|reg_index [2] & (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|WideOr14~10_combout ))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|WideOr14~9_combout ),
	.datad(\cmos_config_1|WideOr14~10_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~11 .lut_mask = 16'h9B8A;
defparam \cmos_config_1|WideOr14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \cmos_config_1|WideOr14~13 (
// Equation(s):
// \cmos_config_1|WideOr14~13_combout  = (\cmos_config_1|reg_index [4] & ((\cmos_config_1|WideOr14~11_combout  & ((\cmos_config_1|WideOr14~12_combout ))) # (!\cmos_config_1|WideOr14~11_combout  & (\cmos_config_1|WideOr14~8_combout )))) # 
// (!\cmos_config_1|reg_index [4] & (((\cmos_config_1|WideOr14~11_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|WideOr14~8_combout ),
	.datac(\cmos_config_1|WideOr14~12_combout ),
	.datad(\cmos_config_1|WideOr14~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~13 .lut_mask = 16'hF588;
defparam \cmos_config_1|WideOr14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \cmos_config_1|WideOr14~14 (
// Equation(s):
// \cmos_config_1|WideOr14~14_combout  = (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [7])) # (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [7] & (\cmos_config_1|WideOr14~7_combout )) # (!\cmos_config_1|reg_index [7] & 
// ((\cmos_config_1|WideOr14~13_combout )))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr14~7_combout ),
	.datad(\cmos_config_1|WideOr14~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~14 .lut_mask = 16'hD9C8;
defparam \cmos_config_1|WideOr14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \cmos_config_1|WideOr14~18 (
// Equation(s):
// \cmos_config_1|WideOr14~18_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr14~14_combout  & ((\cmos_config_1|WideOr14~17_combout ))) # (!\cmos_config_1|WideOr14~14_combout  & (\cmos_config_1|WideOr14~1_combout )))) # 
// (!\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr14~14_combout ))))

	.dataa(\cmos_config_1|WideOr14~1_combout ),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|WideOr14~17_combout ),
	.datad(\cmos_config_1|WideOr14~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr14~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr14~18 .lut_mask = 16'hF388;
defparam \cmos_config_1|WideOr14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N9
dffeas \cmos_config_1|i2c_data[7] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr14~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[7] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~7 (
// Equation(s):
// \cmos_config_1|u1|Mux0~7_combout  = (\cmos_config_1|u1|Mux0~6_combout  & ((\cmos_config_1|i2c_data [6]) # ((\cmos_config_1|u1|cyc_count [3])))) # (!\cmos_config_1|u1|Mux0~6_combout  & (((!\cmos_config_1|u1|cyc_count [3] & \cmos_config_1|i2c_data [7]))))

	.dataa(\cmos_config_1|i2c_data [6]),
	.datab(\cmos_config_1|u1|Mux0~6_combout ),
	.datac(\cmos_config_1|u1|cyc_count [3]),
	.datad(\cmos_config_1|i2c_data [7]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~7 .lut_mask = 16'hCBC8;
defparam \cmos_config_1|u1|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cycloneive_lcell_comb \cmos_config_1|WideOr9~13 (
// Equation(s):
// \cmos_config_1|WideOr9~13_combout  = (\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [0] & ((!\cmos_config_1|reg_index [3]) # (!\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~13 .lut_mask = 16'h20A0;
defparam \cmos_config_1|WideOr9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \cmos_config_1|WideOr0~2 (
// Equation(s):
// \cmos_config_1|WideOr0~2_combout  = (\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [0] & \cmos_config_1|reg_index [1])))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr0~2 .lut_mask = 16'h8000;
defparam \cmos_config_1|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \cmos_config_1|WideOr9~11 (
// Equation(s):
// \cmos_config_1|WideOr9~11_combout  = (\cmos_config_1|reg_index [3]) # (\cmos_config_1|reg_index [1] $ (((!\cmos_config_1|reg_index [0] & \cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~11 .lut_mask = 16'hEBEE;
defparam \cmos_config_1|WideOr9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \cmos_config_1|WideOr9~12 (
// Equation(s):
// \cmos_config_1|WideOr9~12_combout  = (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [6] & ((!\cmos_config_1|WideOr9~11_combout ))) # (!\cmos_config_1|reg_index [6] & (!\cmos_config_1|WideOr0~2_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr0~2_combout ),
	.datad(\cmos_config_1|WideOr9~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~12 .lut_mask = 16'h0123;
defparam \cmos_config_1|WideOr9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \cmos_config_1|WideOr9~14 (
// Equation(s):
// \cmos_config_1|WideOr9~14_combout  = (\cmos_config_1|WideOr9~12_combout ) # ((\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [5] & \cmos_config_1|WideOr9~13_combout )))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr9~13_combout ),
	.datad(\cmos_config_1|WideOr9~12_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~14 .lut_mask = 16'hFF80;
defparam \cmos_config_1|WideOr9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \cmos_config_1|WideOr9~7 (
// Equation(s):
// \cmos_config_1|WideOr9~7_combout  = (\cmos_config_1|reg_index [6] & (!\cmos_config_1|reg_index [2] & ((!\cmos_config_1|reg_index [1])))) # (!\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [2] $ ((\cmos_config_1|reg_index [5]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [6]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~7 .lut_mask = 16'h0656;
defparam \cmos_config_1|WideOr9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \cmos_config_1|WideOr9~8 (
// Equation(s):
// \cmos_config_1|WideOr9~8_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [1])))) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [2] $ (((\cmos_config_1|reg_index [0]) # 
// (\cmos_config_1|reg_index [1])))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~8 .lut_mask = 16'h9912;
defparam \cmos_config_1|WideOr9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \cmos_config_1|WideOr9~9 (
// Equation(s):
// \cmos_config_1|WideOr9~9_combout  = (\cmos_config_1|reg_index [3] & (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr9~8_combout )))) # (!\cmos_config_1|reg_index [3] & (((\cmos_config_1|WideOr9~7_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|WideOr9~7_combout ),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|WideOr9~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~9 .lut_mask = 16'h5C0C;
defparam \cmos_config_1|WideOr9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \cmos_config_1|WideOr9~4 (
// Equation(s):
// \cmos_config_1|WideOr9~4_combout  = (\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [3]) # (\cmos_config_1|reg_index [0])))) # (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [3] & 
// ((!\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~4 .lut_mask = 16'hA844;
defparam \cmos_config_1|WideOr9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \cmos_config_1|WideOr9~5 (
// Equation(s):
// \cmos_config_1|WideOr9~5_combout  = (\cmos_config_1|reg_index [5] & (((\cmos_config_1|WideOr9~4_combout )))) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [0] & (\cmos_config_1|WideOr0~0_combout )))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr0~0_combout ),
	.datad(\cmos_config_1|WideOr9~4_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~5 .lut_mask = 16'hEC20;
defparam \cmos_config_1|WideOr9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \cmos_config_1|WideOr9~6 (
// Equation(s):
// \cmos_config_1|WideOr9~6_combout  = (\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr9~5_combout )))) # (!\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [5] & (\cmos_config_1|WideOr0~2_combout )))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr0~2_combout ),
	.datad(\cmos_config_1|WideOr9~5_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~6 .lut_mask = 16'hEA40;
defparam \cmos_config_1|WideOr9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \cmos_config_1|WideOr9~10 (
// Equation(s):
// \cmos_config_1|WideOr9~10_combout  = (\cmos_config_1|reg_index [7] & (((\cmos_config_1|reg_index [4]) # (\cmos_config_1|WideOr9~6_combout )))) # (!\cmos_config_1|reg_index [7] & (\cmos_config_1|WideOr9~9_combout  & (!\cmos_config_1|reg_index [4])))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|WideOr9~9_combout ),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|WideOr9~6_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~10 .lut_mask = 16'hAEA4;
defparam \cmos_config_1|WideOr9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \cmos_config_1|WideOr18~0 (
// Equation(s):
// \cmos_config_1|WideOr18~0_combout  = (!\cmos_config_1|reg_index [1] & !\cmos_config_1|reg_index [2])

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~0 .lut_mask = 16'h0055;
defparam \cmos_config_1|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \cmos_config_1|WideOr9~1 (
// Equation(s):
// \cmos_config_1|WideOr9~1_combout  = (\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [5]) # (\cmos_config_1|reg_index [1] $ (\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [1]) # 
// ((\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~1 .lut_mask = 16'hF6EE;
defparam \cmos_config_1|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \cmos_config_1|WideOr9~0 (
// Equation(s):
// \cmos_config_1|WideOr9~0_combout  = (\cmos_config_1|reg_index [1] & (((\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [0])) # (!\cmos_config_1|reg_index [5] & 
// ((\cmos_config_1|reg_index [2])))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~0 .lut_mask = 16'hEF20;
defparam \cmos_config_1|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \cmos_config_1|WideOr9~2 (
// Equation(s):
// \cmos_config_1|WideOr9~2_combout  = (\cmos_config_1|reg_index [3] & (((\cmos_config_1|WideOr9~0_combout )))) # (!\cmos_config_1|reg_index [3] & (!\cmos_config_1|reg_index [6] & (!\cmos_config_1|WideOr9~1_combout )))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|WideOr9~1_combout ),
	.datad(\cmos_config_1|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~2 .lut_mask = 16'hAB01;
defparam \cmos_config_1|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \cmos_config_1|WideOr9~3 (
// Equation(s):
// \cmos_config_1|WideOr9~3_combout  = (\cmos_config_1|WideOr9~2_combout ) # ((\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [3]) # (!\cmos_config_1|WideOr18~0_combout ))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|WideOr18~0_combout ),
	.datad(\cmos_config_1|WideOr9~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~3 .lut_mask = 16'hFF8C;
defparam \cmos_config_1|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \cmos_config_1|WideOr9~15 (
// Equation(s):
// \cmos_config_1|WideOr9~15_combout  = (\cmos_config_1|reg_index [4] & ((\cmos_config_1|WideOr9~10_combout  & (\cmos_config_1|WideOr9~14_combout )) # (!\cmos_config_1|WideOr9~10_combout  & ((\cmos_config_1|WideOr9~3_combout ))))) # 
// (!\cmos_config_1|reg_index [4] & (((\cmos_config_1|WideOr9~10_combout ))))

	.dataa(\cmos_config_1|WideOr9~14_combout ),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|WideOr9~10_combout ),
	.datad(\cmos_config_1|WideOr9~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr9~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr9~15 .lut_mask = 16'hBCB0;
defparam \cmos_config_1|WideOr9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N5
dffeas \cmos_config_1|i2c_data[12] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr9~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[12] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \cmos_config_1|WideOr10~3 (
// Equation(s):
// \cmos_config_1|WideOr10~3_combout  = (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [1] $ (\cmos_config_1|reg_index [0]))) # (!\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [1] & 
// \cmos_config_1|reg_index [0]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~3 .lut_mask = 16'h2880;
defparam \cmos_config_1|WideOr10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \cmos_config_1|WideOr10~1 (
// Equation(s):
// \cmos_config_1|WideOr10~1_combout  = (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [6] & (!\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [1] & !\cmos_config_1|reg_index [0]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~1 .lut_mask = 16'h0414;
defparam \cmos_config_1|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \cmos_config_1|WideOr10~0 (
// Equation(s):
// \cmos_config_1|WideOr10~0_combout  = (\cmos_config_1|reg_index [2] & (!\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [1]))) # (!\cmos_config_1|reg_index [2] & (!\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [6]) # 
// (\cmos_config_1|reg_index [0]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~0 .lut_mask = 16'h2524;
defparam \cmos_config_1|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \cmos_config_1|WideOr10~2 (
// Equation(s):
// \cmos_config_1|WideOr10~2_combout  = (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [5] & ((\cmos_config_1|WideOr10~0_combout ))) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|WideOr10~1_combout ))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr10~1_combout ),
	.datad(\cmos_config_1|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~2 .lut_mask = 16'h3210;
defparam \cmos_config_1|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \cmos_config_1|WideOr10~4 (
// Equation(s):
// \cmos_config_1|WideOr10~4_combout  = (\cmos_config_1|WideOr10~2_combout ) # ((\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [5] & \cmos_config_1|WideOr10~3_combout )))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr10~3_combout ),
	.datad(\cmos_config_1|WideOr10~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~4 .lut_mask = 16'hFF80;
defparam \cmos_config_1|WideOr10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \cmos_config_1|WideOr10~5 (
// Equation(s):
// \cmos_config_1|WideOr10~5_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [2]) # (\cmos_config_1|reg_index [0]))) # (!\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~5 .lut_mask = 16'h8C84;
defparam \cmos_config_1|WideOr10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \cmos_config_1|WideOr10~9 (
// Equation(s):
// \cmos_config_1|WideOr10~9_combout  = (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [5])) # (!\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [6])))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~9 .lut_mask = 16'hA0C0;
defparam \cmos_config_1|WideOr10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \cmos_config_1|WideOr10~6 (
// Equation(s):
// \cmos_config_1|WideOr10~6_combout  = (\cmos_config_1|reg_index [6]) # ((!\cmos_config_1|reg_index [2] & \cmos_config_1|reg_index [5]))

	.dataa(gnd),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~6 .lut_mask = 16'hCFCC;
defparam \cmos_config_1|WideOr10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \cmos_config_1|WideOr10~7 (
// Equation(s):
// \cmos_config_1|WideOr10~7_combout  = (\cmos_config_1|reg_index [5] & (((!\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [6] & (!\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [6] & 
// ((\cmos_config_1|reg_index [2]) # (\cmos_config_1|reg_index [0])))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~7 .lut_mask = 16'h1F1E;
defparam \cmos_config_1|WideOr10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \cmos_config_1|WideOr10~8 (
// Equation(s):
// \cmos_config_1|WideOr10~8_combout  = (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [1] & (\cmos_config_1|WideOr10~6_combout )) # (!\cmos_config_1|reg_index [1] & 
// ((!\cmos_config_1|WideOr10~7_combout )))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|WideOr10~6_combout ),
	.datad(\cmos_config_1|WideOr10~7_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~8 .lut_mask = 16'hC8D9;
defparam \cmos_config_1|WideOr10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \cmos_config_1|WideOr10~10 (
// Equation(s):
// \cmos_config_1|WideOr10~10_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr10~8_combout  & ((!\cmos_config_1|WideOr10~9_combout ))) # (!\cmos_config_1|WideOr10~8_combout  & (!\cmos_config_1|WideOr10~5_combout )))) # 
// (!\cmos_config_1|reg_index [7] & (((\cmos_config_1|WideOr10~8_combout ))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|WideOr10~5_combout ),
	.datac(\cmos_config_1|WideOr10~9_combout ),
	.datad(\cmos_config_1|WideOr10~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~10 .lut_mask = 16'h5F22;
defparam \cmos_config_1|WideOr10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \cmos_config_1|WideOr10~11 (
// Equation(s):
// \cmos_config_1|WideOr10~11_combout  = (\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [7])))) # (!\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [5]) # ((\cmos_config_1|reg_index [0]) # 
// (\cmos_config_1|reg_index [7]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~11 .lut_mask = 16'hDD54;
defparam \cmos_config_1|WideOr10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \cmos_config_1|WideOr10~12 (
// Equation(s):
// \cmos_config_1|WideOr10~12_combout  = (\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [5] & \cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [7] & (!\cmos_config_1|reg_index [5] & 
// !\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~12 .lut_mask = 16'h8010;
defparam \cmos_config_1|WideOr10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \cmos_config_1|WideOr10~13 (
// Equation(s):
// \cmos_config_1|WideOr10~13_combout  = (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [0] $ 
// (\cmos_config_1|reg_index [1])))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~13 .lut_mask = 16'h0114;
defparam \cmos_config_1|WideOr10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \cmos_config_1|WideOr10~14 (
// Equation(s):
// \cmos_config_1|WideOr10~14_combout  = (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [6]) # ((\cmos_config_1|WideOr10~12_combout )))) # (!\cmos_config_1|reg_index [2] & (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr10~13_combout ))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|WideOr10~12_combout ),
	.datad(\cmos_config_1|WideOr10~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~14 .lut_mask = 16'hB9A8;
defparam \cmos_config_1|WideOr10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \cmos_config_1|WideOr10~15 (
// Equation(s):
// \cmos_config_1|WideOr10~15_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [7] & ((!\cmos_config_1|reg_index [0]) # (!\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~15 .lut_mask = 16'h4C00;
defparam \cmos_config_1|WideOr10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \cmos_config_1|WideOr10~16 (
// Equation(s):
// \cmos_config_1|WideOr10~16_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr10~14_combout  & ((\cmos_config_1|WideOr10~15_combout ))) # (!\cmos_config_1|WideOr10~14_combout  & (\cmos_config_1|WideOr10~11_combout )))) # 
// (!\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr10~14_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|WideOr10~11_combout ),
	.datac(\cmos_config_1|WideOr10~14_combout ),
	.datad(\cmos_config_1|WideOr10~15_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~16 .lut_mask = 16'hF858;
defparam \cmos_config_1|WideOr10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \cmos_config_1|WideOr10~17 (
// Equation(s):
// \cmos_config_1|WideOr10~17_combout  = (\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [3])) # (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [3] & (\cmos_config_1|WideOr10~10_combout )) # (!\cmos_config_1|reg_index [3] & 
// ((\cmos_config_1|WideOr10~16_combout )))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|WideOr10~10_combout ),
	.datad(\cmos_config_1|WideOr10~16_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~17 .lut_mask = 16'hD9C8;
defparam \cmos_config_1|WideOr10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \cmos_config_1|WideOr10~21 (
// Equation(s):
// \cmos_config_1|WideOr10~21_combout  = (\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [2] $ (\cmos_config_1|reg_index [5]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~21 .lut_mask = 16'h4080;
defparam \cmos_config_1|WideOr10~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \cmos_config_1|WideOr10~18 (
// Equation(s):
// \cmos_config_1|WideOr10~18_combout  = (\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [5] $ (\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [1] & (((\cmos_config_1|reg_index [5] & 
// \cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~18 .lut_mask = 16'h3880;
defparam \cmos_config_1|WideOr10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \cmos_config_1|WideOr10~19 (
// Equation(s):
// \cmos_config_1|WideOr10~19_combout  = (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [2] $ (((!\cmos_config_1|reg_index [1] & \cmos_config_1|reg_index [5]))))) # (!\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [1] & 
// ((\cmos_config_1|reg_index [5]) # (!\cmos_config_1|reg_index [2]))) # (!\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [2])))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~19 .lut_mask = 16'hDB64;
defparam \cmos_config_1|WideOr10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \cmos_config_1|WideOr10~20 (
// Equation(s):
// \cmos_config_1|WideOr10~20_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [6]) # ((!\cmos_config_1|WideOr10~18_combout )))) # (!\cmos_config_1|reg_index [7] & (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr10~19_combout 
// ))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|WideOr10~18_combout ),
	.datad(\cmos_config_1|WideOr10~19_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~20 .lut_mask = 16'h9B8A;
defparam \cmos_config_1|WideOr10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \cmos_config_1|WideOr10~22 (
// Equation(s):
// \cmos_config_1|WideOr10~22_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr10~20_combout  & (\cmos_config_1|WideOr10~21_combout )) # (!\cmos_config_1|WideOr10~20_combout  & ((!\cmos_config_1|WideOr18~0_combout ))))) # 
// (!\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr10~20_combout ))))

	.dataa(\cmos_config_1|WideOr10~21_combout ),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|WideOr18~0_combout ),
	.datad(\cmos_config_1|WideOr10~20_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~22 .lut_mask = 16'hBB0C;
defparam \cmos_config_1|WideOr10~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \cmos_config_1|WideOr10~23 (
// Equation(s):
// \cmos_config_1|WideOr10~23_combout  = (\cmos_config_1|reg_index [4] & ((\cmos_config_1|WideOr10~17_combout  & ((\cmos_config_1|WideOr10~22_combout ))) # (!\cmos_config_1|WideOr10~17_combout  & (\cmos_config_1|WideOr10~4_combout )))) # 
// (!\cmos_config_1|reg_index [4] & (((\cmos_config_1|WideOr10~17_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|WideOr10~4_combout ),
	.datac(\cmos_config_1|WideOr10~17_combout ),
	.datad(\cmos_config_1|WideOr10~22_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr10~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr10~23 .lut_mask = 16'hF858;
defparam \cmos_config_1|WideOr10~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \cmos_config_1|i2c_data[11] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr10~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[11] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \cmos_config_1|WideOr3~2 (
// Equation(s):
// \cmos_config_1|WideOr3~2_combout  = (\cmos_config_1|reg_index [5] & (((\cmos_config_1|reg_index [3]) # (!\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [0])))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr3~2 .lut_mask = 16'hF070;
defparam \cmos_config_1|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \cmos_config_1|WideOr3~0 (
// Equation(s):
// \cmos_config_1|WideOr3~0_combout  = (\cmos_config_1|reg_index [1] & (((!\cmos_config_1|reg_index [5])))) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [3] & ((!\cmos_config_1|reg_index [5]) # (!\cmos_config_1|reg_index [0]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr3~0 .lut_mask = 16'h0F4C;
defparam \cmos_config_1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \cmos_config_1|WideOr3~1 (
// Equation(s):
// \cmos_config_1|WideOr3~1_combout  = (\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [2]) # (!\cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr3~1 .lut_mask = 16'hA8AC;
defparam \cmos_config_1|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \cmos_config_1|WideOr3~3 (
// Equation(s):
// \cmos_config_1|WideOr3~3_combout  = (\cmos_config_1|reg_index [4] & ((\cmos_config_1|WideOr3~1_combout  & (!\cmos_config_1|WideOr3~2_combout )) # (!\cmos_config_1|WideOr3~1_combout  & ((\cmos_config_1|WideOr3~0_combout ))))) # (!\cmos_config_1|reg_index 
// [4] & (((\cmos_config_1|WideOr3~1_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|WideOr3~2_combout ),
	.datac(\cmos_config_1|WideOr3~0_combout ),
	.datad(\cmos_config_1|WideOr3~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr3~3 .lut_mask = 16'h77A0;
defparam \cmos_config_1|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \cmos_config_1|WideOr3~5 (
// Equation(s):
// \cmos_config_1|WideOr3~5_combout  = (\cmos_config_1|reg_index [3] & (((\cmos_config_1|reg_index [4])))) # (!\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [0]) # ((\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr3~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr3~5 .lut_mask = 16'hF0EE;
defparam \cmos_config_1|WideOr3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \cmos_config_1|WideOr3~4 (
// Equation(s):
// \cmos_config_1|WideOr3~4_combout  = (\cmos_config_1|reg_index [3]) # ((!\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [0]) # (\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr3~4 .lut_mask = 16'hF3F2;
defparam \cmos_config_1|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \cmos_config_1|WideOr3~6 (
// Equation(s):
// \cmos_config_1|WideOr3~6_combout  = (\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [1]))) # (!\cmos_config_1|reg_index [3] & ((!\cmos_config_1|reg_index [1]) # (!\cmos_config_1|reg_index [0])))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr3~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr3~6 .lut_mask = 16'hC40C;
defparam \cmos_config_1|WideOr3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \cmos_config_1|WideOr3~8 (
// Equation(s):
// \cmos_config_1|WideOr3~8_combout  = (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [5] & (\cmos_config_1|WideOr3~4_combout )) # (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|WideOr3~6_combout ))))) # (!\cmos_config_1|reg_index [2] & 
// (\cmos_config_1|reg_index [5]))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr3~4_combout ),
	.datad(\cmos_config_1|WideOr3~6_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr3~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr3~8 .lut_mask = 16'hE6C4;
defparam \cmos_config_1|WideOr3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \cmos_config_1|WideOr3~9 (
// Equation(s):
// \cmos_config_1|WideOr3~9_combout  = (\cmos_config_1|reg_index [6]) # ((\cmos_config_1|WideOr3~8_combout  & ((\cmos_config_1|reg_index [2]) # (!\cmos_config_1|WideOr3~5_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|WideOr3~5_combout ),
	.datad(\cmos_config_1|WideOr3~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr3~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr3~9 .lut_mask = 16'hEFAA;
defparam \cmos_config_1|WideOr3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \cmos_config_1|WideOr3~7 (
// Equation(s):
// \cmos_config_1|WideOr3~7_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr3~3_combout ) # ((!\cmos_config_1|reg_index [7] & \cmos_config_1|WideOr3~9_combout )))) # (!\cmos_config_1|reg_index [6] & (!\cmos_config_1|reg_index [7] & 
// ((\cmos_config_1|WideOr3~9_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr3~3_combout ),
	.datad(\cmos_config_1|WideOr3~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr3~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr3~7 .lut_mask = 16'hB3A0;
defparam \cmos_config_1|WideOr3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \cmos_config_1|i2c_data[19] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[19] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \cmos_config_1|WideOr4~0 (
// Equation(s):
// \cmos_config_1|WideOr4~0_combout  = (\cmos_config_1|reg_index [2]) # ((\cmos_config_1|reg_index [0]) # (\cmos_config_1|reg_index [4] $ (\cmos_config_1|reg_index [1])))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr4~0 .lut_mask = 16'hFBFE;
defparam \cmos_config_1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \cmos_config_1|WideOr4~1 (
// Equation(s):
// \cmos_config_1|WideOr4~1_combout  = (!\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [7] & !\cmos_config_1|WideOr4~0_combout ))

	.dataa(gnd),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr4~1 .lut_mask = 16'h0030;
defparam \cmos_config_1|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \cmos_config_1|WideOr4~12 (
// Equation(s):
// \cmos_config_1|WideOr4~12_combout  = (\cmos_config_1|reg_index [0] & (!\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [1] $ (\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [2] $ 
// (((\cmos_config_1|reg_index [3] & \cmos_config_1|reg_index [1])))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr4~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr4~12 .lut_mask = 16'h1760;
defparam \cmos_config_1|WideOr4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \cmos_config_1|WideOr4~11 (
// Equation(s):
// \cmos_config_1|WideOr4~11_combout  = (\cmos_config_1|reg_index [3] & (!\cmos_config_1|reg_index [2] & !\cmos_config_1|reg_index [4]))

	.dataa(gnd),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr4~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr4~11 .lut_mask = 16'h000C;
defparam \cmos_config_1|WideOr4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \cmos_config_1|WideOr4~13 (
// Equation(s):
// \cmos_config_1|WideOr4~13_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr4~11_combout ) # ((\cmos_config_1|reg_index [4] & \cmos_config_1|WideOr4~12_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr4~12_combout ),
	.datad(\cmos_config_1|WideOr4~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr4~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr4~13 .lut_mask = 16'hCC80;
defparam \cmos_config_1|WideOr4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneive_lcell_comb \cmos_config_1|WideOr4~7 (
// Equation(s):
// \cmos_config_1|WideOr4~7_combout  = (\cmos_config_1|reg_index [4] & (((\cmos_config_1|reg_index [1] & \cmos_config_1|reg_index [0])) # (!\cmos_config_1|reg_index [2])))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr4~7 .lut_mask = 16'h8F00;
defparam \cmos_config_1|WideOr4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneive_lcell_comb \cmos_config_1|WideOr4~6 (
// Equation(s):
// \cmos_config_1|WideOr4~6_combout  = (\cmos_config_1|reg_index [2] & (((!\cmos_config_1|reg_index [4])) # (!\cmos_config_1|reg_index [1]))) # (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [0]) # (\cmos_config_1|reg_index [1] $ 
// (\cmos_config_1|reg_index [4]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr4~6 .lut_mask = 16'h75FE;
defparam \cmos_config_1|WideOr4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneive_lcell_comb \cmos_config_1|WideOr4~8 (
// Equation(s):
// \cmos_config_1|WideOr4~8_combout  = (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [3] & ((\cmos_config_1|WideOr4~6_combout ))) # (!\cmos_config_1|reg_index [3] & (\cmos_config_1|WideOr4~7_combout ))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr4~7_combout ),
	.datad(\cmos_config_1|WideOr4~6_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr4~8 .lut_mask = 16'h3210;
defparam \cmos_config_1|WideOr4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneive_lcell_comb \cmos_config_1|WideOr4~9 (
// Equation(s):
// \cmos_config_1|WideOr4~9_combout  = (\cmos_config_1|WideOr4~8_combout ) # ((\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [7] & \cmos_config_1|WideOr0~2_combout )))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr0~2_combout ),
	.datad(\cmos_config_1|WideOr4~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr4~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr4~9 .lut_mask = 16'hFF80;
defparam \cmos_config_1|WideOr4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cycloneive_lcell_comb \cmos_config_1|WideOr4~2 (
// Equation(s):
// \cmos_config_1|WideOr4~2_combout  = (\cmos_config_1|reg_index [1] & (((!\cmos_config_1|reg_index [3])) # (!\cmos_config_1|reg_index [2]))) # (!\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [2]) # ((\cmos_config_1|reg_index [0]) # 
// (\cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr4~2 .lut_mask = 16'h77FE;
defparam \cmos_config_1|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneive_lcell_comb \cmos_config_1|WideOr4~3 (
// Equation(s):
// \cmos_config_1|WideOr4~3_combout  = (\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [7] $ (!\cmos_config_1|reg_index [0])))) # (!\cmos_config_1|reg_index [1] & (!\cmos_config_1|reg_index [7] & 
// (\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [3])))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr4~3 .lut_mask = 16'h8210;
defparam \cmos_config_1|WideOr4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneive_lcell_comb \cmos_config_1|WideOr4~4 (
// Equation(s):
// \cmos_config_1|WideOr4~4_combout  = (\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [7]))) # (!\cmos_config_1|reg_index [2] & (((\cmos_config_1|WideOr4~3_combout ))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|WideOr4~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr4~4 .lut_mask = 16'hB380;
defparam \cmos_config_1|WideOr4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneive_lcell_comb \cmos_config_1|WideOr4~5 (
// Equation(s):
// \cmos_config_1|WideOr4~5_combout  = (\cmos_config_1|reg_index [4] & (((\cmos_config_1|WideOr4~4_combout )))) # (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [7]) # ((\cmos_config_1|WideOr4~2_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr4~2_combout ),
	.datad(\cmos_config_1|WideOr4~4_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr4~5 .lut_mask = 16'hFE54;
defparam \cmos_config_1|WideOr4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneive_lcell_comb \cmos_config_1|WideOr4~10 (
// Equation(s):
// \cmos_config_1|WideOr4~10_combout  = (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [5])) # (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [5] & ((\cmos_config_1|WideOr4~5_combout ))) # (!\cmos_config_1|reg_index [5] & 
// (\cmos_config_1|WideOr4~9_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr4~9_combout ),
	.datad(\cmos_config_1|WideOr4~5_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr4~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr4~10 .lut_mask = 16'hDC98;
defparam \cmos_config_1|WideOr4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cycloneive_lcell_comb \cmos_config_1|WideOr4~14 (
// Equation(s):
// \cmos_config_1|WideOr4~14_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr4~10_combout  & ((\cmos_config_1|WideOr4~13_combout ))) # (!\cmos_config_1|WideOr4~10_combout  & (\cmos_config_1|WideOr4~1_combout )))) # 
// (!\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr4~10_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|WideOr4~1_combout ),
	.datac(\cmos_config_1|WideOr4~13_combout ),
	.datad(\cmos_config_1|WideOr4~10_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr4~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr4~14 .lut_mask = 16'hF588;
defparam \cmos_config_1|WideOr4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N21
dffeas \cmos_config_1|i2c_data[18] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr4~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[18] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~3 (
// Equation(s):
// \cmos_config_1|u1|Mux0~3_combout  = (\cmos_config_1|u1|cyc_count [0] & (\cmos_config_1|i2c_data [19] & (\cmos_config_1|u1|cyc_count [3]))) # (!\cmos_config_1|u1|cyc_count [0] & (((\cmos_config_1|i2c_data [18]) # (!\cmos_config_1|u1|cyc_count [3]))))

	.dataa(\cmos_config_1|u1|cyc_count [0]),
	.datab(\cmos_config_1|i2c_data [19]),
	.datac(\cmos_config_1|u1|cyc_count [3]),
	.datad(\cmos_config_1|i2c_data [18]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~3 .lut_mask = 16'hD585;
defparam \cmos_config_1|u1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N4
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~4 (
// Equation(s):
// \cmos_config_1|u1|Mux0~4_combout  = (\cmos_config_1|u1|cyc_count [3] & (((\cmos_config_1|u1|Mux0~3_combout )))) # (!\cmos_config_1|u1|cyc_count [3] & ((\cmos_config_1|u1|Mux0~3_combout  & ((\cmos_config_1|i2c_data [11]))) # 
// (!\cmos_config_1|u1|Mux0~3_combout  & (\cmos_config_1|i2c_data [12]))))

	.dataa(\cmos_config_1|u1|cyc_count [3]),
	.datab(\cmos_config_1|i2c_data [12]),
	.datac(\cmos_config_1|i2c_data [11]),
	.datad(\cmos_config_1|u1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~4 .lut_mask = 16'hFA44;
defparam \cmos_config_1|u1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \cmos_config_1|WideOr11~4 (
// Equation(s):
// \cmos_config_1|WideOr11~4_combout  = (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [5]) # (\cmos_config_1|reg_index [4]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~4 .lut_mask = 16'hC080;
defparam \cmos_config_1|WideOr11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \cmos_config_1|WideOr11~0 (
// Equation(s):
// \cmos_config_1|WideOr11~0_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [0]) # (!\cmos_config_1|reg_index [4]))) # (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [4])))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~0 .lut_mask = 16'hD0A0;
defparam \cmos_config_1|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \cmos_config_1|WideOr11~1 (
// Equation(s):
// \cmos_config_1|WideOr11~1_combout  = (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [7] & !\cmos_config_1|reg_index [4]))) # (!\cmos_config_1|reg_index [0] & (((!\cmos_config_1|reg_index [7] & 
// \cmos_config_1|reg_index [4]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~1 .lut_mask = 16'h0380;
defparam \cmos_config_1|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \cmos_config_1|WideOr11~2 (
// Equation(s):
// \cmos_config_1|WideOr11~2_combout  = (\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [0]) # (!\cmos_config_1|reg_index [4]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~2 .lut_mask = 16'h080A;
defparam \cmos_config_1|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \cmos_config_1|WideOr11~3 (
// Equation(s):
// \cmos_config_1|WideOr11~3_combout  = (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [1] & (\cmos_config_1|WideOr11~1_combout )) # (!\cmos_config_1|reg_index [1] & 
// ((\cmos_config_1|WideOr11~2_combout )))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|WideOr11~1_combout ),
	.datad(\cmos_config_1|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~3 .lut_mask = 16'hD9C8;
defparam \cmos_config_1|WideOr11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \cmos_config_1|WideOr11~5 (
// Equation(s):
// \cmos_config_1|WideOr11~5_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr11~3_combout  & (\cmos_config_1|WideOr11~4_combout )) # (!\cmos_config_1|WideOr11~3_combout  & ((!\cmos_config_1|WideOr11~0_combout ))))) # 
// (!\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr11~3_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|WideOr11~4_combout ),
	.datac(\cmos_config_1|WideOr11~0_combout ),
	.datad(\cmos_config_1|WideOr11~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~5 .lut_mask = 16'hDD0A;
defparam \cmos_config_1|WideOr11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cycloneive_lcell_comb \cmos_config_1|WideOr11~19 (
// Equation(s):
// \cmos_config_1|WideOr11~19_combout  = (\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1]))) # (!\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [0] $ 
// (!\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~19 .lut_mask = 16'h8980;
defparam \cmos_config_1|WideOr11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
cycloneive_lcell_comb \cmos_config_1|WideOr11~23 (
// Equation(s):
// \cmos_config_1|WideOr11~23_combout  = (\cmos_config_1|reg_index [6] & (((\cmos_config_1|reg_index [4]) # (!\cmos_config_1|reg_index [1])))) # (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1])) # 
// (!\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [4])))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~23 .lut_mask = 16'hF3D8;
defparam \cmos_config_1|WideOr11~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
cycloneive_lcell_comb \cmos_config_1|WideOr11~20 (
// Equation(s):
// \cmos_config_1|WideOr11~20_combout  = (\cmos_config_1|reg_index [6] & (((\cmos_config_1|reg_index [1])))) # (!\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [0] $ (!\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~20 .lut_mask = 16'hCC90;
defparam \cmos_config_1|WideOr11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \cmos_config_1|WideOr11~21 (
// Equation(s):
// \cmos_config_1|WideOr11~21_combout  = (\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [6]) # ((!\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [4])))) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [0] & 
// (\cmos_config_1|reg_index [4] & !\cmos_config_1|reg_index [6])))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~21 .lut_mask = 16'hCC24;
defparam \cmos_config_1|WideOr11~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N2
cycloneive_lcell_comb \cmos_config_1|WideOr11~22 (
// Equation(s):
// \cmos_config_1|WideOr11~22_combout  = (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [5])) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [5] & (\cmos_config_1|WideOr11~20_combout )) # (!\cmos_config_1|reg_index [5] & 
// ((\cmos_config_1|WideOr11~21_combout )))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr11~20_combout ),
	.datad(\cmos_config_1|WideOr11~21_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~22 .lut_mask = 16'hD9C8;
defparam \cmos_config_1|WideOr11~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \cmos_config_1|WideOr11~24 (
// Equation(s):
// \cmos_config_1|WideOr11~24_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr11~22_combout  & ((!\cmos_config_1|WideOr11~23_combout ))) # (!\cmos_config_1|WideOr11~22_combout  & (!\cmos_config_1|WideOr11~19_combout )))) # 
// (!\cmos_config_1|reg_index [7] & (((\cmos_config_1|WideOr11~22_combout ))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|WideOr11~19_combout ),
	.datac(\cmos_config_1|WideOr11~23_combout ),
	.datad(\cmos_config_1|WideOr11~22_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~24_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~24 .lut_mask = 16'h5F22;
defparam \cmos_config_1|WideOr11~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \cmos_config_1|WideOr11~10 (
// Equation(s):
// \cmos_config_1|WideOr11~10_combout  = (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [5] $ (\cmos_config_1|reg_index [4]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~10 .lut_mask = 16'h4080;
defparam \cmos_config_1|WideOr11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \cmos_config_1|WideOr11~6 (
// Equation(s):
// \cmos_config_1|WideOr11~6_combout  = (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [5] $ (((\cmos_config_1|reg_index [0] & \cmos_config_1|reg_index [4])))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~6 .lut_mask = 16'h60A0;
defparam \cmos_config_1|WideOr11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \cmos_config_1|WideOr11~7 (
// Equation(s):
// \cmos_config_1|WideOr11~7_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [7]))) # (!\cmos_config_1|reg_index [5] & (((!\cmos_config_1|reg_index [7] & \cmos_config_1|reg_index [4]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~7 .lut_mask = 16'h8580;
defparam \cmos_config_1|WideOr11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \cmos_config_1|WideOr11~8 (
// Equation(s):
// \cmos_config_1|WideOr11~8_combout  = (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [0] & ((!\cmos_config_1|reg_index [4]))) # (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [5]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~8 .lut_mask = 16'h020E;
defparam \cmos_config_1|WideOr11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \cmos_config_1|WideOr11~9 (
// Equation(s):
// \cmos_config_1|WideOr11~9_combout  = (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [1] & (!\cmos_config_1|WideOr11~7_combout )) # (!\cmos_config_1|reg_index [1] & 
// ((!\cmos_config_1|WideOr11~8_combout )))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|WideOr11~7_combout ),
	.datad(\cmos_config_1|WideOr11~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~9 .lut_mask = 16'h8C9D;
defparam \cmos_config_1|WideOr11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \cmos_config_1|WideOr11~11 (
// Equation(s):
// \cmos_config_1|WideOr11~11_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr11~9_combout  & (!\cmos_config_1|WideOr11~10_combout )) # (!\cmos_config_1|WideOr11~9_combout  & ((\cmos_config_1|WideOr11~6_combout ))))) # 
// (!\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr11~9_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|WideOr11~10_combout ),
	.datac(\cmos_config_1|WideOr11~6_combout ),
	.datad(\cmos_config_1|WideOr11~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~11 .lut_mask = 16'h77A0;
defparam \cmos_config_1|WideOr11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N16
cycloneive_lcell_comb \cmos_config_1|WideOr11~16 (
// Equation(s):
// \cmos_config_1|WideOr11~16_combout  = (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [5]) # (\cmos_config_1|reg_index [1])))) # (!\cmos_config_1|reg_index [7] & (((\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~16 .lut_mask = 16'hF380;
defparam \cmos_config_1|WideOr11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N4
cycloneive_lcell_comb \cmos_config_1|WideOr11~12 (
// Equation(s):
// \cmos_config_1|WideOr11~12_combout  = (\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [0] & \cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [7] & ((!\cmos_config_1|reg_index [1]))))) # 
// (!\cmos_config_1|reg_index [5] & (((\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~12 .lut_mask = 16'h8072;
defparam \cmos_config_1|WideOr11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N26
cycloneive_lcell_comb \cmos_config_1|WideOr11~13 (
// Equation(s):
// \cmos_config_1|WideOr11~13_combout  = (\cmos_config_1|reg_index [5] & (((!\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [0]))) # (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [7]) # ((!\cmos_config_1|reg_index [0] & 
// \cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~13 .lut_mask = 16'h5DFC;
defparam \cmos_config_1|WideOr11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N20
cycloneive_lcell_comb \cmos_config_1|WideOr11~14 (
// Equation(s):
// \cmos_config_1|WideOr11~14_combout  = (\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [1]) # (!\cmos_config_1|reg_index [7]))) # (!\cmos_config_1|reg_index [0] & (!\cmos_config_1|reg_index [7] & 
// \cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~14 .lut_mask = 16'hB020;
defparam \cmos_config_1|WideOr11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N18
cycloneive_lcell_comb \cmos_config_1|WideOr11~15 (
// Equation(s):
// \cmos_config_1|WideOr11~15_combout  = (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [4])) # (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [4] & (!\cmos_config_1|WideOr11~13_combout )) # (!\cmos_config_1|reg_index [4] & 
// ((\cmos_config_1|WideOr11~14_combout )))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|WideOr11~13_combout ),
	.datad(\cmos_config_1|WideOr11~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~15 .lut_mask = 16'h9D8C;
defparam \cmos_config_1|WideOr11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N6
cycloneive_lcell_comb \cmos_config_1|WideOr11~17 (
// Equation(s):
// \cmos_config_1|WideOr11~17_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr11~15_combout  & (!\cmos_config_1|WideOr11~16_combout )) # (!\cmos_config_1|WideOr11~15_combout  & ((\cmos_config_1|WideOr11~12_combout ))))) # 
// (!\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr11~15_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|WideOr11~16_combout ),
	.datac(\cmos_config_1|WideOr11~12_combout ),
	.datad(\cmos_config_1|WideOr11~15_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~17 .lut_mask = 16'h77A0;
defparam \cmos_config_1|WideOr11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \cmos_config_1|WideOr11~18 (
// Equation(s):
// \cmos_config_1|WideOr11~18_combout  = (\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [2] & (\cmos_config_1|WideOr11~11_combout )) # (!\cmos_config_1|reg_index [2] & 
// ((\cmos_config_1|WideOr11~17_combout )))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|WideOr11~11_combout ),
	.datad(\cmos_config_1|WideOr11~17_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~18 .lut_mask = 16'hD9C8;
defparam \cmos_config_1|WideOr11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \cmos_config_1|WideOr11~25 (
// Equation(s):
// \cmos_config_1|WideOr11~25_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|WideOr11~18_combout  & ((\cmos_config_1|WideOr11~24_combout ))) # (!\cmos_config_1|WideOr11~18_combout  & (\cmos_config_1|WideOr11~5_combout )))) # 
// (!\cmos_config_1|reg_index [3] & (((\cmos_config_1|WideOr11~18_combout ))))

	.dataa(\cmos_config_1|WideOr11~5_combout ),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|WideOr11~24_combout ),
	.datad(\cmos_config_1|WideOr11~18_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr11~25_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr11~25 .lut_mask = 16'hF388;
defparam \cmos_config_1|WideOr11~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N1
dffeas \cmos_config_1|i2c_data[10] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr11~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[10] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \cmos_config_1|WideOr12~7 (
// Equation(s):
// \cmos_config_1|WideOr12~7_combout  = \cmos_config_1|reg_index [0] $ (((\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [2] & \cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~7 .lut_mask = 16'h78F0;
defparam \cmos_config_1|WideOr12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \cmos_config_1|WideOr12~4 (
// Equation(s):
// \cmos_config_1|WideOr12~4_combout  = (\cmos_config_1|reg_index [0] & (((!\cmos_config_1|reg_index [3])) # (!\cmos_config_1|reg_index [4]))) # (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [4] $ 
// (\cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~4 .lut_mask = 16'h54F8;
defparam \cmos_config_1|WideOr12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \cmos_config_1|WideOr12~5 (
// Equation(s):
// \cmos_config_1|WideOr12~5_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [2] $ (\cmos_config_1|reg_index [0])) # (!\cmos_config_1|reg_index [4]))) # (!\cmos_config_1|reg_index [3] & (!\cmos_config_1|reg_index [0] & 
// (\cmos_config_1|reg_index [4] $ (\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~5 .lut_mask = 16'h7D06;
defparam \cmos_config_1|WideOr12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \cmos_config_1|WideOr12~6 (
// Equation(s):
// \cmos_config_1|WideOr12~6_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr12~4_combout ) # ((!\cmos_config_1|reg_index [7])))) # (!\cmos_config_1|reg_index [6] & (((!\cmos_config_1|reg_index [7] & \cmos_config_1|WideOr12~5_combout ))))

	.dataa(\cmos_config_1|WideOr12~4_combout ),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|WideOr12~5_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~6 .lut_mask = 16'h8F8C;
defparam \cmos_config_1|WideOr12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \cmos_config_1|WideOr12~8 (
// Equation(s):
// \cmos_config_1|WideOr12~8_combout  = (\cmos_config_1|WideOr12~6_combout ) # ((\cmos_config_1|WideOr12~7_combout  & (!\cmos_config_1|reg_index [6] & \cmos_config_1|reg_index [7])))

	.dataa(\cmos_config_1|WideOr12~7_combout ),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|WideOr12~6_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~8 .lut_mask = 16'hFF20;
defparam \cmos_config_1|WideOr12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \cmos_config_1|WideOr12~15 (
// Equation(s):
// \cmos_config_1|WideOr12~15_combout  = (\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [2] & !\cmos_config_1|reg_index [4])) # (!\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [2] $ 
// (!\cmos_config_1|reg_index [4]))))) # (!\cmos_config_1|reg_index [0] & (((\cmos_config_1|reg_index [4]))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~15 .lut_mask = 16'h7384;
defparam \cmos_config_1|WideOr12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \cmos_config_1|WideOr12~13 (
// Equation(s):
// \cmos_config_1|WideOr12~13_combout  = (\cmos_config_1|reg_index [3] & (((\cmos_config_1|reg_index [0]) # (!\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [4] $ (((\cmos_config_1|reg_index [0])))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~13 .lut_mask = 16'hF35A;
defparam \cmos_config_1|WideOr12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \cmos_config_1|WideOr12~12 (
// Equation(s):
// \cmos_config_1|WideOr12~12_combout  = (\cmos_config_1|reg_index [4]) # ((\cmos_config_1|reg_index [2]) # ((\cmos_config_1|reg_index [0]) # (\cmos_config_1|reg_index [3])))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~12 .lut_mask = 16'hFFFE;
defparam \cmos_config_1|WideOr12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \cmos_config_1|WideOr12~14 (
// Equation(s):
// \cmos_config_1|WideOr12~14_combout  = (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr12~12_combout ))) # (!\cmos_config_1|reg_index [6] & (!\cmos_config_1|WideOr12~13_combout ))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|WideOr12~13_combout ),
	.datad(\cmos_config_1|WideOr12~12_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~14 .lut_mask = 16'h4501;
defparam \cmos_config_1|WideOr12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \cmos_config_1|WideOr12~22 (
// Equation(s):
// \cmos_config_1|WideOr12~22_combout  = (\cmos_config_1|WideOr12~14_combout ) # ((\cmos_config_1|reg_index [6] & (!\cmos_config_1|WideOr12~15_combout  & \cmos_config_1|reg_index [7])))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|WideOr12~15_combout ),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|WideOr12~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~22 .lut_mask = 16'hFF20;
defparam \cmos_config_1|WideOr12~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \cmos_config_1|WideOr12~9 (
// Equation(s):
// \cmos_config_1|WideOr12~9_combout  = (\cmos_config_1|reg_index [4] & (!\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [3]) # (!\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [4] & (!\cmos_config_1|reg_index [2] & 
// (\cmos_config_1|reg_index [0] & \cmos_config_1|reg_index [3])))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~9 .lut_mask = 16'h1A02;
defparam \cmos_config_1|WideOr12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \cmos_config_1|WideOr12~10 (
// Equation(s):
// \cmos_config_1|WideOr12~10_combout  = (\cmos_config_1|reg_index [4] & (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [2] $ (!\cmos_config_1|reg_index [3])))) # (!\cmos_config_1|reg_index [4] & (((\cmos_config_1|reg_index [0]))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~10 .lut_mask = 16'h5852;
defparam \cmos_config_1|WideOr12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \cmos_config_1|WideOr12~11 (
// Equation(s):
// \cmos_config_1|WideOr12~11_combout  = (\cmos_config_1|reg_index [7] & (((!\cmos_config_1|WideOr14~0_combout )) # (!\cmos_config_1|reg_index [4]))) # (!\cmos_config_1|reg_index [7] & (((\cmos_config_1|WideOr12~10_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr12~10_combout ),
	.datad(\cmos_config_1|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~11 .lut_mask = 16'h74FC;
defparam \cmos_config_1|WideOr12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \cmos_config_1|WideOr12~21 (
// Equation(s):
// \cmos_config_1|WideOr12~21_combout  = (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [7] & (\cmos_config_1|WideOr12~9_combout ))) # (!\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr12~11_combout ))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|WideOr12~9_combout ),
	.datad(\cmos_config_1|WideOr12~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~21 .lut_mask = 16'hB380;
defparam \cmos_config_1|WideOr12~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \cmos_config_1|WideOr12~16 (
// Equation(s):
// \cmos_config_1|WideOr12~16_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [1] & ((\cmos_config_1|WideOr12~21_combout ))) # (!\cmos_config_1|reg_index [1] & 
// (\cmos_config_1|WideOr12~22_combout ))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|WideOr12~22_combout ),
	.datad(\cmos_config_1|WideOr12~21_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~16 .lut_mask = 16'hDC98;
defparam \cmos_config_1|WideOr12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \cmos_config_1|WideOr12~18 (
// Equation(s):
// \cmos_config_1|WideOr12~18_combout  = (\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [4] & !\cmos_config_1|reg_index [6]))) # (!\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [6] & 
// ((\cmos_config_1|reg_index [2]) # (\cmos_config_1|reg_index [4]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~18 .lut_mask = 16'h0E80;
defparam \cmos_config_1|WideOr12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \cmos_config_1|WideOr12~17 (
// Equation(s):
// \cmos_config_1|WideOr12~17_combout  = (\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [3]) # (\cmos_config_1|reg_index [6])))) # (!\cmos_config_1|reg_index [4] & (((\cmos_config_1|reg_index [3] & 
// \cmos_config_1|reg_index [6]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~17 .lut_mask = 16'hB880;
defparam \cmos_config_1|WideOr12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N20
cycloneive_lcell_comb \cmos_config_1|WideOr12~23 (
// Equation(s):
// \cmos_config_1|WideOr12~23_combout  = (!\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [4] $ (((!\cmos_config_1|reg_index [2] & !\cmos_config_1|reg_index [3])))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~23 .lut_mask = 16'h00C9;
defparam \cmos_config_1|WideOr12~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneive_lcell_comb \cmos_config_1|WideOr12~24 (
// Equation(s):
// \cmos_config_1|WideOr12~24_combout  = (\cmos_config_1|reg_index [7] & (((\cmos_config_1|reg_index [0])))) # (!\cmos_config_1|reg_index [7] & (\cmos_config_1|WideOr12~23_combout  & ((\cmos_config_1|reg_index [2]) # (!\cmos_config_1|reg_index [0]))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|WideOr12~23_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~24_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~24 .lut_mask = 16'hE5A0;
defparam \cmos_config_1|WideOr12~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneive_lcell_comb \cmos_config_1|WideOr12~19 (
// Equation(s):
// \cmos_config_1|WideOr12~19_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr12~24_combout  & (\cmos_config_1|WideOr12~18_combout )) # (!\cmos_config_1|WideOr12~24_combout  & ((!\cmos_config_1|WideOr12~17_combout ))))) # 
// (!\cmos_config_1|reg_index [7] & (((\cmos_config_1|WideOr12~24_combout ))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|WideOr12~18_combout ),
	.datac(\cmos_config_1|WideOr12~17_combout ),
	.datad(\cmos_config_1|WideOr12~24_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~19 .lut_mask = 16'hDD0A;
defparam \cmos_config_1|WideOr12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \cmos_config_1|WideOr12~20 (
// Equation(s):
// \cmos_config_1|WideOr12~20_combout  = (\cmos_config_1|reg_index [5] & ((\cmos_config_1|WideOr12~16_combout  & ((\cmos_config_1|WideOr12~19_combout ))) # (!\cmos_config_1|WideOr12~16_combout  & (\cmos_config_1|WideOr12~8_combout )))) # 
// (!\cmos_config_1|reg_index [5] & (((\cmos_config_1|WideOr12~16_combout ))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|WideOr12~8_combout ),
	.datac(\cmos_config_1|WideOr12~16_combout ),
	.datad(\cmos_config_1|WideOr12~19_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr12~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr12~20 .lut_mask = 16'hF858;
defparam \cmos_config_1|WideOr12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \cmos_config_1|i2c_data[9] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr12~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[9] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \cmos_config_1|WideOr5~0 (
// Equation(s):
// \cmos_config_1|WideOr5~0_combout  = (!\cmos_config_1|reg_index [4] & (!\cmos_config_1|reg_index [5] & (\cmos_config_1|WideOr18~0_combout  $ (\cmos_config_1|reg_index [7]))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|WideOr18~0_combout ),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr5~0 .lut_mask = 16'h0104;
defparam \cmos_config_1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \cmos_config_1|WideOr5~1 (
// Equation(s):
// \cmos_config_1|WideOr5~1_combout  = (\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1] $ (\cmos_config_1|reg_index [2]))) # (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1] & 
// \cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr5~1 .lut_mask = 16'h2880;
defparam \cmos_config_1|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \cmos_config_1|WideOr5~2 (
// Equation(s):
// \cmos_config_1|WideOr5~2_combout  = (\cmos_config_1|WideOr5~0_combout ) # ((\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [7] & \cmos_config_1|WideOr5~1_combout )))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr5~0_combout ),
	.datad(\cmos_config_1|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr5~2 .lut_mask = 16'hF8F0;
defparam \cmos_config_1|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \cmos_config_1|WideOr5~10 (
// Equation(s):
// \cmos_config_1|WideOr5~10_combout  = (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [5]) # ((!\cmos_config_1|reg_index [2]) # (!\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr5~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr5~10 .lut_mask = 16'h2333;
defparam \cmos_config_1|WideOr5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \cmos_config_1|WideOr5~11 (
// Equation(s):
// \cmos_config_1|WideOr5~11_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr5~10_combout ) # (\cmos_config_1|Decoder0~1_combout )))

	.dataa(\cmos_config_1|WideOr5~10_combout ),
	.datab(gnd),
	.datac(\cmos_config_1|Decoder0~1_combout ),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr5~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr5~11 .lut_mask = 16'hFA00;
defparam \cmos_config_1|WideOr5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
cycloneive_lcell_comb \cmos_config_1|WideOr5~5 (
// Equation(s):
// \cmos_config_1|WideOr5~5_combout  = (\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [1] & ((!\cmos_config_1|reg_index [5]))) # (!\cmos_config_1|reg_index [1] & (!\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [0] & 
// (!\cmos_config_1|reg_index [2] & ((!\cmos_config_1|reg_index [5]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr5~5 .lut_mask = 16'h02B3;
defparam \cmos_config_1|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \cmos_config_1|WideOr5~7 (
// Equation(s):
// \cmos_config_1|WideOr5~7_combout  = (\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [5] & \cmos_config_1|reg_index [7])) # (!\cmos_config_1|reg_index [4] & ((!\cmos_config_1|reg_index [7])))

	.dataa(gnd),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr5~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr5~7 .lut_mask = 16'hC00F;
defparam \cmos_config_1|WideOr5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \cmos_config_1|WideOr5~6 (
// Equation(s):
// \cmos_config_1|WideOr5~6_combout  = (\cmos_config_1|reg_index [5] & (((!\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [2])))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr5~6 .lut_mask = 16'h3700;
defparam \cmos_config_1|WideOr5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \cmos_config_1|WideOr5~8 (
// Equation(s):
// \cmos_config_1|WideOr5~8_combout  = (\cmos_config_1|reg_index [7] & (((\cmos_config_1|WideOr5~7_combout )))) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr5~7_combout  & ((\cmos_config_1|WideOr5~6_combout ))) # 
// (!\cmos_config_1|WideOr5~7_combout  & (\cmos_config_1|WideOr5~5_combout ))))

	.dataa(\cmos_config_1|WideOr5~5_combout ),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr5~7_combout ),
	.datad(\cmos_config_1|WideOr5~6_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr5~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr5~8 .lut_mask = 16'hF2C2;
defparam \cmos_config_1|WideOr5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \cmos_config_1|WideOr5~13 (
// Equation(s):
// \cmos_config_1|WideOr5~13_combout  = (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [5] & ((!\cmos_config_1|reg_index [0]) # (!\cmos_config_1|reg_index [1])))) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [0] & 
// ((!\cmos_config_1|reg_index [5]))) # (!\cmos_config_1|reg_index [0] & (!\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr5~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr5~13 .lut_mask = 16'h701D;
defparam \cmos_config_1|WideOr5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \cmos_config_1|WideOr5~14 (
// Equation(s):
// \cmos_config_1|WideOr5~14_combout  = (\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [2] & (!\cmos_config_1|reg_index [7])) # (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|WideOr5~13_combout )))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|WideOr5~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr5~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr5~14 .lut_mask = 16'h2A20;
defparam \cmos_config_1|WideOr5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \cmos_config_1|WideOr5~3 (
// Equation(s):
// \cmos_config_1|WideOr5~3_combout  = (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [1]) # ((\cmos_config_1|reg_index [0]) # (\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr5~3 .lut_mask = 16'h0F0E;
defparam \cmos_config_1|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \cmos_config_1|WideOr5~4 (
// Equation(s):
// \cmos_config_1|WideOr5~4_combout  = (\cmos_config_1|WideOr5~14_combout ) # ((!\cmos_config_1|reg_index [4] & (!\cmos_config_1|reg_index [7] & \cmos_config_1|WideOr5~3_combout )))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr5~14_combout ),
	.datad(\cmos_config_1|WideOr5~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr5~4 .lut_mask = 16'hF1F0;
defparam \cmos_config_1|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \cmos_config_1|WideOr5~9 (
// Equation(s):
// \cmos_config_1|WideOr5~9_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [6]) # ((\cmos_config_1|WideOr5~4_combout )))) # (!\cmos_config_1|reg_index [3] & (!\cmos_config_1|reg_index [6] & (\cmos_config_1|WideOr5~8_combout )))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|WideOr5~8_combout ),
	.datad(\cmos_config_1|WideOr5~4_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr5~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr5~9 .lut_mask = 16'hBA98;
defparam \cmos_config_1|WideOr5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \cmos_config_1|WideOr5~12 (
// Equation(s):
// \cmos_config_1|WideOr5~12_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr5~9_combout  & ((\cmos_config_1|WideOr5~11_combout ))) # (!\cmos_config_1|WideOr5~9_combout  & (\cmos_config_1|WideOr5~2_combout )))) # (!\cmos_config_1|reg_index 
// [6] & (((\cmos_config_1|WideOr5~9_combout ))))

	.dataa(\cmos_config_1|WideOr5~2_combout ),
	.datab(\cmos_config_1|WideOr5~11_combout ),
	.datac(\cmos_config_1|reg_index [6]),
	.datad(\cmos_config_1|WideOr5~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr5~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr5~12 .lut_mask = 16'hCFA0;
defparam \cmos_config_1|WideOr5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \cmos_config_1|i2c_data[17] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr5~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[17] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \cmos_config_1|WideOr6~5 (
// Equation(s):
// \cmos_config_1|WideOr6~5_combout  = (!\cmos_config_1|reg_index [5] & (((!\cmos_config_1|reg_index [1] & \cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [3])))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr6~5 .lut_mask = 16'h040F;
defparam \cmos_config_1|WideOr6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \cmos_config_1|WideOr6~6 (
// Equation(s):
// \cmos_config_1|WideOr6~6_combout  = (!\cmos_config_1|reg_index [2] & (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [3] $ (\cmos_config_1|reg_index [0]))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr6~6 .lut_mask = 16'h0012;
defparam \cmos_config_1|WideOr6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \cmos_config_1|WideOr6~4 (
// Equation(s):
// \cmos_config_1|WideOr6~4_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [5]) # ((!\cmos_config_1|reg_index [0]) # (!\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr6~4 .lut_mask = 16'hB0F0;
defparam \cmos_config_1|WideOr6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \cmos_config_1|WideOr6~7 (
// Equation(s):
// \cmos_config_1|WideOr6~7_combout  = (\cmos_config_1|WideOr6~5_combout ) # ((\cmos_config_1|WideOr6~4_combout ) # ((\cmos_config_1|WideOr6~6_combout  & \cmos_config_1|reg_index [5])))

	.dataa(\cmos_config_1|WideOr6~5_combout ),
	.datab(\cmos_config_1|WideOr6~6_combout ),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|WideOr6~4_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr6~7 .lut_mask = 16'hFFEA;
defparam \cmos_config_1|WideOr6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \cmos_config_1|WideOr6~2 (
// Equation(s):
// \cmos_config_1|WideOr6~2_combout  = (\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [2] & ((!\cmos_config_1|reg_index [3]))) # (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [3]) # (!\cmos_config_1|reg_index [0]))))) # 
// (!\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [0]) # ((\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr6~2 .lut_mask = 16'h5EF6;
defparam \cmos_config_1|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \cmos_config_1|WideOr6~3 (
// Equation(s):
// \cmos_config_1|WideOr6~3_combout  = (!\cmos_config_1|reg_index [4] & (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [7]) # (!\cmos_config_1|WideOr6~2_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr6~3 .lut_mask = 16'h0405;
defparam \cmos_config_1|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \cmos_config_1|WideOr6~8 (
// Equation(s):
// \cmos_config_1|WideOr6~8_combout  = (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr6~3_combout ) # ((\cmos_config_1|reg_index [4] & \cmos_config_1|WideOr6~7_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|WideOr6~7_combout ),
	.datad(\cmos_config_1|WideOr6~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr6~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr6~8 .lut_mask = 16'h3320;
defparam \cmos_config_1|WideOr6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \cmos_config_1|WideOr6~12 (
// Equation(s):
// \cmos_config_1|WideOr6~12_combout  = (\cmos_config_1|reg_index [0] & (!\cmos_config_1|reg_index [2] & (!\cmos_config_1|reg_index [3] & \cmos_config_1|reg_index [1]))) # (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [3] & 
// (\cmos_config_1|reg_index [2] $ (\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr6~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr6~12 .lut_mask = 16'h1240;
defparam \cmos_config_1|WideOr6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \cmos_config_1|WideOr6~10 (
// Equation(s):
// \cmos_config_1|WideOr6~10_combout  = (\cmos_config_1|reg_index [2] & (((\cmos_config_1|reg_index [3] & \cmos_config_1|reg_index [1])))) # (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [0] & (!\cmos_config_1|reg_index [3] & 
// !\cmos_config_1|reg_index [1])))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr6~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr6~10 .lut_mask = 16'hC002;
defparam \cmos_config_1|WideOr6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \cmos_config_1|WideOr6~9 (
// Equation(s):
// \cmos_config_1|WideOr6~9_combout  = (\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [3] & \cmos_config_1|reg_index [1])))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr6~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr6~9 .lut_mask = 16'h2000;
defparam \cmos_config_1|WideOr6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \cmos_config_1|WideOr6~11 (
// Equation(s):
// \cmos_config_1|WideOr6~11_combout  = (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|WideOr6~9_combout ) # ((!\cmos_config_1|reg_index [5] & !\cmos_config_1|WideOr6~10_combout ))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|WideOr6~10_combout ),
	.datad(\cmos_config_1|WideOr6~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr6~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr6~11 .lut_mask = 16'h3301;
defparam \cmos_config_1|WideOr6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \cmos_config_1|WideOr6~13 (
// Equation(s):
// \cmos_config_1|WideOr6~13_combout  = (\cmos_config_1|WideOr6~11_combout ) # ((\cmos_config_1|reg_index [5] & (\cmos_config_1|WideOr6~12_combout  & \cmos_config_1|reg_index [4])))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|WideOr6~12_combout ),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|WideOr6~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr6~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr6~13 .lut_mask = 16'hFF80;
defparam \cmos_config_1|WideOr6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \cmos_config_1|WideOr6~14 (
// Equation(s):
// \cmos_config_1|WideOr6~14_combout  = (\cmos_config_1|WideOr6~8_combout ) # ((\cmos_config_1|reg_index [6] & (\cmos_config_1|WideOr6~13_combout  & \cmos_config_1|reg_index [7])))

	.dataa(\cmos_config_1|WideOr6~8_combout ),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|WideOr6~13_combout ),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr6~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr6~14 .lut_mask = 16'hEAAA;
defparam \cmos_config_1|WideOr6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \cmos_config_1|i2c_data[16] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr6~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[16] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N16
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~1 (
// Equation(s):
// \cmos_config_1|u1|Mux0~1_combout  = (\cmos_config_1|u1|cyc_count [3] & ((\cmos_config_1|u1|cyc_count [0] & (\cmos_config_1|i2c_data [17])) # (!\cmos_config_1|u1|cyc_count [0] & ((\cmos_config_1|i2c_data [16]))))) # (!\cmos_config_1|u1|cyc_count [3] & 
// (!\cmos_config_1|u1|cyc_count [0]))

	.dataa(\cmos_config_1|u1|cyc_count [3]),
	.datab(\cmos_config_1|u1|cyc_count [0]),
	.datac(\cmos_config_1|i2c_data [17]),
	.datad(\cmos_config_1|i2c_data [16]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~1 .lut_mask = 16'hB391;
defparam \cmos_config_1|u1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N2
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~2 (
// Equation(s):
// \cmos_config_1|u1|Mux0~2_combout  = (\cmos_config_1|u1|cyc_count [3] & (((\cmos_config_1|u1|Mux0~1_combout )))) # (!\cmos_config_1|u1|cyc_count [3] & ((\cmos_config_1|u1|Mux0~1_combout  & ((\cmos_config_1|i2c_data [9]))) # 
// (!\cmos_config_1|u1|Mux0~1_combout  & (\cmos_config_1|i2c_data [10]))))

	.dataa(\cmos_config_1|i2c_data [10]),
	.datab(\cmos_config_1|i2c_data [9]),
	.datac(\cmos_config_1|u1|cyc_count [3]),
	.datad(\cmos_config_1|u1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~2 .lut_mask = 16'hFC0A;
defparam \cmos_config_1|u1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N10
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~5 (
// Equation(s):
// \cmos_config_1|u1|Mux0~5_combout  = (\cmos_config_1|u1|cyc_count [1] & (\cmos_config_1|u1|cyc_count [2] & (\cmos_config_1|u1|Mux0~4_combout ))) # (!\cmos_config_1|u1|cyc_count [1] & (((\cmos_config_1|u1|Mux0~2_combout )) # (!\cmos_config_1|u1|cyc_count 
// [2])))

	.dataa(\cmos_config_1|u1|cyc_count [1]),
	.datab(\cmos_config_1|u1|cyc_count [2]),
	.datac(\cmos_config_1|u1|Mux0~4_combout ),
	.datad(\cmos_config_1|u1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~5 .lut_mask = 16'hD591;
defparam \cmos_config_1|u1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N28
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~8 (
// Equation(s):
// \cmos_config_1|u1|Mux0~8_combout  = (\cmos_config_1|u1|cyc_count [2] & (((\cmos_config_1|u1|Mux0~5_combout )))) # (!\cmos_config_1|u1|cyc_count [2] & ((\cmos_config_1|u1|Mux0~5_combout  & ((\cmos_config_1|u1|Mux0~7_combout ))) # 
// (!\cmos_config_1|u1|Mux0~5_combout  & (\cmos_config_1|u1|Mux0~0_combout ))))

	.dataa(\cmos_config_1|u1|Mux0~0_combout ),
	.datab(\cmos_config_1|u1|cyc_count [2]),
	.datac(\cmos_config_1|u1|Mux0~7_combout ),
	.datad(\cmos_config_1|u1|Mux0~5_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~8 .lut_mask = 16'hFC22;
defparam \cmos_config_1|u1|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N12
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~20 (
// Equation(s):
// \cmos_config_1|u1|Mux0~20_combout  = (\cmos_config_1|u1|cyc_count [3] & (\cmos_config_1|u1|cyc_count [0] & ((\cmos_config_1|u1|cyc_count [1]) # (!\cmos_config_1|u1|reg_sdat~q )))) # (!\cmos_config_1|u1|cyc_count [3] & (((!\cmos_config_1|u1|cyc_count [0] & 
// !\cmos_config_1|u1|cyc_count [1]))))

	.dataa(\cmos_config_1|u1|cyc_count [3]),
	.datab(\cmos_config_1|u1|reg_sdat~q ),
	.datac(\cmos_config_1|u1|cyc_count [0]),
	.datad(\cmos_config_1|u1|cyc_count [1]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~20 .lut_mask = 16'hA025;
defparam \cmos_config_1|u1|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \cmos_config_1|WideOr0~3 (
// Equation(s):
// \cmos_config_1|WideOr0~3_combout  = (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [3]) # (\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr0~3 .lut_mask = 16'h4440;
defparam \cmos_config_1|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \cmos_config_1|WideOr0~4 (
// Equation(s):
// \cmos_config_1|WideOr0~4_combout  = (\cmos_config_1|reg_index [3] & (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [2] & \cmos_config_1|reg_index [0])))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr0~4 .lut_mask = 16'h2000;
defparam \cmos_config_1|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \cmos_config_1|WideOr0~5 (
// Equation(s):
// \cmos_config_1|WideOr0~5_combout  = (\cmos_config_1|reg_index [4] & ((\cmos_config_1|WideOr0~3_combout ) # ((!\cmos_config_1|reg_index [5] & \cmos_config_1|WideOr0~4_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr0~3_combout ),
	.datad(\cmos_config_1|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr0~5 .lut_mask = 16'hA2A0;
defparam \cmos_config_1|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \cmos_config_1|WideOr0~6 (
// Equation(s):
// \cmos_config_1|WideOr0~6_combout  = (\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [1]) # (\cmos_config_1|reg_index [0])))) # (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [0] $ 
// (((\cmos_config_1|reg_index [1]) # (\cmos_config_1|reg_index [3])))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr0~6 .lut_mask = 16'hC81E;
defparam \cmos_config_1|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \cmos_config_1|WideOr0~7 (
// Equation(s):
// \cmos_config_1|WideOr0~7_combout  = (\cmos_config_1|reg_index [4] & (((\cmos_config_1|WideOr0~6_combout )) # (!\cmos_config_1|reg_index [5]))) # (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [5]) # ((\cmos_config_1|WideOr0~2_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr0~6_combout ),
	.datad(\cmos_config_1|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr0~7 .lut_mask = 16'hF7E6;
defparam \cmos_config_1|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \cmos_config_1|WideOr0~8 (
// Equation(s):
// \cmos_config_1|WideOr0~8_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr0~7_combout ))) # (!\cmos_config_1|reg_index [6] & (\cmos_config_1|WideOr0~5_combout ))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(gnd),
	.datac(\cmos_config_1|WideOr0~5_combout ),
	.datad(\cmos_config_1|WideOr0~7_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr0~8 .lut_mask = 16'hFA50;
defparam \cmos_config_1|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \cmos_config_1|WideOr0~9 (
// Equation(s):
// \cmos_config_1|WideOr0~9_combout  = (\cmos_config_1|reg_index [7] & (((!\cmos_config_1|WideOr0~8_combout ) # (!\cmos_config_1|reg_index [6])))) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [6] & (!\cmos_config_1|WideOr0~1_combout )) # 
// (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr0~8_combout )))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|WideOr0~1_combout ),
	.datac(\cmos_config_1|reg_index [6]),
	.datad(\cmos_config_1|WideOr0~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr0~9 .lut_mask = 16'h1FBA;
defparam \cmos_config_1|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N31
dffeas \cmos_config_1|i2c_data[22] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[22] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \cmos_config_1|WideOr2~0 (
// Equation(s):
// \cmos_config_1|WideOr2~0_combout  = (\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [6] $ (!\cmos_config_1|reg_index [7])))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(gnd),
	.datac(\cmos_config_1|reg_index [6]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr2~0 .lut_mask = 16'hA00A;
defparam \cmos_config_1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \cmos_config_1|WideOr2~1 (
// Equation(s):
// \cmos_config_1|WideOr2~1_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [7]) # ((!\cmos_config_1|reg_index [0])))) # (!\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [1] $ (((\cmos_config_1|reg_index [7] & 
// \cmos_config_1|reg_index [0])))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr2~1 .lut_mask = 16'h9AFC;
defparam \cmos_config_1|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \cmos_config_1|WideOr2~2 (
// Equation(s):
// \cmos_config_1|WideOr2~2_combout  = \cmos_config_1|reg_index [7] $ (((\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [2] & \cmos_config_1|WideOr2~1_combout ))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr2~2 .lut_mask = 16'hA6AA;
defparam \cmos_config_1|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \cmos_config_1|WideOr2~3 (
// Equation(s):
// \cmos_config_1|WideOr2~3_combout  = ((\cmos_config_1|reg_index [5] & ((!\cmos_config_1|WideOr2~2_combout ))) # (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|WideOr2~2_combout ) # (!\cmos_config_1|WideOr0~4_combout )))) # 
// (!\cmos_config_1|WideOr2~0_combout )

	.dataa(\cmos_config_1|WideOr0~4_combout ),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr2~0_combout ),
	.datad(\cmos_config_1|WideOr2~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr2~3 .lut_mask = 16'h3FDF;
defparam \cmos_config_1|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N21
dffeas \cmos_config_1|i2c_data[20] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[20] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N26
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~16 (
// Equation(s):
// \cmos_config_1|u1|Mux0~16_combout  = (\cmos_config_1|u1|cyc_count [1] & (\cmos_config_1|i2c_data [22])) # (!\cmos_config_1|u1|cyc_count [1] & ((\cmos_config_1|i2c_data [20])))

	.dataa(gnd),
	.datab(\cmos_config_1|i2c_data [22]),
	.datac(\cmos_config_1|i2c_data [20]),
	.datad(\cmos_config_1|u1|cyc_count [1]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~16 .lut_mask = 16'hCCF0;
defparam \cmos_config_1|u1|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \cmos_config_1|WideOr1~3 (
// Equation(s):
// \cmos_config_1|WideOr1~3_combout  = (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [0] $ (((\cmos_config_1|reg_index [1]) # (\cmos_config_1|reg_index [3])))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr1~3 .lut_mask = 16'h0154;
defparam \cmos_config_1|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \cmos_config_1|WideOr1~4 (
// Equation(s):
// \cmos_config_1|WideOr1~4_combout  = (\cmos_config_1|reg_index [4] & (((\cmos_config_1|WideOr1~3_combout )) # (!\cmos_config_1|reg_index [5]))) # (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [5]) # ((\cmos_config_1|WideOr0~2_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr1~3_combout ),
	.datad(\cmos_config_1|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr1~4 .lut_mask = 16'hF7E6;
defparam \cmos_config_1|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \cmos_config_1|WideOr1~2 (
// Equation(s):
// \cmos_config_1|WideOr1~2_combout  = (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr0~1_combout ))) # (!\cmos_config_1|reg_index [6] & (!\cmos_config_1|WideOr0~5_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr0~5_combout ),
	.datad(\cmos_config_1|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr1~2 .lut_mask = 16'h2301;
defparam \cmos_config_1|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \cmos_config_1|WideOr1~5 (
// Equation(s):
// \cmos_config_1|WideOr1~5_combout  = (\cmos_config_1|WideOr1~2_combout ) # ((\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [7] & \cmos_config_1|WideOr1~4_combout )))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr1~4_combout ),
	.datad(\cmos_config_1|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr1~5 .lut_mask = 16'hFF80;
defparam \cmos_config_1|WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N29
dffeas \cmos_config_1|i2c_data[21] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[21] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~15 (
// Equation(s):
// \cmos_config_1|u1|Mux0~15_combout  = (\cmos_config_1|u1|cyc_count [3]) # ((!\cmos_config_1|u1|cyc_count [1] & (\cmos_config_1|i2c_data [21] & \cmos_config_1|u1|cyc_count [0])))

	.dataa(\cmos_config_1|u1|cyc_count [1]),
	.datab(\cmos_config_1|u1|cyc_count [3]),
	.datac(\cmos_config_1|i2c_data [21]),
	.datad(\cmos_config_1|u1|cyc_count [0]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~15 .lut_mask = 16'hDCCC;
defparam \cmos_config_1|u1|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N24
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~17 (
// Equation(s):
// \cmos_config_1|u1|Mux0~17_combout  = (!\cmos_config_1|u1|cyc_count [2] & ((\cmos_config_1|u1|Mux0~15_combout ) # ((\cmos_config_1|u1|Mux0~16_combout  & !\cmos_config_1|u1|cyc_count [0]))))

	.dataa(\cmos_config_1|u1|Mux0~16_combout ),
	.datab(\cmos_config_1|u1|cyc_count [2]),
	.datac(\cmos_config_1|u1|cyc_count [0]),
	.datad(\cmos_config_1|u1|Mux0~15_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~17 .lut_mask = 16'h3302;
defparam \cmos_config_1|u1|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N30
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~21 (
// Equation(s):
// \cmos_config_1|u1|Mux0~21_combout  = (\cmos_config_1|u1|Mux0~17_combout ) # ((\cmos_config_1|u1|Mux0~20_combout  & ((\cmos_config_1|u1|cyc_count [2]) # (\cmos_config_1|u1|cyc_count [0]))))

	.dataa(\cmos_config_1|u1|Mux0~20_combout ),
	.datab(\cmos_config_1|u1|cyc_count [2]),
	.datac(\cmos_config_1|u1|cyc_count [0]),
	.datad(\cmos_config_1|u1|Mux0~17_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~21 .lut_mask = 16'hFFA8;
defparam \cmos_config_1|u1|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \cmos_config_1|WideOr20~0 (
// Equation(s):
// \cmos_config_1|WideOr20~0_combout  = (\cmos_config_1|reg_index [3] & (((\cmos_config_1|reg_index [1] & !\cmos_config_1|reg_index [6])) # (!\cmos_config_1|reg_index [2]))) # (!\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [6]) # 
// (\cmos_config_1|reg_index [1] $ (\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [6]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~0 .lut_mask = 16'h59FE;
defparam \cmos_config_1|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \cmos_config_1|WideOr20~4 (
// Equation(s):
// \cmos_config_1|WideOr20~4_combout  = (\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [3]) # ((!\cmos_config_1|reg_index [6])))) # (!\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [2]))) # 
// (!\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [6]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~4 .lut_mask = 16'hBE8E;
defparam \cmos_config_1|WideOr20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \cmos_config_1|WideOr20~1 (
// Equation(s):
// \cmos_config_1|WideOr20~1_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [1]) # ((\cmos_config_1|reg_index [2] & \cmos_config_1|reg_index [6]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [6]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~1 .lut_mask = 16'hEC00;
defparam \cmos_config_1|WideOr20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \cmos_config_1|WideOr20~2 (
// Equation(s):
// \cmos_config_1|WideOr20~2_combout  = (\cmos_config_1|reg_index [6]) # ((\cmos_config_1|reg_index [1]) # (\cmos_config_1|reg_index [2] $ (\cmos_config_1|reg_index [3])))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~2 .lut_mask = 16'hFDFE;
defparam \cmos_config_1|WideOr20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \cmos_config_1|WideOr20~3 (
// Equation(s):
// \cmos_config_1|WideOr20~3_combout  = (\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [4]) # ((\cmos_config_1|WideOr20~1_combout )))) # (!\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [4] & ((!\cmos_config_1|WideOr20~2_combout ))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|WideOr20~1_combout ),
	.datad(\cmos_config_1|WideOr20~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~3 .lut_mask = 16'hA8B9;
defparam \cmos_config_1|WideOr20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \cmos_config_1|WideOr20~5 (
// Equation(s):
// \cmos_config_1|WideOr20~5_combout  = (\cmos_config_1|reg_index [4] & ((\cmos_config_1|WideOr20~3_combout  & ((!\cmos_config_1|WideOr20~4_combout ))) # (!\cmos_config_1|WideOr20~3_combout  & (!\cmos_config_1|WideOr20~0_combout )))) # 
// (!\cmos_config_1|reg_index [4] & (((\cmos_config_1|WideOr20~3_combout ))))

	.dataa(\cmos_config_1|WideOr20~0_combout ),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|WideOr20~4_combout ),
	.datad(\cmos_config_1|WideOr20~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~5 .lut_mask = 16'h3F44;
defparam \cmos_config_1|WideOr20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \cmos_config_1|WideOr20~23 (
// Equation(s):
// \cmos_config_1|WideOr20~23_combout  = (\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [1]) # (!\cmos_config_1|reg_index [4])))) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [3] & 
// ((!\cmos_config_1|reg_index [1]) # (!\cmos_config_1|reg_index [4]))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~23 .lut_mask = 16'h07D0;
defparam \cmos_config_1|WideOr20~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \cmos_config_1|WideOr20~19 (
// Equation(s):
// \cmos_config_1|WideOr20~19_combout  = (\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [4] $ (\cmos_config_1|reg_index [1] $ (!\cmos_config_1|reg_index [5])))) # (!\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [5] & 
// ((\cmos_config_1|reg_index [1]))) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [4]))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~19 .lut_mask = 16'h6C9A;
defparam \cmos_config_1|WideOr20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \cmos_config_1|WideOr20~20 (
// Equation(s):
// \cmos_config_1|WideOr20~20_combout  = (\cmos_config_1|reg_index [1] & (!\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [3] $ (\cmos_config_1|reg_index [5])))) # (!\cmos_config_1|reg_index [1] & (((\cmos_config_1|reg_index [3] & 
// !\cmos_config_1|reg_index [5]))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~20 .lut_mask = 16'h104C;
defparam \cmos_config_1|WideOr20~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \cmos_config_1|WideOr20~21 (
// Equation(s):
// \cmos_config_1|WideOr20~21_combout  = (\cmos_config_1|reg_index [1] & (((!\cmos_config_1|reg_index [5])) # (!\cmos_config_1|reg_index [4]))) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [4] $ (\cmos_config_1|reg_index [5] $ 
// (\cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~21 .lut_mask = 16'h6D5E;
defparam \cmos_config_1|WideOr20~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \cmos_config_1|WideOr20~22 (
// Equation(s):
// \cmos_config_1|WideOr20~22_combout  = (\cmos_config_1|reg_index [6] & (((\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [2] & (\cmos_config_1|WideOr20~20_combout )) # (!\cmos_config_1|reg_index [2] & 
// ((!\cmos_config_1|WideOr20~21_combout )))))

	.dataa(\cmos_config_1|WideOr20~20_combout ),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|WideOr20~21_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~22 .lut_mask = 16'hE0E3;
defparam \cmos_config_1|WideOr20~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \cmos_config_1|WideOr20~24 (
// Equation(s):
// \cmos_config_1|WideOr20~24_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr20~22_combout  & (\cmos_config_1|WideOr20~23_combout )) # (!\cmos_config_1|WideOr20~22_combout  & ((\cmos_config_1|WideOr20~19_combout ))))) # 
// (!\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr20~22_combout ))))

	.dataa(\cmos_config_1|WideOr20~23_combout ),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|WideOr20~19_combout ),
	.datad(\cmos_config_1|WideOr20~22_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~24_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~24 .lut_mask = 16'hBBC0;
defparam \cmos_config_1|WideOr20~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \cmos_config_1|WideOr20~10 (
// Equation(s):
// \cmos_config_1|WideOr20~10_combout  = (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [4])) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [4] & !\cmos_config_1|reg_index [6])))) # 
// (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [6] $ (((\cmos_config_1|reg_index [5] & !\cmos_config_1|reg_index [4])))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~10 .lut_mask = 16'h592C;
defparam \cmos_config_1|WideOr20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \cmos_config_1|WideOr20~6 (
// Equation(s):
// \cmos_config_1|WideOr20~6_combout  = (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [5] $ (!\cmos_config_1|reg_index [4])) # (!\cmos_config_1|reg_index [6]))) # (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [5] $ 
// (((\cmos_config_1|reg_index [6])))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~6 .lut_mask = 16'h93EE;
defparam \cmos_config_1|WideOr20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \cmos_config_1|WideOr20~7 (
// Equation(s):
// \cmos_config_1|WideOr20~7_combout  = (\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [2] & ((!\cmos_config_1|reg_index [6]))) # (!\cmos_config_1|reg_index [2] & (!\cmos_config_1|reg_index [4])))) # (!\cmos_config_1|reg_index [5] & 
// (\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [4]) # (!\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~7 .lut_mask = 16'h358C;
defparam \cmos_config_1|WideOr20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \cmos_config_1|WideOr20~8 (
// Equation(s):
// \cmos_config_1|WideOr20~8_combout  = (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [4])) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [4] & !\cmos_config_1|reg_index [6])))) # 
// (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [6] & (!\cmos_config_1|reg_index [5])) # (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [4])))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~8 .lut_mask = 16'h1978;
defparam \cmos_config_1|WideOr20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \cmos_config_1|WideOr20~9 (
// Equation(s):
// \cmos_config_1|WideOr20~9_combout  = (\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [3]) # ((!\cmos_config_1|WideOr20~7_combout )))) # (!\cmos_config_1|reg_index [1] & (!\cmos_config_1|reg_index [3] & ((!\cmos_config_1|WideOr20~8_combout ))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|WideOr20~7_combout ),
	.datad(\cmos_config_1|WideOr20~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~9 .lut_mask = 16'h8A9B;
defparam \cmos_config_1|WideOr20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \cmos_config_1|WideOr20~11 (
// Equation(s):
// \cmos_config_1|WideOr20~11_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|WideOr20~9_combout  & (!\cmos_config_1|WideOr20~10_combout )) # (!\cmos_config_1|WideOr20~9_combout  & ((!\cmos_config_1|WideOr20~6_combout ))))) # 
// (!\cmos_config_1|reg_index [3] & (((\cmos_config_1|WideOr20~9_combout ))))

	.dataa(\cmos_config_1|WideOr20~10_combout ),
	.datab(\cmos_config_1|WideOr20~6_combout ),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|WideOr20~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~11 .lut_mask = 16'h5F30;
defparam \cmos_config_1|WideOr20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \cmos_config_1|WideOr20~16 (
// Equation(s):
// \cmos_config_1|WideOr20~16_combout  = (\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [2]) # (!\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~16 .lut_mask = 16'h8088;
defparam \cmos_config_1|WideOr20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \cmos_config_1|WideOr20~12 (
// Equation(s):
// \cmos_config_1|WideOr20~12_combout  = (\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [6] & (!\cmos_config_1|reg_index [2] & !\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [2] & 
// \cmos_config_1|reg_index [1])))) # (!\cmos_config_1|reg_index [4] & (!\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [2] $ (\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~12 .lut_mask = 16'h2118;
defparam \cmos_config_1|WideOr20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \cmos_config_1|WideOr20~13 (
// Equation(s):
// \cmos_config_1|WideOr20~13_combout  = (\cmos_config_1|reg_index [4] & (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [1] $ (\cmos_config_1|reg_index [6])))) # (!\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [1] & 
// (\cmos_config_1|reg_index [6] $ (!\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~13 .lut_mask = 16'h0682;
defparam \cmos_config_1|WideOr20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \cmos_config_1|WideOr20~14 (
// Equation(s):
// \cmos_config_1|WideOr20~14_combout  = (\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [6] $ (\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [4]))) # (!\cmos_config_1|reg_index [1] & (((\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~14 .lut_mask = 16'h7DF0;
defparam \cmos_config_1|WideOr20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \cmos_config_1|WideOr20~15 (
// Equation(s):
// \cmos_config_1|WideOr20~15_combout  = (\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [5])) # (!\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [5] & (\cmos_config_1|WideOr20~13_combout )) # (!\cmos_config_1|reg_index [5] & 
// ((\cmos_config_1|WideOr20~14_combout )))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr20~13_combout ),
	.datad(\cmos_config_1|WideOr20~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~15 .lut_mask = 16'hD9C8;
defparam \cmos_config_1|WideOr20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \cmos_config_1|WideOr20~17 (
// Equation(s):
// \cmos_config_1|WideOr20~17_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|WideOr20~15_combout  & (\cmos_config_1|WideOr20~16_combout )) # (!\cmos_config_1|WideOr20~15_combout  & ((\cmos_config_1|WideOr20~12_combout ))))) # 
// (!\cmos_config_1|reg_index [3] & (((\cmos_config_1|WideOr20~15_combout ))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|WideOr20~16_combout ),
	.datac(\cmos_config_1|WideOr20~12_combout ),
	.datad(\cmos_config_1|WideOr20~15_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~17 .lut_mask = 16'hDDA0;
defparam \cmos_config_1|WideOr20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \cmos_config_1|WideOr20~18 (
// Equation(s):
// \cmos_config_1|WideOr20~18_combout  = (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [0])) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [0] & (\cmos_config_1|WideOr20~11_combout )) # (!\cmos_config_1|reg_index [0] & 
// ((\cmos_config_1|WideOr20~17_combout )))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|WideOr20~11_combout ),
	.datad(\cmos_config_1|WideOr20~17_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~18 .lut_mask = 16'hD9C8;
defparam \cmos_config_1|WideOr20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \cmos_config_1|WideOr20~25 (
// Equation(s):
// \cmos_config_1|WideOr20~25_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr20~18_combout  & ((\cmos_config_1|WideOr20~24_combout ))) # (!\cmos_config_1|WideOr20~18_combout  & (\cmos_config_1|WideOr20~5_combout )))) # 
// (!\cmos_config_1|reg_index [7] & (((\cmos_config_1|WideOr20~18_combout ))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|WideOr20~5_combout ),
	.datac(\cmos_config_1|WideOr20~24_combout ),
	.datad(\cmos_config_1|WideOr20~18_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr20~25_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr20~25 .lut_mask = 16'hF588;
defparam \cmos_config_1|WideOr20~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N5
dffeas \cmos_config_1|i2c_data[1] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr20~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[1] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \cmos_config_1|WideOr21~4 (
// Equation(s):
// \cmos_config_1|WideOr21~4_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [1] & ((!\cmos_config_1|reg_index [2]))) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [0] & \cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~4 .lut_mask = 16'h20C0;
defparam \cmos_config_1|WideOr21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \cmos_config_1|WideOr21~2 (
// Equation(s):
// \cmos_config_1|WideOr21~2_combout  = (\cmos_config_1|reg_index [7] & (((\cmos_config_1|reg_index [2] & \cmos_config_1|reg_index [1])))) # (!\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [0] & (!\cmos_config_1|reg_index [2] & 
// !\cmos_config_1|reg_index [1])))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~2 .lut_mask = 16'hC002;
defparam \cmos_config_1|WideOr21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \cmos_config_1|WideOr21~1 (
// Equation(s):
// \cmos_config_1|WideOr21~1_combout  = (\cmos_config_1|reg_index [0] & (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [7] $ (\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~1 .lut_mask = 16'h0028;
defparam \cmos_config_1|WideOr21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \cmos_config_1|WideOr21~3 (
// Equation(s):
// \cmos_config_1|WideOr21~3_combout  = (\cmos_config_1|reg_index [6] & (((\cmos_config_1|reg_index [5])))) # (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [5] & ((\cmos_config_1|WideOr21~1_combout ))) # (!\cmos_config_1|reg_index [5] & 
// (\cmos_config_1|WideOr21~2_combout ))))

	.dataa(\cmos_config_1|WideOr21~2_combout ),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|WideOr21~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~3 .lut_mask = 16'hF2C2;
defparam \cmos_config_1|WideOr21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \cmos_config_1|WideOr21~0 (
// Equation(s):
// \cmos_config_1|WideOr21~0_combout  = (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [2] $ (\cmos_config_1|reg_index [0] $ (!\cmos_config_1|reg_index [1])))) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [2] & 
// ((\cmos_config_1|reg_index [0]) # (!\cmos_config_1|reg_index [1]))) # (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [1])))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~0 .lut_mask = 16'h79A6;
defparam \cmos_config_1|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \cmos_config_1|WideOr21~5 (
// Equation(s):
// \cmos_config_1|WideOr21~5_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr21~3_combout  & (\cmos_config_1|WideOr21~4_combout )) # (!\cmos_config_1|WideOr21~3_combout  & ((\cmos_config_1|WideOr21~0_combout ))))) # 
// (!\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr21~3_combout ))))

	.dataa(\cmos_config_1|WideOr21~4_combout ),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|WideOr21~3_combout ),
	.datad(\cmos_config_1|WideOr21~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~5 .lut_mask = 16'hBCB0;
defparam \cmos_config_1|WideOr21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \cmos_config_1|WideOr21~20 (
// Equation(s):
// \cmos_config_1|WideOr21~20_combout  = (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [0] $ (\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~20 .lut_mask = 16'h0440;
defparam \cmos_config_1|WideOr21~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \cmos_config_1|WideOr21~16 (
// Equation(s):
// \cmos_config_1|WideOr21~16_combout  = (\cmos_config_1|reg_index [7] & (((!\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [0]) # ((\cmos_config_1|reg_index [1] & \cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~16 .lut_mask = 16'h32FC;
defparam \cmos_config_1|WideOr21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \cmos_config_1|WideOr21~17 (
// Equation(s):
// \cmos_config_1|WideOr21~17_combout  = (\cmos_config_1|reg_index [0] & (!\cmos_config_1|reg_index [2] & ((!\cmos_config_1|reg_index [7]) # (!\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~17 .lut_mask = 16'h040C;
defparam \cmos_config_1|WideOr21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \cmos_config_1|WideOr21~18 (
// Equation(s):
// \cmos_config_1|WideOr21~18_combout  = (\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [7] $ (!\cmos_config_1|reg_index [0])))) # (!\cmos_config_1|reg_index [1] & (!\cmos_config_1|reg_index [7] & 
// (\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [2])))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~18 .lut_mask = 16'h8210;
defparam \cmos_config_1|WideOr21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \cmos_config_1|WideOr21~19 (
// Equation(s):
// \cmos_config_1|WideOr21~19_combout  = (\cmos_config_1|reg_index [5] & ((\cmos_config_1|WideOr21~17_combout ) # ((\cmos_config_1|reg_index [6])))) # (!\cmos_config_1|reg_index [5] & (((!\cmos_config_1|reg_index [6] & \cmos_config_1|WideOr21~18_combout ))))

	.dataa(\cmos_config_1|WideOr21~17_combout ),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [6]),
	.datad(\cmos_config_1|WideOr21~18_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~19 .lut_mask = 16'hCBC8;
defparam \cmos_config_1|WideOr21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \cmos_config_1|WideOr21~21 (
// Equation(s):
// \cmos_config_1|WideOr21~21_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr21~19_combout  & (\cmos_config_1|WideOr21~20_combout )) # (!\cmos_config_1|WideOr21~19_combout  & ((!\cmos_config_1|WideOr21~16_combout ))))) # 
// (!\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr21~19_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|WideOr21~20_combout ),
	.datac(\cmos_config_1|WideOr21~16_combout ),
	.datad(\cmos_config_1|WideOr21~19_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~21 .lut_mask = 16'hDD0A;
defparam \cmos_config_1|WideOr21~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \cmos_config_1|WideOr21~9 (
// Equation(s):
// \cmos_config_1|WideOr21~9_combout  = (\cmos_config_1|reg_index [2] & (!\cmos_config_1|reg_index [1] & ((!\cmos_config_1|reg_index [5]) # (!\cmos_config_1|reg_index [0])))) # (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [5]) # 
// ((\cmos_config_1|reg_index [1] & !\cmos_config_1|reg_index [0]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~9 .lut_mask = 16'h1F52;
defparam \cmos_config_1|WideOr21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \cmos_config_1|WideOr21~13 (
// Equation(s):
// \cmos_config_1|WideOr21~13_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1] $ (\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~13 .lut_mask = 16'h4080;
defparam \cmos_config_1|WideOr21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \cmos_config_1|WideOr21~10 (
// Equation(s):
// \cmos_config_1|WideOr21~10_combout  = (\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [2] & ((!\cmos_config_1|reg_index [1]) # (!\cmos_config_1|reg_index [0])))) # (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [1] & 
// (!\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [0])))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~10 .lut_mask = 16'h1574;
defparam \cmos_config_1|WideOr21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \cmos_config_1|WideOr21~11 (
// Equation(s):
// \cmos_config_1|WideOr21~11_combout  = (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [5])) # (!\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [1]))))) # (!\cmos_config_1|reg_index [2] & 
// (\cmos_config_1|reg_index [5] $ (\cmos_config_1|reg_index [0] $ (\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~11 .lut_mask = 16'hCB94;
defparam \cmos_config_1|WideOr21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \cmos_config_1|WideOr21~12 (
// Equation(s):
// \cmos_config_1|WideOr21~12_combout  = (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [7])) # (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [7] & (!\cmos_config_1|WideOr21~10_combout )) # (!\cmos_config_1|reg_index [7] & 
// ((!\cmos_config_1|WideOr21~11_combout )))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr21~10_combout ),
	.datad(\cmos_config_1|WideOr21~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~12 .lut_mask = 16'h8C9D;
defparam \cmos_config_1|WideOr21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \cmos_config_1|WideOr21~14 (
// Equation(s):
// \cmos_config_1|WideOr21~14_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr21~12_combout  & ((\cmos_config_1|WideOr21~13_combout ))) # (!\cmos_config_1|WideOr21~12_combout  & (\cmos_config_1|WideOr21~9_combout )))) # 
// (!\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr21~12_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|WideOr21~9_combout ),
	.datac(\cmos_config_1|WideOr21~13_combout ),
	.datad(\cmos_config_1|WideOr21~12_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~14 .lut_mask = 16'hF588;
defparam \cmos_config_1|WideOr21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \cmos_config_1|WideOr21~7 (
// Equation(s):
// \cmos_config_1|WideOr21~7_combout  = (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [2] $ (\cmos_config_1|reg_index [0])))) # (!\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [2] & 
// (\cmos_config_1|reg_index [5] $ (!\cmos_config_1|reg_index [0]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~7 .lut_mask = 16'h2890;
defparam \cmos_config_1|WideOr21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \cmos_config_1|WideOr21~6 (
// Equation(s):
// \cmos_config_1|WideOr21~6_combout  = (\cmos_config_1|reg_index [2] & (((\cmos_config_1|reg_index [6] & \cmos_config_1|reg_index [0])) # (!\cmos_config_1|reg_index [5]))) # (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [6] $ 
// (((\cmos_config_1|reg_index [5] & \cmos_config_1|reg_index [0])))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~6 .lut_mask = 16'hD65C;
defparam \cmos_config_1|WideOr21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \cmos_config_1|WideOr21~23 (
// Equation(s):
// \cmos_config_1|WideOr21~23_combout  = (\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [0])))) # (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [1])) # 
// (!\cmos_config_1|reg_index [6] & (!\cmos_config_1|reg_index [1] & !\cmos_config_1|reg_index [0]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~23 .lut_mask = 16'hC841;
defparam \cmos_config_1|WideOr21~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \cmos_config_1|WideOr21~24 (
// Equation(s):
// \cmos_config_1|WideOr21~24_combout  = (\cmos_config_1|reg_index [7] & (((\cmos_config_1|reg_index [1])))) # (!\cmos_config_1|reg_index [7] & (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|WideOr21~23_combout ))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|WideOr21~23_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~24_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~24 .lut_mask = 16'hD1C0;
defparam \cmos_config_1|WideOr21~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \cmos_config_1|WideOr21~8 (
// Equation(s):
// \cmos_config_1|WideOr21~8_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr21~24_combout  & (\cmos_config_1|WideOr21~7_combout )) # (!\cmos_config_1|WideOr21~24_combout  & ((!\cmos_config_1|WideOr21~6_combout ))))) # 
// (!\cmos_config_1|reg_index [7] & (((\cmos_config_1|WideOr21~24_combout ))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|WideOr21~7_combout ),
	.datac(\cmos_config_1|WideOr21~6_combout ),
	.datad(\cmos_config_1|WideOr21~24_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~8 .lut_mask = 16'hDD0A;
defparam \cmos_config_1|WideOr21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \cmos_config_1|WideOr21~15 (
// Equation(s):
// \cmos_config_1|WideOr21~15_combout  = (\cmos_config_1|reg_index [4] & (\cmos_config_1|reg_index [3])) # (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [3] & ((\cmos_config_1|WideOr21~8_combout ))) # (!\cmos_config_1|reg_index [3] & 
// (\cmos_config_1|WideOr21~14_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|WideOr21~14_combout ),
	.datad(\cmos_config_1|WideOr21~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~15 .lut_mask = 16'hDC98;
defparam \cmos_config_1|WideOr21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \cmos_config_1|WideOr21~22 (
// Equation(s):
// \cmos_config_1|WideOr21~22_combout  = (\cmos_config_1|reg_index [4] & ((\cmos_config_1|WideOr21~15_combout  & ((\cmos_config_1|WideOr21~21_combout ))) # (!\cmos_config_1|WideOr21~15_combout  & (\cmos_config_1|WideOr21~5_combout )))) # 
// (!\cmos_config_1|reg_index [4] & (((\cmos_config_1|WideOr21~15_combout ))))

	.dataa(\cmos_config_1|reg_index [4]),
	.datab(\cmos_config_1|WideOr21~5_combout ),
	.datac(\cmos_config_1|WideOr21~21_combout ),
	.datad(\cmos_config_1|WideOr21~15_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr21~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr21~22 .lut_mask = 16'hF588;
defparam \cmos_config_1|WideOr21~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \cmos_config_1|i2c_data[0] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr21~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[0] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N6
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~9 (
// Equation(s):
// \cmos_config_1|u1|Mux0~9_combout  = (\cmos_config_1|u1|cyc_count [1] & ((\cmos_config_1|u1|cyc_count [0] & (\cmos_config_1|i2c_data [1])) # (!\cmos_config_1|u1|cyc_count [0] & ((\cmos_config_1|i2c_data [0]))))) # (!\cmos_config_1|u1|cyc_count [1] & 
// (((\cmos_config_1|u1|cyc_count [0]))))

	.dataa(\cmos_config_1|i2c_data [1]),
	.datab(\cmos_config_1|u1|cyc_count [1]),
	.datac(\cmos_config_1|u1|cyc_count [0]),
	.datad(\cmos_config_1|i2c_data [0]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~9 .lut_mask = 16'hBCB0;
defparam \cmos_config_1|u1|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~10 (
// Equation(s):
// \cmos_config_1|u1|Mux0~10_combout  = ((!\cmos_config_1|u1|cyc_count [0] & \cmos_config_1|u1|cyc_count [1])) # (!\cmos_config_1|u1|reg_sdat~q )

	.dataa(\cmos_config_1|u1|cyc_count [0]),
	.datab(\cmos_config_1|u1|reg_sdat~q ),
	.datac(gnd),
	.datad(\cmos_config_1|u1|cyc_count [1]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~10 .lut_mask = 16'h7733;
defparam \cmos_config_1|u1|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \cmos_config_1|WideOr18~19 (
// Equation(s):
// \cmos_config_1|WideOr18~19_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1] & !\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [2]))))) # 
// (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [1]) # ((\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~19 .lut_mask = 16'h4ED4;
defparam \cmos_config_1|WideOr18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \cmos_config_1|WideOr18~20 (
// Equation(s):
// \cmos_config_1|WideOr18~20_combout  = (\cmos_config_1|reg_index [2] & (!\cmos_config_1|reg_index [7] & \cmos_config_1|reg_index [0]))

	.dataa(gnd),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~20 .lut_mask = 16'h0C00;
defparam \cmos_config_1|WideOr18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \cmos_config_1|WideOr18~23 (
// Equation(s):
// \cmos_config_1|WideOr18~23_combout  = (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [0] $ (\cmos_config_1|reg_index [7]))) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [0] & 
// \cmos_config_1|reg_index [7]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~23 .lut_mask = 16'h0068;
defparam \cmos_config_1|WideOr18~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \cmos_config_1|WideOr18~24 (
// Equation(s):
// \cmos_config_1|WideOr18~24_combout  = (\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [5])) # (!\cmos_config_1|reg_index [3] & (\cmos_config_1|WideOr18~23_combout  & (\cmos_config_1|reg_index [5] $ (\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|WideOr18~23_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~24_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~24 .lut_mask = 16'h9C88;
defparam \cmos_config_1|WideOr18~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \cmos_config_1|WideOr18~21 (
// Equation(s):
// \cmos_config_1|WideOr18~21_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|WideOr18~24_combout  & ((\cmos_config_1|WideOr18~20_combout ))) # (!\cmos_config_1|WideOr18~24_combout  & (\cmos_config_1|WideOr18~19_combout )))) # 
// (!\cmos_config_1|reg_index [3] & (((\cmos_config_1|WideOr18~24_combout ))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|WideOr18~19_combout ),
	.datac(\cmos_config_1|WideOr18~20_combout ),
	.datad(\cmos_config_1|WideOr18~24_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~21 .lut_mask = 16'hF588;
defparam \cmos_config_1|WideOr18~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \cmos_config_1|WideOr18~12 (
// Equation(s):
// \cmos_config_1|WideOr18~12_combout  = (\cmos_config_1|reg_index [1] & (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [3]) # (!\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [2] $ 
// ((\cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~12 .lut_mask = 16'h06D6;
defparam \cmos_config_1|WideOr18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \cmos_config_1|WideOr18~16 (
// Equation(s):
// \cmos_config_1|WideOr18~16_combout  = (\cmos_config_1|reg_index [7] & (((\cmos_config_1|reg_index [3])))) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [1] & !\cmos_config_1|reg_index [3])) # 
// (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [3])))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~16 .lut_mask = 16'hCF20;
defparam \cmos_config_1|WideOr18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \cmos_config_1|WideOr18~13 (
// Equation(s):
// \cmos_config_1|WideOr18~13_combout  = (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [3] $ (\cmos_config_1|reg_index [7]))) # (!\cmos_config_1|reg_index [1] & (!\cmos_config_1|reg_index [3] & 
// !\cmos_config_1|reg_index [7]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~13 .lut_mask = 16'h2900;
defparam \cmos_config_1|WideOr18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \cmos_config_1|WideOr18~14 (
// Equation(s):
// \cmos_config_1|WideOr18~14_combout  = (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [1] $ ((!\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [2] & ((!\cmos_config_1|reg_index [3]))) # 
// (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [1] & \cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~14 .lut_mask = 16'h86B4;
defparam \cmos_config_1|WideOr18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \cmos_config_1|WideOr18~15 (
// Equation(s):
// \cmos_config_1|WideOr18~15_combout  = (\cmos_config_1|reg_index [5] & (((\cmos_config_1|reg_index [0])))) # (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [0] & (\cmos_config_1|WideOr18~13_combout )) # (!\cmos_config_1|reg_index [0] & 
// ((\cmos_config_1|WideOr18~14_combout )))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|WideOr18~13_combout ),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|WideOr18~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~15 .lut_mask = 16'hE5E0;
defparam \cmos_config_1|WideOr18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \cmos_config_1|WideOr18~17 (
// Equation(s):
// \cmos_config_1|WideOr18~17_combout  = (\cmos_config_1|reg_index [5] & ((\cmos_config_1|WideOr18~15_combout  & ((\cmos_config_1|WideOr18~16_combout ))) # (!\cmos_config_1|WideOr18~15_combout  & (!\cmos_config_1|WideOr18~12_combout )))) # 
// (!\cmos_config_1|reg_index [5] & (((\cmos_config_1|WideOr18~15_combout ))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|WideOr18~12_combout ),
	.datac(\cmos_config_1|WideOr18~16_combout ),
	.datad(\cmos_config_1|WideOr18~15_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~17 .lut_mask = 16'hF522;
defparam \cmos_config_1|WideOr18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \cmos_config_1|WideOr18~6 (
// Equation(s):
// \cmos_config_1|WideOr18~6_combout  = (\cmos_config_1|reg_index [0]) # ((\cmos_config_1|reg_index [1] & ((!\cmos_config_1|reg_index [7]) # (!\cmos_config_1|reg_index [2]))) # (!\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [2]) # 
// (\cmos_config_1|reg_index [7]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~6 .lut_mask = 16'hF7FE;
defparam \cmos_config_1|WideOr18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \cmos_config_1|WideOr18~10 (
// Equation(s):
// \cmos_config_1|WideOr18~10_combout  = (\cmos_config_1|reg_index [1] & (!\cmos_config_1|reg_index [2] & (!\cmos_config_1|reg_index [0] & \cmos_config_1|reg_index [7]))) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [2] & 
// (\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [7])))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~10 .lut_mask = 16'h0240;
defparam \cmos_config_1|WideOr18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \cmos_config_1|WideOr18~8 (
// Equation(s):
// \cmos_config_1|WideOr18~8_combout  = (\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [2]) # (\cmos_config_1|reg_index [1] $ (!\cmos_config_1|reg_index [7])))) # (!\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [7]) # 
// (\cmos_config_1|reg_index [2] $ (\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~8 .lut_mask = 16'hFD9E;
defparam \cmos_config_1|WideOr18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \cmos_config_1|WideOr18~7 (
// Equation(s):
// \cmos_config_1|WideOr18~7_combout  = (\cmos_config_1|reg_index [7]) # ((\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [2] $ (\cmos_config_1|reg_index [1]))) # (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [2] & 
// \cmos_config_1|reg_index [1])))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~7 .lut_mask = 16'hFF68;
defparam \cmos_config_1|WideOr18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \cmos_config_1|WideOr18~9 (
// Equation(s):
// \cmos_config_1|WideOr18~9_combout  = (\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [3]) # ((\cmos_config_1|WideOr18~7_combout )))) # (!\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [3] & (!\cmos_config_1|WideOr18~8_combout )))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|WideOr18~8_combout ),
	.datad(\cmos_config_1|WideOr18~7_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~9 .lut_mask = 16'hAB89;
defparam \cmos_config_1|WideOr18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \cmos_config_1|WideOr18~11 (
// Equation(s):
// \cmos_config_1|WideOr18~11_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|WideOr18~9_combout  & ((\cmos_config_1|WideOr18~10_combout ))) # (!\cmos_config_1|WideOr18~9_combout  & (!\cmos_config_1|WideOr18~6_combout )))) # 
// (!\cmos_config_1|reg_index [3] & (((\cmos_config_1|WideOr18~9_combout ))))

	.dataa(\cmos_config_1|WideOr18~6_combout ),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|WideOr18~10_combout ),
	.datad(\cmos_config_1|WideOr18~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~11 .lut_mask = 16'hF344;
defparam \cmos_config_1|WideOr18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \cmos_config_1|WideOr18~18 (
// Equation(s):
// \cmos_config_1|WideOr18~18_combout  = (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [4])) # (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [4] & ((\cmos_config_1|WideOr18~11_combout ))) # (!\cmos_config_1|reg_index [4] & 
// (\cmos_config_1|WideOr18~17_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|WideOr18~17_combout ),
	.datad(\cmos_config_1|WideOr18~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~18 .lut_mask = 16'hDC98;
defparam \cmos_config_1|WideOr18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \cmos_config_1|WideOr18~4 (
// Equation(s):
// \cmos_config_1|WideOr18~4_combout  = (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [3] & (!\cmos_config_1|reg_index [5] & !\cmos_config_1|reg_index [7])) # (!\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [7]))))) # 
// (!\cmos_config_1|reg_index [2] & (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [7]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~4 .lut_mask = 16'h1B20;
defparam \cmos_config_1|WideOr18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \cmos_config_1|WideOr18~2 (
// Equation(s):
// \cmos_config_1|WideOr18~2_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [7] & !\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [5] & ((!\cmos_config_1|reg_index [2]) # 
// (!\cmos_config_1|reg_index [7]))))) # (!\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [5] $ (\cmos_config_1|reg_index [7] $ (\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~2 .lut_mask = 16'h433E;
defparam \cmos_config_1|WideOr18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \cmos_config_1|WideOr18~1 (
// Equation(s):
// \cmos_config_1|WideOr18~1_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [2] & \cmos_config_1|reg_index [7])) # (!\cmos_config_1|reg_index [5] & ((!\cmos_config_1|reg_index [7]))))) # 
// (!\cmos_config_1|reg_index [3] & (((\cmos_config_1|reg_index [2] & !\cmos_config_1|reg_index [7]))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~1 .lut_mask = 16'h0872;
defparam \cmos_config_1|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \cmos_config_1|WideOr18~3 (
// Equation(s):
// \cmos_config_1|WideOr18~3_combout  = (!\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [0] & ((\cmos_config_1|WideOr18~1_combout ))) # (!\cmos_config_1|reg_index [0] & (\cmos_config_1|WideOr18~2_combout ))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|WideOr18~2_combout ),
	.datad(\cmos_config_1|WideOr18~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~3 .lut_mask = 16'h3210;
defparam \cmos_config_1|WideOr18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \cmos_config_1|WideOr18~5 (
// Equation(s):
// \cmos_config_1|WideOr18~5_combout  = (\cmos_config_1|WideOr18~3_combout ) # ((!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1] & \cmos_config_1|WideOr18~4_combout )))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|WideOr18~4_combout ),
	.datad(\cmos_config_1|WideOr18~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~5 .lut_mask = 16'hFF40;
defparam \cmos_config_1|WideOr18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \cmos_config_1|WideOr18~22 (
// Equation(s):
// \cmos_config_1|WideOr18~22_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr18~18_combout  & (\cmos_config_1|WideOr18~21_combout )) # (!\cmos_config_1|WideOr18~18_combout  & ((\cmos_config_1|WideOr18~5_combout ))))) # 
// (!\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr18~18_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|WideOr18~21_combout ),
	.datac(\cmos_config_1|WideOr18~18_combout ),
	.datad(\cmos_config_1|WideOr18~5_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr18~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr18~22 .lut_mask = 16'hDAD0;
defparam \cmos_config_1|WideOr18~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \cmos_config_1|i2c_data[3] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr18~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[3] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \cmos_config_1|WideOr19~15 (
// Equation(s):
// \cmos_config_1|WideOr19~15_combout  = (\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [1] & (!\cmos_config_1|reg_index [0] & \cmos_config_1|reg_index [3])) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [0] & 
// !\cmos_config_1|reg_index [3])))) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [1] $ (((\cmos_config_1|reg_index [3])))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~15 .lut_mask = 16'h1962;
defparam \cmos_config_1|WideOr19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \cmos_config_1|WideOr19~12 (
// Equation(s):
// \cmos_config_1|WideOr19~12_combout  = (\cmos_config_1|reg_index [1]) # (\cmos_config_1|reg_index [3] $ (((\cmos_config_1|reg_index [5] & !\cmos_config_1|reg_index [0]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~12 .lut_mask = 16'hFBAE;
defparam \cmos_config_1|WideOr19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \cmos_config_1|WideOr19~13 (
// Equation(s):
// \cmos_config_1|WideOr19~13_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [5] $ (!\cmos_config_1|reg_index [0]))) # (!\cmos_config_1|reg_index [1] & (!\cmos_config_1|reg_index [5] & 
// \cmos_config_1|reg_index [0]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~13 .lut_mask = 16'h9200;
defparam \cmos_config_1|WideOr19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \cmos_config_1|WideOr19~14 (
// Equation(s):
// \cmos_config_1|WideOr19~14_combout  = (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [2] & (!\cmos_config_1|WideOr19~12_combout )) # (!\cmos_config_1|reg_index [2] & 
// ((\cmos_config_1|WideOr19~13_combout )))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|WideOr19~12_combout ),
	.datad(\cmos_config_1|WideOr19~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~14 .lut_mask = 16'h9D8C;
defparam \cmos_config_1|WideOr19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \cmos_config_1|WideOr19~11 (
// Equation(s):
// \cmos_config_1|WideOr19~11_combout  = (\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [1]) # ((\cmos_config_1|reg_index [3]) # (!\cmos_config_1|reg_index [0])))) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [1] $ 
// (\cmos_config_1|reg_index [0] $ (\cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~11 .lut_mask = 16'hED9E;
defparam \cmos_config_1|WideOr19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \cmos_config_1|WideOr19~16 (
// Equation(s):
// \cmos_config_1|WideOr19~16_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr19~14_combout  & (!\cmos_config_1|WideOr19~15_combout )) # (!\cmos_config_1|WideOr19~14_combout  & ((!\cmos_config_1|WideOr19~11_combout ))))) # 
// (!\cmos_config_1|reg_index [7] & (((\cmos_config_1|WideOr19~14_combout ))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|WideOr19~15_combout ),
	.datac(\cmos_config_1|WideOr19~14_combout ),
	.datad(\cmos_config_1|WideOr19~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~16 .lut_mask = 16'h707A;
defparam \cmos_config_1|WideOr19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \cmos_config_1|WideOr19~7 (
// Equation(s):
// \cmos_config_1|WideOr19~7_combout  = (\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [3] $ (!\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [1]))) # (!\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [3]) # 
// ((!\cmos_config_1|reg_index [2] & \cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~7 .lut_mask = 16'hC7EE;
defparam \cmos_config_1|WideOr19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \cmos_config_1|WideOr19~6 (
// Equation(s):
// \cmos_config_1|WideOr19~6_combout  = (\cmos_config_1|reg_index [0]) # ((\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [1]) # (!\cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~6 .lut_mask = 16'hF8FC;
defparam \cmos_config_1|WideOr19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \cmos_config_1|WideOr19~8 (
// Equation(s):
// \cmos_config_1|WideOr19~8_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [5] & (!\cmos_config_1|WideOr19~7_combout )) # (!\cmos_config_1|reg_index [5] & ((!\cmos_config_1|WideOr19~6_combout )))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr19~7_combout ),
	.datad(\cmos_config_1|WideOr19~6_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~8 .lut_mask = 16'h082A;
defparam \cmos_config_1|WideOr19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \cmos_config_1|WideOr19~9 (
// Equation(s):
// \cmos_config_1|WideOr19~9_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1] $ (!\cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~9 .lut_mask = 16'h8040;
defparam \cmos_config_1|WideOr19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \cmos_config_1|WideOr19~10 (
// Equation(s):
// \cmos_config_1|WideOr19~10_combout  = (\cmos_config_1|WideOr19~8_combout ) # ((!\cmos_config_1|reg_index [7] & \cmos_config_1|WideOr19~9_combout ))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(gnd),
	.datac(\cmos_config_1|WideOr19~8_combout ),
	.datad(\cmos_config_1|WideOr19~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~10 .lut_mask = 16'hF5F0;
defparam \cmos_config_1|WideOr19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \cmos_config_1|WideOr19~17 (
// Equation(s):
// \cmos_config_1|WideOr19~17_combout  = (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [4])) # (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [4] & ((\cmos_config_1|WideOr19~10_combout ))) # (!\cmos_config_1|reg_index [4] & 
// (\cmos_config_1|WideOr19~16_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|WideOr19~16_combout ),
	.datad(\cmos_config_1|WideOr19~10_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~17 .lut_mask = 16'hDC98;
defparam \cmos_config_1|WideOr19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \cmos_config_1|WideOr19~18 (
// Equation(s):
// \cmos_config_1|WideOr19~18_combout  = (\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [5] $ (((\cmos_config_1|reg_index [3]))))) # (!\cmos_config_1|reg_index [2] & (((\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~18 .lut_mask = 16'h44B8;
defparam \cmos_config_1|WideOr19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \cmos_config_1|WideOr19~22 (
// Equation(s):
// \cmos_config_1|WideOr19~22_combout  = (!\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [0] $ (\cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~22 .lut_mask = 16'h0110;
defparam \cmos_config_1|WideOr19~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \cmos_config_1|WideOr19~19 (
// Equation(s):
// \cmos_config_1|WideOr19~19_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [3] $ (((!\cmos_config_1|reg_index [0] & \cmos_config_1|reg_index [2]))))) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [3] & 
// (\cmos_config_1|reg_index [0] $ (!\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~19 .lut_mask = 16'hCB20;
defparam \cmos_config_1|WideOr19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \cmos_config_1|WideOr19~20 (
// Equation(s):
// \cmos_config_1|WideOr19~20_combout  = (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [5] $ (\cmos_config_1|reg_index [3])) # (!\cmos_config_1|reg_index [0]))) # (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [5] & 
// (\cmos_config_1|reg_index [0] $ (!\cmos_config_1|reg_index [3]))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~20 .lut_mask = 16'h78B2;
defparam \cmos_config_1|WideOr19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \cmos_config_1|WideOr19~21 (
// Equation(s):
// \cmos_config_1|WideOr19~21_combout  = (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [1] & (\cmos_config_1|WideOr19~19_combout )) # (!\cmos_config_1|reg_index [1] & 
// ((\cmos_config_1|WideOr19~20_combout )))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|WideOr19~19_combout ),
	.datad(\cmos_config_1|WideOr19~20_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~21 .lut_mask = 16'hD9C8;
defparam \cmos_config_1|WideOr19~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \cmos_config_1|WideOr19~23 (
// Equation(s):
// \cmos_config_1|WideOr19~23_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr19~21_combout  & ((\cmos_config_1|WideOr19~22_combout ))) # (!\cmos_config_1|WideOr19~21_combout  & (\cmos_config_1|WideOr19~18_combout )))) # 
// (!\cmos_config_1|reg_index [7] & (((\cmos_config_1|WideOr19~21_combout ))))

	.dataa(\cmos_config_1|WideOr19~18_combout ),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr19~22_combout ),
	.datad(\cmos_config_1|WideOr19~21_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~23 .lut_mask = 16'hF388;
defparam \cmos_config_1|WideOr19~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \cmos_config_1|WideOr19~4 (
// Equation(s):
// \cmos_config_1|WideOr19~4_combout  = (\cmos_config_1|reg_index [0] & (!\cmos_config_1|reg_index [1] & (!\cmos_config_1|reg_index [5]))) # (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [5]) # 
// (!\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~4 .lut_mask = 16'h5302;
defparam \cmos_config_1|WideOr19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \cmos_config_1|WideOr19~0 (
// Equation(s):
// \cmos_config_1|WideOr19~0_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [0] & \cmos_config_1|reg_index [1]))

	.dataa(gnd),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~0 .lut_mask = 16'hC000;
defparam \cmos_config_1|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \cmos_config_1|WideOr19~1 (
// Equation(s):
// \cmos_config_1|WideOr19~1_combout  = (\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [2] & ((!\cmos_config_1|reg_index [5])))) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [2] $ (\cmos_config_1|reg_index [0] $ 
// (\cmos_config_1|reg_index [5]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~1 .lut_mask = 16'h419C;
defparam \cmos_config_1|WideOr19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \cmos_config_1|WideOr19~2 (
// Equation(s):
// \cmos_config_1|WideOr19~2_combout  = (\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [1] $ (!\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [5]))) # (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [2] & 
// ((\cmos_config_1|reg_index [5]) # (!\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~2 .lut_mask = 16'hD2BA;
defparam \cmos_config_1|WideOr19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \cmos_config_1|WideOr19~3 (
// Equation(s):
// \cmos_config_1|WideOr19~3_combout  = (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [3])) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [3] & (!\cmos_config_1|WideOr19~1_combout )) # (!\cmos_config_1|reg_index [3] & 
// ((\cmos_config_1|WideOr19~2_combout )))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|WideOr19~1_combout ),
	.datad(\cmos_config_1|WideOr19~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~3 .lut_mask = 16'h9D8C;
defparam \cmos_config_1|WideOr19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \cmos_config_1|WideOr19~5 (
// Equation(s):
// \cmos_config_1|WideOr19~5_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr19~3_combout  & (\cmos_config_1|WideOr19~4_combout )) # (!\cmos_config_1|WideOr19~3_combout  & ((\cmos_config_1|WideOr19~0_combout ))))) # 
// (!\cmos_config_1|reg_index [7] & (((\cmos_config_1|WideOr19~3_combout ))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|WideOr19~4_combout ),
	.datac(\cmos_config_1|WideOr19~0_combout ),
	.datad(\cmos_config_1|WideOr19~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~5 .lut_mask = 16'hDDA0;
defparam \cmos_config_1|WideOr19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \cmos_config_1|WideOr19~24 (
// Equation(s):
// \cmos_config_1|WideOr19~24_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr19~17_combout  & (\cmos_config_1|WideOr19~23_combout )) # (!\cmos_config_1|WideOr19~17_combout  & ((\cmos_config_1|WideOr19~5_combout ))))) # 
// (!\cmos_config_1|reg_index [6] & (\cmos_config_1|WideOr19~17_combout ))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|WideOr19~17_combout ),
	.datac(\cmos_config_1|WideOr19~23_combout ),
	.datad(\cmos_config_1|WideOr19~5_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr19~24_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr19~24 .lut_mask = 16'hE6C4;
defparam \cmos_config_1|WideOr19~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \cmos_config_1|i2c_data[2] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr19~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[2] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \cmos_config_1|WideOr17~9 (
// Equation(s):
// \cmos_config_1|WideOr17~9_combout  = (\cmos_config_1|reg_index [7] & (!\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [5]) # (\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [5] & 
// (!\cmos_config_1|reg_index [0] & \cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [0] & !\cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~9 .lut_mask = 16'h0E18;
defparam \cmos_config_1|WideOr17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \cmos_config_1|WideOr17~5 (
// Equation(s):
// \cmos_config_1|WideOr17~5_combout  = (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [5] $ (((!\cmos_config_1|reg_index [7]) # (!\cmos_config_1|reg_index [2]))))) # (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [5] & 
// (\cmos_config_1|reg_index [2] $ (\cmos_config_1|reg_index [7]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~5 .lut_mask = 16'h8760;
defparam \cmos_config_1|WideOr17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \cmos_config_1|WideOr17~7 (
// Equation(s):
// \cmos_config_1|WideOr17~7_combout  = (\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [5] & \cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [7] & ((!\cmos_config_1|reg_index [2]))))) # 
// (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [7] $ (((\cmos_config_1|reg_index [5]) # (\cmos_config_1|reg_index [2])))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~7 .lut_mask = 16'h9136;
defparam \cmos_config_1|WideOr17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \cmos_config_1|WideOr17~6 (
// Equation(s):
// \cmos_config_1|WideOr17~6_combout  = (\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [7] & (!\cmos_config_1|reg_index [5] & !\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [7] & ((!\cmos_config_1|reg_index [2]) # 
// (!\cmos_config_1|reg_index [5]))))) # (!\cmos_config_1|reg_index [0] & (((\cmos_config_1|reg_index [5] & \cmos_config_1|reg_index [2]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~6 .lut_mask = 16'h522A;
defparam \cmos_config_1|WideOr17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \cmos_config_1|WideOr17~8 (
// Equation(s):
// \cmos_config_1|WideOr17~8_combout  = (\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [1] & ((\cmos_config_1|WideOr17~6_combout ))) # (!\cmos_config_1|reg_index [1] & 
// (!\cmos_config_1|WideOr17~7_combout ))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|WideOr17~7_combout ),
	.datad(\cmos_config_1|WideOr17~6_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~8 .lut_mask = 16'hCD89;
defparam \cmos_config_1|WideOr17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \cmos_config_1|WideOr17~10 (
// Equation(s):
// \cmos_config_1|WideOr17~10_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|WideOr17~8_combout  & (\cmos_config_1|WideOr17~9_combout )) # (!\cmos_config_1|WideOr17~8_combout  & ((\cmos_config_1|WideOr17~5_combout ))))) # 
// (!\cmos_config_1|reg_index [3] & (((\cmos_config_1|WideOr17~8_combout ))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|WideOr17~9_combout ),
	.datac(\cmos_config_1|WideOr17~5_combout ),
	.datad(\cmos_config_1|WideOr17~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~10 .lut_mask = 16'hDDA0;
defparam \cmos_config_1|WideOr17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \cmos_config_1|WideOr17~15 (
// Equation(s):
// \cmos_config_1|WideOr17~15_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [2]) # ((\cmos_config_1|reg_index [5])))) # (!\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [2] $ (((\cmos_config_1|reg_index [7])))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~15 .lut_mask = 16'hB9EC;
defparam \cmos_config_1|WideOr17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \cmos_config_1|WideOr17~11 (
// Equation(s):
// \cmos_config_1|WideOr17~11_combout  = (\cmos_config_1|reg_index [5] & (((\cmos_config_1|reg_index [7]) # (!\cmos_config_1|reg_index [3])))) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [2] $ (((\cmos_config_1|reg_index [3]) # 
// (\cmos_config_1|reg_index [7])))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~11 .lut_mask = 16'hBB1E;
defparam \cmos_config_1|WideOr17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \cmos_config_1|WideOr17~12 (
// Equation(s):
// \cmos_config_1|WideOr17~12_combout  = (\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [7] & (!\cmos_config_1|reg_index [5]))) # (!\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [7] $ 
// (!\cmos_config_1|reg_index [5]))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~12 .lut_mask = 16'h4908;
defparam \cmos_config_1|WideOr17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \cmos_config_1|WideOr17~13 (
// Equation(s):
// \cmos_config_1|WideOr17~13_combout  = (\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [7]) # (!\cmos_config_1|reg_index [3]))) # (!\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [7] & 
// !\cmos_config_1|reg_index [3])))) # (!\cmos_config_1|reg_index [2] & (\cmos_config_1|reg_index [3] $ (((\cmos_config_1|reg_index [5] & \cmos_config_1|reg_index [7])))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~13 .lut_mask = 16'h95E8;
defparam \cmos_config_1|WideOr17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \cmos_config_1|WideOr17~14 (
// Equation(s):
// \cmos_config_1|WideOr17~14_combout  = (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [1] & (\cmos_config_1|WideOr17~12_combout )) # (!\cmos_config_1|reg_index [1] & 
// ((!\cmos_config_1|WideOr17~13_combout )))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|WideOr17~12_combout ),
	.datad(\cmos_config_1|WideOr17~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~14 .lut_mask = 16'hC8D9;
defparam \cmos_config_1|WideOr17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \cmos_config_1|WideOr17~16 (
// Equation(s):
// \cmos_config_1|WideOr17~16_combout  = (\cmos_config_1|reg_index [0] & ((\cmos_config_1|WideOr17~14_combout  & (\cmos_config_1|WideOr17~15_combout )) # (!\cmos_config_1|WideOr17~14_combout  & ((\cmos_config_1|WideOr17~11_combout ))))) # 
// (!\cmos_config_1|reg_index [0] & (((\cmos_config_1|WideOr17~14_combout ))))

	.dataa(\cmos_config_1|WideOr17~15_combout ),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|WideOr17~11_combout ),
	.datad(\cmos_config_1|WideOr17~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~16 .lut_mask = 16'hBBC0;
defparam \cmos_config_1|WideOr17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \cmos_config_1|WideOr17~17 (
// Equation(s):
// \cmos_config_1|WideOr17~17_combout  = (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [4])) # (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [4] & (\cmos_config_1|WideOr17~10_combout )) # (!\cmos_config_1|reg_index [4] & 
// ((\cmos_config_1|WideOr17~16_combout )))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|WideOr17~10_combout ),
	.datad(\cmos_config_1|WideOr17~16_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~17 .lut_mask = 16'hD9C8;
defparam \cmos_config_1|WideOr17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \cmos_config_1|WideOr17~3 (
// Equation(s):
// \cmos_config_1|WideOr17~3_combout  = (\cmos_config_1|reg_index [2] & (((\cmos_config_1|reg_index [5])))) # (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [0] & ((!\cmos_config_1|reg_index [5]))) # (!\cmos_config_1|reg_index [0] & 
// (\cmos_config_1|reg_index [1] & \cmos_config_1|reg_index [5]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~3 .lut_mask = 16'hAE50;
defparam \cmos_config_1|WideOr17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \cmos_config_1|WideOr17~0 (
// Equation(s):
// \cmos_config_1|WideOr17~0_combout  = (\cmos_config_1|reg_index [5] & (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1]))) # (!\cmos_config_1|reg_index [5] & (((!\cmos_config_1|Add1~0_combout ))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|Add1~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~0 .lut_mask = 16'h404F;
defparam \cmos_config_1|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \cmos_config_1|WideOr17~1 (
// Equation(s):
// \cmos_config_1|WideOr17~1_combout  = (\cmos_config_1|reg_index [2] & (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1] $ (\cmos_config_1|reg_index [5])))) # (!\cmos_config_1|reg_index [2] & ((\cmos_config_1|reg_index [0]) # 
// ((\cmos_config_1|reg_index [1] & \cmos_config_1|reg_index [5]))))

	.dataa(\cmos_config_1|reg_index [2]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [5]),
	.datad(\cmos_config_1|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~1 .lut_mask = 16'h5568;
defparam \cmos_config_1|WideOr17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \cmos_config_1|WideOr17~2 (
// Equation(s):
// \cmos_config_1|WideOr17~2_combout  = (!\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [7] & (\cmos_config_1|WideOr17~0_combout )) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr17~1_combout )))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr17~0_combout ),
	.datad(\cmos_config_1|WideOr17~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~2 .lut_mask = 16'h5140;
defparam \cmos_config_1|WideOr17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \cmos_config_1|WideOr17~4 (
// Equation(s):
// \cmos_config_1|WideOr17~4_combout  = (\cmos_config_1|WideOr17~2_combout ) # ((\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [7] & \cmos_config_1|WideOr17~3_combout )))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr17~3_combout ),
	.datad(\cmos_config_1|WideOr17~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~4 .lut_mask = 16'hFF80;
defparam \cmos_config_1|WideOr17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \cmos_config_1|WideOr17~18 (
// Equation(s):
// \cmos_config_1|WideOr17~18_combout  = (\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [3]) # ((\cmos_config_1|reg_index [1]) # (!\cmos_config_1|reg_index [2])))) # (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [2] $ 
// (((\cmos_config_1|reg_index [3]) # (\cmos_config_1|reg_index [1])))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [2]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~18 .lut_mask = 16'hCF9E;
defparam \cmos_config_1|WideOr17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \cmos_config_1|WideOr17~19 (
// Equation(s):
// \cmos_config_1|WideOr17~19_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr14~12_combout ) # ((!\cmos_config_1|reg_index [5] & !\cmos_config_1|WideOr17~18_combout ))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr14~12_combout ),
	.datad(\cmos_config_1|WideOr17~18_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~19 .lut_mask = 16'hC0C4;
defparam \cmos_config_1|WideOr17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \cmos_config_1|WideOr17~20 (
// Equation(s):
// \cmos_config_1|WideOr17~20_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr17~17_combout  & ((\cmos_config_1|WideOr17~19_combout ))) # (!\cmos_config_1|WideOr17~17_combout  & (\cmos_config_1|WideOr17~4_combout )))) # 
// (!\cmos_config_1|reg_index [6] & (\cmos_config_1|WideOr17~17_combout ))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|WideOr17~17_combout ),
	.datac(\cmos_config_1|WideOr17~4_combout ),
	.datad(\cmos_config_1|WideOr17~19_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr17~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr17~20 .lut_mask = 16'hEC64;
defparam \cmos_config_1|WideOr17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N25
dffeas \cmos_config_1|i2c_data[4] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr17~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[4] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \cmos_config_1|WideOr16~3 (
// Equation(s):
// \cmos_config_1|WideOr16~3_combout  = (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [0] & ((!\cmos_config_1|reg_index [1])))) # (!\cmos_config_1|reg_index [6] & (((!\cmos_config_1|reg_index [4] & \cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~3 .lut_mask = 16'h0388;
defparam \cmos_config_1|WideOr16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \cmos_config_1|WideOr16~1 (
// Equation(s):
// \cmos_config_1|WideOr16~1_combout  = (\cmos_config_1|reg_index [1]) # (\cmos_config_1|reg_index [0] $ (\cmos_config_1|reg_index [4]))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(gnd),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~1 .lut_mask = 16'hFF5A;
defparam \cmos_config_1|WideOr16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneive_lcell_comb \cmos_config_1|WideOr16~0 (
// Equation(s):
// \cmos_config_1|WideOr16~0_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [0]) # (\cmos_config_1|reg_index [4] $ (\cmos_config_1|reg_index [1])))) # (!\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [4] & 
// (\cmos_config_1|reg_index [0] $ (!\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~0 .lut_mask = 16'hACD8;
defparam \cmos_config_1|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \cmos_config_1|WideOr16~2 (
// Equation(s):
// \cmos_config_1|WideOr16~2_combout  = (\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [3])) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [3] & ((\cmos_config_1|WideOr16~0_combout ))) # (!\cmos_config_1|reg_index [3] & 
// (!\cmos_config_1|WideOr16~1_combout ))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [3]),
	.datac(\cmos_config_1|WideOr16~1_combout ),
	.datad(\cmos_config_1|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~2 .lut_mask = 16'hCD89;
defparam \cmos_config_1|WideOr16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \cmos_config_1|WideOr16~4 (
// Equation(s):
// \cmos_config_1|WideOr16~4_combout  = (\cmos_config_1|reg_index [7] & ((\cmos_config_1|WideOr16~2_combout  & (\cmos_config_1|WideOr16~3_combout )) # (!\cmos_config_1|WideOr16~2_combout  & ((\cmos_config_1|WideOr14~19_combout ))))) # 
// (!\cmos_config_1|reg_index [7] & (((\cmos_config_1|WideOr16~2_combout ))))

	.dataa(\cmos_config_1|WideOr16~3_combout ),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr16~2_combout ),
	.datad(\cmos_config_1|WideOr14~19_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~4 .lut_mask = 16'hBCB0;
defparam \cmos_config_1|WideOr16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \cmos_config_1|WideOr16~19 (
// Equation(s):
// \cmos_config_1|WideOr16~19_combout  = (\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [6] $ (((!\cmos_config_1|reg_index [4] & !\cmos_config_1|reg_index [0]))))) # (!\cmos_config_1|reg_index [1] & ((\cmos_config_1|reg_index [0]) # 
// ((\cmos_config_1|reg_index [4] & \cmos_config_1|reg_index [6]))))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~19 .lut_mask = 16'hFC52;
defparam \cmos_config_1|WideOr16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \cmos_config_1|WideOr16~18 (
// Equation(s):
// \cmos_config_1|WideOr16~18_combout  = (\cmos_config_1|reg_index [4] & ((!\cmos_config_1|reg_index [6]) # (!\cmos_config_1|reg_index [1]))) # (!\cmos_config_1|reg_index [4] & ((\cmos_config_1|reg_index [6])))

	.dataa(\cmos_config_1|reg_index [1]),
	.datab(gnd),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~18 .lut_mask = 16'h5FF0;
defparam \cmos_config_1|WideOr16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \cmos_config_1|WideOr16~20 (
// Equation(s):
// \cmos_config_1|WideOr16~20_combout  = (\cmos_config_1|reg_index [7] & (((\cmos_config_1|reg_index [3])))) # (!\cmos_config_1|reg_index [7] & ((\cmos_config_1|reg_index [3] & ((\cmos_config_1|WideOr16~18_combout ))) # (!\cmos_config_1|reg_index [3] & 
// (\cmos_config_1|WideOr16~19_combout ))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|WideOr16~19_combout ),
	.datac(\cmos_config_1|reg_index [3]),
	.datad(\cmos_config_1|WideOr16~18_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~20 .lut_mask = 16'hF4A4;
defparam \cmos_config_1|WideOr16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \cmos_config_1|WideOr16~21 (
// Equation(s):
// \cmos_config_1|WideOr16~21_combout  = (!\cmos_config_1|reg_index [0] & (!\cmos_config_1|reg_index [6] & (!\cmos_config_1|reg_index [4] & \cmos_config_1|reg_index [1])))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~21 .lut_mask = 16'h0100;
defparam \cmos_config_1|WideOr16~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \cmos_config_1|WideOr16~17 (
// Equation(s):
// \cmos_config_1|WideOr16~17_combout  = (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [4] $ (((\cmos_config_1|reg_index [6]) # (\cmos_config_1|reg_index [1]))))) # (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [6] & 
// (\cmos_config_1|reg_index [4] $ (\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [0]),
	.datab(\cmos_config_1|reg_index [6]),
	.datac(\cmos_config_1|reg_index [4]),
	.datad(\cmos_config_1|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~17 .lut_mask = 16'h0E68;
defparam \cmos_config_1|WideOr16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \cmos_config_1|WideOr16~22 (
// Equation(s):
// \cmos_config_1|WideOr16~22_combout  = (\cmos_config_1|WideOr16~20_combout  & ((\cmos_config_1|WideOr16~21_combout ) # ((!\cmos_config_1|reg_index [7])))) # (!\cmos_config_1|WideOr16~20_combout  & (((\cmos_config_1|reg_index [7] & 
// !\cmos_config_1|WideOr16~17_combout ))))

	.dataa(\cmos_config_1|WideOr16~20_combout ),
	.datab(\cmos_config_1|WideOr16~21_combout ),
	.datac(\cmos_config_1|reg_index [7]),
	.datad(\cmos_config_1|WideOr16~17_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~22 .lut_mask = 16'h8ADA;
defparam \cmos_config_1|WideOr16~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \cmos_config_1|WideOr16~5 (
// Equation(s):
// \cmos_config_1|WideOr16~5_combout  = (!\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [1] & !\cmos_config_1|reg_index [4])))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~5 .lut_mask = 16'h0040;
defparam \cmos_config_1|WideOr16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneive_lcell_comb \cmos_config_1|WideOr16~9 (
// Equation(s):
// \cmos_config_1|WideOr16~9_combout  = (\cmos_config_1|reg_index [0] & (!\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [1] $ (\cmos_config_1|reg_index [4])))) # (!\cmos_config_1|reg_index [0] & (\cmos_config_1|reg_index [4] & 
// (\cmos_config_1|reg_index [3] $ (\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~9 .lut_mask = 16'h1640;
defparam \cmos_config_1|WideOr16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneive_lcell_comb \cmos_config_1|WideOr16~6 (
// Equation(s):
// \cmos_config_1|WideOr16~6_combout  = (\cmos_config_1|reg_index [3] & ((\cmos_config_1|reg_index [0]) # ((!\cmos_config_1|reg_index [1] & \cmos_config_1|reg_index [4])))) # (!\cmos_config_1|reg_index [3] & (((\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~6 .lut_mask = 16'hDAD8;
defparam \cmos_config_1|WideOr16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \cmos_config_1|WideOr16~7 (
// Equation(s):
// \cmos_config_1|WideOr16~7_combout  = (\cmos_config_1|reg_index [1] & (((\cmos_config_1|reg_index [0]) # (\cmos_config_1|reg_index [4])) # (!\cmos_config_1|reg_index [3]))) # (!\cmos_config_1|reg_index [1] & (\cmos_config_1|reg_index [4] $ 
// (((\cmos_config_1|reg_index [3] & !\cmos_config_1|reg_index [0])))))

	.dataa(\cmos_config_1|reg_index [3]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~7 .lut_mask = 16'hFDD2;
defparam \cmos_config_1|WideOr16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \cmos_config_1|WideOr16~8 (
// Equation(s):
// \cmos_config_1|WideOr16~8_combout  = (\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [7])) # (!\cmos_config_1|reg_index [6] & ((\cmos_config_1|reg_index [7] & (!\cmos_config_1|WideOr16~6_combout )) # (!\cmos_config_1|reg_index [7] & 
// ((!\cmos_config_1|WideOr16~7_combout )))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [7]),
	.datac(\cmos_config_1|WideOr16~6_combout ),
	.datad(\cmos_config_1|WideOr16~7_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~8 .lut_mask = 16'h8C9D;
defparam \cmos_config_1|WideOr16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \cmos_config_1|WideOr16~10 (
// Equation(s):
// \cmos_config_1|WideOr16~10_combout  = (\cmos_config_1|reg_index [6] & ((\cmos_config_1|WideOr16~8_combout  & ((\cmos_config_1|WideOr16~9_combout ))) # (!\cmos_config_1|WideOr16~8_combout  & (\cmos_config_1|WideOr16~5_combout )))) # 
// (!\cmos_config_1|reg_index [6] & (((\cmos_config_1|WideOr16~8_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|WideOr16~5_combout ),
	.datac(\cmos_config_1|WideOr16~9_combout ),
	.datad(\cmos_config_1|WideOr16~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~10 .lut_mask = 16'hF588;
defparam \cmos_config_1|WideOr16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \cmos_config_1|WideOr16~14 (
// Equation(s):
// \cmos_config_1|WideOr16~14_combout  = (\cmos_config_1|reg_index [3] & (((\cmos_config_1|reg_index [0])))) # (!\cmos_config_1|reg_index [3] & (\cmos_config_1|reg_index [7] & ((!\cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [0]),
	.datac(\cmos_config_1|reg_index [1]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~14 .lut_mask = 16'hCC0A;
defparam \cmos_config_1|WideOr16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \cmos_config_1|WideOr16~11 (
// Equation(s):
// \cmos_config_1|WideOr16~11_combout  = (\cmos_config_1|reg_index [0] & (((!\cmos_config_1|reg_index [1])) # (!\cmos_config_1|reg_index [7]))) # (!\cmos_config_1|reg_index [0] & ((\cmos_config_1|reg_index [3]) # ((\cmos_config_1|reg_index [7] & 
// \cmos_config_1|reg_index [1]))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~11 .lut_mask = 16'h7F78;
defparam \cmos_config_1|WideOr16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \cmos_config_1|WideOr16~12 (
// Equation(s):
// \cmos_config_1|WideOr16~12_combout  = (\cmos_config_1|reg_index [7] & (((\cmos_config_1|reg_index [3]) # (!\cmos_config_1|reg_index [0])))) # (!\cmos_config_1|reg_index [7] & (\cmos_config_1|reg_index [0] $ (((!\cmos_config_1|reg_index [1] & 
// \cmos_config_1|reg_index [3])))))

	.dataa(\cmos_config_1|reg_index [7]),
	.datab(\cmos_config_1|reg_index [1]),
	.datac(\cmos_config_1|reg_index [0]),
	.datad(\cmos_config_1|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~12 .lut_mask = 16'hEB5A;
defparam \cmos_config_1|WideOr16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \cmos_config_1|WideOr16~13 (
// Equation(s):
// \cmos_config_1|WideOr16~13_combout  = (\cmos_config_1|reg_index [6] & (!\cmos_config_1|reg_index [4] & (!\cmos_config_1|WideOr16~11_combout ))) # (!\cmos_config_1|reg_index [6] & (\cmos_config_1|reg_index [4] & ((!\cmos_config_1|WideOr16~12_combout ))))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|WideOr16~11_combout ),
	.datad(\cmos_config_1|WideOr16~12_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~13 .lut_mask = 16'h0246;
defparam \cmos_config_1|WideOr16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \cmos_config_1|WideOr16~15 (
// Equation(s):
// \cmos_config_1|WideOr16~15_combout  = (\cmos_config_1|WideOr16~13_combout ) # ((!\cmos_config_1|reg_index [6] & (!\cmos_config_1|reg_index [4] & \cmos_config_1|WideOr16~14_combout )))

	.dataa(\cmos_config_1|reg_index [6]),
	.datab(\cmos_config_1|reg_index [4]),
	.datac(\cmos_config_1|WideOr16~14_combout ),
	.datad(\cmos_config_1|WideOr16~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~15 .lut_mask = 16'hFF10;
defparam \cmos_config_1|WideOr16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneive_lcell_comb \cmos_config_1|WideOr16~16 (
// Equation(s):
// \cmos_config_1|WideOr16~16_combout  = (\cmos_config_1|reg_index [5] & (\cmos_config_1|reg_index [2])) # (!\cmos_config_1|reg_index [5] & ((\cmos_config_1|reg_index [2] & (\cmos_config_1|WideOr16~10_combout )) # (!\cmos_config_1|reg_index [2] & 
// ((\cmos_config_1|WideOr16~15_combout )))))

	.dataa(\cmos_config_1|reg_index [5]),
	.datab(\cmos_config_1|reg_index [2]),
	.datac(\cmos_config_1|WideOr16~10_combout ),
	.datad(\cmos_config_1|WideOr16~15_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~16 .lut_mask = 16'hD9C8;
defparam \cmos_config_1|WideOr16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \cmos_config_1|WideOr16~23 (
// Equation(s):
// \cmos_config_1|WideOr16~23_combout  = (\cmos_config_1|reg_index [5] & ((\cmos_config_1|WideOr16~16_combout  & ((\cmos_config_1|WideOr16~22_combout ))) # (!\cmos_config_1|WideOr16~16_combout  & (\cmos_config_1|WideOr16~4_combout )))) # 
// (!\cmos_config_1|reg_index [5] & (((\cmos_config_1|WideOr16~16_combout ))))

	.dataa(\cmos_config_1|WideOr16~4_combout ),
	.datab(\cmos_config_1|reg_index [5]),
	.datac(\cmos_config_1|WideOr16~22_combout ),
	.datad(\cmos_config_1|WideOr16~16_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|WideOr16~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|WideOr16~23 .lut_mask = 16'hF388;
defparam \cmos_config_1|WideOr16~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N1
dffeas \cmos_config_1|i2c_data[5] (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|WideOr16~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_1|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_1|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|i2c_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|i2c_data[5] .is_wysiwyg = "true";
defparam \cmos_config_1|i2c_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N6
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~11 (
// Equation(s):
// \cmos_config_1|u1|Mux0~11_combout  = (\cmos_config_1|u1|cyc_count [0] & (\cmos_config_1|u1|cyc_count [1] & ((\cmos_config_1|i2c_data [5])))) # (!\cmos_config_1|u1|cyc_count [0] & (((\cmos_config_1|i2c_data [4])) # (!\cmos_config_1|u1|cyc_count [1])))

	.dataa(\cmos_config_1|u1|cyc_count [0]),
	.datab(\cmos_config_1|u1|cyc_count [1]),
	.datac(\cmos_config_1|i2c_data [4]),
	.datad(\cmos_config_1|i2c_data [5]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~11 .lut_mask = 16'hD951;
defparam \cmos_config_1|u1|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N0
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~12 (
// Equation(s):
// \cmos_config_1|u1|Mux0~12_combout  = (\cmos_config_1|u1|cyc_count [1] & (((\cmos_config_1|u1|Mux0~11_combout )))) # (!\cmos_config_1|u1|cyc_count [1] & ((\cmos_config_1|u1|Mux0~11_combout  & ((\cmos_config_1|i2c_data [2]))) # 
// (!\cmos_config_1|u1|Mux0~11_combout  & (\cmos_config_1|i2c_data [3]))))

	.dataa(\cmos_config_1|u1|cyc_count [1]),
	.datab(\cmos_config_1|i2c_data [3]),
	.datac(\cmos_config_1|i2c_data [2]),
	.datad(\cmos_config_1|u1|Mux0~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~12 .lut_mask = 16'hFA44;
defparam \cmos_config_1|u1|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~13 (
// Equation(s):
// \cmos_config_1|u1|Mux0~13_combout  = (\cmos_config_1|u1|cyc_count [3] & (((\cmos_config_1|u1|cyc_count [2] & \cmos_config_1|u1|Mux0~12_combout )))) # (!\cmos_config_1|u1|cyc_count [3] & ((\cmos_config_1|u1|Mux0~10_combout ) # 
// ((!\cmos_config_1|u1|cyc_count [2]))))

	.dataa(\cmos_config_1|u1|Mux0~10_combout ),
	.datab(\cmos_config_1|u1|cyc_count [3]),
	.datac(\cmos_config_1|u1|cyc_count [2]),
	.datad(\cmos_config_1|u1|Mux0~12_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~13 .lut_mask = 16'hE323;
defparam \cmos_config_1|u1|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~14 (
// Equation(s):
// \cmos_config_1|u1|Mux0~14_combout  = (\cmos_config_1|u1|Mux0~13_combout  & (((\cmos_config_1|u1|cyc_count [2]) # (!\cmos_config_1|u1|reg_sdat~q )))) # (!\cmos_config_1|u1|Mux0~13_combout  & (\cmos_config_1|u1|Mux0~9_combout  & 
// ((!\cmos_config_1|u1|cyc_count [2]))))

	.dataa(\cmos_config_1|u1|Mux0~9_combout ),
	.datab(\cmos_config_1|u1|reg_sdat~q ),
	.datac(\cmos_config_1|u1|Mux0~13_combout ),
	.datad(\cmos_config_1|u1|cyc_count [2]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~14 .lut_mask = 16'hF03A;
defparam \cmos_config_1|u1|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~18 (
// Equation(s):
// \cmos_config_1|u1|Mux0~18_combout  = (\cmos_config_1|u1|cyc_count [5] & (\cmos_config_1|u1|cyc_count [4] & (\cmos_config_1|u1|Mux0~21_combout ))) # (!\cmos_config_1|u1|cyc_count [5] & (((\cmos_config_1|u1|Mux0~14_combout )) # (!\cmos_config_1|u1|cyc_count 
// [4])))

	.dataa(\cmos_config_1|u1|cyc_count [5]),
	.datab(\cmos_config_1|u1|cyc_count [4]),
	.datac(\cmos_config_1|u1|Mux0~21_combout ),
	.datad(\cmos_config_1|u1|Mux0~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~18 .lut_mask = 16'hD591;
defparam \cmos_config_1|u1|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
cycloneive_lcell_comb \cmos_config_1|u1|Mux0~19 (
// Equation(s):
// \cmos_config_1|u1|Mux0~19_combout  = (\cmos_config_1|u1|cyc_count [4] & (((!\cmos_config_1|u1|Mux0~18_combout )))) # (!\cmos_config_1|u1|cyc_count [4] & ((\cmos_config_1|u1|Mux0~18_combout  & ((\cmos_config_1|u1|reg_sdat~q ))) # 
// (!\cmos_config_1|u1|Mux0~18_combout  & (!\cmos_config_1|u1|Mux0~8_combout ))))

	.dataa(\cmos_config_1|u1|cyc_count [4]),
	.datab(\cmos_config_1|u1|Mux0~8_combout ),
	.datac(\cmos_config_1|u1|reg_sdat~q ),
	.datad(\cmos_config_1|u1|Mux0~18_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|u1|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|Mux0~19 .lut_mask = 16'h50BB;
defparam \cmos_config_1|u1|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N1
dffeas \cmos_config_1|u1|reg_sdat (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|u1|Mux0~19_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|u1|reg_sdat~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|u1|reg_sdat .is_wysiwyg = "true";
defparam \cmos_config_1|u1|reg_sdat .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N28
cycloneive_lcell_comb \cmos_config_2|WideOr0~2 (
// Equation(s):
// \cmos_config_2|WideOr0~2_combout  = (\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [1] & \cmos_config_2|reg_index [0])))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr0~2 .lut_mask = 16'h8000;
defparam \cmos_config_2|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N18
cycloneive_lcell_comb \cmos_config_2|WideOr1~3 (
// Equation(s):
// \cmos_config_2|WideOr1~3_combout  = (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [0] $ (((\cmos_config_2|reg_index [1]) # (\cmos_config_2|reg_index [3])))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr1~3 .lut_mask = 16'h0036;
defparam \cmos_config_2|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N12
cycloneive_lcell_comb \cmos_config_2|WideOr1~4 (
// Equation(s):
// \cmos_config_2|WideOr1~4_combout  = (\cmos_config_2|reg_index [4] & (((\cmos_config_2|WideOr1~3_combout ) # (!\cmos_config_2|reg_index [5])))) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr0~2_combout ) # ((\cmos_config_2|reg_index [5]))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|WideOr0~2_combout ),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr1~4 .lut_mask = 16'hFE5E;
defparam \cmos_config_2|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N24
cycloneive_lcell_comb \cmos_config_2|WideOr0~0 (
// Equation(s):
// \cmos_config_2|WideOr0~0_combout  = (!\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [3] & !\cmos_config_2|reg_index [1]))

	.dataa(gnd),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr0~0 .lut_mask = 16'h0003;
defparam \cmos_config_2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N22
cycloneive_lcell_comb \cmos_config_2|WideOr0~1 (
// Equation(s):
// \cmos_config_2|WideOr0~1_combout  = (!\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [4] & \cmos_config_2|WideOr0~0_combout ))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(gnd),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr0~1 .lut_mask = 16'h0500;
defparam \cmos_config_2|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N30
cycloneive_lcell_comb \cmos_config_2|WideOr0~4 (
// Equation(s):
// \cmos_config_2|WideOr0~4_combout  = (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [2] & \cmos_config_2|reg_index [3])))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr0~4 .lut_mask = 16'h4000;
defparam \cmos_config_2|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N24
cycloneive_lcell_comb \cmos_config_2|WideOr0~3 (
// Equation(s):
// \cmos_config_2|WideOr0~3_combout  = (\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [1]) # (\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr0~3 .lut_mask = 16'h0A08;
defparam \cmos_config_2|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N16
cycloneive_lcell_comb \cmos_config_2|WideOr0~5 (
// Equation(s):
// \cmos_config_2|WideOr0~5_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr0~3_combout ) # ((!\cmos_config_2|reg_index [5] & \cmos_config_2|WideOr0~4_combout ))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|WideOr0~4_combout ),
	.datad(\cmos_config_2|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr0~5 .lut_mask = 16'hAA20;
defparam \cmos_config_2|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N6
cycloneive_lcell_comb \cmos_config_2|WideOr1~2 (
// Equation(s):
// \cmos_config_2|WideOr1~2_combout  = (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [6] & (\cmos_config_2|WideOr0~1_combout )) # (!\cmos_config_2|reg_index [6] & ((!\cmos_config_2|WideOr0~5_combout )))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|WideOr0~1_combout ),
	.datad(\cmos_config_2|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr1~2 .lut_mask = 16'h4051;
defparam \cmos_config_2|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N0
cycloneive_lcell_comb \cmos_config_2|WideOr1~5 (
// Equation(s):
// \cmos_config_2|WideOr1~5_combout  = (\cmos_config_2|WideOr1~2_combout ) # ((\cmos_config_2|reg_index [7] & (\cmos_config_2|WideOr1~4_combout  & \cmos_config_2|reg_index [6])))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|WideOr1~4_combout ),
	.datac(\cmos_config_2|reg_index [6]),
	.datad(\cmos_config_2|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr1~5 .lut_mask = 16'hFF80;
defparam \cmos_config_2|WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N4
cycloneive_lcell_comb \cmos_config_2|i2c_data[22]~3 (
// Equation(s):
// \cmos_config_2|i2c_data[22]~3_combout  = (!\cmos_config_2|reg_index [8] & (!\cmos_config_2|config_step.00~q  & !\cmos_config_2|reg_conf_done_reg~q ))

	.dataa(gnd),
	.datab(\cmos_config_2|reg_index [8]),
	.datac(\cmos_config_2|config_step.00~q ),
	.datad(\cmos_config_2|reg_conf_done_reg~q ),
	.cin(gnd),
	.combout(\cmos_config_2|i2c_data[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|i2c_data[22]~3 .lut_mask = 16'h0003;
defparam \cmos_config_2|i2c_data[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \cmos_config_2|i2c_data[22]~2 (
// Equation(s):
// \cmos_config_2|i2c_data[22]~2_combout  = (\u_Reset_Delay|oRST_1~q  & (\cmos_config_2|i2c_data[22]~3_combout  & ((\cmos_config_2|LessThan1~0_combout ) # (!\cmos_config_2|Decoder0~0_combout ))))

	.dataa(\cmos_config_2|LessThan1~0_combout ),
	.datab(\cmos_config_2|Decoder0~0_combout ),
	.datac(\u_Reset_Delay|oRST_1~q ),
	.datad(\cmos_config_2|i2c_data[22]~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|i2c_data[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|i2c_data[22]~2 .lut_mask = 16'hB000;
defparam \cmos_config_2|i2c_data[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y18_N1
dffeas \cmos_config_2|i2c_data[21] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[21] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N18
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~16 (
// Equation(s):
// \cmos_config_2|u1|Mux0~16_combout  = (\cmos_config_2|u1|cyc_count [1] & ((\cmos_config_2|u1|cyc_count [2]))) # (!\cmos_config_2|u1|cyc_count [1] & (\cmos_config_2|i2c_data [21] & !\cmos_config_2|u1|cyc_count [2]))

	.dataa(gnd),
	.datab(\cmos_config_2|i2c_data [21]),
	.datac(\cmos_config_2|u1|cyc_count [1]),
	.datad(\cmos_config_2|u1|cyc_count [2]),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~16 .lut_mask = 16'hF00C;
defparam \cmos_config_2|u1|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N26
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~18 (
// Equation(s):
// \cmos_config_2|u1|Mux0~18_combout  = (\cmos_config_2|u1|cyc_count [3] & (\cmos_config_2|u1|cyc_count [2] & ((!\cmos_config_2|u1|Mux0~16_combout ) # (!\cmos_config_2|u1|cyc_count [0])))) # (!\cmos_config_2|u1|cyc_count [3] & 
// ((\cmos_config_2|u1|Mux0~16_combout  & ((\cmos_config_2|u1|cyc_count [2]))) # (!\cmos_config_2|u1|Mux0~16_combout  & (\cmos_config_2|u1|cyc_count [0]))))

	.dataa(\cmos_config_2|u1|cyc_count [3]),
	.datab(\cmos_config_2|u1|cyc_count [0]),
	.datac(\cmos_config_2|u1|cyc_count [2]),
	.datad(\cmos_config_2|u1|Mux0~16_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~18 .lut_mask = 16'h70E4;
defparam \cmos_config_2|u1|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N2
cycloneive_lcell_comb \cmos_config_2|WideOr0~6 (
// Equation(s):
// \cmos_config_2|WideOr0~6_combout  = (\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [1]) # (\cmos_config_2|reg_index [0])))) # (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [0] $ 
// (((\cmos_config_2|reg_index [3]) # (\cmos_config_2|reg_index [1])))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr0~6 .lut_mask = 16'hA81E;
defparam \cmos_config_2|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N28
cycloneive_lcell_comb \cmos_config_2|WideOr0~7 (
// Equation(s):
// \cmos_config_2|WideOr0~7_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr0~6_combout ) # ((!\cmos_config_2|reg_index [5])))) # (!\cmos_config_2|reg_index [4] & (((\cmos_config_2|reg_index [5]) # (\cmos_config_2|WideOr0~2_combout ))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|WideOr0~6_combout ),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr0~7 .lut_mask = 16'hDFDA;
defparam \cmos_config_2|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N10
cycloneive_lcell_comb \cmos_config_2|WideOr0~8 (
// Equation(s):
// \cmos_config_2|WideOr0~8_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr0~7_combout ))) # (!\cmos_config_2|reg_index [6] & (\cmos_config_2|WideOr0~5_combout ))

	.dataa(gnd),
	.datab(\cmos_config_2|WideOr0~5_combout ),
	.datac(\cmos_config_2|reg_index [6]),
	.datad(\cmos_config_2|WideOr0~7_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr0~8 .lut_mask = 16'hFC0C;
defparam \cmos_config_2|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N20
cycloneive_lcell_comb \cmos_config_2|WideOr0~9 (
// Equation(s):
// \cmos_config_2|WideOr0~9_combout  = (\cmos_config_2|reg_index [7] & (((!\cmos_config_2|WideOr0~8_combout )) # (!\cmos_config_2|reg_index [6]))) # (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [6] & (!\cmos_config_2|WideOr0~1_combout )) # 
// (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr0~8_combout )))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|WideOr0~1_combout ),
	.datad(\cmos_config_2|WideOr0~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr0~9 .lut_mask = 16'h37AE;
defparam \cmos_config_2|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y18_N21
dffeas \cmos_config_2|i2c_data[22] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[22] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N18
cycloneive_lcell_comb \cmos_config_2|WideOr2~1 (
// Equation(s):
// \cmos_config_2|WideOr2~1_combout  = (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [7] $ (((\cmos_config_2|reg_index [1] & !\cmos_config_2|reg_index [3]))))) # (!\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [1]) # 
// ((\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr2~1 .lut_mask = 16'hCF6A;
defparam \cmos_config_2|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N4
cycloneive_lcell_comb \cmos_config_2|WideOr2~2 (
// Equation(s):
// \cmos_config_2|WideOr2~2_combout  = \cmos_config_2|reg_index [7] $ (((!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [5] & \cmos_config_2|WideOr2~1_combout ))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr2~2 .lut_mask = 16'h9AAA;
defparam \cmos_config_2|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N12
cycloneive_lcell_comb \cmos_config_2|WideOr2~0 (
// Equation(s):
// \cmos_config_2|WideOr2~0_combout  = (\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [6] $ (!\cmos_config_2|reg_index [7])))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(gnd),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr2~0 .lut_mask = 16'hA050;
defparam \cmos_config_2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N14
cycloneive_lcell_comb \cmos_config_2|WideOr2~3 (
// Equation(s):
// \cmos_config_2|WideOr2~3_combout  = ((\cmos_config_2|WideOr2~2_combout  & ((!\cmos_config_2|reg_index [5]))) # (!\cmos_config_2|WideOr2~2_combout  & ((\cmos_config_2|reg_index [5]) # (!\cmos_config_2|WideOr0~4_combout )))) # 
// (!\cmos_config_2|WideOr2~0_combout )

	.dataa(\cmos_config_2|WideOr0~4_combout ),
	.datab(\cmos_config_2|WideOr2~2_combout ),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr2~3 .lut_mask = 16'h3DFF;
defparam \cmos_config_2|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y18_N15
dffeas \cmos_config_2|i2c_data[20] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[20] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N24
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~15 (
// Equation(s):
// \cmos_config_2|u1|Mux0~15_combout  = (\cmos_config_2|u1|cyc_count [1] & (\cmos_config_2|i2c_data [22])) # (!\cmos_config_2|u1|cyc_count [1] & ((\cmos_config_2|i2c_data [20])))

	.dataa(\cmos_config_2|i2c_data [22]),
	.datab(\cmos_config_2|i2c_data [20]),
	.datac(\cmos_config_2|u1|cyc_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~15 .lut_mask = 16'hACAC;
defparam \cmos_config_2|u1|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N28
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~17 (
// Equation(s):
// \cmos_config_2|u1|Mux0~17_combout  = (\cmos_config_2|u1|cyc_count [3] & ((\cmos_config_2|u1|cyc_count [0]) # ((!\cmos_config_2|u1|cyc_count [2])))) # (!\cmos_config_2|u1|cyc_count [3] & ((\cmos_config_2|u1|cyc_count [0] & (!\cmos_config_2|u1|cyc_count [2] 
// & \cmos_config_2|u1|Mux0~16_combout )) # (!\cmos_config_2|u1|cyc_count [0] & (\cmos_config_2|u1|cyc_count [2] & !\cmos_config_2|u1|Mux0~16_combout ))))

	.dataa(\cmos_config_2|u1|cyc_count [3]),
	.datab(\cmos_config_2|u1|cyc_count [0]),
	.datac(\cmos_config_2|u1|cyc_count [2]),
	.datad(\cmos_config_2|u1|Mux0~16_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~17 .lut_mask = 16'h8E9A;
defparam \cmos_config_2|u1|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N12
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~19 (
// Equation(s):
// \cmos_config_2|u1|Mux0~19_combout  = (\cmos_config_2|u1|Mux0~18_combout  & (((!\cmos_config_2|u1|reg_sdat~q  & \cmos_config_2|u1|Mux0~17_combout )))) # (!\cmos_config_2|u1|Mux0~18_combout  & ((\cmos_config_2|u1|Mux0~15_combout ) # 
// ((\cmos_config_2|u1|Mux0~17_combout ))))

	.dataa(\cmos_config_2|u1|Mux0~18_combout ),
	.datab(\cmos_config_2|u1|Mux0~15_combout ),
	.datac(\cmos_config_2|u1|reg_sdat~q ),
	.datad(\cmos_config_2|u1|Mux0~17_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~19 .lut_mask = 16'h5F44;
defparam \cmos_config_2|u1|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N14
cycloneive_lcell_comb \cmos_config_2|WideOr14~12 (
// Equation(s):
// \cmos_config_2|WideOr14~12_combout  = (\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [0] & !\cmos_config_2|reg_index [3])))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~12 .lut_mask = 16'h0020;
defparam \cmos_config_2|WideOr14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N16
cycloneive_lcell_comb \cmos_config_2|WideOr17~18 (
// Equation(s):
// \cmos_config_2|WideOr17~18_combout  = (\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [0] $ (((!\cmos_config_2|reg_index [1] & !\cmos_config_2|reg_index [3]))))) # (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [1]) # 
// ((\cmos_config_2|reg_index [0]) # (\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~18 .lut_mask = 16'hF5D6;
defparam \cmos_config_2|WideOr17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneive_lcell_comb \cmos_config_2|WideOr17~19 (
// Equation(s):
// \cmos_config_2|WideOr17~19_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr14~12_combout ) # ((!\cmos_config_2|reg_index [5] & !\cmos_config_2|WideOr17~18_combout ))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr14~12_combout ),
	.datad(\cmos_config_2|WideOr17~18_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~19 .lut_mask = 16'hC0C4;
defparam \cmos_config_2|WideOr17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N12
cycloneive_lcell_comb \cmos_config_2|WideOr17~15 (
// Equation(s):
// \cmos_config_2|WideOr17~15_combout  = (\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [2]) # ((\cmos_config_2|reg_index [5])))) # (!\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [2] $ (((\cmos_config_2|reg_index [7])))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~15 .lut_mask = 16'hE5EA;
defparam \cmos_config_2|WideOr17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N22
cycloneive_lcell_comb \cmos_config_2|WideOr17~12 (
// Equation(s):
// \cmos_config_2|WideOr17~12_combout  = (\cmos_config_2|reg_index [3] & (((!\cmos_config_2|reg_index [5] & \cmos_config_2|reg_index [7])))) # (!\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [5] $ 
// (!\cmos_config_2|reg_index [7]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~12 .lut_mask = 16'h3802;
defparam \cmos_config_2|WideOr17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N20
cycloneive_lcell_comb \cmos_config_2|WideOr17~13 (
// Equation(s):
// \cmos_config_2|WideOr17~13_combout  = (\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [2] $ (((!\cmos_config_2|reg_index [7]) # (!\cmos_config_2|reg_index [5]))))) # (!\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [5] & 
// ((\cmos_config_2|reg_index [2]) # (\cmos_config_2|reg_index [7]))) # (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [2] & \cmos_config_2|reg_index [7]))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~13 .lut_mask = 16'hD64A;
defparam \cmos_config_2|WideOr17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N30
cycloneive_lcell_comb \cmos_config_2|WideOr17~14 (
// Equation(s):
// \cmos_config_2|WideOr17~14_combout  = (\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [0]) # ((\cmos_config_2|WideOr17~12_combout )))) # (!\cmos_config_2|reg_index [1] & (!\cmos_config_2|reg_index [0] & ((!\cmos_config_2|WideOr17~13_combout 
// ))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|WideOr17~12_combout ),
	.datad(\cmos_config_2|WideOr17~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~14 .lut_mask = 16'hA8B9;
defparam \cmos_config_2|WideOr17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N24
cycloneive_lcell_comb \cmos_config_2|WideOr17~11 (
// Equation(s):
// \cmos_config_2|WideOr17~11_combout  = (\cmos_config_2|reg_index [5] & (((\cmos_config_2|reg_index [7]) # (!\cmos_config_2|reg_index [3])))) # (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [2] $ (((\cmos_config_2|reg_index [3]) # 
// (\cmos_config_2|reg_index [7])))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~11 .lut_mask = 16'hDD1E;
defparam \cmos_config_2|WideOr17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N26
cycloneive_lcell_comb \cmos_config_2|WideOr17~16 (
// Equation(s):
// \cmos_config_2|WideOr17~16_combout  = (\cmos_config_2|reg_index [0] & ((\cmos_config_2|WideOr17~14_combout  & (\cmos_config_2|WideOr17~15_combout )) # (!\cmos_config_2|WideOr17~14_combout  & ((\cmos_config_2|WideOr17~11_combout ))))) # 
// (!\cmos_config_2|reg_index [0] & (((\cmos_config_2|WideOr17~14_combout ))))

	.dataa(\cmos_config_2|WideOr17~15_combout ),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|WideOr17~14_combout ),
	.datad(\cmos_config_2|WideOr17~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~16 .lut_mask = 16'hBCB0;
defparam \cmos_config_2|WideOr17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N28
cycloneive_lcell_comb \cmos_config_2|WideOr17~9 (
// Equation(s):
// \cmos_config_2|WideOr17~9_combout  = (\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [5]) # (\cmos_config_2|reg_index [7])))) # (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [5] & 
// (\cmos_config_2|reg_index [7] & !\cmos_config_2|reg_index [0])) # (!\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [7] & \cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~9 .lut_mask = 16'h01E8;
defparam \cmos_config_2|WideOr17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N8
cycloneive_lcell_comb \cmos_config_2|WideOr17~5 (
// Equation(s):
// \cmos_config_2|WideOr17~5_combout  = (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [5] $ (((!\cmos_config_2|reg_index [7]) # (!\cmos_config_2|reg_index [2]))))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [5] & 
// (\cmos_config_2|reg_index [2] $ (\cmos_config_2|reg_index [7]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~5 .lut_mask = 16'h9348;
defparam \cmos_config_2|WideOr17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N14
cycloneive_lcell_comb \cmos_config_2|WideOr17~6 (
// Equation(s):
// \cmos_config_2|WideOr17~6_combout  = (\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [2] & !\cmos_config_2|reg_index [7])) # (!\cmos_config_2|reg_index [5] & ((!\cmos_config_2|reg_index [7]) # 
// (!\cmos_config_2|reg_index [2]))))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [2])))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~6 .lut_mask = 16'h426A;
defparam \cmos_config_2|WideOr17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N16
cycloneive_lcell_comb \cmos_config_2|WideOr17~7 (
// Equation(s):
// \cmos_config_2|WideOr17~7_combout  = (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [5] & \cmos_config_2|reg_index [7])) # (!\cmos_config_2|reg_index [0] & ((!\cmos_config_2|reg_index [7]))))) # 
// (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [7] $ (((\cmos_config_2|reg_index [5]) # (\cmos_config_2|reg_index [0])))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~7 .lut_mask = 16'h815E;
defparam \cmos_config_2|WideOr17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N6
cycloneive_lcell_comb \cmos_config_2|WideOr17~8 (
// Equation(s):
// \cmos_config_2|WideOr17~8_combout  = (\cmos_config_2|reg_index [3] & (((\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [1] & (\cmos_config_2|WideOr17~6_combout )) # (!\cmos_config_2|reg_index [1] & 
// ((!\cmos_config_2|WideOr17~7_combout )))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|WideOr17~6_combout ),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|WideOr17~7_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~8 .lut_mask = 16'hE0E5;
defparam \cmos_config_2|WideOr17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N18
cycloneive_lcell_comb \cmos_config_2|WideOr17~10 (
// Equation(s):
// \cmos_config_2|WideOr17~10_combout  = (\cmos_config_2|reg_index [3] & ((\cmos_config_2|WideOr17~8_combout  & (\cmos_config_2|WideOr17~9_combout )) # (!\cmos_config_2|WideOr17~8_combout  & ((\cmos_config_2|WideOr17~5_combout ))))) # 
// (!\cmos_config_2|reg_index [3] & (((\cmos_config_2|WideOr17~8_combout ))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|WideOr17~9_combout ),
	.datac(\cmos_config_2|WideOr17~5_combout ),
	.datad(\cmos_config_2|WideOr17~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~10 .lut_mask = 16'hDDA0;
defparam \cmos_config_2|WideOr17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N4
cycloneive_lcell_comb \cmos_config_2|WideOr17~17 (
// Equation(s):
// \cmos_config_2|WideOr17~17_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [4])) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr17~10_combout ))) # (!\cmos_config_2|reg_index [4] & 
// (\cmos_config_2|WideOr17~16_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|WideOr17~16_combout ),
	.datad(\cmos_config_2|WideOr17~10_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~17 .lut_mask = 16'hDC98;
defparam \cmos_config_2|WideOr17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N0
cycloneive_lcell_comb \cmos_config_2|WideOr17~3 (
// Equation(s):
// \cmos_config_2|WideOr17~3_combout  = (\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [2] $ (!\cmos_config_2|reg_index [5])))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [1]) # 
// (\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~3 .lut_mask = 16'hF20C;
defparam \cmos_config_2|WideOr17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N24
cycloneive_lcell_comb \cmos_config_2|WideOr17~0 (
// Equation(s):
// \cmos_config_2|WideOr17~0_combout  = (\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1]))) # (!\cmos_config_2|reg_index [5] & (((!\cmos_config_2|Add1~0_combout ))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|Add1~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~0 .lut_mask = 16'h404F;
defparam \cmos_config_2|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N20
cycloneive_lcell_comb \cmos_config_2|WideOr17~1 (
// Equation(s):
// \cmos_config_2|WideOr17~1_combout  = (\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [2])) # (!\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [1] $ (\cmos_config_2|reg_index [5]))) # 
// (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [1] & \cmos_config_2|reg_index [5]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~1 .lut_mask = 16'h3662;
defparam \cmos_config_2|WideOr17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N10
cycloneive_lcell_comb \cmos_config_2|WideOr17~2 (
// Equation(s):
// \cmos_config_2|WideOr17~2_combout  = (!\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [7] & (\cmos_config_2|WideOr17~0_combout )) # (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr17~1_combout )))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|WideOr17~0_combout ),
	.datad(\cmos_config_2|WideOr17~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~2 .lut_mask = 16'h3120;
defparam \cmos_config_2|WideOr17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N6
cycloneive_lcell_comb \cmos_config_2|WideOr17~4 (
// Equation(s):
// \cmos_config_2|WideOr17~4_combout  = (\cmos_config_2|WideOr17~2_combout ) # ((\cmos_config_2|reg_index [3] & (\cmos_config_2|WideOr17~3_combout  & \cmos_config_2|reg_index [7])))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|WideOr17~3_combout ),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|WideOr17~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~4 .lut_mask = 16'hFF80;
defparam \cmos_config_2|WideOr17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N0
cycloneive_lcell_comb \cmos_config_2|WideOr17~20 (
// Equation(s):
// \cmos_config_2|WideOr17~20_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr17~17_combout  & (\cmos_config_2|WideOr17~19_combout )) # (!\cmos_config_2|WideOr17~17_combout  & ((\cmos_config_2|WideOr17~4_combout ))))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr17~17_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|WideOr17~19_combout ),
	.datac(\cmos_config_2|WideOr17~17_combout ),
	.datad(\cmos_config_2|WideOr17~4_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr17~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr17~20 .lut_mask = 16'hDAD0;
defparam \cmos_config_2|WideOr17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y17_N1
dffeas \cmos_config_2|i2c_data[4] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr17~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[4] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N26
cycloneive_lcell_comb \cmos_config_2|WideOr16~21 (
// Equation(s):
// \cmos_config_2|WideOr16~21_combout  = (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] & (!\cmos_config_2|reg_index [6] & !\cmos_config_2|reg_index [4])))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [6]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~21 .lut_mask = 16'h0004;
defparam \cmos_config_2|WideOr16~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N18
cycloneive_lcell_comb \cmos_config_2|WideOr16~17 (
// Equation(s):
// \cmos_config_2|WideOr16~17_combout  = (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [4] $ (((\cmos_config_2|reg_index [1]) # (\cmos_config_2|reg_index [6]))))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [6] & 
// (\cmos_config_2|reg_index [1] $ (\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [6]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~17 .lut_mask = 16'h12E8;
defparam \cmos_config_2|WideOr16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N16
cycloneive_lcell_comb \cmos_config_2|WideOr16~18 (
// Equation(s):
// \cmos_config_2|WideOr16~18_combout  = (\cmos_config_2|reg_index [6] & ((!\cmos_config_2|reg_index [4]) # (!\cmos_config_2|reg_index [1]))) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [4])))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(gnd),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~18 .lut_mask = 16'h5FAA;
defparam \cmos_config_2|WideOr16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N10
cycloneive_lcell_comb \cmos_config_2|WideOr16~19 (
// Equation(s):
// \cmos_config_2|WideOr16~19_combout  = (\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [6]) # ((!\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [4]))) # 
// (!\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [1] & !\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~19 .lut_mask = 16'hCE9A;
defparam \cmos_config_2|WideOr16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N0
cycloneive_lcell_comb \cmos_config_2|WideOr16~20 (
// Equation(s):
// \cmos_config_2|WideOr16~20_combout  = (\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [7]) # ((\cmos_config_2|WideOr16~18_combout )))) # (!\cmos_config_2|reg_index [3] & (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr16~19_combout ))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr16~18_combout ),
	.datad(\cmos_config_2|WideOr16~19_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~20 .lut_mask = 16'hB9A8;
defparam \cmos_config_2|WideOr16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N16
cycloneive_lcell_comb \cmos_config_2|WideOr16~22 (
// Equation(s):
// \cmos_config_2|WideOr16~22_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr16~20_combout  & (\cmos_config_2|WideOr16~21_combout )) # (!\cmos_config_2|WideOr16~20_combout  & ((!\cmos_config_2|WideOr16~17_combout ))))) # 
// (!\cmos_config_2|reg_index [7] & (((\cmos_config_2|WideOr16~20_combout ))))

	.dataa(\cmos_config_2|WideOr16~21_combout ),
	.datab(\cmos_config_2|WideOr16~17_combout ),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|WideOr16~20_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~22 .lut_mask = 16'hAF30;
defparam \cmos_config_2|WideOr16~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N2
cycloneive_lcell_comb \cmos_config_2|WideOr14~19 (
// Equation(s):
// \cmos_config_2|WideOr14~19_combout  = (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] & !\cmos_config_2|reg_index [4]))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(gnd),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~19 .lut_mask = 16'h0050;
defparam \cmos_config_2|WideOr14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N26
cycloneive_lcell_comb \cmos_config_2|WideOr16~3 (
// Equation(s):
// \cmos_config_2|WideOr16~3_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [1]))) # (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|reg_index [1] & !\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~3 .lut_mask = 16'h0838;
defparam \cmos_config_2|WideOr16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N20
cycloneive_lcell_comb \cmos_config_2|WideOr16~0 (
// Equation(s):
// \cmos_config_2|WideOr16~0_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [0]) # (\cmos_config_2|reg_index [1] $ (\cmos_config_2|reg_index [4])))) # (!\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [4] & 
// (\cmos_config_2|reg_index [1] $ (!\cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~0 .lut_mask = 16'hE3A8;
defparam \cmos_config_2|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N20
cycloneive_lcell_comb \cmos_config_2|WideOr16~1 (
// Equation(s):
// \cmos_config_2|WideOr16~1_combout  = (\cmos_config_2|reg_index [1]) # (\cmos_config_2|reg_index [0] $ (\cmos_config_2|reg_index [4]))

	.dataa(gnd),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~1 .lut_mask = 16'hF3FC;
defparam \cmos_config_2|WideOr16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N24
cycloneive_lcell_comb \cmos_config_2|WideOr16~2 (
// Equation(s):
// \cmos_config_2|WideOr16~2_combout  = (\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [7]) # ((\cmos_config_2|WideOr16~0_combout )))) # (!\cmos_config_2|reg_index [3] & (!\cmos_config_2|reg_index [7] & ((!\cmos_config_2|WideOr16~1_combout ))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr16~0_combout ),
	.datad(\cmos_config_2|WideOr16~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~2 .lut_mask = 16'hA8B9;
defparam \cmos_config_2|WideOr16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N14
cycloneive_lcell_comb \cmos_config_2|WideOr16~4 (
// Equation(s):
// \cmos_config_2|WideOr16~4_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr16~2_combout  & ((\cmos_config_2|WideOr16~3_combout ))) # (!\cmos_config_2|WideOr16~2_combout  & (\cmos_config_2|WideOr14~19_combout )))) # 
// (!\cmos_config_2|reg_index [7] & (((\cmos_config_2|WideOr16~2_combout ))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|WideOr14~19_combout ),
	.datac(\cmos_config_2|WideOr16~3_combout ),
	.datad(\cmos_config_2|WideOr16~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~4 .lut_mask = 16'hF588;
defparam \cmos_config_2|WideOr16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N12
cycloneive_lcell_comb \cmos_config_2|WideOr16~9 (
// Equation(s):
// \cmos_config_2|WideOr16~9_combout  = (\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [4] $ (\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [4] & 
// (\cmos_config_2|reg_index [3] $ (\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~9 .lut_mask = 16'h1460;
defparam \cmos_config_2|WideOr16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N8
cycloneive_lcell_comb \cmos_config_2|WideOr16~5 (
// Equation(s):
// \cmos_config_2|WideOr16~5_combout  = (\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [4] & !\cmos_config_2|reg_index [3])))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~5 .lut_mask = 16'h0008;
defparam \cmos_config_2|WideOr16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N14
cycloneive_lcell_comb \cmos_config_2|WideOr16~6 (
// Equation(s):
// \cmos_config_2|WideOr16~6_combout  = (\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [0]) # ((\cmos_config_2|reg_index [4] & !\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [3] & (((\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~6 .lut_mask = 16'hDDA8;
defparam \cmos_config_2|WideOr16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N28
cycloneive_lcell_comb \cmos_config_2|WideOr16~7 (
// Equation(s):
// \cmos_config_2|WideOr16~7_combout  = (\cmos_config_2|reg_index [4] & (((\cmos_config_2|reg_index [0]) # (\cmos_config_2|reg_index [1])) # (!\cmos_config_2|reg_index [3]))) # (!\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [1] $ 
// (((\cmos_config_2|reg_index [3] & !\cmos_config_2|reg_index [0])))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~7 .lut_mask = 16'hFDD2;
defparam \cmos_config_2|WideOr16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N6
cycloneive_lcell_comb \cmos_config_2|WideOr16~8 (
// Equation(s):
// \cmos_config_2|WideOr16~8_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [7])) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [7] & (!\cmos_config_2|WideOr16~6_combout )) # (!\cmos_config_2|reg_index [7] & 
// ((!\cmos_config_2|WideOr16~7_combout )))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr16~6_combout ),
	.datad(\cmos_config_2|WideOr16~7_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~8 .lut_mask = 16'h8C9D;
defparam \cmos_config_2|WideOr16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N18
cycloneive_lcell_comb \cmos_config_2|WideOr16~10 (
// Equation(s):
// \cmos_config_2|WideOr16~10_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr16~8_combout  & (\cmos_config_2|WideOr16~9_combout )) # (!\cmos_config_2|WideOr16~8_combout  & ((\cmos_config_2|WideOr16~5_combout ))))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr16~8_combout ))))

	.dataa(\cmos_config_2|WideOr16~9_combout ),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|WideOr16~5_combout ),
	.datad(\cmos_config_2|WideOr16~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~10 .lut_mask = 16'hBBC0;
defparam \cmos_config_2|WideOr16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N8
cycloneive_lcell_comb \cmos_config_2|WideOr16~14 (
// Equation(s):
// \cmos_config_2|WideOr16~14_combout  = (\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [0])) # (!\cmos_config_2|reg_index [3] & (((\cmos_config_2|reg_index [7] & !\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~14 .lut_mask = 16'hAA0C;
defparam \cmos_config_2|WideOr16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N4
cycloneive_lcell_comb \cmos_config_2|WideOr16~11 (
// Equation(s):
// \cmos_config_2|WideOr16~11_combout  = (\cmos_config_2|reg_index [0] & (((!\cmos_config_2|reg_index [1]) # (!\cmos_config_2|reg_index [7])))) # (!\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [3]) # ((\cmos_config_2|reg_index [7] & 
// \cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~11 .lut_mask = 16'h3EEE;
defparam \cmos_config_2|WideOr16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N10
cycloneive_lcell_comb \cmos_config_2|WideOr16~12 (
// Equation(s):
// \cmos_config_2|WideOr16~12_combout  = (\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [7]) # (\cmos_config_2|reg_index [0] $ (!\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [0] $ 
// ((\cmos_config_2|reg_index [7]))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~12 .lut_mask = 16'hBCB6;
defparam \cmos_config_2|WideOr16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N16
cycloneive_lcell_comb \cmos_config_2|WideOr16~13 (
// Equation(s):
// \cmos_config_2|WideOr16~13_combout  = (\cmos_config_2|reg_index [6] & (!\cmos_config_2|reg_index [4] & (!\cmos_config_2|WideOr16~11_combout ))) # (!\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [4] & ((!\cmos_config_2|WideOr16~12_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|WideOr16~11_combout ),
	.datad(\cmos_config_2|WideOr16~12_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~13 .lut_mask = 16'h0246;
defparam \cmos_config_2|WideOr16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N10
cycloneive_lcell_comb \cmos_config_2|WideOr16~15 (
// Equation(s):
// \cmos_config_2|WideOr16~15_combout  = (\cmos_config_2|WideOr16~13_combout ) # ((!\cmos_config_2|reg_index [4] & (\cmos_config_2|WideOr16~14_combout  & !\cmos_config_2|reg_index [6])))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|WideOr16~14_combout ),
	.datac(\cmos_config_2|reg_index [6]),
	.datad(\cmos_config_2|WideOr16~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~15 .lut_mask = 16'hFF04;
defparam \cmos_config_2|WideOr16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N20
cycloneive_lcell_comb \cmos_config_2|WideOr16~16 (
// Equation(s):
// \cmos_config_2|WideOr16~16_combout  = (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [2])) # (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [2] & (\cmos_config_2|WideOr16~10_combout )) # (!\cmos_config_2|reg_index [2] & 
// ((\cmos_config_2|WideOr16~15_combout )))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|WideOr16~10_combout ),
	.datad(\cmos_config_2|WideOr16~15_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~16 .lut_mask = 16'hD9C8;
defparam \cmos_config_2|WideOr16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N28
cycloneive_lcell_comb \cmos_config_2|WideOr16~23 (
// Equation(s):
// \cmos_config_2|WideOr16~23_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|WideOr16~16_combout  & (\cmos_config_2|WideOr16~22_combout )) # (!\cmos_config_2|WideOr16~16_combout  & ((\cmos_config_2|WideOr16~4_combout ))))) # 
// (!\cmos_config_2|reg_index [5] & (((\cmos_config_2|WideOr16~16_combout ))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|WideOr16~22_combout ),
	.datac(\cmos_config_2|WideOr16~4_combout ),
	.datad(\cmos_config_2|WideOr16~16_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr16~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr16~23 .lut_mask = 16'hDDA0;
defparam \cmos_config_2|WideOr16~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N29
dffeas \cmos_config_2|i2c_data[5] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr16~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[5] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N2
cycloneive_lcell_comb \cmos_config_2|WideOr18~19 (
// Equation(s):
// \cmos_config_2|WideOr18~19_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [2] & ((!\cmos_config_2|reg_index [0]))) # (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [1] & \cmos_config_2|reg_index [0])))) # 
// (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [1]) # ((!\cmos_config_2|reg_index [2] & \cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~19 .lut_mask = 16'h2BCA;
defparam \cmos_config_2|WideOr18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N20
cycloneive_lcell_comb \cmos_config_2|WideOr18~23 (
// Equation(s):
// \cmos_config_2|WideOr18~23_combout  = (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [7] $ (\cmos_config_2|reg_index [0]))) # (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [7] & 
// \cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~23 .lut_mask = 16'h0608;
defparam \cmos_config_2|WideOr18~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneive_lcell_comb \cmos_config_2|WideOr18~24 (
// Equation(s):
// \cmos_config_2|WideOr18~24_combout  = (\cmos_config_2|reg_index [3] & (((\cmos_config_2|reg_index [5])))) # (!\cmos_config_2|reg_index [3] & (\cmos_config_2|WideOr18~23_combout  & (\cmos_config_2|reg_index [1] $ (\cmos_config_2|reg_index [5]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|WideOr18~23_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~24_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~24 .lut_mask = 16'hD2C0;
defparam \cmos_config_2|WideOr18~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N0
cycloneive_lcell_comb \cmos_config_2|WideOr18~20 (
// Equation(s):
// \cmos_config_2|WideOr18~20_combout  = (\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [7] & \cmos_config_2|reg_index [0]))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(gnd),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~20 .lut_mask = 16'h0A00;
defparam \cmos_config_2|WideOr18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneive_lcell_comb \cmos_config_2|WideOr18~21 (
// Equation(s):
// \cmos_config_2|WideOr18~21_combout  = (\cmos_config_2|reg_index [3] & ((\cmos_config_2|WideOr18~24_combout  & ((\cmos_config_2|WideOr18~20_combout ))) # (!\cmos_config_2|WideOr18~24_combout  & (\cmos_config_2|WideOr18~19_combout )))) # 
// (!\cmos_config_2|reg_index [3] & (((\cmos_config_2|WideOr18~24_combout ))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|WideOr18~19_combout ),
	.datac(\cmos_config_2|WideOr18~24_combout ),
	.datad(\cmos_config_2|WideOr18~20_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~21 .lut_mask = 16'hF858;
defparam \cmos_config_2|WideOr18~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N26
cycloneive_lcell_comb \cmos_config_2|WideOr18~4 (
// Equation(s):
// \cmos_config_2|WideOr18~4_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [2] & ((!\cmos_config_2|reg_index [3]))) # (!\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [5])))) # (!\cmos_config_2|reg_index [7] & 
// (\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [5] & \cmos_config_2|reg_index [3])))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~4 .lut_mask = 16'h068A;
defparam \cmos_config_2|WideOr18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N4
cycloneive_lcell_comb \cmos_config_2|WideOr18~1 (
// Equation(s):
// \cmos_config_2|WideOr18~1_combout  = (\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [7] & ((!\cmos_config_2|reg_index [3]) # (!\cmos_config_2|reg_index [5])))) # (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [3] & 
// (\cmos_config_2|reg_index [7] $ (!\cmos_config_2|reg_index [5]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~1 .lut_mask = 16'h4322;
defparam \cmos_config_2|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N6
cycloneive_lcell_comb \cmos_config_2|WideOr18~2 (
// Equation(s):
// \cmos_config_2|WideOr18~2_combout  = (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [5] & !\cmos_config_2|reg_index [3])) # (!\cmos_config_2|reg_index [7] & (!\cmos_config_2|reg_index [5])))) # 
// (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [7] & (!\cmos_config_2|reg_index [5])) # (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [5]) # (\cmos_config_2|reg_index [3])))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~2 .lut_mask = 16'h1796;
defparam \cmos_config_2|WideOr18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N0
cycloneive_lcell_comb \cmos_config_2|WideOr18~3 (
// Equation(s):
// \cmos_config_2|WideOr18~3_combout  = (!\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [0] & (\cmos_config_2|WideOr18~1_combout )) # (!\cmos_config_2|reg_index [0] & ((\cmos_config_2|WideOr18~2_combout )))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|WideOr18~1_combout ),
	.datad(\cmos_config_2|WideOr18~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~3 .lut_mask = 16'h3120;
defparam \cmos_config_2|WideOr18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N16
cycloneive_lcell_comb \cmos_config_2|WideOr18~5 (
// Equation(s):
// \cmos_config_2|WideOr18~5_combout  = (\cmos_config_2|WideOr18~3_combout ) # ((!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] & \cmos_config_2|WideOr18~4_combout )))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|WideOr18~4_combout ),
	.datad(\cmos_config_2|WideOr18~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~5 .lut_mask = 16'hFF40;
defparam \cmos_config_2|WideOr18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneive_lcell_comb \cmos_config_2|WideOr18~10 (
// Equation(s):
// \cmos_config_2|WideOr18~10_combout  = (\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [7] & (!\cmos_config_2|reg_index [2] & !\cmos_config_2|reg_index [0]))) # (!\cmos_config_2|reg_index [1] & (!\cmos_config_2|reg_index [7] & 
// (\cmos_config_2|reg_index [2] & \cmos_config_2|reg_index [0])))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~10 .lut_mask = 16'h1008;
defparam \cmos_config_2|WideOr18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N4
cycloneive_lcell_comb \cmos_config_2|WideOr18~8 (
// Equation(s):
// \cmos_config_2|WideOr18~8_combout  = (\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [2]) # (\cmos_config_2|reg_index [7] $ (!\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [7]) # 
// (\cmos_config_2|reg_index [2] $ (\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~8 .lut_mask = 16'hF9BE;
defparam \cmos_config_2|WideOr18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N6
cycloneive_lcell_comb \cmos_config_2|WideOr18~7 (
// Equation(s):
// \cmos_config_2|WideOr18~7_combout  = (\cmos_config_2|reg_index [7]) # ((\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [2] $ (\cmos_config_2|reg_index [0]))) # (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [2] & 
// \cmos_config_2|reg_index [0])))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~7 .lut_mask = 16'hF6F8;
defparam \cmos_config_2|WideOr18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N14
cycloneive_lcell_comb \cmos_config_2|WideOr18~9 (
// Equation(s):
// \cmos_config_2|WideOr18~9_combout  = (\cmos_config_2|reg_index [3] & (((\cmos_config_2|reg_index [5])))) # (!\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [5] & ((\cmos_config_2|WideOr18~7_combout ))) # (!\cmos_config_2|reg_index [5] & 
// (!\cmos_config_2|WideOr18~8_combout ))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|WideOr18~8_combout ),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|WideOr18~7_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~9 .lut_mask = 16'hF1A1;
defparam \cmos_config_2|WideOr18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneive_lcell_comb \cmos_config_2|WideOr18~6 (
// Equation(s):
// \cmos_config_2|WideOr18~6_combout  = (\cmos_config_2|reg_index [0]) # ((\cmos_config_2|reg_index [1] & ((!\cmos_config_2|reg_index [2]) # (!\cmos_config_2|reg_index [7]))) # (!\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [7]) # 
// (\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~6 .lut_mask = 16'hFF7E;
defparam \cmos_config_2|WideOr18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N30
cycloneive_lcell_comb \cmos_config_2|WideOr18~11 (
// Equation(s):
// \cmos_config_2|WideOr18~11_combout  = (\cmos_config_2|reg_index [3] & ((\cmos_config_2|WideOr18~9_combout  & (\cmos_config_2|WideOr18~10_combout )) # (!\cmos_config_2|WideOr18~9_combout  & ((!\cmos_config_2|WideOr18~6_combout ))))) # 
// (!\cmos_config_2|reg_index [3] & (((\cmos_config_2|WideOr18~9_combout ))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|WideOr18~10_combout ),
	.datac(\cmos_config_2|WideOr18~9_combout ),
	.datad(\cmos_config_2|WideOr18~6_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~11 .lut_mask = 16'hD0DA;
defparam \cmos_config_2|WideOr18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N22
cycloneive_lcell_comb \cmos_config_2|WideOr18~12 (
// Equation(s):
// \cmos_config_2|WideOr18~12_combout  = (\cmos_config_2|reg_index [1] & (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [3]) # (!\cmos_config_2|reg_index [2])))) # (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [3] $ 
// ((\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~12 .lut_mask = 16'h06B6;
defparam \cmos_config_2|WideOr18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N18
cycloneive_lcell_comb \cmos_config_2|WideOr18~16 (
// Equation(s):
// \cmos_config_2|WideOr18~16_combout  = (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [3]))) # (!\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [1] & !\cmos_config_2|reg_index [3])))) # 
// (!\cmos_config_2|reg_index [2] & (((\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~16 .lut_mask = 16'hDD20;
defparam \cmos_config_2|WideOr18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N8
cycloneive_lcell_comb \cmos_config_2|WideOr18~13 (
// Equation(s):
// \cmos_config_2|WideOr18~13_combout  = (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [1] & !\cmos_config_2|reg_index [7])) # (!\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [1] $ 
// (!\cmos_config_2|reg_index [7])))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~13 .lut_mask = 16'h4900;
defparam \cmos_config_2|WideOr18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N10
cycloneive_lcell_comb \cmos_config_2|WideOr18~14 (
// Equation(s):
// \cmos_config_2|WideOr18~14_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [1] $ (!\cmos_config_2|reg_index [2])))) # (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [1] & 
// !\cmos_config_2|reg_index [2])) # (!\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [2])))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~14 .lut_mask = 16'hC358;
defparam \cmos_config_2|WideOr18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N20
cycloneive_lcell_comb \cmos_config_2|WideOr18~15 (
// Equation(s):
// \cmos_config_2|WideOr18~15_combout  = (\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [5]) # ((\cmos_config_2|WideOr18~13_combout )))) # (!\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|WideOr18~14_combout ))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|WideOr18~13_combout ),
	.datad(\cmos_config_2|WideOr18~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~15 .lut_mask = 16'hB9A8;
defparam \cmos_config_2|WideOr18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N28
cycloneive_lcell_comb \cmos_config_2|WideOr18~17 (
// Equation(s):
// \cmos_config_2|WideOr18~17_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|WideOr18~15_combout  & ((\cmos_config_2|WideOr18~16_combout ))) # (!\cmos_config_2|WideOr18~15_combout  & (!\cmos_config_2|WideOr18~12_combout )))) # 
// (!\cmos_config_2|reg_index [5] & (((\cmos_config_2|WideOr18~15_combout ))))

	.dataa(\cmos_config_2|WideOr18~12_combout ),
	.datab(\cmos_config_2|WideOr18~16_combout ),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|WideOr18~15_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~17 .lut_mask = 16'hCF50;
defparam \cmos_config_2|WideOr18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneive_lcell_comb \cmos_config_2|WideOr18~18 (
// Equation(s):
// \cmos_config_2|WideOr18~18_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [4])) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [4] & (\cmos_config_2|WideOr18~11_combout )) # (!\cmos_config_2|reg_index [4] & 
// ((\cmos_config_2|WideOr18~17_combout )))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|WideOr18~11_combout ),
	.datad(\cmos_config_2|WideOr18~17_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~18 .lut_mask = 16'hD9C8;
defparam \cmos_config_2|WideOr18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N16
cycloneive_lcell_comb \cmos_config_2|WideOr18~22 (
// Equation(s):
// \cmos_config_2|WideOr18~22_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr18~18_combout  & (\cmos_config_2|WideOr18~21_combout )) # (!\cmos_config_2|WideOr18~18_combout  & ((\cmos_config_2|WideOr18~5_combout ))))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr18~18_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|WideOr18~21_combout ),
	.datac(\cmos_config_2|WideOr18~5_combout ),
	.datad(\cmos_config_2|WideOr18~18_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~22 .lut_mask = 16'hDDA0;
defparam \cmos_config_2|WideOr18~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N17
dffeas \cmos_config_2|i2c_data[3] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr18~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[3] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N0
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~9 (
// Equation(s):
// \cmos_config_2|u1|Mux0~9_combout  = (\cmos_config_2|u1|cyc_count [0] & ((\cmos_config_2|u1|cyc_count [1] & (\cmos_config_2|i2c_data [5])) # (!\cmos_config_2|u1|cyc_count [1] & ((\cmos_config_2|i2c_data [3]))))) # (!\cmos_config_2|u1|cyc_count [0] & 
// (((\cmos_config_2|u1|cyc_count [1]))))

	.dataa(\cmos_config_2|i2c_data [5]),
	.datab(\cmos_config_2|u1|cyc_count [0]),
	.datac(\cmos_config_2|u1|cyc_count [1]),
	.datad(\cmos_config_2|i2c_data [3]),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~9 .lut_mask = 16'hBCB0;
defparam \cmos_config_2|u1|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N14
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~10 (
// Equation(s):
// \cmos_config_2|u1|Mux0~10_combout  = (\cmos_config_2|u1|cyc_count [0] & (\cmos_config_2|u1|cyc_count [3] & ((!\cmos_config_2|u1|Mux0~9_combout )))) # (!\cmos_config_2|u1|cyc_count [0] & (\cmos_config_2|u1|Mux0~9_combout  & ((!\cmos_config_2|i2c_data [4]) 
// # (!\cmos_config_2|u1|cyc_count [3]))))

	.dataa(\cmos_config_2|u1|cyc_count [3]),
	.datab(\cmos_config_2|u1|cyc_count [0]),
	.datac(\cmos_config_2|i2c_data [4]),
	.datad(\cmos_config_2|u1|Mux0~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~10 .lut_mask = 16'h1388;
defparam \cmos_config_2|u1|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N8
cycloneive_lcell_comb \cmos_config_2|WideOr19~4 (
// Equation(s):
// \cmos_config_2|WideOr19~4_combout  = (\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [1] & ((!\cmos_config_2|reg_index [5])))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [5]) # 
// (!\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~4 .lut_mask = 16'h5032;
defparam \cmos_config_2|WideOr19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N30
cycloneive_lcell_comb \cmos_config_2|WideOr19~0 (
// Equation(s):
// \cmos_config_2|WideOr19~0_combout  = (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] & \cmos_config_2|reg_index [5]))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(gnd),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~0 .lut_mask = 16'hA000;
defparam \cmos_config_2|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N8
cycloneive_lcell_comb \cmos_config_2|WideOr19~1 (
// Equation(s):
// \cmos_config_2|WideOr19~1_combout  = (\cmos_config_2|reg_index [1] & (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [2]))) # (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [5] $ (\cmos_config_2|reg_index [2] $ 
// (\cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~1 .lut_mask = 16'h4496;
defparam \cmos_config_2|WideOr19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N2
cycloneive_lcell_comb \cmos_config_2|WideOr19~2 (
// Equation(s):
// \cmos_config_2|WideOr19~2_combout  = (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [2] $ (((\cmos_config_2|reg_index [0] & !\cmos_config_2|reg_index [1]))))) # (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [0]) # 
// ((\cmos_config_2|reg_index [2] & !\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~2 .lut_mask = 16'hD87C;
defparam \cmos_config_2|WideOr19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N4
cycloneive_lcell_comb \cmos_config_2|WideOr19~3 (
// Equation(s):
// \cmos_config_2|WideOr19~3_combout  = (\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [3])) # (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [3] & (!\cmos_config_2|WideOr19~1_combout )) # (!\cmos_config_2|reg_index [3] & 
// ((\cmos_config_2|WideOr19~2_combout )))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|WideOr19~1_combout ),
	.datad(\cmos_config_2|WideOr19~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~3 .lut_mask = 16'h9D8C;
defparam \cmos_config_2|WideOr19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N2
cycloneive_lcell_comb \cmos_config_2|WideOr19~5 (
// Equation(s):
// \cmos_config_2|WideOr19~5_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr19~3_combout  & (\cmos_config_2|WideOr19~4_combout )) # (!\cmos_config_2|WideOr19~3_combout  & ((\cmos_config_2|WideOr19~0_combout ))))) # 
// (!\cmos_config_2|reg_index [7] & (((\cmos_config_2|WideOr19~3_combout ))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|WideOr19~4_combout ),
	.datac(\cmos_config_2|WideOr19~0_combout ),
	.datad(\cmos_config_2|WideOr19~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~5 .lut_mask = 16'hDDA0;
defparam \cmos_config_2|WideOr19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N24
cycloneive_lcell_comb \cmos_config_2|WideOr19~18 (
// Equation(s):
// \cmos_config_2|WideOr19~18_combout  = (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [5] $ (\cmos_config_2|reg_index [3])))) # (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [0] & ((!\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~18 .lut_mask = 16'h30CA;
defparam \cmos_config_2|WideOr19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N10
cycloneive_lcell_comb \cmos_config_2|WideOr19~22 (
// Equation(s):
// \cmos_config_2|WideOr19~22_combout  = (!\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [0] $ (\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~22 .lut_mask = 16'h0104;
defparam \cmos_config_2|WideOr19~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N24
cycloneive_lcell_comb \cmos_config_2|WideOr19~19 (
// Equation(s):
// \cmos_config_2|WideOr19~19_combout  = (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [3] $ (((!\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [2]))))) # (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [3] & 
// (\cmos_config_2|reg_index [0] $ (!\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~19 .lut_mask = 16'hC28C;
defparam \cmos_config_2|WideOr19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N26
cycloneive_lcell_comb \cmos_config_2|WideOr19~20 (
// Equation(s):
// \cmos_config_2|WideOr19~20_combout  = (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [5] $ (\cmos_config_2|reg_index [3])) # (!\cmos_config_2|reg_index [0]))) # (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [5] & 
// (\cmos_config_2|reg_index [0] $ (!\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~20 .lut_mask = 16'h6C8E;
defparam \cmos_config_2|WideOr19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N28
cycloneive_lcell_comb \cmos_config_2|WideOr19~21 (
// Equation(s):
// \cmos_config_2|WideOr19~21_combout  = (\cmos_config_2|reg_index [1] & ((\cmos_config_2|WideOr19~19_combout ) # ((\cmos_config_2|reg_index [7])))) # (!\cmos_config_2|reg_index [1] & (((\cmos_config_2|WideOr19~20_combout  & !\cmos_config_2|reg_index [7]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|WideOr19~19_combout ),
	.datac(\cmos_config_2|WideOr19~20_combout ),
	.datad(\cmos_config_2|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~21 .lut_mask = 16'hAAD8;
defparam \cmos_config_2|WideOr19~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N14
cycloneive_lcell_comb \cmos_config_2|WideOr19~23 (
// Equation(s):
// \cmos_config_2|WideOr19~23_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr19~21_combout  & ((\cmos_config_2|WideOr19~22_combout ))) # (!\cmos_config_2|WideOr19~21_combout  & (\cmos_config_2|WideOr19~18_combout )))) # 
// (!\cmos_config_2|reg_index [7] & (((\cmos_config_2|WideOr19~21_combout ))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|WideOr19~18_combout ),
	.datac(\cmos_config_2|WideOr19~22_combout ),
	.datad(\cmos_config_2|WideOr19~21_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~23 .lut_mask = 16'hF588;
defparam \cmos_config_2|WideOr19~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N26
cycloneive_lcell_comb \cmos_config_2|WideOr19~9 (
// Equation(s):
// \cmos_config_2|WideOr19~9_combout  = (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [1] $ (!\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~9 .lut_mask = 16'h8008;
defparam \cmos_config_2|WideOr19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N8
cycloneive_lcell_comb \cmos_config_2|WideOr19~6 (
// Equation(s):
// \cmos_config_2|WideOr19~6_combout  = (\cmos_config_2|reg_index [0]) # ((\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [1]) # (!\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~6 .lut_mask = 16'hF8FC;
defparam \cmos_config_2|WideOr19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N6
cycloneive_lcell_comb \cmos_config_2|WideOr19~7 (
// Equation(s):
// \cmos_config_2|WideOr19~7_combout  = (\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [2] $ (!\cmos_config_2|reg_index [3])) # (!\cmos_config_2|reg_index [1]))) # (!\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [3]) # 
// ((!\cmos_config_2|reg_index [2] & \cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~7 .lut_mask = 16'hDF3A;
defparam \cmos_config_2|WideOr19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N24
cycloneive_lcell_comb \cmos_config_2|WideOr19~8 (
// Equation(s):
// \cmos_config_2|WideOr19~8_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [5] & ((!\cmos_config_2|WideOr19~7_combout ))) # (!\cmos_config_2|reg_index [5] & (!\cmos_config_2|WideOr19~6_combout ))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|WideOr19~6_combout ),
	.datad(\cmos_config_2|WideOr19~7_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~8 .lut_mask = 16'h028A;
defparam \cmos_config_2|WideOr19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N4
cycloneive_lcell_comb \cmos_config_2|WideOr19~10 (
// Equation(s):
// \cmos_config_2|WideOr19~10_combout  = (\cmos_config_2|WideOr19~8_combout ) # ((!\cmos_config_2|reg_index [7] & \cmos_config_2|WideOr19~9_combout ))

	.dataa(gnd),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr19~9_combout ),
	.datad(\cmos_config_2|WideOr19~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~10 .lut_mask = 16'hFF30;
defparam \cmos_config_2|WideOr19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N10
cycloneive_lcell_comb \cmos_config_2|WideOr19~15 (
// Equation(s):
// \cmos_config_2|WideOr19~15_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [1] & !\cmos_config_2|reg_index [3])) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] & 
// \cmos_config_2|reg_index [3])))) # (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [1] $ (\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~15 .lut_mask = 16'h4338;
defparam \cmos_config_2|WideOr19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N14
cycloneive_lcell_comb \cmos_config_2|WideOr19~11 (
// Equation(s):
// \cmos_config_2|WideOr19~11_combout  = (\cmos_config_2|reg_index [5] & (((\cmos_config_2|reg_index [1]) # (\cmos_config_2|reg_index [3])) # (!\cmos_config_2|reg_index [0]))) # (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [0] $ 
// (\cmos_config_2|reg_index [1] $ (\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~11 .lut_mask = 16'hEDD6;
defparam \cmos_config_2|WideOr19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N30
cycloneive_lcell_comb \cmos_config_2|WideOr19~13 (
// Equation(s):
// \cmos_config_2|WideOr19~13_combout  = (\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] $ (!\cmos_config_2|reg_index [5]))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] & 
// !\cmos_config_2|reg_index [5]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~13 .lut_mask = 16'h8600;
defparam \cmos_config_2|WideOr19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N12
cycloneive_lcell_comb \cmos_config_2|WideOr19~12 (
// Equation(s):
// \cmos_config_2|WideOr19~12_combout  = (\cmos_config_2|reg_index [1]) # (\cmos_config_2|reg_index [3] $ (((!\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [5]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~12 .lut_mask = 16'hFBF4;
defparam \cmos_config_2|WideOr19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N16
cycloneive_lcell_comb \cmos_config_2|WideOr19~14 (
// Equation(s):
// \cmos_config_2|WideOr19~14_combout  = (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [7]) # ((!\cmos_config_2|WideOr19~12_combout )))) # (!\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [7] & (\cmos_config_2|WideOr19~13_combout )))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr19~13_combout ),
	.datad(\cmos_config_2|WideOr19~12_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~14 .lut_mask = 16'h98BA;
defparam \cmos_config_2|WideOr19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N28
cycloneive_lcell_comb \cmos_config_2|WideOr19~16 (
// Equation(s):
// \cmos_config_2|WideOr19~16_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr19~14_combout  & (!\cmos_config_2|WideOr19~15_combout )) # (!\cmos_config_2|WideOr19~14_combout  & ((!\cmos_config_2|WideOr19~11_combout ))))) # 
// (!\cmos_config_2|reg_index [7] & (((\cmos_config_2|WideOr19~14_combout ))))

	.dataa(\cmos_config_2|WideOr19~15_combout ),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr19~11_combout ),
	.datad(\cmos_config_2|WideOr19~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~16 .lut_mask = 16'h770C;
defparam \cmos_config_2|WideOr19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N18
cycloneive_lcell_comb \cmos_config_2|WideOr19~17 (
// Equation(s):
// \cmos_config_2|WideOr19~17_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [6]) # ((\cmos_config_2|WideOr19~10_combout )))) # (!\cmos_config_2|reg_index [4] & (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr19~16_combout ))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|WideOr19~10_combout ),
	.datad(\cmos_config_2|WideOr19~16_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~17 .lut_mask = 16'hB9A8;
defparam \cmos_config_2|WideOr19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N6
cycloneive_lcell_comb \cmos_config_2|WideOr19~24 (
// Equation(s):
// \cmos_config_2|WideOr19~24_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr19~17_combout  & ((\cmos_config_2|WideOr19~23_combout ))) # (!\cmos_config_2|WideOr19~17_combout  & (\cmos_config_2|WideOr19~5_combout )))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr19~17_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|WideOr19~5_combout ),
	.datac(\cmos_config_2|WideOr19~23_combout ),
	.datad(\cmos_config_2|WideOr19~17_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr19~24_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr19~24 .lut_mask = 16'hF588;
defparam \cmos_config_2|WideOr19~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N7
dffeas \cmos_config_2|i2c_data[2] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr19~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[2] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N28
cycloneive_lcell_comb \cmos_config_2|WideOr21~18 (
// Equation(s):
// \cmos_config_2|WideOr21~18_combout  = (\cmos_config_2|reg_index [7] & (!\cmos_config_2|reg_index [2])) # (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [0]) # ((\cmos_config_2|reg_index [2] & \cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~18 .lut_mask = 16'h55EC;
defparam \cmos_config_2|WideOr21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N4
cycloneive_lcell_comb \cmos_config_2|WideOr21~22 (
// Equation(s):
// \cmos_config_2|WideOr21~22_combout  = (\cmos_config_2|reg_index [7] & (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [0] $ (\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~22 .lut_mask = 16'h0028;
defparam \cmos_config_2|WideOr21~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N30
cycloneive_lcell_comb \cmos_config_2|WideOr21~19 (
// Equation(s):
// \cmos_config_2|WideOr21~19_combout  = (\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [2] & ((!\cmos_config_2|reg_index [1]) # (!\cmos_config_2|reg_index [7]))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~19 .lut_mask = 16'h040C;
defparam \cmos_config_2|WideOr21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N0
cycloneive_lcell_comb \cmos_config_2|WideOr21~20 (
// Equation(s):
// \cmos_config_2|WideOr21~20_combout  = (\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [0] $ (!\cmos_config_2|reg_index [7])))) # (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [0] & 
// (!\cmos_config_2|reg_index [7] & !\cmos_config_2|reg_index [1])))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~20 .lut_mask = 16'h8204;
defparam \cmos_config_2|WideOr21~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N2
cycloneive_lcell_comb \cmos_config_2|WideOr21~21 (
// Equation(s):
// \cmos_config_2|WideOr21~21_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [5])) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [5] & (\cmos_config_2|WideOr21~19_combout )) # (!\cmos_config_2|reg_index [5] & 
// ((\cmos_config_2|WideOr21~20_combout )))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|WideOr21~19_combout ),
	.datad(\cmos_config_2|WideOr21~20_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~21 .lut_mask = 16'hD9C8;
defparam \cmos_config_2|WideOr21~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N22
cycloneive_lcell_comb \cmos_config_2|WideOr21~23 (
// Equation(s):
// \cmos_config_2|WideOr21~23_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr21~21_combout  & ((\cmos_config_2|WideOr21~22_combout ))) # (!\cmos_config_2|WideOr21~21_combout  & (!\cmos_config_2|WideOr21~18_combout )))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr21~21_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|WideOr21~18_combout ),
	.datac(\cmos_config_2|WideOr21~22_combout ),
	.datad(\cmos_config_2|WideOr21~21_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~23 .lut_mask = 16'hF522;
defparam \cmos_config_2|WideOr21~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N12
cycloneive_lcell_comb \cmos_config_2|WideOr21~4 (
// Equation(s):
// \cmos_config_2|WideOr21~4_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [0] & !\cmos_config_2|reg_index [1])) # (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [1])))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~4 .lut_mask = 16'h0C80;
defparam \cmos_config_2|WideOr21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N4
cycloneive_lcell_comb \cmos_config_2|WideOr21~2 (
// Equation(s):
// \cmos_config_2|WideOr21~2_combout  = (\cmos_config_2|reg_index [7] & (((\cmos_config_2|reg_index [2] & \cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [2] & 
// !\cmos_config_2|reg_index [1])))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~2 .lut_mask = 16'hC002;
defparam \cmos_config_2|WideOr21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N6
cycloneive_lcell_comb \cmos_config_2|WideOr21~1 (
// Equation(s):
// \cmos_config_2|WideOr21~1_combout  = (\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [2] $ (\cmos_config_2|reg_index [7]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~1 .lut_mask = 16'h0208;
defparam \cmos_config_2|WideOr21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N30
cycloneive_lcell_comb \cmos_config_2|WideOr21~3 (
// Equation(s):
// \cmos_config_2|WideOr21~3_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [5])) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [5] & ((\cmos_config_2|WideOr21~1_combout ))) # (!\cmos_config_2|reg_index [5] & 
// (\cmos_config_2|WideOr21~2_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|WideOr21~2_combout ),
	.datad(\cmos_config_2|WideOr21~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~3 .lut_mask = 16'hDC98;
defparam \cmos_config_2|WideOr21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N12
cycloneive_lcell_comb \cmos_config_2|WideOr21~0 (
// Equation(s):
// \cmos_config_2|WideOr21~0_combout  = (\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [0] $ (\cmos_config_2|reg_index [2] $ (!\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [2] & 
// ((\cmos_config_2|reg_index [0]) # (!\cmos_config_2|reg_index [1]))) # (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [1])))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~0 .lut_mask = 16'h6DD2;
defparam \cmos_config_2|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N22
cycloneive_lcell_comb \cmos_config_2|WideOr21~5 (
// Equation(s):
// \cmos_config_2|WideOr21~5_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr21~3_combout  & (\cmos_config_2|WideOr21~4_combout )) # (!\cmos_config_2|WideOr21~3_combout  & ((\cmos_config_2|WideOr21~0_combout ))))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr21~3_combout ))))

	.dataa(\cmos_config_2|WideOr21~4_combout ),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|WideOr21~3_combout ),
	.datad(\cmos_config_2|WideOr21~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~5 .lut_mask = 16'hBCB0;
defparam \cmos_config_2|WideOr21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N0
cycloneive_lcell_comb \cmos_config_2|WideOr21~11 (
// Equation(s):
// \cmos_config_2|WideOr21~11_combout  = (\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [1] & ((!\cmos_config_2|reg_index [0]) # (!\cmos_config_2|reg_index [5])))) # (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [5]) # 
// ((!\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~11 .lut_mask = 16'h236E;
defparam \cmos_config_2|WideOr21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N4
cycloneive_lcell_comb \cmos_config_2|WideOr21~15 (
// Equation(s):
// \cmos_config_2|WideOr21~15_combout  = (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [2] $ (\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~15 .lut_mask = 16'h2080;
defparam \cmos_config_2|WideOr21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N30
cycloneive_lcell_comb \cmos_config_2|WideOr21~12 (
// Equation(s):
// \cmos_config_2|WideOr21~12_combout  = (\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [2] & ((!\cmos_config_2|reg_index [1]) # (!\cmos_config_2|reg_index [0])))) # (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [1] & 
// ((!\cmos_config_2|reg_index [2]))) # (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~12 .lut_mask = 16'h133A;
defparam \cmos_config_2|WideOr21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N20
cycloneive_lcell_comb \cmos_config_2|WideOr21~13 (
// Equation(s):
// \cmos_config_2|WideOr21~13_combout  = (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [5] $ (((!\cmos_config_2|reg_index [2] & !\cmos_config_2|reg_index [1]))))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] $ 
// (((!\cmos_config_2|reg_index [2] & \cmos_config_2|reg_index [5])))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~13 .lut_mask = 16'hE592;
defparam \cmos_config_2|WideOr21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N2
cycloneive_lcell_comb \cmos_config_2|WideOr21~14 (
// Equation(s):
// \cmos_config_2|WideOr21~14_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [6]) # ((!\cmos_config_2|WideOr21~12_combout )))) # (!\cmos_config_2|reg_index [7] & (!\cmos_config_2|reg_index [6] & ((!\cmos_config_2|WideOr21~13_combout 
// ))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|WideOr21~12_combout ),
	.datad(\cmos_config_2|WideOr21~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~14 .lut_mask = 16'h8A9B;
defparam \cmos_config_2|WideOr21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N6
cycloneive_lcell_comb \cmos_config_2|WideOr21~16 (
// Equation(s):
// \cmos_config_2|WideOr21~16_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr21~14_combout  & ((\cmos_config_2|WideOr21~15_combout ))) # (!\cmos_config_2|WideOr21~14_combout  & (\cmos_config_2|WideOr21~11_combout )))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr21~14_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|WideOr21~11_combout ),
	.datac(\cmos_config_2|WideOr21~15_combout ),
	.datad(\cmos_config_2|WideOr21~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~16 .lut_mask = 16'hF588;
defparam \cmos_config_2|WideOr21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N14
cycloneive_lcell_comb \cmos_config_2|WideOr21~6 (
// Equation(s):
// \cmos_config_2|WideOr21~6_combout  = (\cmos_config_2|reg_index [2] & (((\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [6])) # (!\cmos_config_2|reg_index [5]))) # (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [6] $ 
// (((\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [5])))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~6 .lut_mask = 16'hB738;
defparam \cmos_config_2|WideOr21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N8
cycloneive_lcell_comb \cmos_config_2|WideOr21~9 (
// Equation(s):
// \cmos_config_2|WideOr21~9_combout  = (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [2] $ (\cmos_config_2|reg_index [6])))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [2] & 
// (\cmos_config_2|reg_index [5] $ (!\cmos_config_2|reg_index [6]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~9 .lut_mask = 16'h4890;
defparam \cmos_config_2|WideOr21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N24
cycloneive_lcell_comb \cmos_config_2|WideOr21~7 (
// Equation(s):
// \cmos_config_2|WideOr21~7_combout  = (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [2]) # (\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [2] & 
// (\cmos_config_2|reg_index [6] $ (!\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~7 .lut_mask = 16'h8C81;
defparam \cmos_config_2|WideOr21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N18
cycloneive_lcell_comb \cmos_config_2|WideOr21~8 (
// Equation(s):
// \cmos_config_2|WideOr21~8_combout  = (\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [1])) # (!\cmos_config_2|reg_index [7] & (((!\cmos_config_2|reg_index [5] & \cmos_config_2|WideOr21~7_combout ))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|WideOr21~7_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~8 .lut_mask = 16'h8D88;
defparam \cmos_config_2|WideOr21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N6
cycloneive_lcell_comb \cmos_config_2|WideOr21~10 (
// Equation(s):
// \cmos_config_2|WideOr21~10_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr21~8_combout  & ((\cmos_config_2|WideOr21~9_combout ))) # (!\cmos_config_2|WideOr21~8_combout  & (!\cmos_config_2|WideOr21~6_combout )))) # 
// (!\cmos_config_2|reg_index [7] & (((\cmos_config_2|WideOr21~8_combout ))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|WideOr21~6_combout ),
	.datac(\cmos_config_2|WideOr21~9_combout ),
	.datad(\cmos_config_2|WideOr21~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~10 .lut_mask = 16'hF522;
defparam \cmos_config_2|WideOr21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N10
cycloneive_lcell_comb \cmos_config_2|WideOr21~17 (
// Equation(s):
// \cmos_config_2|WideOr21~17_combout  = (\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [3])) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [3] & ((\cmos_config_2|WideOr21~10_combout ))) # (!\cmos_config_2|reg_index [3] & 
// (\cmos_config_2|WideOr21~16_combout ))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|WideOr21~16_combout ),
	.datad(\cmos_config_2|WideOr21~10_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~17 .lut_mask = 16'hDC98;
defparam \cmos_config_2|WideOr21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N24
cycloneive_lcell_comb \cmos_config_2|WideOr21~24 (
// Equation(s):
// \cmos_config_2|WideOr21~24_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr21~17_combout  & (\cmos_config_2|WideOr21~23_combout )) # (!\cmos_config_2|WideOr21~17_combout  & ((\cmos_config_2|WideOr21~5_combout ))))) # 
// (!\cmos_config_2|reg_index [4] & (((\cmos_config_2|WideOr21~17_combout ))))

	.dataa(\cmos_config_2|WideOr21~23_combout ),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|WideOr21~5_combout ),
	.datad(\cmos_config_2|WideOr21~17_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr21~24_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr21~24 .lut_mask = 16'hBBC0;
defparam \cmos_config_2|WideOr21~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N25
dffeas \cmos_config_2|i2c_data[0] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr21~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[0] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N16
cycloneive_lcell_comb \cmos_config_2|WideOr20~19 (
// Equation(s):
// \cmos_config_2|WideOr20~19_combout  = (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [1] $ (((\cmos_config_2|reg_index [3] & \cmos_config_2|reg_index [4]))))) # (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [4] $ 
// (((\cmos_config_2|reg_index [3] & !\cmos_config_2|reg_index [1])))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~19 .lut_mask = 16'h79A4;
defparam \cmos_config_2|WideOr20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N12
cycloneive_lcell_comb \cmos_config_2|WideOr20~21 (
// Equation(s):
// \cmos_config_2|WideOr20~21_combout  = (\cmos_config_2|reg_index [1] & (((!\cmos_config_2|reg_index [4])) # (!\cmos_config_2|reg_index [5]))) # (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [5] $ (\cmos_config_2|reg_index [3] $ 
// (\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~21 .lut_mask = 16'h59F6;
defparam \cmos_config_2|WideOr20~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N2
cycloneive_lcell_comb \cmos_config_2|WideOr20~20 (
// Equation(s):
// \cmos_config_2|WideOr20~20_combout  = (\cmos_config_2|reg_index [1] & (!\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [5] $ (\cmos_config_2|reg_index [3])))) # (!\cmos_config_2|reg_index [1] & (!\cmos_config_2|reg_index [5] & 
// (\cmos_config_2|reg_index [3])))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~20 .lut_mask = 16'h0464;
defparam \cmos_config_2|WideOr20~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N22
cycloneive_lcell_comb \cmos_config_2|WideOr20~22 (
// Equation(s):
// \cmos_config_2|WideOr20~22_combout  = (\cmos_config_2|reg_index [2] & (((\cmos_config_2|reg_index [6]) # (\cmos_config_2|WideOr20~20_combout )))) # (!\cmos_config_2|reg_index [2] & (!\cmos_config_2|WideOr20~21_combout  & (!\cmos_config_2|reg_index [6])))

	.dataa(\cmos_config_2|WideOr20~21_combout ),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [6]),
	.datad(\cmos_config_2|WideOr20~20_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~22 .lut_mask = 16'hCDC1;
defparam \cmos_config_2|WideOr20~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N24
cycloneive_lcell_comb \cmos_config_2|WideOr20~23 (
// Equation(s):
// \cmos_config_2|WideOr20~23_combout  = (\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [1]) # (!\cmos_config_2|reg_index [4])))) # (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [3] & 
// ((!\cmos_config_2|reg_index [4]) # (!\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~23 .lut_mask = 16'h2466;
defparam \cmos_config_2|WideOr20~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N26
cycloneive_lcell_comb \cmos_config_2|WideOr20~24 (
// Equation(s):
// \cmos_config_2|WideOr20~24_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr20~22_combout  & ((\cmos_config_2|WideOr20~23_combout ))) # (!\cmos_config_2|WideOr20~22_combout  & (\cmos_config_2|WideOr20~19_combout )))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr20~22_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|WideOr20~19_combout ),
	.datac(\cmos_config_2|WideOr20~22_combout ),
	.datad(\cmos_config_2|WideOr20~23_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~24_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~24 .lut_mask = 16'hF858;
defparam \cmos_config_2|WideOr20~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N8
cycloneive_lcell_comb \cmos_config_2|WideOr20~4 (
// Equation(s):
// \cmos_config_2|WideOr20~4_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [3]))) # (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [2])))) # (!\cmos_config_2|reg_index [6] & 
// (((\cmos_config_2|reg_index [1]) # (\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~4 .lut_mask = 16'hFD58;
defparam \cmos_config_2|WideOr20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N4
cycloneive_lcell_comb \cmos_config_2|WideOr20~2 (
// Equation(s):
// \cmos_config_2|WideOr20~2_combout  = (\cmos_config_2|reg_index [6]) # ((\cmos_config_2|reg_index [1]) # (\cmos_config_2|reg_index [2] $ (\cmos_config_2|reg_index [3])))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~2 .lut_mask = 16'hFBFE;
defparam \cmos_config_2|WideOr20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N18
cycloneive_lcell_comb \cmos_config_2|WideOr20~1 (
// Equation(s):
// \cmos_config_2|WideOr20~1_combout  = (\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [1]) # ((\cmos_config_2|reg_index [6] & \cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~1 .lut_mask = 16'hF800;
defparam \cmos_config_2|WideOr20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N30
cycloneive_lcell_comb \cmos_config_2|WideOr20~3 (
// Equation(s):
// \cmos_config_2|WideOr20~3_combout  = (\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [5])) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [5] & ((\cmos_config_2|WideOr20~1_combout ))) # (!\cmos_config_2|reg_index [5] & 
// (!\cmos_config_2|WideOr20~2_combout ))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|WideOr20~2_combout ),
	.datad(\cmos_config_2|WideOr20~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~3 .lut_mask = 16'hCD89;
defparam \cmos_config_2|WideOr20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N28
cycloneive_lcell_comb \cmos_config_2|WideOr20~0 (
// Equation(s):
// \cmos_config_2|WideOr20~0_combout  = (\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [3] $ (((\cmos_config_2|reg_index [6]) # (!\cmos_config_2|reg_index [1]))))) # (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [6]) # 
// ((\cmos_config_2|reg_index [1]) # (\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~0 .lut_mask = 16'h73BE;
defparam \cmos_config_2|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N14
cycloneive_lcell_comb \cmos_config_2|WideOr20~5 (
// Equation(s):
// \cmos_config_2|WideOr20~5_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr20~3_combout  & (!\cmos_config_2|WideOr20~4_combout )) # (!\cmos_config_2|WideOr20~3_combout  & ((!\cmos_config_2|WideOr20~0_combout ))))) # 
// (!\cmos_config_2|reg_index [4] & (((\cmos_config_2|WideOr20~3_combout ))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|WideOr20~4_combout ),
	.datac(\cmos_config_2|WideOr20~3_combout ),
	.datad(\cmos_config_2|WideOr20~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~5 .lut_mask = 16'h707A;
defparam \cmos_config_2|WideOr20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N14
cycloneive_lcell_comb \cmos_config_2|WideOr20~13 (
// Equation(s):
// \cmos_config_2|WideOr20~13_combout  = (\cmos_config_2|reg_index [4] & (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [1] $ (\cmos_config_2|reg_index [6])))) # (!\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [1] & 
// (\cmos_config_2|reg_index [6] $ (!\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~13 .lut_mask = 16'h0682;
defparam \cmos_config_2|WideOr20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N0
cycloneive_lcell_comb \cmos_config_2|WideOr20~14 (
// Equation(s):
// \cmos_config_2|WideOr20~14_combout  = (\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [6] $ (\cmos_config_2|reg_index [2])) # (!\cmos_config_2|reg_index [4]))) # (!\cmos_config_2|reg_index [1] & (((\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~14 .lut_mask = 16'h78FA;
defparam \cmos_config_2|WideOr20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N30
cycloneive_lcell_comb \cmos_config_2|WideOr20~15 (
// Equation(s):
// \cmos_config_2|WideOr20~15_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [3]) # ((\cmos_config_2|WideOr20~13_combout )))) # (!\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [3] & ((\cmos_config_2|WideOr20~14_combout ))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|WideOr20~13_combout ),
	.datad(\cmos_config_2|WideOr20~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~15 .lut_mask = 16'hB9A8;
defparam \cmos_config_2|WideOr20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N4
cycloneive_lcell_comb \cmos_config_2|WideOr20~12 (
// Equation(s):
// \cmos_config_2|WideOr20~12_combout  = (\cmos_config_2|reg_index [1] & (!\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [2] $ (!\cmos_config_2|reg_index [4])))) # (!\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [6] & 
// (!\cmos_config_2|reg_index [2] & \cmos_config_2|reg_index [4])) # (!\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [2] & !\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~12 .lut_mask = 16'h2412;
defparam \cmos_config_2|WideOr20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N20
cycloneive_lcell_comb \cmos_config_2|WideOr20~16 (
// Equation(s):
// \cmos_config_2|WideOr20~16_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [2]) # (!\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~16 .lut_mask = 16'hC400;
defparam \cmos_config_2|WideOr20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N22
cycloneive_lcell_comb \cmos_config_2|WideOr20~17 (
// Equation(s):
// \cmos_config_2|WideOr20~17_combout  = (\cmos_config_2|WideOr20~15_combout  & (((\cmos_config_2|WideOr20~16_combout )) # (!\cmos_config_2|reg_index [3]))) # (!\cmos_config_2|WideOr20~15_combout  & (\cmos_config_2|reg_index [3] & 
// (\cmos_config_2|WideOr20~12_combout )))

	.dataa(\cmos_config_2|WideOr20~15_combout ),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|WideOr20~12_combout ),
	.datad(\cmos_config_2|WideOr20~16_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~17 .lut_mask = 16'hEA62;
defparam \cmos_config_2|WideOr20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N12
cycloneive_lcell_comb \cmos_config_2|WideOr20~10 (
// Equation(s):
// \cmos_config_2|WideOr20~10_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [2] $ (((\cmos_config_2|reg_index [4]) # (!\cmos_config_2|reg_index [5]))))) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [5] & 
// ((!\cmos_config_2|reg_index [4]))) # (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [2] & \cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~10 .lut_mask = 16'h26D2;
defparam \cmos_config_2|WideOr20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N26
cycloneive_lcell_comb \cmos_config_2|WideOr20~7 (
// Equation(s):
// \cmos_config_2|WideOr20~7_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [2] & ((!\cmos_config_2|reg_index [6]))) # (!\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [4])))) # (!\cmos_config_2|reg_index [5] & 
// (\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [4]) # (!\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~7 .lut_mask = 16'h1BD0;
defparam \cmos_config_2|WideOr20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N0
cycloneive_lcell_comb \cmos_config_2|WideOr20~8 (
// Equation(s):
// \cmos_config_2|WideOr20~8_combout  = (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [4] & (!\cmos_config_2|reg_index [5] & !\cmos_config_2|reg_index [6])) # (!\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [5])))) # 
// (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [6] & ((!\cmos_config_2|reg_index [5]))) # (!\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~8 .lut_mask = 16'h436A;
defparam \cmos_config_2|WideOr20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N28
cycloneive_lcell_comb \cmos_config_2|WideOr20~9 (
// Equation(s):
// \cmos_config_2|WideOr20~9_combout  = (\cmos_config_2|reg_index [3] & (((\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [1] & (!\cmos_config_2|WideOr20~7_combout )) # (!\cmos_config_2|reg_index [1] & 
// ((!\cmos_config_2|WideOr20~8_combout )))))

	.dataa(\cmos_config_2|WideOr20~7_combout ),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|WideOr20~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~9 .lut_mask = 16'hD0D3;
defparam \cmos_config_2|WideOr20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N18
cycloneive_lcell_comb \cmos_config_2|WideOr20~6 (
// Equation(s):
// \cmos_config_2|WideOr20~6_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [5] $ (((!\cmos_config_2|reg_index [4]) # (!\cmos_config_2|reg_index [2]))))) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [2]) # 
// ((\cmos_config_2|reg_index [5]))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~6 .lut_mask = 16'hD65E;
defparam \cmos_config_2|WideOr20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N6
cycloneive_lcell_comb \cmos_config_2|WideOr20~11 (
// Equation(s):
// \cmos_config_2|WideOr20~11_combout  = (\cmos_config_2|reg_index [3] & ((\cmos_config_2|WideOr20~9_combout  & (!\cmos_config_2|WideOr20~10_combout )) # (!\cmos_config_2|WideOr20~9_combout  & ((!\cmos_config_2|WideOr20~6_combout ))))) # 
// (!\cmos_config_2|reg_index [3] & (((\cmos_config_2|WideOr20~9_combout ))))

	.dataa(\cmos_config_2|WideOr20~10_combout ),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|WideOr20~9_combout ),
	.datad(\cmos_config_2|WideOr20~6_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~11 .lut_mask = 16'h707C;
defparam \cmos_config_2|WideOr20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N28
cycloneive_lcell_comb \cmos_config_2|WideOr20~18 (
// Equation(s):
// \cmos_config_2|WideOr20~18_combout  = (\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [0])) # (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [0] & ((\cmos_config_2|WideOr20~11_combout ))) # (!\cmos_config_2|reg_index [0] & 
// (\cmos_config_2|WideOr20~17_combout ))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|WideOr20~17_combout ),
	.datad(\cmos_config_2|WideOr20~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~18 .lut_mask = 16'hDC98;
defparam \cmos_config_2|WideOr20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N24
cycloneive_lcell_comb \cmos_config_2|WideOr20~25 (
// Equation(s):
// \cmos_config_2|WideOr20~25_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr20~18_combout  & (\cmos_config_2|WideOr20~24_combout )) # (!\cmos_config_2|WideOr20~18_combout  & ((\cmos_config_2|WideOr20~5_combout ))))) # 
// (!\cmos_config_2|reg_index [7] & (((\cmos_config_2|WideOr20~18_combout ))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|WideOr20~24_combout ),
	.datac(\cmos_config_2|WideOr20~5_combout ),
	.datad(\cmos_config_2|WideOr20~18_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr20~25_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr20~25 .lut_mask = 16'hDDA0;
defparam \cmos_config_2|WideOr20~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y19_N25
dffeas \cmos_config_2|i2c_data[1] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr20~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[1] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N20
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~11 (
// Equation(s):
// \cmos_config_2|u1|Mux0~11_combout  = (\cmos_config_2|u1|cyc_count [0] & (((\cmos_config_2|i2c_data [1]) # (!\cmos_config_2|u1|cyc_count [1])))) # (!\cmos_config_2|u1|cyc_count [0] & (\cmos_config_2|i2c_data [0] & (\cmos_config_2|u1|cyc_count [1])))

	.dataa(\cmos_config_2|i2c_data [0]),
	.datab(\cmos_config_2|u1|cyc_count [0]),
	.datac(\cmos_config_2|u1|cyc_count [1]),
	.datad(\cmos_config_2|i2c_data [1]),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~11 .lut_mask = 16'hEC2C;
defparam \cmos_config_2|u1|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N2
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~12 (
// Equation(s):
// \cmos_config_2|u1|Mux0~12_combout  = (\cmos_config_2|u1|Mux0~11_combout ) # ((\cmos_config_2|u1|cyc_count [2] & ((\cmos_config_2|i2c_data [2]) # (\cmos_config_2|u1|cyc_count [1]))))

	.dataa(\cmos_config_2|i2c_data [2]),
	.datab(\cmos_config_2|u1|cyc_count [2]),
	.datac(\cmos_config_2|u1|cyc_count [1]),
	.datad(\cmos_config_2|u1|Mux0~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~12 .lut_mask = 16'hFFC8;
defparam \cmos_config_2|u1|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N16
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~13 (
// Equation(s):
// \cmos_config_2|u1|Mux0~13_combout  = (\cmos_config_2|u1|cyc_count [3] & ((\cmos_config_2|u1|Mux0~12_combout ))) # (!\cmos_config_2|u1|cyc_count [3] & (\cmos_config_2|u1|reg_sdat~q ))

	.dataa(gnd),
	.datab(\cmos_config_2|u1|reg_sdat~q ),
	.datac(\cmos_config_2|u1|cyc_count [3]),
	.datad(\cmos_config_2|u1|Mux0~12_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~13 .lut_mask = 16'hFC0C;
defparam \cmos_config_2|u1|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N22
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~14 (
// Equation(s):
// \cmos_config_2|u1|Mux0~14_combout  = \cmos_config_2|u1|cyc_count [3] $ ((((\cmos_config_2|u1|cyc_count [2] & \cmos_config_2|u1|Mux0~10_combout )) # (!\cmos_config_2|u1|Mux0~13_combout )))

	.dataa(\cmos_config_2|u1|cyc_count [3]),
	.datab(\cmos_config_2|u1|cyc_count [2]),
	.datac(\cmos_config_2|u1|Mux0~10_combout ),
	.datad(\cmos_config_2|u1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~14 .lut_mask = 16'h6A55;
defparam \cmos_config_2|u1|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N30
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~20 (
// Equation(s):
// \cmos_config_2|u1|Mux0~20_combout  = (\cmos_config_2|u1|cyc_count [4] & ((\cmos_config_2|u1|cyc_count [5] & (\cmos_config_2|u1|Mux0~19_combout )) # (!\cmos_config_2|u1|cyc_count [5] & ((\cmos_config_2|u1|Mux0~14_combout ))))) # 
// (!\cmos_config_2|u1|cyc_count [4] & (((!\cmos_config_2|u1|cyc_count [5]))))

	.dataa(\cmos_config_2|u1|Mux0~19_combout ),
	.datab(\cmos_config_2|u1|cyc_count [4]),
	.datac(\cmos_config_2|u1|Mux0~14_combout ),
	.datad(\cmos_config_2|u1|cyc_count [5]),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~20 .lut_mask = 16'h88F3;
defparam \cmos_config_2|u1|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N30
cycloneive_lcell_comb \cmos_config_2|WideOr7~0 (
// Equation(s):
// \cmos_config_2|WideOr7~0_combout  = (\cmos_config_2|reg_index [7] & !\cmos_config_2|reg_index [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [8]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr7~0 .lut_mask = 16'h00F0;
defparam \cmos_config_2|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N22
cycloneive_lcell_comb \cmos_config_2|WideOr7~1 (
// Equation(s):
// \cmos_config_2|WideOr7~1_combout  = (\cmos_config_2|WideOr7~0_combout  & (((!\cmos_config_2|reg_index [0] & \cmos_config_2|WideOr0~1_combout )) # (!\cmos_config_2|reg_index [6])))

	.dataa(\cmos_config_2|WideOr7~0_combout ),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr7~1 .lut_mask = 16'h2A22;
defparam \cmos_config_2|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N23
dffeas \cmos_config_2|i2c_data[15] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[15] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N20
cycloneive_lcell_comb \cmos_config_2|WideOr13~1 (
// Equation(s):
// \cmos_config_2|WideOr13~1_combout  = (\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [2])) # (!\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [4]))))) # (!\cmos_config_2|reg_index [1] & 
// ((\cmos_config_2|reg_index [4] & (!\cmos_config_2|reg_index [2])) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [3])))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~1 .lut_mask = 16'h9DB0;
defparam \cmos_config_2|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N6
cycloneive_lcell_comb \cmos_config_2|WideOr13~0 (
// Equation(s):
// \cmos_config_2|WideOr13~0_combout  = (\cmos_config_2|reg_index [2] & (((!\cmos_config_2|reg_index [4]) # (!\cmos_config_2|reg_index [3])))) # (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [3]) # (\cmos_config_2|reg_index [1] $ 
// (\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~0 .lut_mask = 16'h3DFE;
defparam \cmos_config_2|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N20
cycloneive_lcell_comb \cmos_config_2|WideOr13~2 (
// Equation(s):
// \cmos_config_2|WideOr13~2_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [7] & (!\cmos_config_2|WideOr13~1_combout ))) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [7]) # ((!\cmos_config_2|WideOr13~0_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr13~1_combout ),
	.datad(\cmos_config_2|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~2 .lut_mask = 16'h4C5D;
defparam \cmos_config_2|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N16
cycloneive_lcell_comb \cmos_config_2|WideOr13~14 (
// Equation(s):
// \cmos_config_2|WideOr13~14_combout  = (\cmos_config_2|reg_index [2] & (((\cmos_config_2|reg_index [4])))) # (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [4] $ (!\cmos_config_2|reg_index [3]))) # 
// (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [4] & !\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~14 .lut_mask = 16'hE0B4;
defparam \cmos_config_2|WideOr13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N12
cycloneive_lcell_comb \cmos_config_2|WideOr13~13 (
// Equation(s):
// \cmos_config_2|WideOr13~13_combout  = (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [4] & ((!\cmos_config_2|reg_index [3]))) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [1]) # (\cmos_config_2|reg_index [3]))))) # 
// (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [1]) # (\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~13 .lut_mask = 16'h3CE8;
defparam \cmos_config_2|WideOr13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N30
cycloneive_lcell_comb \cmos_config_2|WideOr13~15 (
// Equation(s):
// \cmos_config_2|WideOr13~15_combout  = (\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr13~13_combout )))) # (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [6]) # ((!\cmos_config_2|WideOr13~14_combout ))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|WideOr13~14_combout ),
	.datad(\cmos_config_2|WideOr13~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~15 .lut_mask = 16'hCD45;
defparam \cmos_config_2|WideOr13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N10
cycloneive_lcell_comb \cmos_config_2|WideOr13~3 (
// Equation(s):
// \cmos_config_2|WideOr13~3_combout  = ((!\cmos_config_2|reg_index [4] & ((!\cmos_config_2|reg_index [1]) # (!\cmos_config_2|reg_index [3])))) # (!\cmos_config_2|reg_index [6])

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~3 .lut_mask = 16'h13FF;
defparam \cmos_config_2|WideOr13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N18
cycloneive_lcell_comb \cmos_config_2|WideOr13~4 (
// Equation(s):
// \cmos_config_2|WideOr13~4_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [1] & ((!\cmos_config_2|reg_index [3]))) # (!\cmos_config_2|reg_index [1] & (!\cmos_config_2|reg_index [2])))) # (!\cmos_config_2|reg_index [4] & 
// ((\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [2])) # (!\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [1])))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~4 .lut_mask = 16'h46F2;
defparam \cmos_config_2|WideOr13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N26
cycloneive_lcell_comb \cmos_config_2|WideOr13~6 (
// Equation(s):
// \cmos_config_2|WideOr13~6_combout  = (\cmos_config_2|reg_index [6]) # (\cmos_config_2|WideOr13~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cmos_config_2|reg_index [6]),
	.datad(\cmos_config_2|WideOr13~4_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~6 .lut_mask = 16'hFFF0;
defparam \cmos_config_2|WideOr13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N12
cycloneive_lcell_comb \cmos_config_2|WideOr13~5 (
// Equation(s):
// \cmos_config_2|WideOr13~5_combout  = (\cmos_config_2|reg_index [1] & (((\cmos_config_2|WideOr13~4_combout ) # (!\cmos_config_2|reg_index [2])))) # (!\cmos_config_2|reg_index [1] & (((!\cmos_config_2|WideOr13~4_combout )) # (!\cmos_config_2|reg_index 
// [6])))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|WideOr13~4_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~5 .lut_mask = 16'hDD3F;
defparam \cmos_config_2|WideOr13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N4
cycloneive_lcell_comb \cmos_config_2|WideOr13~7 (
// Equation(s):
// \cmos_config_2|WideOr13~7_combout  = (\cmos_config_2|reg_index [7] & (\cmos_config_2|WideOr13~3_combout  & ((\cmos_config_2|WideOr13~5_combout )))) # (!\cmos_config_2|reg_index [7] & (((\cmos_config_2|WideOr13~6_combout ))))

	.dataa(\cmos_config_2|WideOr13~3_combout ),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr13~6_combout ),
	.datad(\cmos_config_2|WideOr13~5_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~7 .lut_mask = 16'hB830;
defparam \cmos_config_2|WideOr13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N22
cycloneive_lcell_comb \cmos_config_2|WideOr13~8 (
// Equation(s):
// \cmos_config_2|WideOr13~8_combout  = (\cmos_config_2|reg_index [3] & (((!\cmos_config_2|reg_index [2] & !\cmos_config_2|reg_index [1])) # (!\cmos_config_2|reg_index [7]))) # (!\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [2]) # 
// ((\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~8 .lut_mask = 16'h37FA;
defparam \cmos_config_2|WideOr13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N20
cycloneive_lcell_comb \cmos_config_2|WideOr13~9 (
// Equation(s):
// \cmos_config_2|WideOr13~9_combout  = (\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [4]) # ((!\cmos_config_2|reg_index [2] & \cmos_config_2|reg_index [3])))) # (!\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [2]) # 
// ((!\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~9 .lut_mask = 16'hE6F5;
defparam \cmos_config_2|WideOr13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N22
cycloneive_lcell_comb \cmos_config_2|WideOr13~10 (
// Equation(s):
// \cmos_config_2|WideOr13~10_combout  = (\cmos_config_2|reg_index [6] & (((\cmos_config_2|reg_index [4])))) # (!\cmos_config_2|reg_index [6] & (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr13~9_combout ))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|WideOr13~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~10 .lut_mask = 16'hD1C0;
defparam \cmos_config_2|WideOr13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N28
cycloneive_lcell_comb \cmos_config_2|WideOr13~11 (
// Equation(s):
// \cmos_config_2|WideOr13~11_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr13~10_combout  & (\cmos_config_2|reg_index [7])) # (!\cmos_config_2|WideOr13~10_combout  & ((!\cmos_config_2|WideOr13~8_combout ))))) # (!\cmos_config_2|reg_index 
// [6] & (((\cmos_config_2|WideOr13~10_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr13~8_combout ),
	.datad(\cmos_config_2|WideOr13~10_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~11 .lut_mask = 16'hDD0A;
defparam \cmos_config_2|WideOr13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N10
cycloneive_lcell_comb \cmos_config_2|WideOr13~12 (
// Equation(s):
// \cmos_config_2|WideOr13~12_combout  = (\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [5]) # ((\cmos_config_2|WideOr13~7_combout )))) # (!\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|WideOr13~11_combout ))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|WideOr13~7_combout ),
	.datad(\cmos_config_2|WideOr13~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~12 .lut_mask = 16'hB9A8;
defparam \cmos_config_2|WideOr13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N0
cycloneive_lcell_comb \cmos_config_2|WideOr13~16 (
// Equation(s):
// \cmos_config_2|WideOr13~16_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|WideOr13~12_combout  & ((\cmos_config_2|WideOr13~15_combout ))) # (!\cmos_config_2|WideOr13~12_combout  & (\cmos_config_2|WideOr13~2_combout )))) # 
// (!\cmos_config_2|reg_index [5] & (((\cmos_config_2|WideOr13~12_combout ))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|WideOr13~2_combout ),
	.datac(\cmos_config_2|WideOr13~15_combout ),
	.datad(\cmos_config_2|WideOr13~12_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr13~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr13~16 .lut_mask = 16'hF588;
defparam \cmos_config_2|WideOr13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N1
dffeas \cmos_config_2|i2c_data[8] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr13~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[8] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N16
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~0 (
// Equation(s):
// \cmos_config_2|u1|Mux0~0_combout  = (\cmos_config_2|u1|cyc_count [0] & (((\cmos_config_2|u1|cyc_count [3]) # (\cmos_config_2|i2c_data [8])))) # (!\cmos_config_2|u1|cyc_count [0] & ((\cmos_config_2|i2c_data [15]) # ((!\cmos_config_2|u1|cyc_count [3]))))

	.dataa(\cmos_config_2|i2c_data [15]),
	.datab(\cmos_config_2|u1|cyc_count [0]),
	.datac(\cmos_config_2|u1|cyc_count [3]),
	.datad(\cmos_config_2|i2c_data [8]),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~0 .lut_mask = 16'hEFE3;
defparam \cmos_config_2|u1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N14
cycloneive_lcell_comb \cmos_config_2|WideOr15~19 (
// Equation(s):
// \cmos_config_2|WideOr15~19_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [7]) # ((!\cmos_config_2|reg_index [2] & \cmos_config_2|reg_index [0])))) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [2]) # 
// ((\cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~19 .lut_mask = 16'hF7E4;
defparam \cmos_config_2|WideOr15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N28
cycloneive_lcell_comb \cmos_config_2|WideOr15~20 (
// Equation(s):
// \cmos_config_2|WideOr15~20_combout  = (\cmos_config_2|reg_index [1] & (!\cmos_config_2|WideOr15~19_combout  & \cmos_config_2|reg_index [5]))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(gnd),
	.datac(\cmos_config_2|WideOr15~19_combout ),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~20 .lut_mask = 16'h0A00;
defparam \cmos_config_2|WideOr15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N30
cycloneive_lcell_comb \cmos_config_2|WideOr15~4 (
// Equation(s):
// \cmos_config_2|WideOr15~4_combout  = (\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [4] & !\cmos_config_2|reg_index [0]))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(gnd),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~4 .lut_mask = 16'h000A;
defparam \cmos_config_2|WideOr15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N26
cycloneive_lcell_comb \cmos_config_2|WideOr15~0 (
// Equation(s):
// \cmos_config_2|WideOr15~0_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [0]) # ((!\cmos_config_2|reg_index [1] & \cmos_config_2|reg_index [4])))) # (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [4] & 
// ((!\cmos_config_2|reg_index [0]))) # (!\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~0 .lut_mask = 16'hAE74;
defparam \cmos_config_2|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N8
cycloneive_lcell_comb \cmos_config_2|WideOr15~1 (
// Equation(s):
// \cmos_config_2|WideOr15~1_combout  = (\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [4] & (!\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [1])))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~1 .lut_mask = 16'h0200;
defparam \cmos_config_2|WideOr15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N10
cycloneive_lcell_comb \cmos_config_2|WideOr15~2 (
// Equation(s):
// \cmos_config_2|WideOr15~2_combout  = (\cmos_config_2|reg_index [5] & (((!\cmos_config_2|reg_index [1]) # (!\cmos_config_2|reg_index [4])))) # (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [0]) # ((\cmos_config_2|reg_index [4]) # 
// (\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~2 .lut_mask = 16'h5FFE;
defparam \cmos_config_2|WideOr15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N24
cycloneive_lcell_comb \cmos_config_2|WideOr15~3 (
// Equation(s):
// \cmos_config_2|WideOr15~3_combout  = (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [7]) # ((\cmos_config_2|WideOr15~1_combout )))) # (!\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [7] & ((!\cmos_config_2|WideOr15~2_combout ))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr15~1_combout ),
	.datad(\cmos_config_2|WideOr15~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~3 .lut_mask = 16'hA8B9;
defparam \cmos_config_2|WideOr15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N20
cycloneive_lcell_comb \cmos_config_2|WideOr15~5 (
// Equation(s):
// \cmos_config_2|WideOr15~5_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr15~3_combout  & (\cmos_config_2|WideOr15~4_combout )) # (!\cmos_config_2|WideOr15~3_combout  & ((!\cmos_config_2|WideOr15~0_combout ))))) # 
// (!\cmos_config_2|reg_index [7] & (((\cmos_config_2|WideOr15~3_combout ))))

	.dataa(\cmos_config_2|WideOr15~4_combout ),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr15~0_combout ),
	.datad(\cmos_config_2|WideOr15~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~5 .lut_mask = 16'hBB0C;
defparam \cmos_config_2|WideOr15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N30
cycloneive_lcell_comb \cmos_config_2|WideOr15~12 (
// Equation(s):
// \cmos_config_2|WideOr15~12_combout  = (\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [2] $ (!\cmos_config_2|reg_index [0])))) # (!\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [2] $ 
// (((\cmos_config_2|reg_index [5])))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~12 .lut_mask = 16'h9344;
defparam \cmos_config_2|WideOr15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N4
cycloneive_lcell_comb \cmos_config_2|WideOr15~16 (
// Equation(s):
// \cmos_config_2|WideOr15~16_combout  = (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [2] $ (((!\cmos_config_2|reg_index [4] & \cmos_config_2|reg_index [0]))))) # (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [4] & 
// (\cmos_config_2|reg_index [0] & !\cmos_config_2|reg_index [2])))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~16 .lut_mask = 16'h8C60;
defparam \cmos_config_2|WideOr15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N10
cycloneive_lcell_comb \cmos_config_2|WideOr15~14 (
// Equation(s):
// \cmos_config_2|WideOr15~14_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [4]))) # (!\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [2] & !\cmos_config_2|reg_index [4])))) # 
// (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [2] & ((!\cmos_config_2|reg_index [4]))) # (!\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~14 .lut_mask = 16'h8934;
defparam \cmos_config_2|WideOr15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N12
cycloneive_lcell_comb \cmos_config_2|WideOr15~13 (
// Equation(s):
// \cmos_config_2|WideOr15~13_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [0]) # (\cmos_config_2|reg_index [2] $ (\cmos_config_2|reg_index [5])))) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [2]) # 
// (\cmos_config_2|reg_index [0] $ (\cmos_config_2|reg_index [5]))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~13 .lut_mask = 16'hE7FC;
defparam \cmos_config_2|WideOr15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N6
cycloneive_lcell_comb \cmos_config_2|WideOr15~15 (
// Equation(s):
// \cmos_config_2|WideOr15~15_combout  = (\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [7]) # ((!\cmos_config_2|WideOr15~13_combout )))) # (!\cmos_config_2|reg_index [1] & (!\cmos_config_2|reg_index [7] & (\cmos_config_2|WideOr15~14_combout )))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr15~14_combout ),
	.datad(\cmos_config_2|WideOr15~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~15 .lut_mask = 16'h98BA;
defparam \cmos_config_2|WideOr15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N26
cycloneive_lcell_comb \cmos_config_2|WideOr15~17 (
// Equation(s):
// \cmos_config_2|WideOr15~17_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr15~15_combout  & ((\cmos_config_2|WideOr15~16_combout ))) # (!\cmos_config_2|WideOr15~15_combout  & (!\cmos_config_2|WideOr15~12_combout )))) # 
// (!\cmos_config_2|reg_index [7] & (((\cmos_config_2|WideOr15~15_combout ))))

	.dataa(\cmos_config_2|WideOr15~12_combout ),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr15~16_combout ),
	.datad(\cmos_config_2|WideOr15~15_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~17 .lut_mask = 16'hF344;
defparam \cmos_config_2|WideOr15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N2
cycloneive_lcell_comb \cmos_config_2|WideOr15~10 (
// Equation(s):
// \cmos_config_2|WideOr15~10_combout  = (\cmos_config_2|reg_index [1]) # ((\cmos_config_2|reg_index [0]) # (\cmos_config_2|reg_index [2] $ (\cmos_config_2|reg_index [7])))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~10 .lut_mask = 16'hFFBE;
defparam \cmos_config_2|WideOr15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N22
cycloneive_lcell_comb \cmos_config_2|WideOr15~6 (
// Equation(s):
// \cmos_config_2|WideOr15~6_combout  = (!\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [1] $ (((\cmos_config_2|reg_index [2] & \cmos_config_2|reg_index [0])))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~6 .lut_mask = 16'h060A;
defparam \cmos_config_2|WideOr15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N8
cycloneive_lcell_comb \cmos_config_2|WideOr15~7 (
// Equation(s):
// \cmos_config_2|WideOr15~7_combout  = (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [1])) # (!\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [7])))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~7 .lut_mask = 16'h7400;
defparam \cmos_config_2|WideOr15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N10
cycloneive_lcell_comb \cmos_config_2|WideOr15~8 (
// Equation(s):
// \cmos_config_2|WideOr15~8_combout  = (\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [0]) # ((\cmos_config_2|reg_index [7] & !\cmos_config_2|reg_index [2])))) # (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [0] & 
// ((\cmos_config_2|reg_index [7]) # (\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~8 .lut_mask = 16'hCCE8;
defparam \cmos_config_2|WideOr15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N16
cycloneive_lcell_comb \cmos_config_2|WideOr15~9 (
// Equation(s):
// \cmos_config_2|WideOr15~9_combout  = (\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [5])) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [5] & (\cmos_config_2|WideOr15~7_combout )) # (!\cmos_config_2|reg_index [5] & 
// ((\cmos_config_2|WideOr15~8_combout )))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|WideOr15~7_combout ),
	.datad(\cmos_config_2|WideOr15~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~9 .lut_mask = 16'hD9C8;
defparam \cmos_config_2|WideOr15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N24
cycloneive_lcell_comb \cmos_config_2|WideOr15~11 (
// Equation(s):
// \cmos_config_2|WideOr15~11_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr15~9_combout  & (!\cmos_config_2|WideOr15~10_combout )) # (!\cmos_config_2|WideOr15~9_combout  & ((\cmos_config_2|WideOr15~6_combout ))))) # 
// (!\cmos_config_2|reg_index [4] & (((\cmos_config_2|WideOr15~9_combout ))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|WideOr15~10_combout ),
	.datac(\cmos_config_2|WideOr15~6_combout ),
	.datad(\cmos_config_2|WideOr15~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~11 .lut_mask = 16'h77A0;
defparam \cmos_config_2|WideOr15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N0
cycloneive_lcell_comb \cmos_config_2|WideOr15~18 (
// Equation(s):
// \cmos_config_2|WideOr15~18_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [3])) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [3] & ((\cmos_config_2|WideOr15~11_combout ))) # (!\cmos_config_2|reg_index [3] & 
// (\cmos_config_2|WideOr15~17_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|WideOr15~17_combout ),
	.datad(\cmos_config_2|WideOr15~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~18 .lut_mask = 16'hDC98;
defparam \cmos_config_2|WideOr15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y17_N20
cycloneive_lcell_comb \cmos_config_2|WideOr15~21 (
// Equation(s):
// \cmos_config_2|WideOr15~21_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr15~18_combout  & (\cmos_config_2|WideOr15~20_combout )) # (!\cmos_config_2|WideOr15~18_combout  & ((\cmos_config_2|WideOr15~5_combout ))))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr15~18_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|WideOr15~20_combout ),
	.datac(\cmos_config_2|WideOr15~5_combout ),
	.datad(\cmos_config_2|WideOr15~18_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr15~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr15~21 .lut_mask = 16'hDDA0;
defparam \cmos_config_2|WideOr15~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y17_N21
dffeas \cmos_config_2|i2c_data[6] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr15~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[6] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N28
cycloneive_lcell_comb \cmos_config_2|WideOr14~0 (
// Equation(s):
// \cmos_config_2|WideOr14~0_combout  = (\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [3]))

	.dataa(gnd),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~0 .lut_mask = 16'hC000;
defparam \cmos_config_2|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N26
cycloneive_lcell_comb \cmos_config_2|WideOr14~1 (
// Equation(s):
// \cmos_config_2|WideOr14~1_combout  = (\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [1] & \cmos_config_2|WideOr14~0_combout )))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~1 .lut_mask = 16'h8000;
defparam \cmos_config_2|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N18
cycloneive_lcell_comb \cmos_config_2|WideOr14~16 (
// Equation(s):
// \cmos_config_2|WideOr14~16_combout  = (\cmos_config_2|reg_index [1] & (!\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [3] & !\cmos_config_2|reg_index [4])))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~16 .lut_mask = 16'h0002;
defparam \cmos_config_2|WideOr14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N6
cycloneive_lcell_comb \cmos_config_2|WideOr14~20 (
// Equation(s):
// \cmos_config_2|WideOr14~20_combout  = (!\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [1] & \cmos_config_2|reg_index [4])) # (!\cmos_config_2|reg_index [3] & (!\cmos_config_2|reg_index [1] & 
// !\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~20 .lut_mask = 16'h4001;
defparam \cmos_config_2|WideOr14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N4
cycloneive_lcell_comb \cmos_config_2|WideOr14~21 (
// Equation(s):
// \cmos_config_2|WideOr14~21_combout  = (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [2])) # (!\cmos_config_2|reg_index [5] & (\cmos_config_2|WideOr14~20_combout  & (\cmos_config_2|reg_index [2] $ (!\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|WideOr14~20_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~21 .lut_mask = 16'hA988;
defparam \cmos_config_2|WideOr14~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N28
cycloneive_lcell_comb \cmos_config_2|WideOr14~15 (
// Equation(s):
// \cmos_config_2|WideOr14~15_combout  = (\cmos_config_2|reg_index [0] & (((\cmos_config_2|reg_index [3] & \cmos_config_2|reg_index [4])))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] & (!\cmos_config_2|reg_index [3])))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~15 .lut_mask = 16'hC202;
defparam \cmos_config_2|WideOr14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N0
cycloneive_lcell_comb \cmos_config_2|WideOr14~17 (
// Equation(s):
// \cmos_config_2|WideOr14~17_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|WideOr14~21_combout  & (\cmos_config_2|WideOr14~16_combout )) # (!\cmos_config_2|WideOr14~21_combout  & ((\cmos_config_2|WideOr14~15_combout ))))) # 
// (!\cmos_config_2|reg_index [5] & (((\cmos_config_2|WideOr14~21_combout ))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|WideOr14~16_combout ),
	.datac(\cmos_config_2|WideOr14~21_combout ),
	.datad(\cmos_config_2|WideOr14~15_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~17 .lut_mask = 16'hDAD0;
defparam \cmos_config_2|WideOr14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N12
cycloneive_lcell_comb \cmos_config_2|WideOr14~2 (
// Equation(s):
// \cmos_config_2|WideOr14~2_combout  = (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [2] & !\cmos_config_2|reg_index [3]))) # (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [0] & 
// ((\cmos_config_2|reg_index [2]) # (!\cmos_config_2|reg_index [3]))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [2] & !\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~2 .lut_mask = 16'h40D4;
defparam \cmos_config_2|WideOr14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N8
cycloneive_lcell_comb \cmos_config_2|WideOr14~6 (
// Equation(s):
// \cmos_config_2|WideOr14~6_combout  = (\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [3])))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~6 .lut_mask = 16'h0200;
defparam \cmos_config_2|WideOr14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N0
cycloneive_lcell_comb \cmos_config_2|WideOr14~4 (
// Equation(s):
// \cmos_config_2|WideOr14~4_combout  = (\cmos_config_2|reg_index [3] & (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [0]) # (!\cmos_config_2|reg_index [2])))) # (!\cmos_config_2|reg_index [3] & (((\cmos_config_2|reg_index [5]) # 
// (\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~4 .lut_mask = 16'h5D5A;
defparam \cmos_config_2|WideOr14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N10
cycloneive_lcell_comb \cmos_config_2|WideOr14~3 (
// Equation(s):
// \cmos_config_2|WideOr14~3_combout  = (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [3] $ (((\cmos_config_2|reg_index [2] & \cmos_config_2|reg_index [0]))))) # (!\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [2] & 
// (\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [3])))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~3 .lut_mask = 16'h3A80;
defparam \cmos_config_2|WideOr14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N18
cycloneive_lcell_comb \cmos_config_2|WideOr14~5 (
// Equation(s):
// \cmos_config_2|WideOr14~5_combout  = (\cmos_config_2|reg_index [4] & (((\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [1] & ((\cmos_config_2|WideOr14~3_combout ))) # (!\cmos_config_2|reg_index [1] & 
// (!\cmos_config_2|WideOr14~4_combout ))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|WideOr14~4_combout ),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|WideOr14~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~5 .lut_mask = 16'hF1A1;
defparam \cmos_config_2|WideOr14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N22
cycloneive_lcell_comb \cmos_config_2|WideOr14~7 (
// Equation(s):
// \cmos_config_2|WideOr14~7_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr14~5_combout  & ((\cmos_config_2|WideOr14~6_combout ))) # (!\cmos_config_2|WideOr14~5_combout  & (\cmos_config_2|WideOr14~2_combout )))) # 
// (!\cmos_config_2|reg_index [4] & (((\cmos_config_2|WideOr14~5_combout ))))

	.dataa(\cmos_config_2|WideOr14~2_combout ),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|WideOr14~6_combout ),
	.datad(\cmos_config_2|WideOr14~5_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~7 .lut_mask = 16'hF388;
defparam \cmos_config_2|WideOr14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N16
cycloneive_lcell_comb \cmos_config_2|WideOr14~8 (
// Equation(s):
// \cmos_config_2|WideOr14~8_combout  = (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] & \cmos_config_2|reg_index [3])))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~8 .lut_mask = 16'h8000;
defparam \cmos_config_2|WideOr14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N14
cycloneive_lcell_comb \cmos_config_2|WideOr14~9 (
// Equation(s):
// \cmos_config_2|WideOr14~9_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [1]) # (\cmos_config_2|reg_index [0]))) # (!\cmos_config_2|reg_index [3] & ((!\cmos_config_2|reg_index [0]) # 
// (!\cmos_config_2|reg_index [1]))))) # (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [1] $ (((\cmos_config_2|reg_index [3] & !\cmos_config_2|reg_index [0])))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~9 .lut_mask = 16'hBCD6;
defparam \cmos_config_2|WideOr14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N20
cycloneive_lcell_comb \cmos_config_2|WideOr14~10 (
// Equation(s):
// \cmos_config_2|WideOr14~10_combout  = (\cmos_config_2|reg_index [3] & (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [1] & \cmos_config_2|reg_index [0]))) # (!\cmos_config_2|reg_index [3] & (!\cmos_config_2|reg_index [1] & 
// (\cmos_config_2|reg_index [5] $ (\cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~10 .lut_mask = 16'h2104;
defparam \cmos_config_2|WideOr14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N6
cycloneive_lcell_comb \cmos_config_2|WideOr14~11 (
// Equation(s):
// \cmos_config_2|WideOr14~11_combout  = (\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [2])) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [2] & (!\cmos_config_2|WideOr14~9_combout )) # (!\cmos_config_2|reg_index [2] & 
// ((\cmos_config_2|WideOr14~10_combout )))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|WideOr14~9_combout ),
	.datad(\cmos_config_2|WideOr14~10_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~11 .lut_mask = 16'h9D8C;
defparam \cmos_config_2|WideOr14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N24
cycloneive_lcell_comb \cmos_config_2|WideOr14~13 (
// Equation(s):
// \cmos_config_2|WideOr14~13_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr14~11_combout  & ((\cmos_config_2|WideOr14~12_combout ))) # (!\cmos_config_2|WideOr14~11_combout  & (\cmos_config_2|WideOr14~8_combout )))) # 
// (!\cmos_config_2|reg_index [4] & (((\cmos_config_2|WideOr14~11_combout ))))

	.dataa(\cmos_config_2|WideOr14~8_combout ),
	.datab(\cmos_config_2|WideOr14~12_combout ),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|WideOr14~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~13 .lut_mask = 16'hCFA0;
defparam \cmos_config_2|WideOr14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N2
cycloneive_lcell_comb \cmos_config_2|WideOr14~14 (
// Equation(s):
// \cmos_config_2|WideOr14~14_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [7])) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [7] & (\cmos_config_2|WideOr14~7_combout )) # (!\cmos_config_2|reg_index [7] & 
// ((\cmos_config_2|WideOr14~13_combout )))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr14~7_combout ),
	.datad(\cmos_config_2|WideOr14~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~14 .lut_mask = 16'hD9C8;
defparam \cmos_config_2|WideOr14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N4
cycloneive_lcell_comb \cmos_config_2|WideOr14~18 (
// Equation(s):
// \cmos_config_2|WideOr14~18_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr14~14_combout  & ((\cmos_config_2|WideOr14~17_combout ))) # (!\cmos_config_2|WideOr14~14_combout  & (\cmos_config_2|WideOr14~1_combout )))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr14~14_combout ))))

	.dataa(\cmos_config_2|WideOr14~1_combout ),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|WideOr14~17_combout ),
	.datad(\cmos_config_2|WideOr14~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr14~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr14~18 .lut_mask = 16'hF388;
defparam \cmos_config_2|WideOr14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N5
dffeas \cmos_config_2|i2c_data[7] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr14~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[7] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N4
cycloneive_lcell_comb \cmos_config_2|Decoder0~1 (
// Equation(s):
// \cmos_config_2|Decoder0~1_combout  = (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [2])))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|Decoder0~1 .lut_mask = 16'h0400;
defparam \cmos_config_2|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N30
cycloneive_lcell_comb \cmos_config_2|Decoder0~2 (
// Equation(s):
// \cmos_config_2|Decoder0~2_combout  = (\cmos_config_2|Decoder0~1_combout  & \cmos_config_2|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cmos_config_2|Decoder0~1_combout ),
	.datad(\cmos_config_2|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|Decoder0~2 .lut_mask = 16'hF000;
defparam \cmos_config_2|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N31
dffeas \cmos_config_2|i2c_data[14] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[14] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N26
cycloneive_lcell_comb \cmos_config_2|WideOr8~3 (
// Equation(s):
// \cmos_config_2|WideOr8~3_combout  = (\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [3] & ((!\cmos_config_2|reg_index [2]))) # (!\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr8~3 .lut_mask = 16'h20C0;
defparam \cmos_config_2|WideOr8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N8
cycloneive_lcell_comb \cmos_config_2|WideOr8~7 (
// Equation(s):
// \cmos_config_2|WideOr8~7_combout  = (\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [1] & \cmos_config_2|reg_index [2])))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr8~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr8~7 .lut_mask = 16'h2000;
defparam \cmos_config_2|WideOr8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N16
cycloneive_lcell_comb \cmos_config_2|WideOr8~5 (
// Equation(s):
// \cmos_config_2|WideOr8~5_combout  = (\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [2] $ (((\cmos_config_2|reg_index [3]))))) # (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [2]) # 
// (\cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr8~5 .lut_mask = 16'h7688;
defparam \cmos_config_2|WideOr8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N18
cycloneive_lcell_comb \cmos_config_2|WideOr8~4 (
// Equation(s):
// \cmos_config_2|WideOr8~4_combout  = (!\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [2] $ (((\cmos_config_2|reg_index [1]) # (\cmos_config_2|reg_index [0])))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr8~4 .lut_mask = 16'h0036;
defparam \cmos_config_2|WideOr8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N14
cycloneive_lcell_comb \cmos_config_2|WideOr8~6 (
// Equation(s):
// \cmos_config_2|WideOr8~6_combout  = (\cmos_config_2|reg_index [4] & (((\cmos_config_2|reg_index [5])))) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [5] & ((\cmos_config_2|WideOr8~4_combout ))) # (!\cmos_config_2|reg_index [5] & 
// (\cmos_config_2|WideOr8~5_combout ))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|WideOr8~5_combout ),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|WideOr8~4_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr8~6 .lut_mask = 16'hF4A4;
defparam \cmos_config_2|WideOr8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N14
cycloneive_lcell_comb \cmos_config_2|WideOr8~8 (
// Equation(s):
// \cmos_config_2|WideOr8~8_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr8~6_combout  & ((\cmos_config_2|WideOr8~7_combout ))) # (!\cmos_config_2|WideOr8~6_combout  & (\cmos_config_2|WideOr8~3_combout )))) # (!\cmos_config_2|reg_index 
// [4] & (((\cmos_config_2|WideOr8~6_combout ))))

	.dataa(\cmos_config_2|WideOr8~3_combout ),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|WideOr8~7_combout ),
	.datad(\cmos_config_2|WideOr8~6_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr8~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr8~8 .lut_mask = 16'hF388;
defparam \cmos_config_2|WideOr8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N12
cycloneive_lcell_comb \cmos_config_2|WideOr8~0 (
// Equation(s):
// \cmos_config_2|WideOr8~0_combout  = (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [3] $ (\cmos_config_2|reg_index [2])))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [3] & 
// (!\cmos_config_2|reg_index [1] & !\cmos_config_2|reg_index [2])))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr8~0 .lut_mask = 16'h2084;
defparam \cmos_config_2|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N22
cycloneive_lcell_comb \cmos_config_2|WideOr8~1 (
// Equation(s):
// \cmos_config_2|WideOr8~1_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr8~0_combout ) # ((!\cmos_config_2|reg_index [7])))) # (!\cmos_config_2|reg_index [4] & (((!\cmos_config_2|reg_index [7] & !\cmos_config_2|WideOr0~0_combout ))))

	.dataa(\cmos_config_2|WideOr8~0_combout ),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr8~1 .lut_mask = 16'h8C8F;
defparam \cmos_config_2|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N2
cycloneive_lcell_comb \cmos_config_2|WideOr8~10 (
// Equation(s):
// \cmos_config_2|WideOr8~10_combout  = (\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [4])))) # (!\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [2] & 
// !\cmos_config_2|reg_index [4])) # (!\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [4])))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr8~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr8~10 .lut_mask = 16'h2740;
defparam \cmos_config_2|WideOr8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N20
cycloneive_lcell_comb \cmos_config_2|WideOr8~11 (
// Equation(s):
// \cmos_config_2|WideOr8~11_combout  = (\cmos_config_2|WideOr8~10_combout  & (\cmos_config_2|reg_index [3] $ (((\cmos_config_2|reg_index [0]) # (!\cmos_config_2|reg_index [1])))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|WideOr8~10_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr8~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr8~11 .lut_mask = 16'h6300;
defparam \cmos_config_2|WideOr8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N28
cycloneive_lcell_comb \cmos_config_2|WideOr8~2 (
// Equation(s):
// \cmos_config_2|WideOr8~2_combout  = (\cmos_config_2|reg_index [5] & (((\cmos_config_2|WideOr8~1_combout )))) # (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr8~11_combout ))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|WideOr8~1_combout ),
	.datad(\cmos_config_2|WideOr8~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr8~2 .lut_mask = 16'hE2C0;
defparam \cmos_config_2|WideOr8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N16
cycloneive_lcell_comb \cmos_config_2|WideOr8~9 (
// Equation(s):
// \cmos_config_2|WideOr8~9_combout  = (\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr8~2_combout )))) # (!\cmos_config_2|reg_index [6] & (!\cmos_config_2|reg_index [7] & (\cmos_config_2|WideOr8~8_combout )))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|WideOr8~8_combout ),
	.datad(\cmos_config_2|WideOr8~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr8~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr8~9 .lut_mask = 16'hDC10;
defparam \cmos_config_2|WideOr8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N17
dffeas \cmos_config_2|i2c_data[13] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr8~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[13] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N0
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~6 (
// Equation(s):
// \cmos_config_2|u1|Mux0~6_combout  = (\cmos_config_2|u1|cyc_count [0] & (\cmos_config_2|i2c_data [14] & ((\cmos_config_2|u1|cyc_count [3])))) # (!\cmos_config_2|u1|cyc_count [0] & (((\cmos_config_2|i2c_data [13]) # (!\cmos_config_2|u1|cyc_count [3]))))

	.dataa(\cmos_config_2|i2c_data [14]),
	.datab(\cmos_config_2|i2c_data [13]),
	.datac(\cmos_config_2|u1|cyc_count [0]),
	.datad(\cmos_config_2|u1|cyc_count [3]),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~6 .lut_mask = 16'hAC0F;
defparam \cmos_config_2|u1|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N4
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~7 (
// Equation(s):
// \cmos_config_2|u1|Mux0~7_combout  = (\cmos_config_2|u1|cyc_count [3] & (((\cmos_config_2|u1|Mux0~6_combout )))) # (!\cmos_config_2|u1|cyc_count [3] & ((\cmos_config_2|u1|Mux0~6_combout  & (\cmos_config_2|i2c_data [6])) # (!\cmos_config_2|u1|Mux0~6_combout 
//  & ((\cmos_config_2|i2c_data [7])))))

	.dataa(\cmos_config_2|i2c_data [6]),
	.datab(\cmos_config_2|i2c_data [7]),
	.datac(\cmos_config_2|u1|cyc_count [3]),
	.datad(\cmos_config_2|u1|Mux0~6_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~7 .lut_mask = 16'hFA0C;
defparam \cmos_config_2|u1|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N26
cycloneive_lcell_comb \cmos_config_2|WideOr10~3 (
// Equation(s):
// \cmos_config_2|WideOr10~3_combout  = (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [0] $ (\cmos_config_2|reg_index [1]))) # (!\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [0] & 
// \cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~3 .lut_mask = 16'h2880;
defparam \cmos_config_2|WideOr10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N4
cycloneive_lcell_comb \cmos_config_2|WideOr10~0 (
// Equation(s):
// \cmos_config_2|WideOr10~0_combout  = (\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [6]) # 
// (\cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~0 .lut_mask = 16'h2254;
defparam \cmos_config_2|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N18
cycloneive_lcell_comb \cmos_config_2|WideOr10~1 (
// Equation(s):
// \cmos_config_2|WideOr10~1_combout  = (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [6] & ((!\cmos_config_2|reg_index [1]))) # (!\cmos_config_2|reg_index [6] & (!\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~1 .lut_mask = 16'h0144;
defparam \cmos_config_2|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N0
cycloneive_lcell_comb \cmos_config_2|WideOr10~2 (
// Equation(s):
// \cmos_config_2|WideOr10~2_combout  = (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [5] & (\cmos_config_2|WideOr10~0_combout )) # (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|WideOr10~1_combout )))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr10~0_combout ),
	.datad(\cmos_config_2|WideOr10~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~2 .lut_mask = 16'h3120;
defparam \cmos_config_2|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N16
cycloneive_lcell_comb \cmos_config_2|WideOr10~4 (
// Equation(s):
// \cmos_config_2|WideOr10~4_combout  = (\cmos_config_2|WideOr10~2_combout ) # ((\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [7] & \cmos_config_2|WideOr10~3_combout )))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr10~3_combout ),
	.datad(\cmos_config_2|WideOr10~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~4 .lut_mask = 16'hFF80;
defparam \cmos_config_2|WideOr10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N12
cycloneive_lcell_comb \cmos_config_2|WideOr10~5 (
// Equation(s):
// \cmos_config_2|WideOr10~5_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [5]))) # (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [0]) # (!\cmos_config_2|reg_index [5])))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~5 .lut_mask = 16'hE500;
defparam \cmos_config_2|WideOr10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N8
cycloneive_lcell_comb \cmos_config_2|WideOr10~9 (
// Equation(s):
// \cmos_config_2|WideOr10~9_combout  = (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [5])) # (!\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [6])))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~9 .lut_mask = 16'hA280;
defparam \cmos_config_2|WideOr10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N14
cycloneive_lcell_comb \cmos_config_2|WideOr10~6 (
// Equation(s):
// \cmos_config_2|WideOr10~6_combout  = (\cmos_config_2|reg_index [6]) # ((!\cmos_config_2|reg_index [2] & \cmos_config_2|reg_index [5]))

	.dataa(gnd),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~6 .lut_mask = 16'hFF30;
defparam \cmos_config_2|WideOr10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N16
cycloneive_lcell_comb \cmos_config_2|WideOr10~7 (
// Equation(s):
// \cmos_config_2|WideOr10~7_combout  = (\cmos_config_2|reg_index [6] & (((!\cmos_config_2|reg_index [2])))) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [5] & ((!\cmos_config_2|reg_index [2]))) # (!\cmos_config_2|reg_index [5] & 
// ((\cmos_config_2|reg_index [0]) # (\cmos_config_2|reg_index [2])))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~7 .lut_mask = 16'h05FE;
defparam \cmos_config_2|WideOr10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N2
cycloneive_lcell_comb \cmos_config_2|WideOr10~8 (
// Equation(s):
// \cmos_config_2|WideOr10~8_combout  = (\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [7]) # ((\cmos_config_2|WideOr10~6_combout )))) # (!\cmos_config_2|reg_index [1] & (!\cmos_config_2|reg_index [7] & ((!\cmos_config_2|WideOr10~7_combout ))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr10~6_combout ),
	.datad(\cmos_config_2|WideOr10~7_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~8 .lut_mask = 16'hA8B9;
defparam \cmos_config_2|WideOr10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N30
cycloneive_lcell_comb \cmos_config_2|WideOr10~10 (
// Equation(s):
// \cmos_config_2|WideOr10~10_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr10~8_combout  & ((!\cmos_config_2|WideOr10~9_combout ))) # (!\cmos_config_2|WideOr10~8_combout  & (!\cmos_config_2|WideOr10~5_combout )))) # 
// (!\cmos_config_2|reg_index [7] & (((\cmos_config_2|WideOr10~8_combout ))))

	.dataa(\cmos_config_2|WideOr10~5_combout ),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr10~9_combout ),
	.datad(\cmos_config_2|WideOr10~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~10 .lut_mask = 16'h3F44;
defparam \cmos_config_2|WideOr10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N20
cycloneive_lcell_comb \cmos_config_2|WideOr10~15 (
// Equation(s):
// \cmos_config_2|WideOr10~15_combout  = (\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [5] & ((!\cmos_config_2|reg_index [1]) # (!\cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~15 .lut_mask = 16'h40C0;
defparam \cmos_config_2|WideOr10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N8
cycloneive_lcell_comb \cmos_config_2|WideOr10~11 (
// Equation(s):
// \cmos_config_2|WideOr10~11_combout  = (\cmos_config_2|reg_index [7] & (((\cmos_config_2|reg_index [5]) # (!\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [7] & (!\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [0]) # 
// (\cmos_config_2|reg_index [5]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~11 .lut_mask = 16'hC0FE;
defparam \cmos_config_2|WideOr10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N14
cycloneive_lcell_comb \cmos_config_2|WideOr10~12 (
// Equation(s):
// \cmos_config_2|WideOr10~12_combout  = (\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [5] & \cmos_config_2|reg_index [1])) # (!\cmos_config_2|reg_index [7] & (!\cmos_config_2|reg_index [5] & 
// !\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~12 .lut_mask = 16'h8002;
defparam \cmos_config_2|WideOr10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N28
cycloneive_lcell_comb \cmos_config_2|WideOr10~13 (
// Equation(s):
// \cmos_config_2|WideOr10~13_combout  = (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [5] & !\cmos_config_2|reg_index [1])) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [5] $ 
// (\cmos_config_2|reg_index [1])))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~13 .lut_mask = 16'h0112;
defparam \cmos_config_2|WideOr10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N6
cycloneive_lcell_comb \cmos_config_2|WideOr10~14 (
// Equation(s):
// \cmos_config_2|WideOr10~14_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [2])) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [2] & (\cmos_config_2|WideOr10~12_combout )) # (!\cmos_config_2|reg_index [2] & 
// ((\cmos_config_2|WideOr10~13_combout )))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|WideOr10~12_combout ),
	.datad(\cmos_config_2|WideOr10~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~14 .lut_mask = 16'hD9C8;
defparam \cmos_config_2|WideOr10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N18
cycloneive_lcell_comb \cmos_config_2|WideOr10~16 (
// Equation(s):
// \cmos_config_2|WideOr10~16_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr10~14_combout  & (\cmos_config_2|WideOr10~15_combout )) # (!\cmos_config_2|WideOr10~14_combout  & ((\cmos_config_2|WideOr10~11_combout ))))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr10~14_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|WideOr10~15_combout ),
	.datac(\cmos_config_2|WideOr10~11_combout ),
	.datad(\cmos_config_2|WideOr10~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~16 .lut_mask = 16'hDDA0;
defparam \cmos_config_2|WideOr10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N4
cycloneive_lcell_comb \cmos_config_2|WideOr10~17 (
// Equation(s):
// \cmos_config_2|WideOr10~17_combout  = (\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [3])) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [3] & (\cmos_config_2|WideOr10~10_combout )) # (!\cmos_config_2|reg_index [3] & 
// ((\cmos_config_2|WideOr10~16_combout )))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|WideOr10~10_combout ),
	.datad(\cmos_config_2|WideOr10~16_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~17 .lut_mask = 16'hD9C8;
defparam \cmos_config_2|WideOr10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N20
cycloneive_lcell_comb \cmos_config_2|WideOr18~0 (
// Equation(s):
// \cmos_config_2|WideOr18~0_combout  = (!\cmos_config_2|reg_index [2] & !\cmos_config_2|reg_index [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr18~0 .lut_mask = 16'h000F;
defparam \cmos_config_2|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N30
cycloneive_lcell_comb \cmos_config_2|WideOr10~18 (
// Equation(s):
// \cmos_config_2|WideOr10~18_combout  = (\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [2] $ (\cmos_config_2|reg_index [5])))) # (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [2] & 
// ((\cmos_config_2|reg_index [5]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~18 .lut_mask = 16'h48A0;
defparam \cmos_config_2|WideOr10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N12
cycloneive_lcell_comb \cmos_config_2|WideOr10~19 (
// Equation(s):
// \cmos_config_2|WideOr10~19_combout  = (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [2] $ (((\cmos_config_2|reg_index [5] & !\cmos_config_2|reg_index [1]))))) # (!\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [2] & 
// ((\cmos_config_2|reg_index [5]) # (!\cmos_config_2|reg_index [1]))) # (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [1])))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~19 .lut_mask = 16'hB96A;
defparam \cmos_config_2|WideOr10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N22
cycloneive_lcell_comb \cmos_config_2|WideOr10~20 (
// Equation(s):
// \cmos_config_2|WideOr10~20_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [7])) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [7] & (!\cmos_config_2|WideOr10~18_combout )) # (!\cmos_config_2|reg_index [7] & 
// ((\cmos_config_2|WideOr10~19_combout )))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr10~18_combout ),
	.datad(\cmos_config_2|WideOr10~19_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~20 .lut_mask = 16'h9D8C;
defparam \cmos_config_2|WideOr10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N28
cycloneive_lcell_comb \cmos_config_2|WideOr10~21 (
// Equation(s):
// \cmos_config_2|WideOr10~21_combout  = (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [5] $ (\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~21 .lut_mask = 16'h4800;
defparam \cmos_config_2|WideOr10~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N14
cycloneive_lcell_comb \cmos_config_2|WideOr10~22 (
// Equation(s):
// \cmos_config_2|WideOr10~22_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr10~20_combout  & ((\cmos_config_2|WideOr10~21_combout ))) # (!\cmos_config_2|WideOr10~20_combout  & (!\cmos_config_2|WideOr18~0_combout )))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr10~20_combout ))))

	.dataa(\cmos_config_2|WideOr18~0_combout ),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|WideOr10~20_combout ),
	.datad(\cmos_config_2|WideOr10~21_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~22 .lut_mask = 16'hF434;
defparam \cmos_config_2|WideOr10~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N26
cycloneive_lcell_comb \cmos_config_2|WideOr10~23 (
// Equation(s):
// \cmos_config_2|WideOr10~23_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr10~17_combout  & ((\cmos_config_2|WideOr10~22_combout ))) # (!\cmos_config_2|WideOr10~17_combout  & (\cmos_config_2|WideOr10~4_combout )))) # 
// (!\cmos_config_2|reg_index [4] & (((\cmos_config_2|WideOr10~17_combout ))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|WideOr10~4_combout ),
	.datac(\cmos_config_2|WideOr10~17_combout ),
	.datad(\cmos_config_2|WideOr10~22_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr10~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr10~23 .lut_mask = 16'hF858;
defparam \cmos_config_2|WideOr10~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N27
dffeas \cmos_config_2|i2c_data[11] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr10~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[11] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N30
cycloneive_lcell_comb \cmos_config_2|WideOr9~1 (
// Equation(s):
// \cmos_config_2|WideOr9~1_combout  = (\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [5]) # (\cmos_config_2|reg_index [1] $ (\cmos_config_2|reg_index [2])))) # (!\cmos_config_2|reg_index [0] & (((\cmos_config_2|reg_index [1]) # 
// (\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~1 .lut_mask = 16'hBFF8;
defparam \cmos_config_2|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N28
cycloneive_lcell_comb \cmos_config_2|WideOr9~0 (
// Equation(s):
// \cmos_config_2|WideOr9~0_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [2]))) # (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [0])))) # (!\cmos_config_2|reg_index [5] & 
// (((\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~0 .lut_mask = 16'hFD08;
defparam \cmos_config_2|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N16
cycloneive_lcell_comb \cmos_config_2|WideOr9~2 (
// Equation(s):
// \cmos_config_2|WideOr9~2_combout  = (\cmos_config_2|reg_index [3] & (((\cmos_config_2|WideOr9~0_combout )))) # (!\cmos_config_2|reg_index [3] & (!\cmos_config_2|reg_index [6] & (!\cmos_config_2|WideOr9~1_combout )))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|WideOr9~1_combout ),
	.datad(\cmos_config_2|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~2 .lut_mask = 16'hCD01;
defparam \cmos_config_2|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N18
cycloneive_lcell_comb \cmos_config_2|WideOr9~3 (
// Equation(s):
// \cmos_config_2|WideOr9~3_combout  = (\cmos_config_2|WideOr9~2_combout ) # ((\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [3]) # (!\cmos_config_2|WideOr18~0_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|WideOr18~0_combout ),
	.datad(\cmos_config_2|WideOr9~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~3 .lut_mask = 16'hFF8A;
defparam \cmos_config_2|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N0
cycloneive_lcell_comb \cmos_config_2|WideOr9~4 (
// Equation(s):
// \cmos_config_2|WideOr9~4_combout  = (\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [0]) # (\cmos_config_2|reg_index [3])))) # (!\cmos_config_2|reg_index [1] & (((!\cmos_config_2|reg_index [2] & 
// \cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~4 .lut_mask = 16'hA580;
defparam \cmos_config_2|WideOr9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N14
cycloneive_lcell_comb \cmos_config_2|WideOr9~5 (
// Equation(s):
// \cmos_config_2|WideOr9~5_combout  = (\cmos_config_2|reg_index [5] & (((\cmos_config_2|WideOr9~4_combout )))) # (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [0] & (\cmos_config_2|WideOr0~0_combout )))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|WideOr0~0_combout ),
	.datad(\cmos_config_2|WideOr9~4_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~5 .lut_mask = 16'hEA40;
defparam \cmos_config_2|WideOr9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N8
cycloneive_lcell_comb \cmos_config_2|WideOr9~6 (
// Equation(s):
// \cmos_config_2|WideOr9~6_combout  = (\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr9~5_combout )))) # (!\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [5] & ((\cmos_config_2|WideOr0~2_combout ))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|WideOr9~5_combout ),
	.datad(\cmos_config_2|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~6 .lut_mask = 16'hE2C0;
defparam \cmos_config_2|WideOr9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N22
cycloneive_lcell_comb \cmos_config_2|WideOr9~7 (
// Equation(s):
// \cmos_config_2|WideOr9~7_combout  = (\cmos_config_2|reg_index [6] & (((!\cmos_config_2|reg_index [1] & !\cmos_config_2|reg_index [2])))) # (!\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [5] $ (((\cmos_config_2|reg_index [2])))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~7 .lut_mask = 16'h112E;
defparam \cmos_config_2|WideOr9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N16
cycloneive_lcell_comb \cmos_config_2|WideOr9~8 (
// Equation(s):
// \cmos_config_2|WideOr9~8_combout  = (\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [5] $ (!\cmos_config_2|reg_index [2])))) # (!\cmos_config_2|reg_index [1] & (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [0] $ 
// (\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~8 .lut_mask = 16'hC10E;
defparam \cmos_config_2|WideOr9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N20
cycloneive_lcell_comb \cmos_config_2|WideOr9~9 (
// Equation(s):
// \cmos_config_2|WideOr9~9_combout  = (\cmos_config_2|reg_index [3] & (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr9~8_combout )))) # (!\cmos_config_2|reg_index [3] & (((\cmos_config_2|WideOr9~7_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|WideOr9~7_combout ),
	.datad(\cmos_config_2|WideOr9~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~9 .lut_mask = 16'h7430;
defparam \cmos_config_2|WideOr9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N26
cycloneive_lcell_comb \cmos_config_2|WideOr9~10 (
// Equation(s):
// \cmos_config_2|WideOr9~10_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [4]) # ((\cmos_config_2|WideOr9~6_combout )))) # (!\cmos_config_2|reg_index [7] & (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr9~9_combout ))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|WideOr9~6_combout ),
	.datad(\cmos_config_2|WideOr9~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~10 .lut_mask = 16'hB9A8;
defparam \cmos_config_2|WideOr9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N12
cycloneive_lcell_comb \cmos_config_2|WideOr9~13 (
// Equation(s):
// \cmos_config_2|WideOr9~13_combout  = (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] & ((!\cmos_config_2|reg_index [3]) # (!\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~13 .lut_mask = 16'h40C0;
defparam \cmos_config_2|WideOr9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N4
cycloneive_lcell_comb \cmos_config_2|WideOr9~11 (
// Equation(s):
// \cmos_config_2|WideOr9~11_combout  = (\cmos_config_2|reg_index [3]) # (\cmos_config_2|reg_index [1] $ (((\cmos_config_2|reg_index [2] & !\cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~11 .lut_mask = 16'hFFD2;
defparam \cmos_config_2|WideOr9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N6
cycloneive_lcell_comb \cmos_config_2|WideOr9~12 (
// Equation(s):
// \cmos_config_2|WideOr9~12_combout  = (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [6] & (!\cmos_config_2|WideOr9~11_combout )) # (!\cmos_config_2|reg_index [6] & ((!\cmos_config_2|WideOr0~2_combout )))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|WideOr9~11_combout ),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~12 .lut_mask = 16'h0207;
defparam \cmos_config_2|WideOr9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N2
cycloneive_lcell_comb \cmos_config_2|WideOr9~14 (
// Equation(s):
// \cmos_config_2|WideOr9~14_combout  = (\cmos_config_2|WideOr9~12_combout ) # ((\cmos_config_2|WideOr9~13_combout  & (\cmos_config_2|reg_index [5] & \cmos_config_2|reg_index [6])))

	.dataa(\cmos_config_2|WideOr9~13_combout ),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [6]),
	.datad(\cmos_config_2|WideOr9~12_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~14 .lut_mask = 16'hFF80;
defparam \cmos_config_2|WideOr9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N24
cycloneive_lcell_comb \cmos_config_2|WideOr9~15 (
// Equation(s):
// \cmos_config_2|WideOr9~15_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr9~10_combout  & ((\cmos_config_2|WideOr9~14_combout ))) # (!\cmos_config_2|WideOr9~10_combout  & (\cmos_config_2|WideOr9~3_combout )))) # 
// (!\cmos_config_2|reg_index [4] & (((\cmos_config_2|WideOr9~10_combout ))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|WideOr9~3_combout ),
	.datac(\cmos_config_2|WideOr9~10_combout ),
	.datad(\cmos_config_2|WideOr9~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr9~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr9~15 .lut_mask = 16'hF858;
defparam \cmos_config_2|WideOr9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y17_N25
dffeas \cmos_config_2|i2c_data[12] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr9~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[12] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N26
cycloneive_lcell_comb \cmos_config_2|WideOr3~7 (
// Equation(s):
// \cmos_config_2|WideOr3~7_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [3]) # (!\cmos_config_2|reg_index [0]))) # (!\cmos_config_2|reg_index [1] & ((!\cmos_config_2|reg_index [3])))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr3~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr3~7 .lut_mask = 16'hA700;
defparam \cmos_config_2|WideOr3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N24
cycloneive_lcell_comb \cmos_config_2|WideOr3~4 (
// Equation(s):
// \cmos_config_2|WideOr3~4_combout  = (\cmos_config_2|reg_index [3]) # ((!\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [0]) # (\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr3~4 .lut_mask = 16'hF0FE;
defparam \cmos_config_2|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N10
cycloneive_lcell_comb \cmos_config_2|WideOr3~5 (
// Equation(s):
// \cmos_config_2|WideOr3~5_combout  = (\cmos_config_2|reg_index [3] & (((\cmos_config_2|reg_index [4])))) # (!\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [1]) # ((\cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr3~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr3~5 .lut_mask = 16'hFE0E;
defparam \cmos_config_2|WideOr3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N20
cycloneive_lcell_comb \cmos_config_2|WideOr3~6 (
// Equation(s):
// \cmos_config_2|WideOr3~6_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [2] & (\cmos_config_2|WideOr3~4_combout )) # (!\cmos_config_2|reg_index [2] & ((!\cmos_config_2|WideOr3~5_combout )))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|WideOr3~4_combout ),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|WideOr3~5_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr3~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr3~6 .lut_mask = 16'h80D0;
defparam \cmos_config_2|WideOr3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N22
cycloneive_lcell_comb \cmos_config_2|WideOr3~8 (
// Equation(s):
// \cmos_config_2|WideOr3~8_combout  = (\cmos_config_2|WideOr3~6_combout ) # ((\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [5] & \cmos_config_2|WideOr3~7_combout )))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|WideOr3~7_combout ),
	.datad(\cmos_config_2|WideOr3~6_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr3~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr3~8 .lut_mask = 16'hFF20;
defparam \cmos_config_2|WideOr3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N2
cycloneive_lcell_comb \cmos_config_2|WideOr3~0 (
// Equation(s):
// \cmos_config_2|WideOr3~0_combout  = (\cmos_config_2|reg_index [1] & (((!\cmos_config_2|reg_index [5])))) # (!\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [3] & ((!\cmos_config_2|reg_index [0]) # (!\cmos_config_2|reg_index [5]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr3~0 .lut_mask = 16'h0E4E;
defparam \cmos_config_2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N26
cycloneive_lcell_comb \cmos_config_2|WideOr3~2 (
// Equation(s):
// \cmos_config_2|WideOr3~2_combout  = (\cmos_config_2|reg_index [5] & (((\cmos_config_2|reg_index [3]) # (!\cmos_config_2|reg_index [0])) # (!\cmos_config_2|reg_index [1])))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr3~2 .lut_mask = 16'hD0F0;
defparam \cmos_config_2|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N16
cycloneive_lcell_comb \cmos_config_2|WideOr3~1 (
// Equation(s):
// \cmos_config_2|WideOr3~1_combout  = (\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [2])) # (!\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [2]) # (!\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr3~1 .lut_mask = 16'hC8D8;
defparam \cmos_config_2|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N8
cycloneive_lcell_comb \cmos_config_2|WideOr3~3 (
// Equation(s):
// \cmos_config_2|WideOr3~3_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr3~1_combout  & ((!\cmos_config_2|WideOr3~2_combout ))) # (!\cmos_config_2|WideOr3~1_combout  & (\cmos_config_2|WideOr3~0_combout )))) # (!\cmos_config_2|reg_index 
// [4] & (((\cmos_config_2|WideOr3~1_combout ))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|WideOr3~0_combout ),
	.datac(\cmos_config_2|WideOr3~2_combout ),
	.datad(\cmos_config_2|WideOr3~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr3~3 .lut_mask = 16'h5F88;
defparam \cmos_config_2|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N12
cycloneive_lcell_comb \cmos_config_2|WideOr3~9 (
// Equation(s):
// \cmos_config_2|WideOr3~9_combout  = (\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr3~3_combout )) # (!\cmos_config_2|reg_index [7]))) # (!\cmos_config_2|reg_index [6] & (!\cmos_config_2|reg_index [7] & (\cmos_config_2|WideOr3~8_combout )))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr3~8_combout ),
	.datad(\cmos_config_2|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr3~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr3~9 .lut_mask = 16'hBA32;
defparam \cmos_config_2|WideOr3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N13
dffeas \cmos_config_2|i2c_data[19] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr3~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[19] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N6
cycloneive_lcell_comb \cmos_config_2|WideOr4~0 (
// Equation(s):
// \cmos_config_2|WideOr4~0_combout  = (\cmos_config_2|reg_index [2]) # ((\cmos_config_2|reg_index [0]) # (\cmos_config_2|reg_index [1] $ (\cmos_config_2|reg_index [4])))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr4~0 .lut_mask = 16'hFFDE;
defparam \cmos_config_2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N0
cycloneive_lcell_comb \cmos_config_2|WideOr4~1 (
// Equation(s):
// \cmos_config_2|WideOr4~1_combout  = (!\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [7] & !\cmos_config_2|WideOr4~0_combout ))

	.dataa(gnd),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr4~1 .lut_mask = 16'h0030;
defparam \cmos_config_2|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N22
cycloneive_lcell_comb \cmos_config_2|WideOr4~11 (
// Equation(s):
// \cmos_config_2|WideOr4~11_combout  = (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [3] & !\cmos_config_2|reg_index [4]))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(gnd),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr4~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr4~11 .lut_mask = 16'h0050;
defparam \cmos_config_2|WideOr4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N8
cycloneive_lcell_comb \cmos_config_2|WideOr4~12 (
// Equation(s):
// \cmos_config_2|WideOr4~12_combout  = (\cmos_config_2|reg_index [3] & (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] $ (\cmos_config_2|reg_index [2])))) # (!\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [2] $ 
// (((\cmos_config_2|reg_index [1] & \cmos_config_2|reg_index [0])))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr4~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr4~12 .lut_mask = 16'h066C;
defparam \cmos_config_2|WideOr4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N10
cycloneive_lcell_comb \cmos_config_2|WideOr4~13 (
// Equation(s):
// \cmos_config_2|WideOr4~13_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr4~11_combout ) # ((\cmos_config_2|WideOr4~12_combout  & \cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|WideOr4~11_combout ),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr4~12_combout ),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr4~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr4~13 .lut_mask = 16'hC888;
defparam \cmos_config_2|WideOr4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N12
cycloneive_lcell_comb \cmos_config_2|WideOr4~3 (
// Equation(s):
// \cmos_config_2|WideOr4~3_combout  = (\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [1] & (\cmos_config_2|reg_index [7] $ (!\cmos_config_2|reg_index [0])))) # (!\cmos_config_2|reg_index [3] & (!\cmos_config_2|reg_index [7] & 
// (\cmos_config_2|reg_index [0] & !\cmos_config_2|reg_index [1])))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr4~3 .lut_mask = 16'h8410;
defparam \cmos_config_2|WideOr4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N14
cycloneive_lcell_comb \cmos_config_2|WideOr4~4 (
// Equation(s):
// \cmos_config_2|WideOr4~4_combout  = (\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [3]))) # (!\cmos_config_2|reg_index [2] & (((\cmos_config_2|WideOr4~3_combout ))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|WideOr4~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr4~4 .lut_mask = 16'hB380;
defparam \cmos_config_2|WideOr4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N18
cycloneive_lcell_comb \cmos_config_2|WideOr4~2 (
// Equation(s):
// \cmos_config_2|WideOr4~2_combout  = (\cmos_config_2|reg_index [2] & (((!\cmos_config_2|reg_index [1])) # (!\cmos_config_2|reg_index [3]))) # (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [3]) # ((\cmos_config_2|reg_index [0]) # 
// (\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr4~2 .lut_mask = 16'h77FE;
defparam \cmos_config_2|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N8
cycloneive_lcell_comb \cmos_config_2|WideOr4~5 (
// Equation(s):
// \cmos_config_2|WideOr4~5_combout  = (\cmos_config_2|reg_index [4] & (((\cmos_config_2|WideOr4~4_combout )))) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [7]) # ((\cmos_config_2|WideOr4~2_combout ))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr4~4_combout ),
	.datad(\cmos_config_2|WideOr4~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr4~5 .lut_mask = 16'hF5E4;
defparam \cmos_config_2|WideOr4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N22
cycloneive_lcell_comb \cmos_config_2|WideOr4~6 (
// Equation(s):
// \cmos_config_2|WideOr4~6_combout  = (\cmos_config_2|reg_index [2] & (((!\cmos_config_2|reg_index [4]) # (!\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [0]) # (\cmos_config_2|reg_index [1] $ 
// (\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr4~6 .lut_mask = 16'h3FBE;
defparam \cmos_config_2|WideOr4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N24
cycloneive_lcell_comb \cmos_config_2|WideOr4~7 (
// Equation(s):
// \cmos_config_2|WideOr4~7_combout  = (\cmos_config_2|reg_index [4] & (((\cmos_config_2|reg_index [1] & \cmos_config_2|reg_index [0])) # (!\cmos_config_2|reg_index [2])))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr4~7 .lut_mask = 16'h80AA;
defparam \cmos_config_2|WideOr4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N26
cycloneive_lcell_comb \cmos_config_2|WideOr4~8 (
// Equation(s):
// \cmos_config_2|WideOr4~8_combout  = (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [3] & (\cmos_config_2|WideOr4~6_combout )) # (!\cmos_config_2|reg_index [3] & ((\cmos_config_2|WideOr4~7_combout )))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|WideOr4~6_combout ),
	.datad(\cmos_config_2|WideOr4~7_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr4~8 .lut_mask = 16'h5140;
defparam \cmos_config_2|WideOr4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N16
cycloneive_lcell_comb \cmos_config_2|WideOr4~9 (
// Equation(s):
// \cmos_config_2|WideOr4~9_combout  = (\cmos_config_2|WideOr4~8_combout ) # ((\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [7] & \cmos_config_2|WideOr0~2_combout )))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr4~8_combout ),
	.datad(\cmos_config_2|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr4~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr4~9 .lut_mask = 16'hF8F0;
defparam \cmos_config_2|WideOr4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N10
cycloneive_lcell_comb \cmos_config_2|WideOr4~10 (
// Equation(s):
// \cmos_config_2|WideOr4~10_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [6]) # ((\cmos_config_2|WideOr4~5_combout )))) # (!\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr4~9_combout ))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|WideOr4~5_combout ),
	.datad(\cmos_config_2|WideOr4~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr4~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr4~10 .lut_mask = 16'hB9A8;
defparam \cmos_config_2|WideOr4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N28
cycloneive_lcell_comb \cmos_config_2|WideOr4~14 (
// Equation(s):
// \cmos_config_2|WideOr4~14_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr4~10_combout  & ((\cmos_config_2|WideOr4~13_combout ))) # (!\cmos_config_2|WideOr4~10_combout  & (\cmos_config_2|WideOr4~1_combout )))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr4~10_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|WideOr4~1_combout ),
	.datac(\cmos_config_2|WideOr4~13_combout ),
	.datad(\cmos_config_2|WideOr4~10_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr4~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr4~14 .lut_mask = 16'hF588;
defparam \cmos_config_2|WideOr4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N29
dffeas \cmos_config_2|i2c_data[18] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr4~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[18] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N2
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~3 (
// Equation(s):
// \cmos_config_2|u1|Mux0~3_combout  = (\cmos_config_2|u1|cyc_count [3] & ((\cmos_config_2|u1|cyc_count [0] & (\cmos_config_2|i2c_data [19])) # (!\cmos_config_2|u1|cyc_count [0] & ((\cmos_config_2|i2c_data [18]))))) # (!\cmos_config_2|u1|cyc_count [3] & 
// (((!\cmos_config_2|u1|cyc_count [0]))))

	.dataa(\cmos_config_2|i2c_data [19]),
	.datab(\cmos_config_2|i2c_data [18]),
	.datac(\cmos_config_2|u1|cyc_count [3]),
	.datad(\cmos_config_2|u1|cyc_count [0]),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~3 .lut_mask = 16'hA0CF;
defparam \cmos_config_2|u1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N0
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~4 (
// Equation(s):
// \cmos_config_2|u1|Mux0~4_combout  = (\cmos_config_2|u1|cyc_count [3] & (((\cmos_config_2|u1|Mux0~3_combout )))) # (!\cmos_config_2|u1|cyc_count [3] & ((\cmos_config_2|u1|Mux0~3_combout  & (\cmos_config_2|i2c_data [11])) # 
// (!\cmos_config_2|u1|Mux0~3_combout  & ((\cmos_config_2|i2c_data [12])))))

	.dataa(\cmos_config_2|i2c_data [11]),
	.datab(\cmos_config_2|i2c_data [12]),
	.datac(\cmos_config_2|u1|cyc_count [3]),
	.datad(\cmos_config_2|u1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~4 .lut_mask = 16'hFA0C;
defparam \cmos_config_2|u1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N16
cycloneive_lcell_comb \cmos_config_2|WideOr11~4 (
// Equation(s):
// \cmos_config_2|WideOr11~4_combout  = (\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [5]) # (\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~4 .lut_mask = 16'hC800;
defparam \cmos_config_2|WideOr11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N4
cycloneive_lcell_comb \cmos_config_2|WideOr11~2 (
// Equation(s):
// \cmos_config_2|WideOr11~2_combout  = (\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [0]) # (!\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~2 .lut_mask = 16'h0A02;
defparam \cmos_config_2|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N18
cycloneive_lcell_comb \cmos_config_2|WideOr11~1 (
// Equation(s):
// \cmos_config_2|WideOr11~1_combout  = (\cmos_config_2|reg_index [4] & (((!\cmos_config_2|reg_index [7] & !\cmos_config_2|reg_index [0])))) # (!\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [7] & 
// \cmos_config_2|reg_index [0])))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~1 .lut_mask = 16'h200C;
defparam \cmos_config_2|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N22
cycloneive_lcell_comb \cmos_config_2|WideOr11~3 (
// Equation(s):
// \cmos_config_2|WideOr11~3_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [1])) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [1] & ((\cmos_config_2|WideOr11~1_combout ))) # (!\cmos_config_2|reg_index [1] & 
// (\cmos_config_2|WideOr11~2_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|WideOr11~2_combout ),
	.datad(\cmos_config_2|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~3 .lut_mask = 16'hDC98;
defparam \cmos_config_2|WideOr11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N0
cycloneive_lcell_comb \cmos_config_2|WideOr11~0 (
// Equation(s):
// \cmos_config_2|WideOr11~0_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [0]) # (!\cmos_config_2|reg_index [5]))) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [5])))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~0 .lut_mask = 16'h8CC0;
defparam \cmos_config_2|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N6
cycloneive_lcell_comb \cmos_config_2|WideOr11~5 (
// Equation(s):
// \cmos_config_2|WideOr11~5_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr11~3_combout  & (\cmos_config_2|WideOr11~4_combout )) # (!\cmos_config_2|WideOr11~3_combout  & ((!\cmos_config_2|WideOr11~0_combout ))))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr11~3_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|WideOr11~4_combout ),
	.datac(\cmos_config_2|WideOr11~3_combout ),
	.datad(\cmos_config_2|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~5 .lut_mask = 16'hD0DA;
defparam \cmos_config_2|WideOr11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N20
cycloneive_lcell_comb \cmos_config_2|WideOr11~23 (
// Equation(s):
// \cmos_config_2|WideOr11~23_combout  = (\cmos_config_2|reg_index [6] & (((\cmos_config_2|reg_index [4]) # (!\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [1]))) # 
// (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~23 .lut_mask = 16'hF4BA;
defparam \cmos_config_2|WideOr11~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N22
cycloneive_lcell_comb \cmos_config_2|WideOr11~20 (
// Equation(s):
// \cmos_config_2|WideOr11~20_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [1])) # (!\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [1] $ (!\cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~20 .lut_mask = 16'hAA90;
defparam \cmos_config_2|WideOr11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N24
cycloneive_lcell_comb \cmos_config_2|WideOr11~21 (
// Equation(s):
// \cmos_config_2|WideOr11~21_combout  = (\cmos_config_2|reg_index [6] & (((\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [4] & !\cmos_config_2|reg_index [1])) # 
// (!\cmos_config_2|reg_index [0] & (!\cmos_config_2|reg_index [4] & \cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|reg_index [6]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~21 .lut_mask = 16'hF108;
defparam \cmos_config_2|WideOr11~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N26
cycloneive_lcell_comb \cmos_config_2|WideOr11~22 (
// Equation(s):
// \cmos_config_2|WideOr11~22_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [7]) # ((\cmos_config_2|WideOr11~20_combout )))) # (!\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr11~21_combout ))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr11~20_combout ),
	.datad(\cmos_config_2|WideOr11~21_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~22 .lut_mask = 16'hB9A8;
defparam \cmos_config_2|WideOr11~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N0
cycloneive_lcell_comb \cmos_config_2|WideOr11~19 (
// Equation(s):
// \cmos_config_2|WideOr11~19_combout  = (\cmos_config_2|reg_index [4] & (((\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [0] $ 
// (!\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~19 .lut_mask = 16'hC802;
defparam \cmos_config_2|WideOr11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N30
cycloneive_lcell_comb \cmos_config_2|WideOr11~24 (
// Equation(s):
// \cmos_config_2|WideOr11~24_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr11~22_combout  & (!\cmos_config_2|WideOr11~23_combout )) # (!\cmos_config_2|WideOr11~22_combout  & ((!\cmos_config_2|WideOr11~19_combout ))))) # 
// (!\cmos_config_2|reg_index [7] & (((\cmos_config_2|WideOr11~22_combout ))))

	.dataa(\cmos_config_2|WideOr11~23_combout ),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr11~22_combout ),
	.datad(\cmos_config_2|WideOr11~19_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~24_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~24 .lut_mask = 16'h707C;
defparam \cmos_config_2|WideOr11~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N0
cycloneive_lcell_comb \cmos_config_2|WideOr11~6 (
// Equation(s):
// \cmos_config_2|WideOr11~6_combout  = (\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [5] $ (((\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [4])))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~6 .lut_mask = 16'h60A0;
defparam \cmos_config_2|WideOr11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N8
cycloneive_lcell_comb \cmos_config_2|WideOr11~10 (
// Equation(s):
// \cmos_config_2|WideOr11~10_combout  = (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [5] $ (\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~10 .lut_mask = 16'h4080;
defparam \cmos_config_2|WideOr11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N22
cycloneive_lcell_comb \cmos_config_2|WideOr11~7 (
// Equation(s):
// \cmos_config_2|WideOr11~7_combout  = (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [7]))) # (!\cmos_config_2|reg_index [5] & (((!\cmos_config_2|reg_index [7] & \cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~7 .lut_mask = 16'h8580;
defparam \cmos_config_2|WideOr11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N24
cycloneive_lcell_comb \cmos_config_2|WideOr11~8 (
// Equation(s):
// \cmos_config_2|WideOr11~8_combout  = (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [0] & ((!\cmos_config_2|reg_index [4]))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [5]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~8 .lut_mask = 16'h020E;
defparam \cmos_config_2|WideOr11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N18
cycloneive_lcell_comb \cmos_config_2|WideOr11~9 (
// Equation(s):
// \cmos_config_2|WideOr11~9_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [1])) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [1] & (!\cmos_config_2|WideOr11~7_combout )) # (!\cmos_config_2|reg_index [1] & 
// ((!\cmos_config_2|WideOr11~8_combout )))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|WideOr11~7_combout ),
	.datad(\cmos_config_2|WideOr11~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~9 .lut_mask = 16'h8C9D;
defparam \cmos_config_2|WideOr11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N26
cycloneive_lcell_comb \cmos_config_2|WideOr11~11 (
// Equation(s):
// \cmos_config_2|WideOr11~11_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr11~9_combout  & ((!\cmos_config_2|WideOr11~10_combout ))) # (!\cmos_config_2|WideOr11~9_combout  & (\cmos_config_2|WideOr11~6_combout )))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr11~9_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|WideOr11~6_combout ),
	.datac(\cmos_config_2|WideOr11~10_combout ),
	.datad(\cmos_config_2|WideOr11~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~11 .lut_mask = 16'h5F88;
defparam \cmos_config_2|WideOr11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N4
cycloneive_lcell_comb \cmos_config_2|WideOr11~16 (
// Equation(s):
// \cmos_config_2|WideOr11~16_combout  = (\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [5]) # (\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [7] & (((\cmos_config_2|reg_index [1]))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [0]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~16 .lut_mask = 16'hCF80;
defparam \cmos_config_2|WideOr11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N22
cycloneive_lcell_comb \cmos_config_2|WideOr11~12 (
// Equation(s):
// \cmos_config_2|WideOr11~12_combout  = (\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] $ (((!\cmos_config_2|reg_index [7]) # (!\cmos_config_2|reg_index [5]))))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [5] & 
// (!\cmos_config_2|reg_index [1] & !\cmos_config_2|reg_index [7])))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~12 .lut_mask = 16'h820E;
defparam \cmos_config_2|WideOr11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N14
cycloneive_lcell_comb \cmos_config_2|WideOr11~14 (
// Equation(s):
// \cmos_config_2|WideOr11~14_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [1]) # (!\cmos_config_2|reg_index [7]))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [1] & 
// !\cmos_config_2|reg_index [7]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~14 .lut_mask = 16'h8E00;
defparam \cmos_config_2|WideOr11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N12
cycloneive_lcell_comb \cmos_config_2|WideOr11~13 (
// Equation(s):
// \cmos_config_2|WideOr11~13_combout  = (\cmos_config_2|reg_index [1] & (((\cmos_config_2|reg_index [7] & !\cmos_config_2|reg_index [5])) # (!\cmos_config_2|reg_index [0]))) # (!\cmos_config_2|reg_index [1] & (((\cmos_config_2|reg_index [7]) # 
// (\cmos_config_2|reg_index [5]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~13 .lut_mask = 16'h77F4;
defparam \cmos_config_2|WideOr11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N28
cycloneive_lcell_comb \cmos_config_2|WideOr11~15 (
// Equation(s):
// \cmos_config_2|WideOr11~15_combout  = (\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [4])) # (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|reg_index [4] & ((!\cmos_config_2|WideOr11~13_combout ))) # (!\cmos_config_2|reg_index [4] & 
// (\cmos_config_2|WideOr11~14_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|WideOr11~14_combout ),
	.datad(\cmos_config_2|WideOr11~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~15 .lut_mask = 16'h98DC;
defparam \cmos_config_2|WideOr11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N10
cycloneive_lcell_comb \cmos_config_2|WideOr11~17 (
// Equation(s):
// \cmos_config_2|WideOr11~17_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr11~15_combout  & (!\cmos_config_2|WideOr11~16_combout )) # (!\cmos_config_2|WideOr11~15_combout  & ((\cmos_config_2|WideOr11~12_combout ))))) # 
// (!\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr11~15_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|WideOr11~16_combout ),
	.datac(\cmos_config_2|WideOr11~12_combout ),
	.datad(\cmos_config_2|WideOr11~15_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~17 .lut_mask = 16'h77A0;
defparam \cmos_config_2|WideOr11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N20
cycloneive_lcell_comb \cmos_config_2|WideOr11~18 (
// Equation(s):
// \cmos_config_2|WideOr11~18_combout  = (\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [2])) # (!\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [2] & (\cmos_config_2|WideOr11~11_combout )) # (!\cmos_config_2|reg_index [2] & 
// ((\cmos_config_2|WideOr11~17_combout )))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|WideOr11~11_combout ),
	.datad(\cmos_config_2|WideOr11~17_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~18 .lut_mask = 16'hD9C8;
defparam \cmos_config_2|WideOr11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N12
cycloneive_lcell_comb \cmos_config_2|WideOr11~25 (
// Equation(s):
// \cmos_config_2|WideOr11~25_combout  = (\cmos_config_2|reg_index [3] & ((\cmos_config_2|WideOr11~18_combout  & ((\cmos_config_2|WideOr11~24_combout ))) # (!\cmos_config_2|WideOr11~18_combout  & (\cmos_config_2|WideOr11~5_combout )))) # 
// (!\cmos_config_2|reg_index [3] & (((\cmos_config_2|WideOr11~18_combout ))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|WideOr11~5_combout ),
	.datac(\cmos_config_2|WideOr11~24_combout ),
	.datad(\cmos_config_2|WideOr11~18_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr11~25_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr11~25 .lut_mask = 16'hF588;
defparam \cmos_config_2|WideOr11~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y20_N13
dffeas \cmos_config_2|i2c_data[10] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr11~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[10] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N4
cycloneive_lcell_comb \cmos_config_2|WideOr12~5 (
// Equation(s):
// \cmos_config_2|WideOr12~5_combout  = (\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [0] $ (\cmos_config_2|reg_index [2])) # (!\cmos_config_2|reg_index [4]))) # (!\cmos_config_2|reg_index [3] & (!\cmos_config_2|reg_index [0] & 
// (\cmos_config_2|reg_index [2] $ (\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~5 .lut_mask = 16'h49DC;
defparam \cmos_config_2|WideOr12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N6
cycloneive_lcell_comb \cmos_config_2|WideOr12~4 (
// Equation(s):
// \cmos_config_2|WideOr12~4_combout  = (\cmos_config_2|reg_index [0] & (((!\cmos_config_2|reg_index [4]) # (!\cmos_config_2|reg_index [3])))) # (!\cmos_config_2|reg_index [0] & (\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [3] $ 
// (\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~4 .lut_mask = 16'h0EEA;
defparam \cmos_config_2|WideOr12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N22
cycloneive_lcell_comb \cmos_config_2|WideOr12~6 (
// Equation(s):
// \cmos_config_2|WideOr12~6_combout  = (\cmos_config_2|reg_index [6] & (((\cmos_config_2|WideOr12~4_combout )) # (!\cmos_config_2|reg_index [7]))) # (!\cmos_config_2|reg_index [6] & (!\cmos_config_2|reg_index [7] & (\cmos_config_2|WideOr12~5_combout )))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr12~5_combout ),
	.datad(\cmos_config_2|WideOr12~4_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~6 .lut_mask = 16'hBA32;
defparam \cmos_config_2|WideOr12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N24
cycloneive_lcell_comb \cmos_config_2|WideOr12~7 (
// Equation(s):
// \cmos_config_2|WideOr12~7_combout  = \cmos_config_2|reg_index [0] $ (((\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [3] & \cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~7 .lut_mask = 16'h7F80;
defparam \cmos_config_2|WideOr12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N30
cycloneive_lcell_comb \cmos_config_2|WideOr12~8 (
// Equation(s):
// \cmos_config_2|WideOr12~8_combout  = (\cmos_config_2|WideOr12~6_combout ) # ((!\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [7] & \cmos_config_2|WideOr12~7_combout )))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr12~6_combout ),
	.datad(\cmos_config_2|WideOr12~7_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~8 .lut_mask = 16'hF4F0;
defparam \cmos_config_2|WideOr12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N10
cycloneive_lcell_comb \cmos_config_2|WideOr12~18 (
// Equation(s):
// \cmos_config_2|WideOr12~18_combout  = (\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [2] & !\cmos_config_2|reg_index [6]))) # (!\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [6] & 
// ((\cmos_config_2|reg_index [4]) # (\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~18 .lut_mask = 16'h3280;
defparam \cmos_config_2|WideOr12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N8
cycloneive_lcell_comb \cmos_config_2|WideOr12~17 (
// Equation(s):
// \cmos_config_2|WideOr12~17_combout  = (\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [2] & ((\cmos_config_2|reg_index [3]) # (\cmos_config_2|reg_index [6])))) # (!\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [3] & 
// ((\cmos_config_2|reg_index [6]))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [6]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~17 .lut_mask = 16'hE480;
defparam \cmos_config_2|WideOr12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N20
cycloneive_lcell_comb \cmos_config_2|WideOr12~23 (
// Equation(s):
// \cmos_config_2|WideOr12~23_combout  = (!\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [4] $ (((!\cmos_config_2|reg_index [3] & !\cmos_config_2|reg_index [2])))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~23 .lut_mask = 16'h5401;
defparam \cmos_config_2|WideOr12~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N18
cycloneive_lcell_comb \cmos_config_2|WideOr12~24 (
// Equation(s):
// \cmos_config_2|WideOr12~24_combout  = (\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [0])) # (!\cmos_config_2|reg_index [7] & (\cmos_config_2|WideOr12~23_combout  & ((\cmos_config_2|reg_index [2]) # (!\cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|WideOr12~23_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~24_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~24 .lut_mask = 16'hB988;
defparam \cmos_config_2|WideOr12~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N0
cycloneive_lcell_comb \cmos_config_2|WideOr12~19 (
// Equation(s):
// \cmos_config_2|WideOr12~19_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|WideOr12~24_combout  & (\cmos_config_2|WideOr12~18_combout )) # (!\cmos_config_2|WideOr12~24_combout  & ((!\cmos_config_2|WideOr12~17_combout ))))) # 
// (!\cmos_config_2|reg_index [7] & (((\cmos_config_2|WideOr12~24_combout ))))

	.dataa(\cmos_config_2|WideOr12~18_combout ),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr12~17_combout ),
	.datad(\cmos_config_2|WideOr12~24_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~19 .lut_mask = 16'hBB0C;
defparam \cmos_config_2|WideOr12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N28
cycloneive_lcell_comb \cmos_config_2|WideOr12~10 (
// Equation(s):
// \cmos_config_2|WideOr12~10_combout  = (\cmos_config_2|reg_index [7] & (((!\cmos_config_2|reg_index [3]) # (!\cmos_config_2|reg_index [0])) # (!\cmos_config_2|reg_index [2]))) # (!\cmos_config_2|reg_index [7] & (!\cmos_config_2|reg_index [0] & 
// (\cmos_config_2|reg_index [2] $ (!\cmos_config_2|reg_index [3]))))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~10 .lut_mask = 16'h2EAB;
defparam \cmos_config_2|WideOr12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N2
cycloneive_lcell_comb \cmos_config_2|WideOr12~11 (
// Equation(s):
// \cmos_config_2|WideOr12~11_combout  = (\cmos_config_2|reg_index [4] & (((\cmos_config_2|WideOr12~10_combout )))) # (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [0]) # ((\cmos_config_2|reg_index [7]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|WideOr12~10_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~11 .lut_mask = 16'hFE32;
defparam \cmos_config_2|WideOr12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N6
cycloneive_lcell_comb \cmos_config_2|WideOr12~9 (
// Equation(s):
// \cmos_config_2|WideOr12~9_combout  = (\cmos_config_2|reg_index [4] & (!\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [3]) # (!\cmos_config_2|reg_index [2])))) # (!\cmos_config_2|reg_index [4] & (!\cmos_config_2|reg_index [2] & 
// (\cmos_config_2|reg_index [0] & \cmos_config_2|reg_index [3])))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~9 .lut_mask = 16'h1A02;
defparam \cmos_config_2|WideOr12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N14
cycloneive_lcell_comb \cmos_config_2|WideOr12~21 (
// Equation(s):
// \cmos_config_2|WideOr12~21_combout  = (\cmos_config_2|reg_index [6] & (((\cmos_config_2|reg_index [7] & \cmos_config_2|WideOr12~9_combout )))) # (!\cmos_config_2|reg_index [6] & (\cmos_config_2|WideOr12~11_combout ))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|WideOr12~11_combout ),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|WideOr12~9_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~21 .lut_mask = 16'hE444;
defparam \cmos_config_2|WideOr12~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N26
cycloneive_lcell_comb \cmos_config_2|WideOr12~15 (
// Equation(s):
// \cmos_config_2|WideOr12~15_combout  = (\cmos_config_2|reg_index [0] & ((\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [2] & !\cmos_config_2|reg_index [4])) # (!\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [2] $ 
// (!\cmos_config_2|reg_index [4]))))) # (!\cmos_config_2|reg_index [0] & (((\cmos_config_2|reg_index [4]))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~15 .lut_mask = 16'h7582;
defparam \cmos_config_2|WideOr12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N14
cycloneive_lcell_comb \cmos_config_2|WideOr12~13 (
// Equation(s):
// \cmos_config_2|WideOr12~13_combout  = (\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [0]) # ((!\cmos_config_2|reg_index [2])))) # (!\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [0] $ (((\cmos_config_2|reg_index [4])))))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [3]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~13 .lut_mask = 16'hB5BA;
defparam \cmos_config_2|WideOr12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N16
cycloneive_lcell_comb \cmos_config_2|WideOr12~12 (
// Equation(s):
// \cmos_config_2|WideOr12~12_combout  = (\cmos_config_2|reg_index [0]) # ((\cmos_config_2|reg_index [3]) # ((\cmos_config_2|reg_index [2]) # (\cmos_config_2|reg_index [4])))

	.dataa(\cmos_config_2|reg_index [0]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [2]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~12 .lut_mask = 16'hFFFE;
defparam \cmos_config_2|WideOr12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N28
cycloneive_lcell_comb \cmos_config_2|WideOr12~14 (
// Equation(s):
// \cmos_config_2|WideOr12~14_combout  = (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr12~12_combout ))) # (!\cmos_config_2|reg_index [6] & (!\cmos_config_2|WideOr12~13_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr12~13_combout ),
	.datad(\cmos_config_2|WideOr12~12_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~14 .lut_mask = 16'h2301;
defparam \cmos_config_2|WideOr12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N2
cycloneive_lcell_comb \cmos_config_2|WideOr12~22 (
// Equation(s):
// \cmos_config_2|WideOr12~22_combout  = (\cmos_config_2|WideOr12~14_combout ) # ((\cmos_config_2|reg_index [6] & (\cmos_config_2|reg_index [7] & !\cmos_config_2|WideOr12~15_combout )))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr12~15_combout ),
	.datad(\cmos_config_2|WideOr12~14_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~22 .lut_mask = 16'hFF08;
defparam \cmos_config_2|WideOr12~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N16
cycloneive_lcell_comb \cmos_config_2|WideOr12~16 (
// Equation(s):
// \cmos_config_2|WideOr12~16_combout  = (\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [1])) # (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [1] & (\cmos_config_2|WideOr12~21_combout )) # (!\cmos_config_2|reg_index [1] & 
// ((\cmos_config_2|WideOr12~22_combout )))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|WideOr12~21_combout ),
	.datad(\cmos_config_2|WideOr12~22_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~16 .lut_mask = 16'hD9C8;
defparam \cmos_config_2|WideOr12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N30
cycloneive_lcell_comb \cmos_config_2|WideOr12~20 (
// Equation(s):
// \cmos_config_2|WideOr12~20_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|WideOr12~16_combout  & ((\cmos_config_2|WideOr12~19_combout ))) # (!\cmos_config_2|WideOr12~16_combout  & (\cmos_config_2|WideOr12~8_combout )))) # 
// (!\cmos_config_2|reg_index [5] & (((\cmos_config_2|WideOr12~16_combout ))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|WideOr12~8_combout ),
	.datac(\cmos_config_2|WideOr12~19_combout ),
	.datad(\cmos_config_2|WideOr12~16_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr12~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr12~20 .lut_mask = 16'hF588;
defparam \cmos_config_2|WideOr12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y20_N31
dffeas \cmos_config_2|i2c_data[9] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr12~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[9] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N12
cycloneive_lcell_comb \cmos_config_2|WideOr6~6 (
// Equation(s):
// \cmos_config_2|WideOr6~6_combout  = (!\cmos_config_2|reg_index [1] & (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [3] $ (\cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr6~6 .lut_mask = 16'h0012;
defparam \cmos_config_2|WideOr6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N14
cycloneive_lcell_comb \cmos_config_2|WideOr6~5 (
// Equation(s):
// \cmos_config_2|WideOr6~5_combout  = (!\cmos_config_2|reg_index [5] & (((\cmos_config_2|reg_index [2] & !\cmos_config_2|reg_index [1])) # (!\cmos_config_2|reg_index [3])))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [5]),
	.datad(\cmos_config_2|reg_index [3]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr6~5 .lut_mask = 16'h020F;
defparam \cmos_config_2|WideOr6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N24
cycloneive_lcell_comb \cmos_config_2|WideOr6~4 (
// Equation(s):
// \cmos_config_2|WideOr6~4_combout  = (\cmos_config_2|reg_index [7] & (((\cmos_config_2|reg_index [5]) # (!\cmos_config_2|reg_index [0])) # (!\cmos_config_2|reg_index [2])))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [7]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr6~4 .lut_mask = 16'hDF00;
defparam \cmos_config_2|WideOr6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N30
cycloneive_lcell_comb \cmos_config_2|WideOr6~7 (
// Equation(s):
// \cmos_config_2|WideOr6~7_combout  = (\cmos_config_2|WideOr6~5_combout ) # ((\cmos_config_2|WideOr6~4_combout ) # ((\cmos_config_2|WideOr6~6_combout  & \cmos_config_2|reg_index [5])))

	.dataa(\cmos_config_2|WideOr6~6_combout ),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|WideOr6~5_combout ),
	.datad(\cmos_config_2|WideOr6~4_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr6~7 .lut_mask = 16'hFFF8;
defparam \cmos_config_2|WideOr6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N24
cycloneive_lcell_comb \cmos_config_2|WideOr6~2 (
// Equation(s):
// \cmos_config_2|WideOr6~2_combout  = (\cmos_config_2|reg_index [1] & ((\cmos_config_2|reg_index [3] & ((!\cmos_config_2|reg_index [2]))) # (!\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [2]) # (!\cmos_config_2|reg_index [0]))))) # 
// (!\cmos_config_2|reg_index [1] & (((\cmos_config_2|reg_index [0]) # (\cmos_config_2|reg_index [2]))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [2]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr6~2 .lut_mask = 16'h77BC;
defparam \cmos_config_2|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N10
cycloneive_lcell_comb \cmos_config_2|WideOr6~3 (
// Equation(s):
// \cmos_config_2|WideOr6~3_combout  = (!\cmos_config_2|reg_index [4] & (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [7]) # (!\cmos_config_2|WideOr6~2_combout ))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|WideOr6~2_combout ),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr6~3 .lut_mask = 16'h0051;
defparam \cmos_config_2|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N4
cycloneive_lcell_comb \cmos_config_2|WideOr6~8 (
// Equation(s):
// \cmos_config_2|WideOr6~8_combout  = (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr6~3_combout ) # ((\cmos_config_2|reg_index [4] & \cmos_config_2|WideOr6~7_combout ))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|WideOr6~7_combout ),
	.datad(\cmos_config_2|WideOr6~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr6~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr6~8 .lut_mask = 16'h3320;
defparam \cmos_config_2|WideOr6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N18
cycloneive_lcell_comb \cmos_config_2|WideOr6~12 (
// Equation(s):
// \cmos_config_2|WideOr6~12_combout  = (\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [3] & (!\cmos_config_2|reg_index [1] & !\cmos_config_2|reg_index [0]))) # (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [1] & 
// (\cmos_config_2|reg_index [3] $ (\cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr6~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr6~12 .lut_mask = 16'h1048;
defparam \cmos_config_2|WideOr6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N8
cycloneive_lcell_comb \cmos_config_2|WideOr6~9 (
// Equation(s):
// \cmos_config_2|WideOr6~9_combout  = (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [1] & \cmos_config_2|reg_index [5])))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr6~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr6~9 .lut_mask = 16'h4000;
defparam \cmos_config_2|WideOr6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N10
cycloneive_lcell_comb \cmos_config_2|WideOr6~10 (
// Equation(s):
// \cmos_config_2|WideOr6~10_combout  = (\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [3] & (\cmos_config_2|reg_index [1]))) # (!\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [3] & (!\cmos_config_2|reg_index [1] & 
// \cmos_config_2|reg_index [0])))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [3]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr6~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr6~10 .lut_mask = 16'h8180;
defparam \cmos_config_2|WideOr6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N12
cycloneive_lcell_comb \cmos_config_2|WideOr6~11 (
// Equation(s):
// \cmos_config_2|WideOr6~11_combout  = (!\cmos_config_2|reg_index [4] & ((\cmos_config_2|WideOr6~9_combout ) # ((!\cmos_config_2|reg_index [5] & !\cmos_config_2|WideOr6~10_combout ))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [4]),
	.datac(\cmos_config_2|WideOr6~9_combout ),
	.datad(\cmos_config_2|WideOr6~10_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr6~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr6~11 .lut_mask = 16'h3031;
defparam \cmos_config_2|WideOr6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N28
cycloneive_lcell_comb \cmos_config_2|WideOr6~13 (
// Equation(s):
// \cmos_config_2|WideOr6~13_combout  = (\cmos_config_2|WideOr6~11_combout ) # ((\cmos_config_2|reg_index [5] & (\cmos_config_2|WideOr6~12_combout  & \cmos_config_2|reg_index [4])))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|WideOr6~12_combout ),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|WideOr6~11_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr6~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr6~13 .lut_mask = 16'hFF80;
defparam \cmos_config_2|WideOr6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N12
cycloneive_lcell_comb \cmos_config_2|WideOr6~14 (
// Equation(s):
// \cmos_config_2|WideOr6~14_combout  = (\cmos_config_2|WideOr6~8_combout ) # ((\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [6] & \cmos_config_2|WideOr6~13_combout )))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|WideOr6~8_combout ),
	.datad(\cmos_config_2|WideOr6~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr6~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr6~14 .lut_mask = 16'hF8F0;
defparam \cmos_config_2|WideOr6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N13
dffeas \cmos_config_2|i2c_data[16] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr6~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[16] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N18
cycloneive_lcell_comb \cmos_config_2|WideOr5~10 (
// Equation(s):
// \cmos_config_2|WideOr5~10_combout  = (!\cmos_config_2|reg_index [4] & (((\cmos_config_2|reg_index [5]) # (!\cmos_config_2|reg_index [1])) # (!\cmos_config_2|reg_index [2])))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [4]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr5~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr5~10 .lut_mask = 16'h00DF;
defparam \cmos_config_2|WideOr5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N6
cycloneive_lcell_comb \cmos_config_2|WideOr5~11 (
// Equation(s):
// \cmos_config_2|WideOr5~11_combout  = (\cmos_config_2|reg_index [7] & ((\cmos_config_2|Decoder0~1_combout ) # (\cmos_config_2|WideOr5~10_combout )))

	.dataa(\cmos_config_2|reg_index [7]),
	.datab(gnd),
	.datac(\cmos_config_2|Decoder0~1_combout ),
	.datad(\cmos_config_2|WideOr5~10_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr5~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr5~11 .lut_mask = 16'hAAA0;
defparam \cmos_config_2|WideOr5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N22
cycloneive_lcell_comb \cmos_config_2|WideOr5~13 (
// Equation(s):
// \cmos_config_2|WideOr5~13_combout  = (\cmos_config_2|reg_index [7] & (\cmos_config_2|reg_index [5] & ((!\cmos_config_2|reg_index [0]) # (!\cmos_config_2|reg_index [1])))) # (!\cmos_config_2|reg_index [7] & ((\cmos_config_2|reg_index [0] & 
// (!\cmos_config_2|reg_index [5])) # (!\cmos_config_2|reg_index [0] & ((!\cmos_config_2|reg_index [1])))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr5~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr5~13 .lut_mask = 16'h198B;
defparam \cmos_config_2|WideOr5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N30
cycloneive_lcell_comb \cmos_config_2|WideOr5~14 (
// Equation(s):
// \cmos_config_2|WideOr5~14_combout  = (\cmos_config_2|reg_index [4] & ((\cmos_config_2|reg_index [2] & (!\cmos_config_2|reg_index [7])) # (!\cmos_config_2|reg_index [2] & ((\cmos_config_2|WideOr5~13_combout )))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|WideOr5~13_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr5~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr5~14 .lut_mask = 16'h2A08;
defparam \cmos_config_2|WideOr5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N6
cycloneive_lcell_comb \cmos_config_2|WideOr5~3 (
// Equation(s):
// \cmos_config_2|WideOr5~3_combout  = (!\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [1]) # ((\cmos_config_2|reg_index [2]) # (\cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [1]),
	.datab(\cmos_config_2|reg_index [2]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr5~3 .lut_mask = 16'h00FE;
defparam \cmos_config_2|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N8
cycloneive_lcell_comb \cmos_config_2|WideOr5~4 (
// Equation(s):
// \cmos_config_2|WideOr5~4_combout  = (\cmos_config_2|WideOr5~14_combout ) # ((!\cmos_config_2|reg_index [4] & (!\cmos_config_2|reg_index [7] & \cmos_config_2|WideOr5~3_combout )))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr5~14_combout ),
	.datad(\cmos_config_2|WideOr5~3_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr5~4 .lut_mask = 16'hF1F0;
defparam \cmos_config_2|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneive_lcell_comb \cmos_config_2|WideOr5~7 (
// Equation(s):
// \cmos_config_2|WideOr5~7_combout  = (\cmos_config_2|reg_index [7]) # ((!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [0] & !\cmos_config_2|reg_index [1])))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [1]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr5~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr5~7 .lut_mask = 16'hCCDC;
defparam \cmos_config_2|WideOr5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N30
cycloneive_lcell_comb \cmos_config_2|WideOr5~5 (
// Equation(s):
// \cmos_config_2|WideOr5~5_combout  = ((\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [1] & !\cmos_config_2|reg_index [0])) # (!\cmos_config_2|reg_index [5] & (\cmos_config_2|reg_index [1] & \cmos_config_2|reg_index [0]))) # 
// (!\cmos_config_2|reg_index [2])

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [5]),
	.datac(\cmos_config_2|reg_index [1]),
	.datad(\cmos_config_2|reg_index [0]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr5~5 .lut_mask = 16'h755D;
defparam \cmos_config_2|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N26
cycloneive_lcell_comb \cmos_config_2|WideOr5~6 (
// Equation(s):
// \cmos_config_2|WideOr5~6_combout  = (!\cmos_config_2|reg_index [7] & (\cmos_config_2|WideOr5~5_combout  & (\cmos_config_2|reg_index [4] $ (\cmos_config_2|reg_index [5]))))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|WideOr5~5_combout ),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr5~6 .lut_mask = 16'h1020;
defparam \cmos_config_2|WideOr5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N28
cycloneive_lcell_comb \cmos_config_2|WideOr5~8 (
// Equation(s):
// \cmos_config_2|WideOr5~8_combout  = (\cmos_config_2|WideOr5~6_combout ) # ((\cmos_config_2|reg_index [4] & (\cmos_config_2|WideOr5~7_combout  & \cmos_config_2|reg_index [5])))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|WideOr5~7_combout ),
	.datac(\cmos_config_2|WideOr5~6_combout ),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr5~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr5~8 .lut_mask = 16'hF8F0;
defparam \cmos_config_2|WideOr5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N22
cycloneive_lcell_comb \cmos_config_2|WideOr5~9 (
// Equation(s):
// \cmos_config_2|WideOr5~9_combout  = (\cmos_config_2|reg_index [3] & ((\cmos_config_2|reg_index [6]) # ((\cmos_config_2|WideOr5~4_combout )))) # (!\cmos_config_2|reg_index [3] & (!\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr5~8_combout ))))

	.dataa(\cmos_config_2|reg_index [3]),
	.datab(\cmos_config_2|reg_index [6]),
	.datac(\cmos_config_2|WideOr5~4_combout ),
	.datad(\cmos_config_2|WideOr5~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr5~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr5~9 .lut_mask = 16'hB9A8;
defparam \cmos_config_2|WideOr5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N14
cycloneive_lcell_comb \cmos_config_2|WideOr5~1 (
// Equation(s):
// \cmos_config_2|WideOr5~1_combout  = (\cmos_config_2|reg_index [5] & ((\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [1] $ (\cmos_config_2|reg_index [0]))) # (!\cmos_config_2|reg_index [2] & (\cmos_config_2|reg_index [1] & 
// \cmos_config_2|reg_index [0]))))

	.dataa(\cmos_config_2|reg_index [2]),
	.datab(\cmos_config_2|reg_index [1]),
	.datac(\cmos_config_2|reg_index [0]),
	.datad(\cmos_config_2|reg_index [5]),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr5~1 .lut_mask = 16'h6800;
defparam \cmos_config_2|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N2
cycloneive_lcell_comb \cmos_config_2|WideOr5~0 (
// Equation(s):
// \cmos_config_2|WideOr5~0_combout  = (!\cmos_config_2|reg_index [5] & (!\cmos_config_2|reg_index [4] & (\cmos_config_2|reg_index [7] $ (\cmos_config_2|WideOr18~0_combout ))))

	.dataa(\cmos_config_2|reg_index [5]),
	.datab(\cmos_config_2|reg_index [7]),
	.datac(\cmos_config_2|reg_index [4]),
	.datad(\cmos_config_2|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr5~0 .lut_mask = 16'h0104;
defparam \cmos_config_2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N16
cycloneive_lcell_comb \cmos_config_2|WideOr5~2 (
// Equation(s):
// \cmos_config_2|WideOr5~2_combout  = (\cmos_config_2|WideOr5~0_combout ) # ((\cmos_config_2|reg_index [4] & (\cmos_config_2|WideOr5~1_combout  & \cmos_config_2|reg_index [7])))

	.dataa(\cmos_config_2|reg_index [4]),
	.datab(\cmos_config_2|WideOr5~1_combout ),
	.datac(\cmos_config_2|reg_index [7]),
	.datad(\cmos_config_2|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr5~2 .lut_mask = 16'hFF80;
defparam \cmos_config_2|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N2
cycloneive_lcell_comb \cmos_config_2|WideOr5~12 (
// Equation(s):
// \cmos_config_2|WideOr5~12_combout  = (\cmos_config_2|reg_index [6] & ((\cmos_config_2|WideOr5~9_combout  & (\cmos_config_2|WideOr5~11_combout )) # (!\cmos_config_2|WideOr5~9_combout  & ((\cmos_config_2|WideOr5~2_combout ))))) # (!\cmos_config_2|reg_index 
// [6] & (((\cmos_config_2|WideOr5~9_combout ))))

	.dataa(\cmos_config_2|reg_index [6]),
	.datab(\cmos_config_2|WideOr5~11_combout ),
	.datac(\cmos_config_2|WideOr5~9_combout ),
	.datad(\cmos_config_2|WideOr5~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|WideOr5~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|WideOr5~12 .lut_mask = 16'hDAD0;
defparam \cmos_config_2|WideOr5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N3
dffeas \cmos_config_2|i2c_data[17] (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|WideOr5~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cmos_config_2|reg_index [8]),
	.sload(gnd),
	.ena(\cmos_config_2|i2c_data[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|i2c_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|i2c_data[17] .is_wysiwyg = "true";
defparam \cmos_config_2|i2c_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N0
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~1 (
// Equation(s):
// \cmos_config_2|u1|Mux0~1_combout  = (\cmos_config_2|u1|cyc_count [0] & (((\cmos_config_2|i2c_data [17] & \cmos_config_2|u1|cyc_count [3])))) # (!\cmos_config_2|u1|cyc_count [0] & ((\cmos_config_2|i2c_data [16]) # ((!\cmos_config_2|u1|cyc_count [3]))))

	.dataa(\cmos_config_2|i2c_data [16]),
	.datab(\cmos_config_2|i2c_data [17]),
	.datac(\cmos_config_2|u1|cyc_count [0]),
	.datad(\cmos_config_2|u1|cyc_count [3]),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~1 .lut_mask = 16'hCA0F;
defparam \cmos_config_2|u1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N18
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~2 (
// Equation(s):
// \cmos_config_2|u1|Mux0~2_combout  = (\cmos_config_2|u1|cyc_count [3] & (((\cmos_config_2|u1|Mux0~1_combout )))) # (!\cmos_config_2|u1|cyc_count [3] & ((\cmos_config_2|u1|Mux0~1_combout  & ((\cmos_config_2|i2c_data [9]))) # 
// (!\cmos_config_2|u1|Mux0~1_combout  & (\cmos_config_2|i2c_data [10]))))

	.dataa(\cmos_config_2|u1|cyc_count [3]),
	.datab(\cmos_config_2|i2c_data [10]),
	.datac(\cmos_config_2|i2c_data [9]),
	.datad(\cmos_config_2|u1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~2 .lut_mask = 16'hFA44;
defparam \cmos_config_2|u1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N10
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~5 (
// Equation(s):
// \cmos_config_2|u1|Mux0~5_combout  = (\cmos_config_2|u1|cyc_count [1] & (\cmos_config_2|u1|cyc_count [2] & (\cmos_config_2|u1|Mux0~4_combout ))) # (!\cmos_config_2|u1|cyc_count [1] & (((\cmos_config_2|u1|Mux0~2_combout )) # (!\cmos_config_2|u1|cyc_count 
// [2])))

	.dataa(\cmos_config_2|u1|cyc_count [1]),
	.datab(\cmos_config_2|u1|cyc_count [2]),
	.datac(\cmos_config_2|u1|Mux0~4_combout ),
	.datad(\cmos_config_2|u1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~5 .lut_mask = 16'hD591;
defparam \cmos_config_2|u1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N6
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~8 (
// Equation(s):
// \cmos_config_2|u1|Mux0~8_combout  = (\cmos_config_2|u1|cyc_count [2] & (((\cmos_config_2|u1|Mux0~5_combout )))) # (!\cmos_config_2|u1|cyc_count [2] & ((\cmos_config_2|u1|Mux0~5_combout  & ((\cmos_config_2|u1|Mux0~7_combout ))) # 
// (!\cmos_config_2|u1|Mux0~5_combout  & (\cmos_config_2|u1|Mux0~0_combout ))))

	.dataa(\cmos_config_2|u1|Mux0~0_combout ),
	.datab(\cmos_config_2|u1|cyc_count [2]),
	.datac(\cmos_config_2|u1|Mux0~7_combout ),
	.datad(\cmos_config_2|u1|Mux0~5_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~8 .lut_mask = 16'hFC22;
defparam \cmos_config_2|u1|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N8
cycloneive_lcell_comb \cmos_config_2|u1|Mux0~21 (
// Equation(s):
// \cmos_config_2|u1|Mux0~21_combout  = (\cmos_config_2|u1|Mux0~20_combout  & (!\cmos_config_2|u1|cyc_count [4] & (\cmos_config_2|u1|reg_sdat~q ))) # (!\cmos_config_2|u1|Mux0~20_combout  & ((\cmos_config_2|u1|cyc_count [4]) # 
// ((!\cmos_config_2|u1|Mux0~8_combout ))))

	.dataa(\cmos_config_2|u1|Mux0~20_combout ),
	.datab(\cmos_config_2|u1|cyc_count [4]),
	.datac(\cmos_config_2|u1|reg_sdat~q ),
	.datad(\cmos_config_2|u1|Mux0~8_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|Mux0~21 .lut_mask = 16'h6475;
defparam \cmos_config_2|u1|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N9
dffeas \cmos_config_2|u1|reg_sdat (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|u1|Mux0~21_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|u1|reg_sdat~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|u1|reg_sdat .is_wysiwyg = "true";
defparam \cmos_config_2|u1|reg_sdat .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|always4~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|always4~0_combout  = (\u_Sdram_Control_4Port|command1|do_writea~q ) # (\u_Sdram_Control_4Port|command1|do_reada~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|command1|do_writea~q ),
	.datad(\u_Sdram_Control_4Port|command1|do_reada~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|always4~0 .lut_mask = 16'hFFF0;
defparam \u_Sdram_Control_4Port|command1|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[8]~15 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[8]~15_combout  = \u_Sdram_Control_4Port|rRD1_ADDR [8] $ (VCC)
// \u_Sdram_Control_4Port|rRD1_ADDR[8]~16  = CARRY(\u_Sdram_Control_4Port|rRD1_ADDR [8])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD1_ADDR [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[8]~15_combout ),
	.cout(\u_Sdram_Control_4Port|rRD1_ADDR[8]~16 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[8]~15 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[9]~21 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[9]~21_combout  = (\u_Sdram_Control_4Port|rRD1_ADDR [9] & (!\u_Sdram_Control_4Port|rRD1_ADDR[8]~16 )) # (!\u_Sdram_Control_4Port|rRD1_ADDR [9] & ((\u_Sdram_Control_4Port|rRD1_ADDR[8]~16 ) # (GND)))
// \u_Sdram_Control_4Port|rRD1_ADDR[9]~22  = CARRY((!\u_Sdram_Control_4Port|rRD1_ADDR[8]~16 ) # (!\u_Sdram_Control_4Port|rRD1_ADDR [9]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD1_ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD1_ADDR[8]~16 ),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[9]~21_combout ),
	.cout(\u_Sdram_Control_4Port|rRD1_ADDR[9]~22 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[9]~21 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[9]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[10]~20 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout  = (\u_getPos|u3_getPosedge|iWire_reg1~q  & (\u_Sdram_Control_4Port|RD_MASK [0] & ((\u_Sdram_Control_4Port|mRD_DONE~q )))) # (!\u_getPos|u3_getPosedge|iWire_reg1~q  & ((\u_getPos|u3_getPosedge|iWire_reg2~q ) 
// # ((\u_Sdram_Control_4Port|RD_MASK [0] & \u_Sdram_Control_4Port|mRD_DONE~q ))))

	.dataa(\u_getPos|u3_getPosedge|iWire_reg1~q ),
	.datab(\u_Sdram_Control_4Port|RD_MASK [0]),
	.datac(\u_getPos|u3_getPosedge|iWire_reg2~q ),
	.datad(\u_Sdram_Control_4Port|mRD_DONE~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[10]~20 .lut_mask = 16'hDC50;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N3
dffeas \u_Sdram_Control_4Port|rRD1_ADDR[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD1_ADDR[9]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD1_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD1_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[10]~23 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[10]~23_combout  = (\u_Sdram_Control_4Port|rRD1_ADDR [10] & (\u_Sdram_Control_4Port|rRD1_ADDR[9]~22  $ (GND))) # (!\u_Sdram_Control_4Port|rRD1_ADDR [10] & (!\u_Sdram_Control_4Port|rRD1_ADDR[9]~22  & VCC))
// \u_Sdram_Control_4Port|rRD1_ADDR[10]~24  = CARRY((\u_Sdram_Control_4Port|rRD1_ADDR [10] & !\u_Sdram_Control_4Port|rRD1_ADDR[9]~22 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD1_ADDR [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD1_ADDR[9]~22 ),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[10]~23_combout ),
	.cout(\u_Sdram_Control_4Port|rRD1_ADDR[10]~24 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[10]~23 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[10]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N5
dffeas \u_Sdram_Control_4Port|rRD1_ADDR[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD1_ADDR[10]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD1_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD1_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[11]~25 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[11]~25_combout  = (\u_Sdram_Control_4Port|rRD1_ADDR [11] & ((GND) # (!\u_Sdram_Control_4Port|rRD1_ADDR[10]~24 ))) # (!\u_Sdram_Control_4Port|rRD1_ADDR [11] & (\u_Sdram_Control_4Port|rRD1_ADDR[10]~24  $ (GND)))
// \u_Sdram_Control_4Port|rRD1_ADDR[11]~26  = CARRY((\u_Sdram_Control_4Port|rRD1_ADDR [11]) # (!\u_Sdram_Control_4Port|rRD1_ADDR[10]~24 ))

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD1_ADDR[10]~24 ),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[11]~25_combout ),
	.cout(\u_Sdram_Control_4Port|rRD1_ADDR[11]~26 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[11]~25 .lut_mask = 16'h5AAF;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[11]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N7
dffeas \u_Sdram_Control_4Port|rRD1_ADDR[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD1_ADDR[11]~25_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD1_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD1_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[12]~27 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[12]~27_combout  = (\u_Sdram_Control_4Port|rRD1_ADDR [12] & (\u_Sdram_Control_4Port|rRD1_ADDR[11]~26  $ (GND))) # (!\u_Sdram_Control_4Port|rRD1_ADDR [12] & (!\u_Sdram_Control_4Port|rRD1_ADDR[11]~26  & VCC))
// \u_Sdram_Control_4Port|rRD1_ADDR[12]~28  = CARRY((\u_Sdram_Control_4Port|rRD1_ADDR [12] & !\u_Sdram_Control_4Port|rRD1_ADDR[11]~26 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD1_ADDR [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD1_ADDR[11]~26 ),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[12]~27_combout ),
	.cout(\u_Sdram_Control_4Port|rRD1_ADDR[12]~28 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[12]~27 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[12]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N9
dffeas \u_Sdram_Control_4Port|rRD1_ADDR[12] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD1_ADDR[12]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD1_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[12] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD1_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[13]~29 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[13]~29_combout  = (\u_Sdram_Control_4Port|rRD1_ADDR [13] & ((GND) # (!\u_Sdram_Control_4Port|rRD1_ADDR[12]~28 ))) # (!\u_Sdram_Control_4Port|rRD1_ADDR [13] & (\u_Sdram_Control_4Port|rRD1_ADDR[12]~28  $ (GND)))
// \u_Sdram_Control_4Port|rRD1_ADDR[13]~30  = CARRY((\u_Sdram_Control_4Port|rRD1_ADDR [13]) # (!\u_Sdram_Control_4Port|rRD1_ADDR[12]~28 ))

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD1_ADDR[12]~28 ),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[13]~29_combout ),
	.cout(\u_Sdram_Control_4Port|rRD1_ADDR[13]~30 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[13]~29 .lut_mask = 16'h5AAF;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[13]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N11
dffeas \u_Sdram_Control_4Port|rRD1_ADDR[13] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD1_ADDR[13]~29_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD1_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[13] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD1_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[14]~31 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[14]~31_combout  = (\u_Sdram_Control_4Port|rRD1_ADDR [14] & (\u_Sdram_Control_4Port|rRD1_ADDR[13]~30  $ (GND))) # (!\u_Sdram_Control_4Port|rRD1_ADDR [14] & (!\u_Sdram_Control_4Port|rRD1_ADDR[13]~30  & VCC))
// \u_Sdram_Control_4Port|rRD1_ADDR[14]~32  = CARRY((\u_Sdram_Control_4Port|rRD1_ADDR [14] & !\u_Sdram_Control_4Port|rRD1_ADDR[13]~30 ))

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD1_ADDR[13]~30 ),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[14]~31_combout ),
	.cout(\u_Sdram_Control_4Port|rRD1_ADDR[14]~32 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[14]~31 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[14]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N13
dffeas \u_Sdram_Control_4Port|rRD1_ADDR[14] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD1_ADDR[14]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD1_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[14] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD1_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[15]~33 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[15]~33_combout  = (\u_Sdram_Control_4Port|rRD1_ADDR [15] & (!\u_Sdram_Control_4Port|rRD1_ADDR[14]~32 )) # (!\u_Sdram_Control_4Port|rRD1_ADDR [15] & ((\u_Sdram_Control_4Port|rRD1_ADDR[14]~32 ) # (GND)))
// \u_Sdram_Control_4Port|rRD1_ADDR[15]~34  = CARRY((!\u_Sdram_Control_4Port|rRD1_ADDR[14]~32 ) # (!\u_Sdram_Control_4Port|rRD1_ADDR [15]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD1_ADDR [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD1_ADDR[14]~32 ),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[15]~33_combout ),
	.cout(\u_Sdram_Control_4Port|rRD1_ADDR[15]~34 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[15]~33 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[15]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N15
dffeas \u_Sdram_Control_4Port|rRD1_ADDR[15] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD1_ADDR[15]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD1_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[15] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD1_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[16]~35 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[16]~35_combout  = (\u_Sdram_Control_4Port|rRD1_ADDR [16] & (\u_Sdram_Control_4Port|rRD1_ADDR[15]~34  $ (GND))) # (!\u_Sdram_Control_4Port|rRD1_ADDR [16] & (!\u_Sdram_Control_4Port|rRD1_ADDR[15]~34  & VCC))
// \u_Sdram_Control_4Port|rRD1_ADDR[16]~36  = CARRY((\u_Sdram_Control_4Port|rRD1_ADDR [16] & !\u_Sdram_Control_4Port|rRD1_ADDR[15]~34 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD1_ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD1_ADDR[15]~34 ),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[16]~35_combout ),
	.cout(\u_Sdram_Control_4Port|rRD1_ADDR[16]~36 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[16]~35 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[16]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N17
dffeas \u_Sdram_Control_4Port|rRD1_ADDR[16] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD1_ADDR[16]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD1_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[16] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD1_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[17]~37 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[17]~37_combout  = (\u_Sdram_Control_4Port|rRD1_ADDR [17] & (!\u_Sdram_Control_4Port|rRD1_ADDR[16]~36 )) # (!\u_Sdram_Control_4Port|rRD1_ADDR [17] & ((\u_Sdram_Control_4Port|rRD1_ADDR[16]~36 ) # (GND)))
// \u_Sdram_Control_4Port|rRD1_ADDR[17]~38  = CARRY((!\u_Sdram_Control_4Port|rRD1_ADDR[16]~36 ) # (!\u_Sdram_Control_4Port|rRD1_ADDR [17]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD1_ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD1_ADDR[16]~36 ),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[17]~37_combout ),
	.cout(\u_Sdram_Control_4Port|rRD1_ADDR[17]~38 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[17]~37 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[17]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N19
dffeas \u_Sdram_Control_4Port|rRD1_ADDR[17] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD1_ADDR[17]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD1_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[17] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD1_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[18]~39 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[18]~39_combout  = (\u_Sdram_Control_4Port|rRD1_ADDR [18] & (\u_Sdram_Control_4Port|rRD1_ADDR[17]~38  $ (GND))) # (!\u_Sdram_Control_4Port|rRD1_ADDR [18] & (!\u_Sdram_Control_4Port|rRD1_ADDR[17]~38  & VCC))
// \u_Sdram_Control_4Port|rRD1_ADDR[18]~40  = CARRY((\u_Sdram_Control_4Port|rRD1_ADDR [18] & !\u_Sdram_Control_4Port|rRD1_ADDR[17]~38 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD1_ADDR [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD1_ADDR[17]~38 ),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[18]~39_combout ),
	.cout(\u_Sdram_Control_4Port|rRD1_ADDR[18]~40 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[18]~39 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[18]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N21
dffeas \u_Sdram_Control_4Port|rRD1_ADDR[18] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD1_ADDR[18]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD1_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[18] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD1_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[19]~41 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[19]~41_combout  = (\u_Sdram_Control_4Port|rRD1_ADDR [19] & (!\u_Sdram_Control_4Port|rRD1_ADDR[18]~40 )) # (!\u_Sdram_Control_4Port|rRD1_ADDR [19] & ((\u_Sdram_Control_4Port|rRD1_ADDR[18]~40 ) # (GND)))
// \u_Sdram_Control_4Port|rRD1_ADDR[19]~42  = CARRY((!\u_Sdram_Control_4Port|rRD1_ADDR[18]~40 ) # (!\u_Sdram_Control_4Port|rRD1_ADDR [19]))

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD1_ADDR[18]~40 ),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[19]~41_combout ),
	.cout(\u_Sdram_Control_4Port|rRD1_ADDR[19]~42 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[19]~41 .lut_mask = 16'h5A5F;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[19]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N23
dffeas \u_Sdram_Control_4Port|rRD1_ADDR[19] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD1_ADDR[19]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD1_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[19] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD1_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[20]~43 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[20]~43_combout  = (\u_Sdram_Control_4Port|rRD1_ADDR [20] & (\u_Sdram_Control_4Port|rRD1_ADDR[19]~42  $ (GND))) # (!\u_Sdram_Control_4Port|rRD1_ADDR [20] & (!\u_Sdram_Control_4Port|rRD1_ADDR[19]~42  & VCC))
// \u_Sdram_Control_4Port|rRD1_ADDR[20]~44  = CARRY((\u_Sdram_Control_4Port|rRD1_ADDR [20] & !\u_Sdram_Control_4Port|rRD1_ADDR[19]~42 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD1_ADDR [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD1_ADDR[19]~42 ),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[20]~43_combout ),
	.cout(\u_Sdram_Control_4Port|rRD1_ADDR[20]~44 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[20]~43 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[20]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N25
dffeas \u_Sdram_Control_4Port|rRD1_ADDR[20] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD1_ADDR[20]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD1_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[20] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD1_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[21]~45 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[21]~45_combout  = (\u_Sdram_Control_4Port|rRD1_ADDR [21] & (!\u_Sdram_Control_4Port|rRD1_ADDR[20]~44 )) # (!\u_Sdram_Control_4Port|rRD1_ADDR [21] & ((\u_Sdram_Control_4Port|rRD1_ADDR[20]~44 ) # (GND)))
// \u_Sdram_Control_4Port|rRD1_ADDR[21]~46  = CARRY((!\u_Sdram_Control_4Port|rRD1_ADDR[20]~44 ) # (!\u_Sdram_Control_4Port|rRD1_ADDR [21]))

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD1_ADDR[20]~44 ),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[21]~45_combout ),
	.cout(\u_Sdram_Control_4Port|rRD1_ADDR[21]~46 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[21]~45 .lut_mask = 16'h5A5F;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[21]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N27
dffeas \u_Sdram_Control_4Port|rRD1_ADDR[21] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD1_ADDR[21]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD1_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[21] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD1_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[22]~47 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[22]~47_combout  = \u_Sdram_Control_4Port|rRD1_ADDR[21]~46  $ (!\u_Sdram_Control_4Port|rRD1_ADDR [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|rRD1_ADDR [22]),
	.cin(\u_Sdram_Control_4Port|rRD1_ADDR[21]~46 ),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[22]~47 .lut_mask = 16'hF00F;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[22]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N29
dffeas \u_Sdram_Control_4Port|rRD1_ADDR[22] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD1_ADDR[22]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD1_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[22] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD1_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[10]~18 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[10]~18_combout  = (!\u_Sdram_Control_4Port|rRD1_ADDR [19] & (!\u_Sdram_Control_4Port|rRD1_ADDR [22] & ((\u_getPos|u3_getPosedge|iWire_reg1~q ) # (!\u_getPos|u3_getPosedge|iWire_reg2~q ))))

	.dataa(\u_getPos|u3_getPosedge|iWire_reg1~q ),
	.datab(\u_getPos|u3_getPosedge|iWire_reg2~q ),
	.datac(\u_Sdram_Control_4Port|rRD1_ADDR [19]),
	.datad(\u_Sdram_Control_4Port|rRD1_ADDR [22]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[10]~18 .lut_mask = 16'h000B;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan3~0 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan3~0_combout  = (!\u_Sdram_Control_4Port|rRD1_ADDR [14]) # (!\u_Sdram_Control_4Port|rRD1_ADDR [15])

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|rRD1_ADDR [14]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan3~0 .lut_mask = 16'h55FF;
defparam \u_Sdram_Control_4Port|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan3~1 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan3~1_combout  = (\u_Sdram_Control_4Port|rRD1_ADDR [11] & (((!\u_Sdram_Control_4Port|rRD1_ADDR [9]) # (!\u_Sdram_Control_4Port|rRD1_ADDR [8])) # (!\u_Sdram_Control_4Port|rRD1_ADDR [10])))

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [10]),
	.datab(\u_Sdram_Control_4Port|rRD1_ADDR [8]),
	.datac(\u_Sdram_Control_4Port|rRD1_ADDR [11]),
	.datad(\u_Sdram_Control_4Port|rRD1_ADDR [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan3~1 .lut_mask = 16'h70F0;
defparam \u_Sdram_Control_4Port|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan3~2 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan3~2_combout  = (\u_Sdram_Control_4Port|LessThan3~0_combout ) # ((\u_Sdram_Control_4Port|rRD1_ADDR [13] & ((\u_Sdram_Control_4Port|LessThan3~1_combout ) # (!\u_Sdram_Control_4Port|rRD1_ADDR [12]))))

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [12]),
	.datab(\u_Sdram_Control_4Port|LessThan3~0_combout ),
	.datac(\u_Sdram_Control_4Port|rRD1_ADDR [13]),
	.datad(\u_Sdram_Control_4Port|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan3~2 .lut_mask = 16'hFCDC;
defparam \u_Sdram_Control_4Port|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[10]~17 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[10]~17_combout  = ((!\u_Sdram_Control_4Port|rRD1_ADDR [16] & (!\u_Sdram_Control_4Port|rRD1_ADDR [17] & \u_Sdram_Control_4Port|LessThan3~2_combout ))) # (!\u_Sdram_Control_4Port|rRD1_ADDR [18])

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [16]),
	.datab(\u_Sdram_Control_4Port|rRD1_ADDR [17]),
	.datac(\u_Sdram_Control_4Port|rRD1_ADDR [18]),
	.datad(\u_Sdram_Control_4Port|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[10]~17 .lut_mask = 16'h1F0F;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD1_ADDR[10]~19 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout  = ((\u_Sdram_Control_4Port|rRD1_ADDR [20]) # ((\u_Sdram_Control_4Port|rRD1_ADDR [21]) # (!\u_Sdram_Control_4Port|rRD1_ADDR[10]~17_combout ))) # (!\u_Sdram_Control_4Port|rRD1_ADDR[10]~18_combout )

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR[10]~18_combout ),
	.datab(\u_Sdram_Control_4Port|rRD1_ADDR [20]),
	.datac(\u_Sdram_Control_4Port|rRD1_ADDR [21]),
	.datad(\u_Sdram_Control_4Port|rRD1_ADDR[10]~17_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[10]~19 .lut_mask = 16'hFDFF;
defparam \u_Sdram_Control_4Port|rRD1_ADDR[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N1
dffeas \u_Sdram_Control_4Port|rRD1_ADDR[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD1_ADDR[8]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD1_ADDR[10]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD1_ADDR[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD1_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD1_ADDR[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD1_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[8]~15 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[8]~15_combout  = \u_Sdram_Control_4Port|rWR1_ADDR [8] $ (VCC)
// \u_Sdram_Control_4Port|rWR1_ADDR[8]~16  = CARRY(\u_Sdram_Control_4Port|rWR1_ADDR [8])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[8]~15_combout ),
	.cout(\u_Sdram_Control_4Port|rWR1_ADDR[8]~16 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[8]~15 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[9]~22 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[9]~22_combout  = (\u_Sdram_Control_4Port|rWR1_ADDR [9] & (!\u_Sdram_Control_4Port|rWR1_ADDR[8]~16 )) # (!\u_Sdram_Control_4Port|rWR1_ADDR [9] & ((\u_Sdram_Control_4Port|rWR1_ADDR[8]~16 ) # (GND)))
// \u_Sdram_Control_4Port|rWR1_ADDR[9]~23  = CARRY((!\u_Sdram_Control_4Port|rWR1_ADDR[8]~16 ) # (!\u_Sdram_Control_4Port|rWR1_ADDR [9]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rWR1_ADDR[8]~16 ),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[9]~22_combout ),
	.cout(\u_Sdram_Control_4Port|rWR1_ADDR[9]~23 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[9]~22 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[13]~21 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout  = (\u_getPos|u1_getPosedge|iWire_reg1~q  & (\u_Sdram_Control_4Port|WR_MASK [0] & ((\u_Sdram_Control_4Port|mWR_DONE~q )))) # (!\u_getPos|u1_getPosedge|iWire_reg1~q  & ((\u_getPos|u1_getPosedge|iWire_reg2~q ) 
// # ((\u_Sdram_Control_4Port|WR_MASK [0] & \u_Sdram_Control_4Port|mWR_DONE~q ))))

	.dataa(\u_getPos|u1_getPosedge|iWire_reg1~q ),
	.datab(\u_Sdram_Control_4Port|WR_MASK [0]),
	.datac(\u_getPos|u1_getPosedge|iWire_reg2~q ),
	.datad(\u_Sdram_Control_4Port|mWR_DONE~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[13]~21 .lut_mask = 16'hDC50;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N5
dffeas \u_Sdram_Control_4Port|rWR1_ADDR[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR1_ADDR[9]~22_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR1_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR1_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[10]~24 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[10]~24_combout  = (\u_Sdram_Control_4Port|rWR1_ADDR [10] & (\u_Sdram_Control_4Port|rWR1_ADDR[9]~23  $ (GND))) # (!\u_Sdram_Control_4Port|rWR1_ADDR [10] & (!\u_Sdram_Control_4Port|rWR1_ADDR[9]~23  & VCC))
// \u_Sdram_Control_4Port|rWR1_ADDR[10]~25  = CARRY((\u_Sdram_Control_4Port|rWR1_ADDR [10] & !\u_Sdram_Control_4Port|rWR1_ADDR[9]~23 ))

	.dataa(\u_Sdram_Control_4Port|rWR1_ADDR [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rWR1_ADDR[9]~23 ),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[10]~24_combout ),
	.cout(\u_Sdram_Control_4Port|rWR1_ADDR[10]~25 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[10]~24 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[10]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N7
dffeas \u_Sdram_Control_4Port|rWR1_ADDR[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR1_ADDR[10]~24_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR1_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR1_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[11]~26 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[11]~26_combout  = (\u_Sdram_Control_4Port|rWR1_ADDR [11] & (!\u_Sdram_Control_4Port|rWR1_ADDR[10]~25 )) # (!\u_Sdram_Control_4Port|rWR1_ADDR [11] & ((\u_Sdram_Control_4Port|rWR1_ADDR[10]~25 ) # (GND)))
// \u_Sdram_Control_4Port|rWR1_ADDR[11]~27  = CARRY((!\u_Sdram_Control_4Port|rWR1_ADDR[10]~25 ) # (!\u_Sdram_Control_4Port|rWR1_ADDR [11]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rWR1_ADDR[10]~25 ),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[11]~26_combout ),
	.cout(\u_Sdram_Control_4Port|rWR1_ADDR[11]~27 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[11]~26 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N9
dffeas \u_Sdram_Control_4Port|rWR1_ADDR[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR1_ADDR[11]~26_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR1_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR1_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[12]~28 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[12]~28_combout  = (\u_Sdram_Control_4Port|rWR1_ADDR [12] & (\u_Sdram_Control_4Port|rWR1_ADDR[11]~27  $ (GND))) # (!\u_Sdram_Control_4Port|rWR1_ADDR [12] & (!\u_Sdram_Control_4Port|rWR1_ADDR[11]~27  & VCC))
// \u_Sdram_Control_4Port|rWR1_ADDR[12]~29  = CARRY((\u_Sdram_Control_4Port|rWR1_ADDR [12] & !\u_Sdram_Control_4Port|rWR1_ADDR[11]~27 ))

	.dataa(\u_Sdram_Control_4Port|rWR1_ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rWR1_ADDR[11]~27 ),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[12]~28_combout ),
	.cout(\u_Sdram_Control_4Port|rWR1_ADDR[12]~29 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[12]~28 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N11
dffeas \u_Sdram_Control_4Port|rWR1_ADDR[12] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR1_ADDR[12]~28_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR1_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[12] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR1_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[13]~30 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[13]~30_combout  = (\u_Sdram_Control_4Port|rWR1_ADDR [13] & (!\u_Sdram_Control_4Port|rWR1_ADDR[12]~29 )) # (!\u_Sdram_Control_4Port|rWR1_ADDR [13] & ((\u_Sdram_Control_4Port|rWR1_ADDR[12]~29 ) # (GND)))
// \u_Sdram_Control_4Port|rWR1_ADDR[13]~31  = CARRY((!\u_Sdram_Control_4Port|rWR1_ADDR[12]~29 ) # (!\u_Sdram_Control_4Port|rWR1_ADDR [13]))

	.dataa(\u_Sdram_Control_4Port|rWR1_ADDR [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rWR1_ADDR[12]~29 ),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[13]~30_combout ),
	.cout(\u_Sdram_Control_4Port|rWR1_ADDR[13]~31 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[13]~30 .lut_mask = 16'h5A5F;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N13
dffeas \u_Sdram_Control_4Port|rWR1_ADDR[13] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR1_ADDR[13]~30_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR1_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[13] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR1_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[14]~32 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[14]~32_combout  = (\u_Sdram_Control_4Port|rWR1_ADDR [14] & (\u_Sdram_Control_4Port|rWR1_ADDR[13]~31  $ (GND))) # (!\u_Sdram_Control_4Port|rWR1_ADDR [14] & (!\u_Sdram_Control_4Port|rWR1_ADDR[13]~31  & VCC))
// \u_Sdram_Control_4Port|rWR1_ADDR[14]~33  = CARRY((\u_Sdram_Control_4Port|rWR1_ADDR [14] & !\u_Sdram_Control_4Port|rWR1_ADDR[13]~31 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rWR1_ADDR[13]~31 ),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[14]~32_combout ),
	.cout(\u_Sdram_Control_4Port|rWR1_ADDR[14]~33 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[14]~32 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[14]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N15
dffeas \u_Sdram_Control_4Port|rWR1_ADDR[14] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR1_ADDR[14]~32_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR1_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[14] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR1_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[15]~34 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[15]~34_combout  = (\u_Sdram_Control_4Port|rWR1_ADDR [15] & (!\u_Sdram_Control_4Port|rWR1_ADDR[14]~33 )) # (!\u_Sdram_Control_4Port|rWR1_ADDR [15] & ((\u_Sdram_Control_4Port|rWR1_ADDR[14]~33 ) # (GND)))
// \u_Sdram_Control_4Port|rWR1_ADDR[15]~35  = CARRY((!\u_Sdram_Control_4Port|rWR1_ADDR[14]~33 ) # (!\u_Sdram_Control_4Port|rWR1_ADDR [15]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rWR1_ADDR[14]~33 ),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[15]~34_combout ),
	.cout(\u_Sdram_Control_4Port|rWR1_ADDR[15]~35 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[15]~34 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \u_Sdram_Control_4Port|rWR1_ADDR[15] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR1_ADDR[15]~34_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR1_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[15] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR1_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[16]~36 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[16]~36_combout  = (\u_Sdram_Control_4Port|rWR1_ADDR [16] & (\u_Sdram_Control_4Port|rWR1_ADDR[15]~35  $ (GND))) # (!\u_Sdram_Control_4Port|rWR1_ADDR [16] & (!\u_Sdram_Control_4Port|rWR1_ADDR[15]~35  & VCC))
// \u_Sdram_Control_4Port|rWR1_ADDR[16]~37  = CARRY((\u_Sdram_Control_4Port|rWR1_ADDR [16] & !\u_Sdram_Control_4Port|rWR1_ADDR[15]~35 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rWR1_ADDR[15]~35 ),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[16]~36_combout ),
	.cout(\u_Sdram_Control_4Port|rWR1_ADDR[16]~37 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[16]~36 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[16]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N19
dffeas \u_Sdram_Control_4Port|rWR1_ADDR[16] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR1_ADDR[16]~36_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR1_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[16] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR1_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[17]~38 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[17]~38_combout  = (\u_Sdram_Control_4Port|rWR1_ADDR [17] & (!\u_Sdram_Control_4Port|rWR1_ADDR[16]~37 )) # (!\u_Sdram_Control_4Port|rWR1_ADDR [17] & ((\u_Sdram_Control_4Port|rWR1_ADDR[16]~37 ) # (GND)))
// \u_Sdram_Control_4Port|rWR1_ADDR[17]~39  = CARRY((!\u_Sdram_Control_4Port|rWR1_ADDR[16]~37 ) # (!\u_Sdram_Control_4Port|rWR1_ADDR [17]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rWR1_ADDR[16]~37 ),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[17]~38_combout ),
	.cout(\u_Sdram_Control_4Port|rWR1_ADDR[17]~39 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[17]~38 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[17]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N21
dffeas \u_Sdram_Control_4Port|rWR1_ADDR[17] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR1_ADDR[17]~38_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR1_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[17] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR1_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[18]~40 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[18]~40_combout  = (\u_Sdram_Control_4Port|rWR1_ADDR [18] & (\u_Sdram_Control_4Port|rWR1_ADDR[17]~39  $ (GND))) # (!\u_Sdram_Control_4Port|rWR1_ADDR [18] & (!\u_Sdram_Control_4Port|rWR1_ADDR[17]~39  & VCC))
// \u_Sdram_Control_4Port|rWR1_ADDR[18]~41  = CARRY((\u_Sdram_Control_4Port|rWR1_ADDR [18] & !\u_Sdram_Control_4Port|rWR1_ADDR[17]~39 ))

	.dataa(\u_Sdram_Control_4Port|rWR1_ADDR [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rWR1_ADDR[17]~39 ),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[18]~40_combout ),
	.cout(\u_Sdram_Control_4Port|rWR1_ADDR[18]~41 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[18]~40 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[18]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N23
dffeas \u_Sdram_Control_4Port|rWR1_ADDR[18] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR1_ADDR[18]~40_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR1_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[18] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR1_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[19]~42 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[19]~42_combout  = (\u_Sdram_Control_4Port|rWR1_ADDR [19] & (!\u_Sdram_Control_4Port|rWR1_ADDR[18]~41 )) # (!\u_Sdram_Control_4Port|rWR1_ADDR [19] & ((\u_Sdram_Control_4Port|rWR1_ADDR[18]~41 ) # (GND)))
// \u_Sdram_Control_4Port|rWR1_ADDR[19]~43  = CARRY((!\u_Sdram_Control_4Port|rWR1_ADDR[18]~41 ) # (!\u_Sdram_Control_4Port|rWR1_ADDR [19]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rWR1_ADDR[18]~41 ),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[19]~42_combout ),
	.cout(\u_Sdram_Control_4Port|rWR1_ADDR[19]~43 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[19]~42 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[19]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N25
dffeas \u_Sdram_Control_4Port|rWR1_ADDR[19] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR1_ADDR[19]~42_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR1_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[19] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR1_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[20]~44 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[20]~44_combout  = (\u_Sdram_Control_4Port|rWR1_ADDR [20] & (\u_Sdram_Control_4Port|rWR1_ADDR[19]~43  $ (GND))) # (!\u_Sdram_Control_4Port|rWR1_ADDR [20] & (!\u_Sdram_Control_4Port|rWR1_ADDR[19]~43  & VCC))
// \u_Sdram_Control_4Port|rWR1_ADDR[20]~45  = CARRY((\u_Sdram_Control_4Port|rWR1_ADDR [20] & !\u_Sdram_Control_4Port|rWR1_ADDR[19]~43 ))

	.dataa(\u_Sdram_Control_4Port|rWR1_ADDR [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rWR1_ADDR[19]~43 ),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[20]~44_combout ),
	.cout(\u_Sdram_Control_4Port|rWR1_ADDR[20]~45 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[20]~44 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[20]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N27
dffeas \u_Sdram_Control_4Port|rWR1_ADDR[20] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR1_ADDR[20]~44_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR1_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[20] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR1_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[21]~46 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[21]~46_combout  = (\u_Sdram_Control_4Port|rWR1_ADDR [21] & (!\u_Sdram_Control_4Port|rWR1_ADDR[20]~45 )) # (!\u_Sdram_Control_4Port|rWR1_ADDR [21] & ((\u_Sdram_Control_4Port|rWR1_ADDR[20]~45 ) # (GND)))
// \u_Sdram_Control_4Port|rWR1_ADDR[21]~47  = CARRY((!\u_Sdram_Control_4Port|rWR1_ADDR[20]~45 ) # (!\u_Sdram_Control_4Port|rWR1_ADDR [21]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rWR1_ADDR[20]~45 ),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[21]~46_combout ),
	.cout(\u_Sdram_Control_4Port|rWR1_ADDR[21]~47 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[21]~46 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[21]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N29
dffeas \u_Sdram_Control_4Port|rWR1_ADDR[21] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR1_ADDR[21]~46_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR1_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[21] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR1_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[22]~48 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[22]~48_combout  = \u_Sdram_Control_4Port|rWR1_ADDR [22] $ (!\u_Sdram_Control_4Port|rWR1_ADDR[21]~47 )

	.dataa(\u_Sdram_Control_4Port|rWR1_ADDR [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_Sdram_Control_4Port|rWR1_ADDR[21]~47 ),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[22]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[22]~48 .lut_mask = 16'hA5A5;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[22]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N31
dffeas \u_Sdram_Control_4Port|rWR1_ADDR[22] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR1_ADDR[22]~48_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR1_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[22] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR1_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[13]~17 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[13]~17_combout  = (!\u_Sdram_Control_4Port|rWR1_ADDR [19] & (!\u_Sdram_Control_4Port|rWR1_ADDR [22] & ((\u_getPos|u1_getPosedge|iWire_reg1~q ) # (!\u_getPos|u1_getPosedge|iWire_reg2~q ))))

	.dataa(\u_getPos|u1_getPosedge|iWire_reg1~q ),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [19]),
	.datac(\u_getPos|u1_getPosedge|iWire_reg2~q ),
	.datad(\u_Sdram_Control_4Port|rWR1_ADDR [22]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[13]~17 .lut_mask = 16'h0023;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[13]~18 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[13]~18_combout  = (!\u_Sdram_Control_4Port|rWR1_ADDR [20] & !\u_Sdram_Control_4Port|rWR1_ADDR [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|rWR1_ADDR [20]),
	.datad(\u_Sdram_Control_4Port|rWR1_ADDR [21]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[13]~18 .lut_mask = 16'h000F;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan1~0 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan1~0_combout  = (((!\u_Sdram_Control_4Port|rWR1_ADDR [10]) # (!\u_Sdram_Control_4Port|rWR1_ADDR [11])) # (!\u_Sdram_Control_4Port|rWR1_ADDR [8])) # (!\u_Sdram_Control_4Port|rWR1_ADDR [9])

	.dataa(\u_Sdram_Control_4Port|rWR1_ADDR [9]),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [8]),
	.datac(\u_Sdram_Control_4Port|rWR1_ADDR [11]),
	.datad(\u_Sdram_Control_4Port|rWR1_ADDR [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \u_Sdram_Control_4Port|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan1~1 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan1~1_combout  = (((!\u_Sdram_Control_4Port|rWR1_ADDR [12]) # (!\u_Sdram_Control_4Port|rWR1_ADDR [14])) # (!\u_Sdram_Control_4Port|rWR1_ADDR [15])) # (!\u_Sdram_Control_4Port|rWR1_ADDR [13])

	.dataa(\u_Sdram_Control_4Port|rWR1_ADDR [13]),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [15]),
	.datac(\u_Sdram_Control_4Port|rWR1_ADDR [14]),
	.datad(\u_Sdram_Control_4Port|rWR1_ADDR [12]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \u_Sdram_Control_4Port|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[13]~19 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[13]~19_combout  = (!\u_Sdram_Control_4Port|rWR1_ADDR [17] & (!\u_Sdram_Control_4Port|rWR1_ADDR [16] & ((\u_Sdram_Control_4Port|LessThan1~0_combout ) # (\u_Sdram_Control_4Port|LessThan1~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|LessThan1~0_combout ),
	.datab(\u_Sdram_Control_4Port|LessThan1~1_combout ),
	.datac(\u_Sdram_Control_4Port|rWR1_ADDR [17]),
	.datad(\u_Sdram_Control_4Port|rWR1_ADDR [16]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[13]~19 .lut_mask = 16'h000E;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR1_ADDR[13]~20 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout  = (((!\u_Sdram_Control_4Port|rWR1_ADDR[13]~19_combout  & \u_Sdram_Control_4Port|rWR1_ADDR [18])) # (!\u_Sdram_Control_4Port|rWR1_ADDR[13]~18_combout )) # (!\u_Sdram_Control_4Port|rWR1_ADDR[13]~17_combout )

	.dataa(\u_Sdram_Control_4Port|rWR1_ADDR[13]~17_combout ),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR[13]~18_combout ),
	.datac(\u_Sdram_Control_4Port|rWR1_ADDR[13]~19_combout ),
	.datad(\u_Sdram_Control_4Port|rWR1_ADDR [18]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[13]~20 .lut_mask = 16'h7F77;
defparam \u_Sdram_Control_4Port|rWR1_ADDR[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N3
dffeas \u_Sdram_Control_4Port|rWR1_ADDR[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR1_ADDR[8]~15_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR1_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR1_ADDR[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR1_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR[8]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR[8]~0_combout  = (\u_Sdram_Control_4Port|LessThan5~0_combout ) # ((!\u_Sdram_Control_4Port|LessThan7~0_combout  & !\u_Sdram_Control_4Port|LessThan6~0_combout ))

	.dataa(\u_Sdram_Control_4Port|LessThan5~0_combout ),
	.datab(\u_Sdram_Control_4Port|LessThan7~0_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[8]~0 .lut_mask = 16'hAABB;
defparam \u_Sdram_Control_4Port|mADDR[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add9~0 (
// Equation(s):
// \u_Sdram_Control_4Port|Add9~0_combout  = \u_Sdram_Control_4Port|rWR2_ADDR [8] $ (VCC)
// \u_Sdram_Control_4Port|Add9~1  = CARRY(\u_Sdram_Control_4Port|rWR2_ADDR [8])

	.dataa(\u_Sdram_Control_4Port|rWR2_ADDR [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|Add9~0_combout ),
	.cout(\u_Sdram_Control_4Port|Add9~1 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add9~0 .lut_mask = 16'h55AA;
defparam \u_Sdram_Control_4Port|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add9~2 (
// Equation(s):
// \u_Sdram_Control_4Port|Add9~2_combout  = (\u_Sdram_Control_4Port|rWR2_ADDR [9] & (!\u_Sdram_Control_4Port|Add9~1 )) # (!\u_Sdram_Control_4Port|rWR2_ADDR [9] & ((\u_Sdram_Control_4Port|Add9~1 ) # (GND)))
// \u_Sdram_Control_4Port|Add9~3  = CARRY((!\u_Sdram_Control_4Port|Add9~1 ) # (!\u_Sdram_Control_4Port|rWR2_ADDR [9]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add9~1 ),
	.combout(\u_Sdram_Control_4Port|Add9~2_combout ),
	.cout(\u_Sdram_Control_4Port|Add9~3 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add9~2 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~32 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~32_combout  = (\u_Sdram_Control_4Port|LessThan2~4_combout  & (\u_Sdram_Control_4Port|Add9~2_combout  & ((\u_getPos|u2_getPosedge|iWire_reg1~q ) # (!\u_getPos|u2_getPosedge|iWire_reg2~q ))))

	.dataa(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.datab(\u_Sdram_Control_4Port|Add9~2_combout ),
	.datac(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datad(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~32 .lut_mask = 16'h8088;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR[19]~28 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout  = (\u_Sdram_Control_4Port|WR_MASK [1] & ((\u_Sdram_Control_4Port|mWR_DONE~q ) # ((!\u_getPos|u2_getPosedge|iWire_reg1~q  & \u_getPos|u2_getPosedge|iWire_reg2~q )))) # (!\u_Sdram_Control_4Port|WR_MASK [1] & 
// (!\u_getPos|u2_getPosedge|iWire_reg1~q  & ((\u_getPos|u2_getPosedge|iWire_reg2~q ))))

	.dataa(\u_Sdram_Control_4Port|WR_MASK [1]),
	.datab(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datac(\u_Sdram_Control_4Port|mWR_DONE~q ),
	.datad(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[19]~28 .lut_mask = 16'hB3A0;
defparam \u_Sdram_Control_4Port|rWR2_ADDR[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N5
dffeas \u_Sdram_Control_4Port|rWR2_ADDR[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|rWR2_ADDR~32_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR2_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR2_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add9~4 (
// Equation(s):
// \u_Sdram_Control_4Port|Add9~4_combout  = (\u_Sdram_Control_4Port|rWR2_ADDR [10] & (\u_Sdram_Control_4Port|Add9~3  $ (GND))) # (!\u_Sdram_Control_4Port|rWR2_ADDR [10] & (!\u_Sdram_Control_4Port|Add9~3  & VCC))
// \u_Sdram_Control_4Port|Add9~5  = CARRY((\u_Sdram_Control_4Port|rWR2_ADDR [10] & !\u_Sdram_Control_4Port|Add9~3 ))

	.dataa(\u_Sdram_Control_4Port|rWR2_ADDR [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add9~3 ),
	.combout(\u_Sdram_Control_4Port|Add9~4_combout ),
	.cout(\u_Sdram_Control_4Port|Add9~5 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add9~4 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_4Port|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~33 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~33_combout  = (\u_Sdram_Control_4Port|Add9~4_combout  & (\u_Sdram_Control_4Port|LessThan2~4_combout  & ((\u_getPos|u2_getPosedge|iWire_reg1~q ) # (!\u_getPos|u2_getPosedge|iWire_reg2~q ))))

	.dataa(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.datab(\u_Sdram_Control_4Port|Add9~4_combout ),
	.datac(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datad(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~33 .lut_mask = 16'hC400;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N7
dffeas \u_Sdram_Control_4Port|rWR2_ADDR[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|rWR2_ADDR~33_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR2_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR2_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add9~6 (
// Equation(s):
// \u_Sdram_Control_4Port|Add9~6_combout  = (\u_Sdram_Control_4Port|rWR2_ADDR [11] & (!\u_Sdram_Control_4Port|Add9~5 )) # (!\u_Sdram_Control_4Port|rWR2_ADDR [11] & ((\u_Sdram_Control_4Port|Add9~5 ) # (GND)))
// \u_Sdram_Control_4Port|Add9~7  = CARRY((!\u_Sdram_Control_4Port|Add9~5 ) # (!\u_Sdram_Control_4Port|rWR2_ADDR [11]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add9~5 ),
	.combout(\u_Sdram_Control_4Port|Add9~6_combout ),
	.cout(\u_Sdram_Control_4Port|Add9~7 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add9~6 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~34 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~34_combout  = (\u_Sdram_Control_4Port|Add9~6_combout  & (\u_Sdram_Control_4Port|LessThan2~4_combout  & ((\u_getPos|u2_getPosedge|iWire_reg1~q ) # (!\u_getPos|u2_getPosedge|iWire_reg2~q ))))

	.dataa(\u_Sdram_Control_4Port|Add9~6_combout ),
	.datab(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.datac(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datad(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~34 .lut_mask = 16'h8088;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N9
dffeas \u_Sdram_Control_4Port|rWR2_ADDR[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|rWR2_ADDR~34_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR2_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR2_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add9~8 (
// Equation(s):
// \u_Sdram_Control_4Port|Add9~8_combout  = (\u_Sdram_Control_4Port|rWR2_ADDR [12] & (\u_Sdram_Control_4Port|Add9~7  $ (GND))) # (!\u_Sdram_Control_4Port|rWR2_ADDR [12] & (!\u_Sdram_Control_4Port|Add9~7  & VCC))
// \u_Sdram_Control_4Port|Add9~9  = CARRY((\u_Sdram_Control_4Port|rWR2_ADDR [12] & !\u_Sdram_Control_4Port|Add9~7 ))

	.dataa(\u_Sdram_Control_4Port|rWR2_ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add9~7 ),
	.combout(\u_Sdram_Control_4Port|Add9~8_combout ),
	.cout(\u_Sdram_Control_4Port|Add9~9 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add9~8 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_4Port|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~35 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~35_combout  = (\u_Sdram_Control_4Port|Add9~8_combout  & (\u_Sdram_Control_4Port|LessThan2~4_combout  & ((\u_getPos|u2_getPosedge|iWire_reg1~q ) # (!\u_getPos|u2_getPosedge|iWire_reg2~q ))))

	.dataa(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.datab(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datac(\u_Sdram_Control_4Port|Add9~8_combout ),
	.datad(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~35 .lut_mask = 16'hD000;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N11
dffeas \u_Sdram_Control_4Port|rWR2_ADDR[12] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|rWR2_ADDR~35_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR2_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[12] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR2_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add9~10 (
// Equation(s):
// \u_Sdram_Control_4Port|Add9~10_combout  = (\u_Sdram_Control_4Port|rWR2_ADDR [13] & (!\u_Sdram_Control_4Port|Add9~9 )) # (!\u_Sdram_Control_4Port|rWR2_ADDR [13] & ((\u_Sdram_Control_4Port|Add9~9 ) # (GND)))
// \u_Sdram_Control_4Port|Add9~11  = CARRY((!\u_Sdram_Control_4Port|Add9~9 ) # (!\u_Sdram_Control_4Port|rWR2_ADDR [13]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add9~9 ),
	.combout(\u_Sdram_Control_4Port|Add9~10_combout ),
	.cout(\u_Sdram_Control_4Port|Add9~11 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add9~10 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~36 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~36_combout  = (\u_Sdram_Control_4Port|Add9~10_combout  & (\u_Sdram_Control_4Port|LessThan2~4_combout  & ((\u_getPos|u2_getPosedge|iWire_reg1~q ) # (!\u_getPos|u2_getPosedge|iWire_reg2~q ))))

	.dataa(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.datab(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datac(\u_Sdram_Control_4Port|Add9~10_combout ),
	.datad(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~36 .lut_mask = 16'hD000;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N1
dffeas \u_Sdram_Control_4Port|rWR2_ADDR[13] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|rWR2_ADDR~36_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR2_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[13] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR2_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add9~12 (
// Equation(s):
// \u_Sdram_Control_4Port|Add9~12_combout  = (\u_Sdram_Control_4Port|rWR2_ADDR [14] & (\u_Sdram_Control_4Port|Add9~11  $ (GND))) # (!\u_Sdram_Control_4Port|rWR2_ADDR [14] & (!\u_Sdram_Control_4Port|Add9~11  & VCC))
// \u_Sdram_Control_4Port|Add9~13  = CARRY((\u_Sdram_Control_4Port|rWR2_ADDR [14] & !\u_Sdram_Control_4Port|Add9~11 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add9~11 ),
	.combout(\u_Sdram_Control_4Port|Add9~12_combout ),
	.cout(\u_Sdram_Control_4Port|Add9~13 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add9~12 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~37 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~37_combout  = (\u_Sdram_Control_4Port|Add9~12_combout  & (\u_Sdram_Control_4Port|LessThan2~4_combout  & ((\u_getPos|u2_getPosedge|iWire_reg1~q ) # (!\u_getPos|u2_getPosedge|iWire_reg2~q ))))

	.dataa(\u_Sdram_Control_4Port|Add9~12_combout ),
	.datab(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.datac(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datad(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~37 .lut_mask = 16'h8088;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N15
dffeas \u_Sdram_Control_4Port|rWR2_ADDR[14] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|rWR2_ADDR~37_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR2_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[14] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR2_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add9~14 (
// Equation(s):
// \u_Sdram_Control_4Port|Add9~14_combout  = (\u_Sdram_Control_4Port|rWR2_ADDR [15] & (!\u_Sdram_Control_4Port|Add9~13 )) # (!\u_Sdram_Control_4Port|rWR2_ADDR [15] & ((\u_Sdram_Control_4Port|Add9~13 ) # (GND)))
// \u_Sdram_Control_4Port|Add9~15  = CARRY((!\u_Sdram_Control_4Port|Add9~13 ) # (!\u_Sdram_Control_4Port|rWR2_ADDR [15]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add9~13 ),
	.combout(\u_Sdram_Control_4Port|Add9~14_combout ),
	.cout(\u_Sdram_Control_4Port|Add9~15 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add9~14 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~38 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~38_combout  = (\u_Sdram_Control_4Port|Add9~14_combout  & (\u_Sdram_Control_4Port|LessThan2~4_combout  & ((\u_getPos|u2_getPosedge|iWire_reg1~q ) # (!\u_getPos|u2_getPosedge|iWire_reg2~q ))))

	.dataa(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.datab(\u_Sdram_Control_4Port|Add9~14_combout ),
	.datac(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datad(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~38 .lut_mask = 16'hC400;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N17
dffeas \u_Sdram_Control_4Port|rWR2_ADDR[15] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|rWR2_ADDR~38_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR2_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[15] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR2_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add9~16 (
// Equation(s):
// \u_Sdram_Control_4Port|Add9~16_combout  = (\u_Sdram_Control_4Port|rWR2_ADDR [16] & (\u_Sdram_Control_4Port|Add9~15  $ (GND))) # (!\u_Sdram_Control_4Port|rWR2_ADDR [16] & (!\u_Sdram_Control_4Port|Add9~15  & VCC))
// \u_Sdram_Control_4Port|Add9~17  = CARRY((\u_Sdram_Control_4Port|rWR2_ADDR [16] & !\u_Sdram_Control_4Port|Add9~15 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add9~15 ),
	.combout(\u_Sdram_Control_4Port|Add9~16_combout ),
	.cout(\u_Sdram_Control_4Port|Add9~17 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add9~16 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~39 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~39_combout  = (\u_Sdram_Control_4Port|LessThan2~4_combout  & (\u_Sdram_Control_4Port|Add9~16_combout  & ((\u_getPos|u2_getPosedge|iWire_reg1~q ) # (!\u_getPos|u2_getPosedge|iWire_reg2~q ))))

	.dataa(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.datab(\u_Sdram_Control_4Port|Add9~16_combout ),
	.datac(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datad(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~39 .lut_mask = 16'h8088;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \u_Sdram_Control_4Port|rWR2_ADDR[16] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|rWR2_ADDR~39_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR2_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[16] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR2_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add9~18 (
// Equation(s):
// \u_Sdram_Control_4Port|Add9~18_combout  = (\u_Sdram_Control_4Port|rWR2_ADDR [17] & (!\u_Sdram_Control_4Port|Add9~17 )) # (!\u_Sdram_Control_4Port|rWR2_ADDR [17] & ((\u_Sdram_Control_4Port|Add9~17 ) # (GND)))
// \u_Sdram_Control_4Port|Add9~19  = CARRY((!\u_Sdram_Control_4Port|Add9~17 ) # (!\u_Sdram_Control_4Port|rWR2_ADDR [17]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add9~17 ),
	.combout(\u_Sdram_Control_4Port|Add9~18_combout ),
	.cout(\u_Sdram_Control_4Port|Add9~19 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add9~18 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~40 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~40_combout  = (\u_Sdram_Control_4Port|LessThan2~4_combout  & (\u_Sdram_Control_4Port|Add9~18_combout  & ((\u_getPos|u2_getPosedge|iWire_reg1~q ) # (!\u_getPos|u2_getPosedge|iWire_reg2~q ))))

	.dataa(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.datab(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datac(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.datad(\u_Sdram_Control_4Port|Add9~18_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~40 .lut_mask = 16'hD000;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N21
dffeas \u_Sdram_Control_4Port|rWR2_ADDR[17] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|rWR2_ADDR~40_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR2_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[17] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR2_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add9~20 (
// Equation(s):
// \u_Sdram_Control_4Port|Add9~20_combout  = (\u_Sdram_Control_4Port|rWR2_ADDR [18] & (\u_Sdram_Control_4Port|Add9~19  $ (GND))) # (!\u_Sdram_Control_4Port|rWR2_ADDR [18] & (!\u_Sdram_Control_4Port|Add9~19  & VCC))
// \u_Sdram_Control_4Port|Add9~21  = CARRY((\u_Sdram_Control_4Port|rWR2_ADDR [18] & !\u_Sdram_Control_4Port|Add9~19 ))

	.dataa(\u_Sdram_Control_4Port|rWR2_ADDR [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add9~19 ),
	.combout(\u_Sdram_Control_4Port|Add9~20_combout ),
	.cout(\u_Sdram_Control_4Port|Add9~21 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add9~20 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_4Port|Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~41 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~41_combout  = (\u_Sdram_Control_4Port|LessThan2~4_combout  & (\u_Sdram_Control_4Port|Add9~20_combout  & ((\u_getPos|u2_getPosedge|iWire_reg1~q ) # (!\u_getPos|u2_getPosedge|iWire_reg2~q ))))

	.dataa(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.datab(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datac(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.datad(\u_Sdram_Control_4Port|Add9~20_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~41_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~41 .lut_mask = 16'hD000;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N23
dffeas \u_Sdram_Control_4Port|rWR2_ADDR[18] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|rWR2_ADDR~41_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR2_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[18] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR2_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add9~22 (
// Equation(s):
// \u_Sdram_Control_4Port|Add9~22_combout  = (\u_Sdram_Control_4Port|rWR2_ADDR [19] & (!\u_Sdram_Control_4Port|Add9~21 )) # (!\u_Sdram_Control_4Port|rWR2_ADDR [19] & ((\u_Sdram_Control_4Port|Add9~21 ) # (GND)))
// \u_Sdram_Control_4Port|Add9~23  = CARRY((!\u_Sdram_Control_4Port|Add9~21 ) # (!\u_Sdram_Control_4Port|rWR2_ADDR [19]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add9~21 ),
	.combout(\u_Sdram_Control_4Port|Add9~22_combout ),
	.cout(\u_Sdram_Control_4Port|Add9~23 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add9~22 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~42 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~42_combout  = (\u_Sdram_Control_4Port|LessThan2~4_combout  & (\u_Sdram_Control_4Port|Add9~22_combout  & ((\u_getPos|u2_getPosedge|iWire_reg1~q ) # (!\u_getPos|u2_getPosedge|iWire_reg2~q ))))

	.dataa(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.datab(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datac(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.datad(\u_Sdram_Control_4Port|Add9~22_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~42_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~42 .lut_mask = 16'hD000;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N25
dffeas \u_Sdram_Control_4Port|rWR2_ADDR[19] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|rWR2_ADDR~42_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR2_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[19] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR2_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add9~24 (
// Equation(s):
// \u_Sdram_Control_4Port|Add9~24_combout  = (\u_Sdram_Control_4Port|rWR2_ADDR [20] & (!\u_Sdram_Control_4Port|Add9~23  & VCC)) # (!\u_Sdram_Control_4Port|rWR2_ADDR [20] & (\u_Sdram_Control_4Port|Add9~23  $ (GND)))
// \u_Sdram_Control_4Port|Add9~25  = CARRY((!\u_Sdram_Control_4Port|rWR2_ADDR [20] & !\u_Sdram_Control_4Port|Add9~23 ))

	.dataa(\u_Sdram_Control_4Port|rWR2_ADDR [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add9~23 ),
	.combout(\u_Sdram_Control_4Port|Add9~24_combout ),
	.cout(\u_Sdram_Control_4Port|Add9~25 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add9~24 .lut_mask = 16'h5A05;
defparam \u_Sdram_Control_4Port|Add9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~29 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~29_combout  = (\u_Sdram_Control_4Port|WR_MASK [1] & (\u_Sdram_Control_4Port|rWR2_ADDR [20] $ (((!\u_Sdram_Control_4Port|Add9~24_combout  & \u_Sdram_Control_4Port|LessThan2~4_combout )))))

	.dataa(\u_Sdram_Control_4Port|Add9~24_combout ),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [20]),
	.datac(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.datad(\u_Sdram_Control_4Port|WR_MASK [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~29 .lut_mask = 16'h9C00;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~30 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~30_combout  = (!\u_getPos|u2_getPosedge|Equal0~0_combout  & (\u_Sdram_Control_4Port|rWR2_ADDR [20] $ (((\u_Sdram_Control_4Port|mWR_DONE~q  & \u_Sdram_Control_4Port|rWR2_ADDR~29_combout )))))

	.dataa(\u_Sdram_Control_4Port|mWR_DONE~q ),
	.datab(\u_getPos|u2_getPosedge|Equal0~0_combout ),
	.datac(\u_Sdram_Control_4Port|rWR2_ADDR [20]),
	.datad(\u_Sdram_Control_4Port|rWR2_ADDR~29_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~30 .lut_mask = 16'h1230;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N9
dffeas \u_Sdram_Control_4Port|rWR2_ADDR[20] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR2_ADDR~30_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR2_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[20] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR2_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add9~26 (
// Equation(s):
// \u_Sdram_Control_4Port|Add9~26_combout  = (\u_Sdram_Control_4Port|rWR2_ADDR [21] & (!\u_Sdram_Control_4Port|Add9~25 )) # (!\u_Sdram_Control_4Port|rWR2_ADDR [21] & ((\u_Sdram_Control_4Port|Add9~25 ) # (GND)))
// \u_Sdram_Control_4Port|Add9~27  = CARRY((!\u_Sdram_Control_4Port|Add9~25 ) # (!\u_Sdram_Control_4Port|rWR2_ADDR [21]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|Add9~25 ),
	.combout(\u_Sdram_Control_4Port|Add9~26_combout ),
	.cout(\u_Sdram_Control_4Port|Add9~27 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add9~26 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|Add9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~44 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~44_combout  = (\u_Sdram_Control_4Port|LessThan2~4_combout  & (\u_Sdram_Control_4Port|Add9~26_combout  & ((\u_getPos|u2_getPosedge|iWire_reg1~q ) # (!\u_getPos|u2_getPosedge|iWire_reg2~q ))))

	.dataa(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.datab(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datac(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.datad(\u_Sdram_Control_4Port|Add9~26_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~44_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~44 .lut_mask = 16'hD000;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N29
dffeas \u_Sdram_Control_4Port|rWR2_ADDR[21] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|rWR2_ADDR~44_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR2_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[21] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR2_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|Add9~28 (
// Equation(s):
// \u_Sdram_Control_4Port|Add9~28_combout  = \u_Sdram_Control_4Port|Add9~27  $ (!\u_Sdram_Control_4Port|rWR2_ADDR [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|rWR2_ADDR [22]),
	.cin(\u_Sdram_Control_4Port|Add9~27 ),
	.combout(\u_Sdram_Control_4Port|Add9~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|Add9~28 .lut_mask = 16'hF00F;
defparam \u_Sdram_Control_4Port|Add9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~43 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~43_combout  = (\u_Sdram_Control_4Port|LessThan2~4_combout  & (\u_Sdram_Control_4Port|Add9~28_combout  & ((\u_getPos|u2_getPosedge|iWire_reg1~q ) # (!\u_getPos|u2_getPosedge|iWire_reg2~q ))))

	.dataa(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.datab(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datac(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.datad(\u_Sdram_Control_4Port|Add9~28_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~43 .lut_mask = 16'h8A00;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N29
dffeas \u_Sdram_Control_4Port|rWR2_ADDR[22] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rWR2_ADDR~43_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR2_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[22] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR2_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan2~0 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan2~0_combout  = (((!\u_Sdram_Control_4Port|rWR2_ADDR [11]) # (!\u_Sdram_Control_4Port|rWR2_ADDR [13])) # (!\u_Sdram_Control_4Port|rWR2_ADDR [10])) # (!\u_Sdram_Control_4Port|rWR2_ADDR [12])

	.dataa(\u_Sdram_Control_4Port|rWR2_ADDR [12]),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [10]),
	.datac(\u_Sdram_Control_4Port|rWR2_ADDR [13]),
	.datad(\u_Sdram_Control_4Port|rWR2_ADDR [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan2~0 .lut_mask = 16'h7FFF;
defparam \u_Sdram_Control_4Port|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan2~1 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan2~1_combout  = ((\u_Sdram_Control_4Port|LessThan2~0_combout ) # (!\u_Sdram_Control_4Port|rWR2_ADDR [9])) # (!\u_Sdram_Control_4Port|rWR2_ADDR [8])

	.dataa(\u_Sdram_Control_4Port|rWR2_ADDR [8]),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [9]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan2~1 .lut_mask = 16'hFF77;
defparam \u_Sdram_Control_4Port|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan2~2 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan2~2_combout  = ((!\u_Sdram_Control_4Port|rWR2_ADDR [14] & (\u_Sdram_Control_4Port|LessThan2~1_combout  & !\u_Sdram_Control_4Port|rWR2_ADDR [15]))) # (!\u_Sdram_Control_4Port|rWR2_ADDR [16])

	.dataa(\u_Sdram_Control_4Port|rWR2_ADDR [14]),
	.datab(\u_Sdram_Control_4Port|LessThan2~1_combout ),
	.datac(\u_Sdram_Control_4Port|rWR2_ADDR [16]),
	.datad(\u_Sdram_Control_4Port|rWR2_ADDR [15]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan2~2 .lut_mask = 16'h0F4F;
defparam \u_Sdram_Control_4Port|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan2~3 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan2~3_combout  = (!\u_Sdram_Control_4Port|rWR2_ADDR [18] & (!\u_Sdram_Control_4Port|rWR2_ADDR [17] & (!\u_Sdram_Control_4Port|rWR2_ADDR [19] & \u_Sdram_Control_4Port|LessThan2~2_combout )))

	.dataa(\u_Sdram_Control_4Port|rWR2_ADDR [18]),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [17]),
	.datac(\u_Sdram_Control_4Port|rWR2_ADDR [19]),
	.datad(\u_Sdram_Control_4Port|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan2~3 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_4Port|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan2~4 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan2~4_combout  = (!\u_Sdram_Control_4Port|rWR2_ADDR [21] & (!\u_Sdram_Control_4Port|rWR2_ADDR [22] & ((\u_Sdram_Control_4Port|rWR2_ADDR [20]) # (\u_Sdram_Control_4Port|LessThan2~3_combout ))))

	.dataa(\u_Sdram_Control_4Port|rWR2_ADDR [20]),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [21]),
	.datac(\u_Sdram_Control_4Port|rWR2_ADDR [22]),
	.datad(\u_Sdram_Control_4Port|LessThan2~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan2~4 .lut_mask = 16'h0302;
defparam \u_Sdram_Control_4Port|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|rWR2_ADDR~31 (
// Equation(s):
// \u_Sdram_Control_4Port|rWR2_ADDR~31_combout  = (\u_Sdram_Control_4Port|Add9~0_combout  & (\u_Sdram_Control_4Port|LessThan2~4_combout  & ((\u_getPos|u2_getPosedge|iWire_reg1~q ) # (!\u_getPos|u2_getPosedge|iWire_reg2~q ))))

	.dataa(\u_Sdram_Control_4Port|Add9~0_combout ),
	.datab(\u_getPos|u2_getPosedge|iWire_reg1~q ),
	.datac(\u_Sdram_Control_4Port|LessThan2~4_combout ),
	.datad(\u_getPos|u2_getPosedge|iWire_reg2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rWR2_ADDR~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR~31 .lut_mask = 16'h80A0;
defparam \u_Sdram_Control_4Port|rWR2_ADDR~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N13
dffeas \u_Sdram_Control_4Port|rWR2_ADDR[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|rWR2_ADDR~31_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_4Port|rWR2_ADDR[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rWR2_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rWR2_ADDR[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rWR2_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[8]~15 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[8]~15_combout  = \u_Sdram_Control_4Port|rRD2_ADDR [8] $ (VCC)
// \u_Sdram_Control_4Port|rRD2_ADDR[8]~16  = CARRY(\u_Sdram_Control_4Port|rRD2_ADDR [8])

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[8]~15_combout ),
	.cout(\u_Sdram_Control_4Port|rRD2_ADDR[8]~16 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[8]~15 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[9]~21 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[9]~21_combout  = (\u_Sdram_Control_4Port|rRD2_ADDR [9] & ((GND) # (!\u_Sdram_Control_4Port|rRD2_ADDR[8]~16 ))) # (!\u_Sdram_Control_4Port|rRD2_ADDR [9] & (\u_Sdram_Control_4Port|rRD2_ADDR[8]~16  $ (GND)))
// \u_Sdram_Control_4Port|rRD2_ADDR[9]~22  = CARRY((\u_Sdram_Control_4Port|rRD2_ADDR [9]) # (!\u_Sdram_Control_4Port|rRD2_ADDR[8]~16 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD2_ADDR[8]~16 ),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[9]~21_combout ),
	.cout(\u_Sdram_Control_4Port|rRD2_ADDR[9]~22 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[9]~21 .lut_mask = 16'h3CCF;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[9]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[17]~20 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout  = ((\u_Sdram_Control_4Port|RD_MASK [1] & \u_Sdram_Control_4Port|mRD_DONE~q )) # (!\u_Reset_Delay|oRST_0~q )

	.dataa(\u_Reset_Delay|oRST_0~q ),
	.datab(\u_Sdram_Control_4Port|RD_MASK [1]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|mRD_DONE~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[17]~20 .lut_mask = 16'hDD55;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N3
dffeas \u_Sdram_Control_4Port|rRD2_ADDR[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD2_ADDR[9]~21_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD2_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD2_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[10]~23 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[10]~23_combout  = (\u_Sdram_Control_4Port|rRD2_ADDR [10] & (\u_Sdram_Control_4Port|rRD2_ADDR[9]~22  $ (GND))) # (!\u_Sdram_Control_4Port|rRD2_ADDR [10] & (!\u_Sdram_Control_4Port|rRD2_ADDR[9]~22  & VCC))
// \u_Sdram_Control_4Port|rRD2_ADDR[10]~24  = CARRY((\u_Sdram_Control_4Port|rRD2_ADDR [10] & !\u_Sdram_Control_4Port|rRD2_ADDR[9]~22 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD2_ADDR[9]~22 ),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[10]~23_combout ),
	.cout(\u_Sdram_Control_4Port|rRD2_ADDR[10]~24 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[10]~23 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[10]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \u_Sdram_Control_4Port|rRD2_ADDR[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD2_ADDR[10]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD2_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD2_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[11]~25 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[11]~25_combout  = (\u_Sdram_Control_4Port|rRD2_ADDR [11] & ((GND) # (!\u_Sdram_Control_4Port|rRD2_ADDR[10]~24 ))) # (!\u_Sdram_Control_4Port|rRD2_ADDR [11] & (\u_Sdram_Control_4Port|rRD2_ADDR[10]~24  $ (GND)))
// \u_Sdram_Control_4Port|rRD2_ADDR[11]~26  = CARRY((\u_Sdram_Control_4Port|rRD2_ADDR [11]) # (!\u_Sdram_Control_4Port|rRD2_ADDR[10]~24 ))

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD2_ADDR[10]~24 ),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[11]~25_combout ),
	.cout(\u_Sdram_Control_4Port|rRD2_ADDR[11]~26 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[11]~25 .lut_mask = 16'h5AAF;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[11]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \u_Sdram_Control_4Port|rRD2_ADDR[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD2_ADDR[11]~25_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD2_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD2_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[12]~27 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[12]~27_combout  = (\u_Sdram_Control_4Port|rRD2_ADDR [12] & (\u_Sdram_Control_4Port|rRD2_ADDR[11]~26  $ (GND))) # (!\u_Sdram_Control_4Port|rRD2_ADDR [12] & (!\u_Sdram_Control_4Port|rRD2_ADDR[11]~26  & VCC))
// \u_Sdram_Control_4Port|rRD2_ADDR[12]~28  = CARRY((\u_Sdram_Control_4Port|rRD2_ADDR [12] & !\u_Sdram_Control_4Port|rRD2_ADDR[11]~26 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD2_ADDR[11]~26 ),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[12]~27_combout ),
	.cout(\u_Sdram_Control_4Port|rRD2_ADDR[12]~28 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[12]~27 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[12]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N9
dffeas \u_Sdram_Control_4Port|rRD2_ADDR[12] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD2_ADDR[12]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD2_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[12] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD2_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[13]~29 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[13]~29_combout  = (\u_Sdram_Control_4Port|rRD2_ADDR [13] & (!\u_Sdram_Control_4Port|rRD2_ADDR[12]~28 )) # (!\u_Sdram_Control_4Port|rRD2_ADDR [13] & ((\u_Sdram_Control_4Port|rRD2_ADDR[12]~28 ) # (GND)))
// \u_Sdram_Control_4Port|rRD2_ADDR[13]~30  = CARRY((!\u_Sdram_Control_4Port|rRD2_ADDR[12]~28 ) # (!\u_Sdram_Control_4Port|rRD2_ADDR [13]))

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD2_ADDR[12]~28 ),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[13]~29_combout ),
	.cout(\u_Sdram_Control_4Port|rRD2_ADDR[13]~30 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[13]~29 .lut_mask = 16'h5A5F;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[13]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \u_Sdram_Control_4Port|rRD2_ADDR[13] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD2_ADDR[13]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD2_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[13] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD2_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[14]~31 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[14]~31_combout  = (\u_Sdram_Control_4Port|rRD2_ADDR [14] & (\u_Sdram_Control_4Port|rRD2_ADDR[13]~30  $ (GND))) # (!\u_Sdram_Control_4Port|rRD2_ADDR [14] & (!\u_Sdram_Control_4Port|rRD2_ADDR[13]~30  & VCC))
// \u_Sdram_Control_4Port|rRD2_ADDR[14]~32  = CARRY((\u_Sdram_Control_4Port|rRD2_ADDR [14] & !\u_Sdram_Control_4Port|rRD2_ADDR[13]~30 ))

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD2_ADDR[13]~30 ),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[14]~31_combout ),
	.cout(\u_Sdram_Control_4Port|rRD2_ADDR[14]~32 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[14]~31 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[14]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \u_Sdram_Control_4Port|rRD2_ADDR[14] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD2_ADDR[14]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD2_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[14] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD2_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[15]~33 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[15]~33_combout  = (\u_Sdram_Control_4Port|rRD2_ADDR [15] & (!\u_Sdram_Control_4Port|rRD2_ADDR[14]~32 )) # (!\u_Sdram_Control_4Port|rRD2_ADDR [15] & ((\u_Sdram_Control_4Port|rRD2_ADDR[14]~32 ) # (GND)))
// \u_Sdram_Control_4Port|rRD2_ADDR[15]~34  = CARRY((!\u_Sdram_Control_4Port|rRD2_ADDR[14]~32 ) # (!\u_Sdram_Control_4Port|rRD2_ADDR [15]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD2_ADDR[14]~32 ),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[15]~33_combout ),
	.cout(\u_Sdram_Control_4Port|rRD2_ADDR[15]~34 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[15]~33 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[15]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N15
dffeas \u_Sdram_Control_4Port|rRD2_ADDR[15] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD2_ADDR[15]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD2_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[15] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD2_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[16]~35 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[16]~35_combout  = (\u_Sdram_Control_4Port|rRD2_ADDR [16] & (\u_Sdram_Control_4Port|rRD2_ADDR[15]~34  $ (GND))) # (!\u_Sdram_Control_4Port|rRD2_ADDR [16] & (!\u_Sdram_Control_4Port|rRD2_ADDR[15]~34  & VCC))
// \u_Sdram_Control_4Port|rRD2_ADDR[16]~36  = CARRY((\u_Sdram_Control_4Port|rRD2_ADDR [16] & !\u_Sdram_Control_4Port|rRD2_ADDR[15]~34 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD2_ADDR[15]~34 ),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[16]~35_combout ),
	.cout(\u_Sdram_Control_4Port|rRD2_ADDR[16]~36 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[16]~35 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[16]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \u_Sdram_Control_4Port|rRD2_ADDR[16] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD2_ADDR[16]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD2_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[16] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD2_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[17]~37 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[17]~37_combout  = (\u_Sdram_Control_4Port|rRD2_ADDR [17] & (!\u_Sdram_Control_4Port|rRD2_ADDR[16]~36 )) # (!\u_Sdram_Control_4Port|rRD2_ADDR [17] & ((\u_Sdram_Control_4Port|rRD2_ADDR[16]~36 ) # (GND)))
// \u_Sdram_Control_4Port|rRD2_ADDR[17]~38  = CARRY((!\u_Sdram_Control_4Port|rRD2_ADDR[16]~36 ) # (!\u_Sdram_Control_4Port|rRD2_ADDR [17]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD2_ADDR[16]~36 ),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[17]~37_combout ),
	.cout(\u_Sdram_Control_4Port|rRD2_ADDR[17]~38 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[17]~37 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[17]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \u_Sdram_Control_4Port|rRD2_ADDR[17] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD2_ADDR[17]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD2_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[17] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD2_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[18]~39 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[18]~39_combout  = (\u_Sdram_Control_4Port|rRD2_ADDR [18] & (\u_Sdram_Control_4Port|rRD2_ADDR[17]~38  $ (GND))) # (!\u_Sdram_Control_4Port|rRD2_ADDR [18] & (!\u_Sdram_Control_4Port|rRD2_ADDR[17]~38  & VCC))
// \u_Sdram_Control_4Port|rRD2_ADDR[18]~40  = CARRY((\u_Sdram_Control_4Port|rRD2_ADDR [18] & !\u_Sdram_Control_4Port|rRD2_ADDR[17]~38 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD2_ADDR[17]~38 ),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[18]~39_combout ),
	.cout(\u_Sdram_Control_4Port|rRD2_ADDR[18]~40 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[18]~39 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[18]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \u_Sdram_Control_4Port|rRD2_ADDR[18] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD2_ADDR[18]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD2_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[18] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD2_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[19]~41 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[19]~41_combout  = (\u_Sdram_Control_4Port|rRD2_ADDR [19] & (!\u_Sdram_Control_4Port|rRD2_ADDR[18]~40 )) # (!\u_Sdram_Control_4Port|rRD2_ADDR [19] & ((\u_Sdram_Control_4Port|rRD2_ADDR[18]~40 ) # (GND)))
// \u_Sdram_Control_4Port|rRD2_ADDR[19]~42  = CARRY((!\u_Sdram_Control_4Port|rRD2_ADDR[18]~40 ) # (!\u_Sdram_Control_4Port|rRD2_ADDR [19]))

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD2_ADDR[18]~40 ),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[19]~41_combout ),
	.cout(\u_Sdram_Control_4Port|rRD2_ADDR[19]~42 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[19]~41 .lut_mask = 16'h5A5F;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[19]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \u_Sdram_Control_4Port|rRD2_ADDR[19] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD2_ADDR[19]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD2_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[19] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD2_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[17]~18 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[17]~18_combout  = (!\u_Sdram_Control_4Port|rRD2_ADDR [19] & (!\u_Sdram_Control_4Port|rRD2_ADDR [18] & !\u_Sdram_Control_4Port|rRD2_ADDR [17]))

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR [19]),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [18]),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|rRD2_ADDR [17]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[17]~18 .lut_mask = 16'h0011;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[20]~43 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[20]~43_combout  = (\u_Sdram_Control_4Port|rRD2_ADDR [20] & (\u_Sdram_Control_4Port|rRD2_ADDR[19]~42  & VCC)) # (!\u_Sdram_Control_4Port|rRD2_ADDR [20] & (!\u_Sdram_Control_4Port|rRD2_ADDR[19]~42 ))
// \u_Sdram_Control_4Port|rRD2_ADDR[20]~44  = CARRY((!\u_Sdram_Control_4Port|rRD2_ADDR [20] & !\u_Sdram_Control_4Port|rRD2_ADDR[19]~42 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD2_ADDR[19]~42 ),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[20]~43_combout ),
	.cout(\u_Sdram_Control_4Port|rRD2_ADDR[20]~44 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[20]~43 .lut_mask = 16'hC303;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[20]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \u_Sdram_Control_4Port|rRD2_ADDR[20] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD2_ADDR[20]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD2_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[20] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD2_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[21]~45 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[21]~45_combout  = (\u_Sdram_Control_4Port|rRD2_ADDR [21] & (!\u_Sdram_Control_4Port|rRD2_ADDR[20]~44 )) # (!\u_Sdram_Control_4Port|rRD2_ADDR [21] & ((\u_Sdram_Control_4Port|rRD2_ADDR[20]~44 ) # (GND)))
// \u_Sdram_Control_4Port|rRD2_ADDR[21]~46  = CARRY((!\u_Sdram_Control_4Port|rRD2_ADDR[20]~44 ) # (!\u_Sdram_Control_4Port|rRD2_ADDR [21]))

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_4Port|rRD2_ADDR[20]~44 ),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[21]~45_combout ),
	.cout(\u_Sdram_Control_4Port|rRD2_ADDR[21]~46 ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[21]~45 .lut_mask = 16'h5A5F;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[21]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N27
dffeas \u_Sdram_Control_4Port|rRD2_ADDR[21] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD2_ADDR[21]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD2_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[21] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD2_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[22]~47 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[22]~47_combout  = \u_Sdram_Control_4Port|rRD2_ADDR[21]~46  $ (!\u_Sdram_Control_4Port|rRD2_ADDR [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|rRD2_ADDR [22]),
	.cin(\u_Sdram_Control_4Port|rRD2_ADDR[21]~46 ),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[22]~47 .lut_mask = 16'hF00F;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[22]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \u_Sdram_Control_4Port|rRD2_ADDR[22] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD2_ADDR[22]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD2_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[22] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD2_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[17]~17 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[17]~17_combout  = (\u_Reset_Delay|oRST_0~q  & (!\u_Sdram_Control_4Port|rRD2_ADDR [21] & !\u_Sdram_Control_4Port|rRD2_ADDR [22]))

	.dataa(gnd),
	.datab(\u_Reset_Delay|oRST_0~q ),
	.datac(\u_Sdram_Control_4Port|rRD2_ADDR [21]),
	.datad(\u_Sdram_Control_4Port|rRD2_ADDR [22]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[17]~17 .lut_mask = 16'h000C;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan4~0 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan4~0_combout  = (\u_Sdram_Control_4Port|rRD2_ADDR [11] & (((\u_Sdram_Control_4Port|rRD2_ADDR [9] & !\u_Sdram_Control_4Port|rRD2_ADDR [8])) # (!\u_Sdram_Control_4Port|rRD2_ADDR [10])))

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR [11]),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [9]),
	.datac(\u_Sdram_Control_4Port|rRD2_ADDR [10]),
	.datad(\u_Sdram_Control_4Port|rRD2_ADDR [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan4~0 .lut_mask = 16'h0A8A;
defparam \u_Sdram_Control_4Port|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan4~1 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan4~1_combout  = ((\u_Sdram_Control_4Port|LessThan4~0_combout ) # (!\u_Sdram_Control_4Port|rRD2_ADDR [12])) # (!\u_Sdram_Control_4Port|rRD2_ADDR [13])

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR [13]),
	.datab(\u_Sdram_Control_4Port|LessThan4~0_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|rRD2_ADDR [12]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan4~1 .lut_mask = 16'hDDFF;
defparam \u_Sdram_Control_4Port|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan4~2 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan4~2_combout  = ((!\u_Sdram_Control_4Port|rRD2_ADDR [15] & (!\u_Sdram_Control_4Port|rRD2_ADDR [14] & \u_Sdram_Control_4Port|LessThan4~1_combout ))) # (!\u_Sdram_Control_4Port|rRD2_ADDR [16])

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR [15]),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [14]),
	.datac(\u_Sdram_Control_4Port|rRD2_ADDR [16]),
	.datad(\u_Sdram_Control_4Port|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan4~2 .lut_mask = 16'h1F0F;
defparam \u_Sdram_Control_4Port|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|rRD2_ADDR[17]~19 (
// Equation(s):
// \u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout  = ((!\u_Sdram_Control_4Port|rRD2_ADDR [20] & ((!\u_Sdram_Control_4Port|LessThan4~2_combout ) # (!\u_Sdram_Control_4Port|rRD2_ADDR[17]~18_combout )))) # (!\u_Sdram_Control_4Port|rRD2_ADDR[17]~17_combout )

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR[17]~18_combout ),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [20]),
	.datac(\u_Sdram_Control_4Port|rRD2_ADDR[17]~17_combout ),
	.datad(\u_Sdram_Control_4Port|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[17]~19 .lut_mask = 16'h1F3F;
defparam \u_Sdram_Control_4Port|rRD2_ADDR[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \u_Sdram_Control_4Port|rRD2_ADDR[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|rRD2_ADDR[8]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Sdram_Control_4Port|rRD2_ADDR[17]~19_combout ),
	.ena(\u_Sdram_Control_4Port|rRD2_ADDR[17]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|rRD2_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|rRD2_ADDR[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|rRD2_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~1 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~1_combout  = (\u_Sdram_Control_4Port|mADDR[8]~0_combout  & (((!\u_Sdram_Control_4Port|mRD~1_combout )))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|mRD~1_combout  & 
// ((\u_Sdram_Control_4Port|rRD2_ADDR [8]))) # (!\u_Sdram_Control_4Port|mRD~1_combout  & (\u_Sdram_Control_4Port|rWR2_ADDR [8]))))

	.dataa(\u_Sdram_Control_4Port|rWR2_ADDR [8]),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [8]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|mRD~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~1 .lut_mask = 16'h0CFA;
defparam \u_Sdram_Control_4Port|mADDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~2 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~2_combout  = (\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|mADDR~1_combout  & ((\u_Sdram_Control_4Port|rWR1_ADDR [8]))) # (!\u_Sdram_Control_4Port|mADDR~1_combout  & (\u_Sdram_Control_4Port|rRD1_ADDR 
// [8])))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & (((\u_Sdram_Control_4Port|mADDR~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [8]),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [8]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|mADDR~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~2 .lut_mask = 16'hCFA0;
defparam \u_Sdram_Control_4Port|mADDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N29
dffeas \u_Sdram_Control_4Port|mADDR[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mADDR~2_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|SADDR[8]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|control1|SADDR[8]~feeder_combout  = \u_Sdram_Control_4Port|mADDR [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|mADDR [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|SADDR[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|control1|SADDR[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N25
dffeas \u_Sdram_Control_4Port|control1|SADDR[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|SADDR[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|SADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|SADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|SA~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|SA~0_combout  = (\RST_N~input_o  & ((\u_Sdram_Control_4Port|command1|do_load_mode~q ) # ((\u_Sdram_Control_4Port|command1|always4~0_combout  & \u_Sdram_Control_4Port|control1|SADDR [8]))))

	.dataa(\u_Sdram_Control_4Port|command1|always4~0_combout ),
	.datab(\RST_N~input_o ),
	.datac(\u_Sdram_Control_4Port|control1|SADDR [8]),
	.datad(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|SA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA~0 .lut_mask = 16'hCC80;
defparam \u_Sdram_Control_4Port|command1|SA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N25
dffeas \u_Sdram_Control_4Port|command1|SA[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|SA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|SA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|SA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|SA~0 (
// Equation(s):
// \u_Sdram_Control_4Port|SA~0_combout  = (\u_Sdram_Control_4Port|command1|SA [0] & (((!\u_Sdram_Control_4Port|Equal7~0_combout ) # (!\u_Sdram_Control_4Port|Equal0~0_combout )) # (!\u_Sdram_Control_4Port|ST [0])))

	.dataa(\u_Sdram_Control_4Port|ST [0]),
	.datab(\u_Sdram_Control_4Port|command1|SA [0]),
	.datac(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|SA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA~0 .lut_mask = 16'h4CCC;
defparam \u_Sdram_Control_4Port|SA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N13
dffeas \u_Sdram_Control_4Port|SA[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|SA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|SA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|SA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~3 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~3_combout  = (\u_Sdram_Control_4Port|mADDR[8]~0_combout  & (((!\u_Sdram_Control_4Port|mRD~1_combout )))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|mRD~1_combout  & 
// (!\u_Sdram_Control_4Port|rRD2_ADDR [9])) # (!\u_Sdram_Control_4Port|mRD~1_combout  & ((\u_Sdram_Control_4Port|rWR2_ADDR [9])))))

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR [9]),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [9]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|mRD~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~3 .lut_mask = 16'h05FC;
defparam \u_Sdram_Control_4Port|mADDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~4 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~4_combout  = (\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|mADDR~3_combout  & (\u_Sdram_Control_4Port|rWR1_ADDR [9])) # (!\u_Sdram_Control_4Port|mADDR~3_combout  & ((\u_Sdram_Control_4Port|rRD1_ADDR 
// [9]))))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & (((\u_Sdram_Control_4Port|mADDR~3_combout ))))

	.dataa(\u_Sdram_Control_4Port|rWR1_ADDR [9]),
	.datab(\u_Sdram_Control_4Port|rRD1_ADDR [9]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|mADDR~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~4 .lut_mask = 16'hAFC0;
defparam \u_Sdram_Control_4Port|mADDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N15
dffeas \u_Sdram_Control_4Port|mADDR[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mADDR~4_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mADDR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N23
dffeas \u_Sdram_Control_4Port|control1|SADDR[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|mADDR [9]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|SADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|SADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|SA~1 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|SA~1_combout  = (\RST_N~input_o  & ((\u_Sdram_Control_4Port|command1|do_load_mode~q ) # ((\u_Sdram_Control_4Port|command1|always4~0_combout  & \u_Sdram_Control_4Port|control1|SADDR [9]))))

	.dataa(\u_Sdram_Control_4Port|command1|always4~0_combout ),
	.datab(\RST_N~input_o ),
	.datac(\u_Sdram_Control_4Port|control1|SADDR [9]),
	.datad(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|SA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA~1 .lut_mask = 16'hCC80;
defparam \u_Sdram_Control_4Port|command1|SA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N15
dffeas \u_Sdram_Control_4Port|command1|SA[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|SA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|SA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|SA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|SA~1 (
// Equation(s):
// \u_Sdram_Control_4Port|SA~1_combout  = (\u_Sdram_Control_4Port|command1|SA [1] & (((!\u_Sdram_Control_4Port|Equal7~0_combout ) # (!\u_Sdram_Control_4Port|ST [0])) # (!\u_Sdram_Control_4Port|Equal0~0_combout )))

	.dataa(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.datab(\u_Sdram_Control_4Port|ST [0]),
	.datac(\u_Sdram_Control_4Port|command1|SA [1]),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|SA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA~1 .lut_mask = 16'h70F0;
defparam \u_Sdram_Control_4Port|SA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N7
dffeas \u_Sdram_Control_4Port|SA[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|SA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|SA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|SA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~5 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~5_combout  = (\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|rRD1_ADDR [10]) # ((!\u_Sdram_Control_4Port|mRD~1_combout )))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & 
// (((\u_Sdram_Control_4Port|rRD2_ADDR [10] & \u_Sdram_Control_4Port|mRD~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [10]),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [10]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|mRD~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~5 .lut_mask = 16'hACF0;
defparam \u_Sdram_Control_4Port|mADDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~6 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~6_combout  = (\u_Sdram_Control_4Port|mADDR~5_combout  & ((\u_Sdram_Control_4Port|rWR1_ADDR [10]) # ((\u_Sdram_Control_4Port|mRD~1_combout )))) # (!\u_Sdram_Control_4Port|mADDR~5_combout  & (((\u_Sdram_Control_4Port|rWR2_ADDR 
// [10] & !\u_Sdram_Control_4Port|mRD~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|rWR1_ADDR [10]),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [10]),
	.datac(\u_Sdram_Control_4Port|mADDR~5_combout ),
	.datad(\u_Sdram_Control_4Port|mRD~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~6 .lut_mask = 16'hF0AC;
defparam \u_Sdram_Control_4Port|mADDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N17
dffeas \u_Sdram_Control_4Port|mADDR[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mADDR~6_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|SADDR[10]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|control1|SADDR[10]~feeder_combout  = \u_Sdram_Control_4Port|mADDR [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|mADDR [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|SADDR[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[10]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|control1|SADDR[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N9
dffeas \u_Sdram_Control_4Port|control1|SADDR[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|SADDR[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|SADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|SADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|SA~2 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|SA~2_combout  = (\RST_N~input_o  & ((\u_Sdram_Control_4Port|command1|do_load_mode~q ) # ((\u_Sdram_Control_4Port|command1|always4~0_combout  & \u_Sdram_Control_4Port|control1|SADDR [10]))))

	.dataa(\u_Sdram_Control_4Port|command1|always4~0_combout ),
	.datab(\RST_N~input_o ),
	.datac(\u_Sdram_Control_4Port|control1|SADDR [10]),
	.datad(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|SA~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA~2 .lut_mask = 16'hCC80;
defparam \u_Sdram_Control_4Port|command1|SA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N5
dffeas \u_Sdram_Control_4Port|command1|SA[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|SA~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|SA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|SA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|SA~2 (
// Equation(s):
// \u_Sdram_Control_4Port|SA~2_combout  = (\u_Sdram_Control_4Port|command1|SA [2] & (((!\u_Sdram_Control_4Port|Equal7~0_combout ) # (!\u_Sdram_Control_4Port|ST [0])) # (!\u_Sdram_Control_4Port|Equal0~0_combout )))

	.dataa(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.datab(\u_Sdram_Control_4Port|ST [0]),
	.datac(\u_Sdram_Control_4Port|command1|SA [2]),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|SA~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA~2 .lut_mask = 16'h70F0;
defparam \u_Sdram_Control_4Port|SA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \u_Sdram_Control_4Port|SA[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|SA~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|SA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|SA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~7 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~7_combout  = (\u_Sdram_Control_4Port|mADDR[8]~0_combout  & (((!\u_Sdram_Control_4Port|mRD~1_combout )))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|mRD~1_combout  & 
// (!\u_Sdram_Control_4Port|rRD2_ADDR [11])) # (!\u_Sdram_Control_4Port|mRD~1_combout  & ((\u_Sdram_Control_4Port|rWR2_ADDR [11])))))

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR [11]),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [11]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|mRD~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~7 .lut_mask = 16'h05FC;
defparam \u_Sdram_Control_4Port|mADDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~8 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~8_combout  = (\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|mADDR~7_combout  & ((\u_Sdram_Control_4Port|rWR1_ADDR [11]))) # (!\u_Sdram_Control_4Port|mADDR~7_combout  & (!\u_Sdram_Control_4Port|rRD1_ADDR 
// [11])))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & (((\u_Sdram_Control_4Port|mADDR~7_combout ))))

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [11]),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [11]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|mADDR~7_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~8 .lut_mask = 16'hCF50;
defparam \u_Sdram_Control_4Port|mADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N7
dffeas \u_Sdram_Control_4Port|mADDR[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mADDR~8_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|SADDR[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|control1|SADDR[11]~feeder_combout  = \u_Sdram_Control_4Port|mADDR [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|mADDR [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|SADDR[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|control1|SADDR[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N27
dffeas \u_Sdram_Control_4Port|control1|SADDR[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|SADDR[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|SADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|SADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|SA~3 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|SA~3_combout  = (\u_Sdram_Control_4Port|command1|always4~0_combout  & (\RST_N~input_o  & (\u_Sdram_Control_4Port|control1|SADDR [11] & !\u_Sdram_Control_4Port|command1|do_load_mode~q )))

	.dataa(\u_Sdram_Control_4Port|command1|always4~0_combout ),
	.datab(\RST_N~input_o ),
	.datac(\u_Sdram_Control_4Port|control1|SADDR [11]),
	.datad(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|SA~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA~3 .lut_mask = 16'h0080;
defparam \u_Sdram_Control_4Port|command1|SA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \u_Sdram_Control_4Port|command1|SA[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|SA~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|SA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|SA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|SA~3 (
// Equation(s):
// \u_Sdram_Control_4Port|SA~3_combout  = (\u_Sdram_Control_4Port|command1|SA [3] & (((!\u_Sdram_Control_4Port|Equal7~0_combout ) # (!\u_Sdram_Control_4Port|ST [0])) # (!\u_Sdram_Control_4Port|Equal0~0_combout )))

	.dataa(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.datab(\u_Sdram_Control_4Port|ST [0]),
	.datac(\u_Sdram_Control_4Port|command1|SA [3]),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|SA~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA~3 .lut_mask = 16'h70F0;
defparam \u_Sdram_Control_4Port|SA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N27
dffeas \u_Sdram_Control_4Port|SA[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|SA~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|SA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|SA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~9 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~9_combout  = (\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|rRD1_ADDR [12]) # ((!\u_Sdram_Control_4Port|mRD~1_combout )))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & 
// (((\u_Sdram_Control_4Port|rRD2_ADDR [12] & \u_Sdram_Control_4Port|mRD~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [12]),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [12]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|mRD~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~9 .lut_mask = 16'hACF0;
defparam \u_Sdram_Control_4Port|mADDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~10 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~10_combout  = (\u_Sdram_Control_4Port|mRD~1_combout  & (((\u_Sdram_Control_4Port|mADDR~9_combout )))) # (!\u_Sdram_Control_4Port|mRD~1_combout  & ((\u_Sdram_Control_4Port|mADDR~9_combout  & ((\u_Sdram_Control_4Port|rWR1_ADDR 
// [12]))) # (!\u_Sdram_Control_4Port|mADDR~9_combout  & (\u_Sdram_Control_4Port|rWR2_ADDR [12]))))

	.dataa(\u_Sdram_Control_4Port|rWR2_ADDR [12]),
	.datab(\u_Sdram_Control_4Port|mRD~1_combout ),
	.datac(\u_Sdram_Control_4Port|rWR1_ADDR [12]),
	.datad(\u_Sdram_Control_4Port|mADDR~9_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~10 .lut_mask = 16'hFC22;
defparam \u_Sdram_Control_4Port|mADDR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N15
dffeas \u_Sdram_Control_4Port|mADDR[12] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mADDR~10_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[12] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mADDR[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N1
dffeas \u_Sdram_Control_4Port|control1|SADDR[12] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|mADDR [12]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|SADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[12] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|SADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|SA~4 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|SA~4_combout  = (\RST_N~input_o  & ((\u_Sdram_Control_4Port|command1|do_load_mode~q ) # ((\u_Sdram_Control_4Port|command1|always4~0_combout  & \u_Sdram_Control_4Port|control1|SADDR [12]))))

	.dataa(\u_Sdram_Control_4Port|command1|always4~0_combout ),
	.datab(\u_Sdram_Control_4Port|control1|SADDR [12]),
	.datac(\RST_N~input_o ),
	.datad(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|SA~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA~4 .lut_mask = 16'hF080;
defparam \u_Sdram_Control_4Port|command1|SA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \u_Sdram_Control_4Port|command1|SA[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|SA~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|SA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|SA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|SA~4 (
// Equation(s):
// \u_Sdram_Control_4Port|SA~4_combout  = (\u_Sdram_Control_4Port|command1|SA [4] & (((!\u_Sdram_Control_4Port|Equal7~0_combout ) # (!\u_Sdram_Control_4Port|ST [0])) # (!\u_Sdram_Control_4Port|Equal0~0_combout )))

	.dataa(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.datab(\u_Sdram_Control_4Port|ST [0]),
	.datac(\u_Sdram_Control_4Port|command1|SA [4]),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|SA~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA~4 .lut_mask = 16'h70F0;
defparam \u_Sdram_Control_4Port|SA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \u_Sdram_Control_4Port|SA[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|SA~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|SA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|SA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~11 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~11_combout  = (\u_Sdram_Control_4Port|mADDR[8]~0_combout  & (((!\u_Sdram_Control_4Port|mRD~1_combout )))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|mRD~1_combout  & 
// (\u_Sdram_Control_4Port|rRD2_ADDR [13])) # (!\u_Sdram_Control_4Port|mRD~1_combout  & ((\u_Sdram_Control_4Port|rWR2_ADDR [13])))))

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR [13]),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [13]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|mRD~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~11 .lut_mask = 16'h0AFC;
defparam \u_Sdram_Control_4Port|mADDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~12 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~12_combout  = (\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|mADDR~11_combout  & (\u_Sdram_Control_4Port|rWR1_ADDR [13])) # (!\u_Sdram_Control_4Port|mADDR~11_combout  & 
// ((!\u_Sdram_Control_4Port|rRD1_ADDR [13]))))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & (((\u_Sdram_Control_4Port|mADDR~11_combout ))))

	.dataa(\u_Sdram_Control_4Port|rWR1_ADDR [13]),
	.datab(\u_Sdram_Control_4Port|rRD1_ADDR [13]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|mADDR~11_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~12 .lut_mask = 16'hAF30;
defparam \u_Sdram_Control_4Port|mADDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N25
dffeas \u_Sdram_Control_4Port|mADDR[13] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mADDR~12_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[13] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|SADDR[13]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|control1|SADDR[13]~feeder_combout  = \u_Sdram_Control_4Port|mADDR [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|mADDR [13]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|SADDR[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[13]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|control1|SADDR[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N27
dffeas \u_Sdram_Control_4Port|control1|SADDR[13] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|SADDR[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|SADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[13] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|SADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|SA~5 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|SA~5_combout  = (\RST_N~input_o  & ((\u_Sdram_Control_4Port|command1|do_load_mode~q ) # ((\u_Sdram_Control_4Port|command1|always4~0_combout  & \u_Sdram_Control_4Port|control1|SADDR [13]))))

	.dataa(\u_Sdram_Control_4Port|command1|always4~0_combout ),
	.datab(\u_Sdram_Control_4Port|control1|SADDR [13]),
	.datac(\RST_N~input_o ),
	.datad(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|SA~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA~5 .lut_mask = 16'hF080;
defparam \u_Sdram_Control_4Port|command1|SA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N31
dffeas \u_Sdram_Control_4Port|command1|SA[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|SA~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|SA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|SA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|SA~5 (
// Equation(s):
// \u_Sdram_Control_4Port|SA~5_combout  = (\u_Sdram_Control_4Port|command1|SA [5] & (((!\u_Sdram_Control_4Port|Equal7~0_combout ) # (!\u_Sdram_Control_4Port|ST [0])) # (!\u_Sdram_Control_4Port|Equal0~0_combout )))

	.dataa(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.datab(\u_Sdram_Control_4Port|ST [0]),
	.datac(\u_Sdram_Control_4Port|command1|SA [5]),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|SA~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA~5 .lut_mask = 16'h70F0;
defparam \u_Sdram_Control_4Port|SA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N3
dffeas \u_Sdram_Control_4Port|SA[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|SA~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|SA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|SA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~13 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~13_combout  = (\u_Sdram_Control_4Port|mRD~1_combout  & ((\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|rRD1_ADDR [14]))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & 
// (\u_Sdram_Control_4Port|rRD2_ADDR [14])))) # (!\u_Sdram_Control_4Port|mRD~1_combout  & (((\u_Sdram_Control_4Port|mADDR[8]~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|mRD~1_combout ),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [14]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|rRD1_ADDR [14]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~13 .lut_mask = 16'hF858;
defparam \u_Sdram_Control_4Port|mADDR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~14 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~14_combout  = (\u_Sdram_Control_4Port|mADDR~13_combout  & ((\u_Sdram_Control_4Port|rWR1_ADDR [14]) # ((\u_Sdram_Control_4Port|mRD~1_combout )))) # (!\u_Sdram_Control_4Port|mADDR~13_combout  & 
// (((!\u_Sdram_Control_4Port|mRD~1_combout  & \u_Sdram_Control_4Port|rWR2_ADDR [14]))))

	.dataa(\u_Sdram_Control_4Port|rWR1_ADDR [14]),
	.datab(\u_Sdram_Control_4Port|mADDR~13_combout ),
	.datac(\u_Sdram_Control_4Port|mRD~1_combout ),
	.datad(\u_Sdram_Control_4Port|rWR2_ADDR [14]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~14 .lut_mask = 16'hCBC8;
defparam \u_Sdram_Control_4Port|mADDR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N25
dffeas \u_Sdram_Control_4Port|mADDR[14] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mADDR~14_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[14] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|SADDR[14]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|control1|SADDR[14]~feeder_combout  = \u_Sdram_Control_4Port|mADDR [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|mADDR [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|SADDR[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[14]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|control1|SADDR[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \u_Sdram_Control_4Port|control1|SADDR[14] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|SADDR[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|SADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[14] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|SADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|SA~6 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|SA~6_combout  = (\u_Sdram_Control_4Port|command1|always4~0_combout  & (\u_Sdram_Control_4Port|control1|SADDR [14] & (\RST_N~input_o  & !\u_Sdram_Control_4Port|command1|do_load_mode~q )))

	.dataa(\u_Sdram_Control_4Port|command1|always4~0_combout ),
	.datab(\u_Sdram_Control_4Port|control1|SADDR [14]),
	.datac(\RST_N~input_o ),
	.datad(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|SA~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA~6 .lut_mask = 16'h0080;
defparam \u_Sdram_Control_4Port|command1|SA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \u_Sdram_Control_4Port|command1|SA[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|SA~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|SA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|SA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|SA~6 (
// Equation(s):
// \u_Sdram_Control_4Port|SA~6_combout  = (\u_Sdram_Control_4Port|command1|SA [6] & (((!\u_Sdram_Control_4Port|Equal7~0_combout ) # (!\u_Sdram_Control_4Port|ST [0])) # (!\u_Sdram_Control_4Port|Equal0~0_combout )))

	.dataa(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.datab(\u_Sdram_Control_4Port|command1|SA [6]),
	.datac(\u_Sdram_Control_4Port|ST [0]),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|SA~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA~6 .lut_mask = 16'h4CCC;
defparam \u_Sdram_Control_4Port|SA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \u_Sdram_Control_4Port|SA[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|SA~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|SA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|SA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~15 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~15_combout  = (\u_Sdram_Control_4Port|mRD~1_combout  & (((!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & \u_Sdram_Control_4Port|rRD2_ADDR [15])))) # (!\u_Sdram_Control_4Port|mRD~1_combout  & ((\u_Sdram_Control_4Port|rWR2_ADDR 
// [15]) # ((\u_Sdram_Control_4Port|mADDR[8]~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|mRD~1_combout ),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [15]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|rRD2_ADDR [15]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~15 .lut_mask = 16'h5E54;
defparam \u_Sdram_Control_4Port|mADDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~16 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~16_combout  = (\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|mADDR~15_combout  & ((\u_Sdram_Control_4Port|rWR1_ADDR [15]))) # (!\u_Sdram_Control_4Port|mADDR~15_combout  & 
// (\u_Sdram_Control_4Port|rRD1_ADDR [15])))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & (((\u_Sdram_Control_4Port|mADDR~15_combout ))))

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [15]),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [15]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|mADDR~15_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~16 .lut_mask = 16'hCFA0;
defparam \u_Sdram_Control_4Port|mADDR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N23
dffeas \u_Sdram_Control_4Port|mADDR[15] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mADDR~16_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[15] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mADDR[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N13
dffeas \u_Sdram_Control_4Port|control1|SADDR[15] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_4Port|mADDR [15]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|SADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[15] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|SADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|SA~7 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|SA~7_combout  = (\u_Sdram_Control_4Port|control1|SADDR [15] & (!\u_Sdram_Control_4Port|command1|do_load_mode~q  & (\u_Sdram_Control_4Port|command1|always4~0_combout  & \RST_N~input_o )))

	.dataa(\u_Sdram_Control_4Port|control1|SADDR [15]),
	.datab(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.datac(\u_Sdram_Control_4Port|command1|always4~0_combout ),
	.datad(\RST_N~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|SA~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA~7 .lut_mask = 16'h2000;
defparam \u_Sdram_Control_4Port|command1|SA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \u_Sdram_Control_4Port|command1|SA[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|SA~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|SA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|SA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|SA~7 (
// Equation(s):
// \u_Sdram_Control_4Port|SA~7_combout  = (\u_Sdram_Control_4Port|command1|SA [7] & (((!\u_Sdram_Control_4Port|Equal0~0_combout ) # (!\u_Sdram_Control_4Port|Equal7~0_combout )) # (!\u_Sdram_Control_4Port|ST [0])))

	.dataa(\u_Sdram_Control_4Port|command1|SA [7]),
	.datab(\u_Sdram_Control_4Port|ST [0]),
	.datac(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.datad(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|SA~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA~7 .lut_mask = 16'h2AAA;
defparam \u_Sdram_Control_4Port|SA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N21
dffeas \u_Sdram_Control_4Port|SA[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|SA~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|SA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|SA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~17 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~17_combout  = (\u_Sdram_Control_4Port|mRD~1_combout  & ((\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|rRD1_ADDR [16]))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & 
// (\u_Sdram_Control_4Port|rRD2_ADDR [16])))) # (!\u_Sdram_Control_4Port|mRD~1_combout  & (((\u_Sdram_Control_4Port|mADDR[8]~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|mRD~1_combout ),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [16]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|rRD1_ADDR [16]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~17 .lut_mask = 16'hF858;
defparam \u_Sdram_Control_4Port|mADDR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~18 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~18_combout  = (\u_Sdram_Control_4Port|mRD~1_combout  & (\u_Sdram_Control_4Port|mADDR~17_combout )) # (!\u_Sdram_Control_4Port|mRD~1_combout  & ((\u_Sdram_Control_4Port|mADDR~17_combout  & ((\u_Sdram_Control_4Port|rWR1_ADDR 
// [16]))) # (!\u_Sdram_Control_4Port|mADDR~17_combout  & (\u_Sdram_Control_4Port|rWR2_ADDR [16]))))

	.dataa(\u_Sdram_Control_4Port|mRD~1_combout ),
	.datab(\u_Sdram_Control_4Port|mADDR~17_combout ),
	.datac(\u_Sdram_Control_4Port|rWR2_ADDR [16]),
	.datad(\u_Sdram_Control_4Port|rWR1_ADDR [16]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~18 .lut_mask = 16'hDC98;
defparam \u_Sdram_Control_4Port|mADDR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N21
dffeas \u_Sdram_Control_4Port|mADDR[16] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mADDR~18_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[16] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|SADDR[16]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|control1|SADDR[16]~feeder_combout  = \u_Sdram_Control_4Port|mADDR [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|mADDR [16]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|SADDR[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[16]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|control1|SADDR[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N27
dffeas \u_Sdram_Control_4Port|control1|SADDR[16] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|SADDR[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|SADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[16] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|SADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|SA~8 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|SA~8_combout  = (\u_Sdram_Control_4Port|control1|SADDR [16] & (!\u_Sdram_Control_4Port|command1|do_load_mode~q  & (\u_Sdram_Control_4Port|command1|always4~0_combout  & \RST_N~input_o )))

	.dataa(\u_Sdram_Control_4Port|control1|SADDR [16]),
	.datab(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.datac(\u_Sdram_Control_4Port|command1|always4~0_combout ),
	.datad(\RST_N~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|SA~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA~8 .lut_mask = 16'h2000;
defparam \u_Sdram_Control_4Port|command1|SA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N31
dffeas \u_Sdram_Control_4Port|command1|SA[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|SA~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|SA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|SA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|SA~8 (
// Equation(s):
// \u_Sdram_Control_4Port|SA~8_combout  = (\u_Sdram_Control_4Port|command1|SA [8] & (((!\u_Sdram_Control_4Port|Equal7~0_combout ) # (!\u_Sdram_Control_4Port|Equal0~0_combout )) # (!\u_Sdram_Control_4Port|ST [0])))

	.dataa(\u_Sdram_Control_4Port|ST [0]),
	.datab(\u_Sdram_Control_4Port|command1|SA [8]),
	.datac(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|SA~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA~8 .lut_mask = 16'h4CCC;
defparam \u_Sdram_Control_4Port|SA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \u_Sdram_Control_4Port|SA[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|SA~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|SA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|SA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~19 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~19_combout  = (\u_Sdram_Control_4Port|mADDR[8]~0_combout  & (((!\u_Sdram_Control_4Port|mRD~1_combout )))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|mRD~1_combout  & 
// (\u_Sdram_Control_4Port|rRD2_ADDR [17])) # (!\u_Sdram_Control_4Port|mRD~1_combout  & ((\u_Sdram_Control_4Port|rWR2_ADDR [17])))))

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR [17]),
	.datab(\u_Sdram_Control_4Port|rWR2_ADDR [17]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|mRD~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~19 .lut_mask = 16'h0AFC;
defparam \u_Sdram_Control_4Port|mADDR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~20 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~20_combout  = (\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|mADDR~19_combout  & (\u_Sdram_Control_4Port|rWR1_ADDR [17])) # (!\u_Sdram_Control_4Port|mADDR~19_combout  & 
// ((\u_Sdram_Control_4Port|rRD1_ADDR [17]))))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & (((\u_Sdram_Control_4Port|mADDR~19_combout ))))

	.dataa(\u_Sdram_Control_4Port|rWR1_ADDR [17]),
	.datab(\u_Sdram_Control_4Port|rRD1_ADDR [17]),
	.datac(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datad(\u_Sdram_Control_4Port|mADDR~19_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~20 .lut_mask = 16'hAFC0;
defparam \u_Sdram_Control_4Port|mADDR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N7
dffeas \u_Sdram_Control_4Port|mADDR[17] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mADDR~20_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[17] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|SADDR[17]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|control1|SADDR[17]~feeder_combout  = \u_Sdram_Control_4Port|mADDR [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|mADDR [17]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|SADDR[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[17]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|control1|SADDR[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N17
dffeas \u_Sdram_Control_4Port|control1|SADDR[17] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|SADDR[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|SADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[17] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|SADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|SA~9 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|SA~9_combout  = (\u_Sdram_Control_4Port|command1|always4~0_combout  & (!\u_Sdram_Control_4Port|command1|do_load_mode~q  & (\u_Sdram_Control_4Port|control1|SADDR [17] & \RST_N~input_o )))

	.dataa(\u_Sdram_Control_4Port|command1|always4~0_combout ),
	.datab(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.datac(\u_Sdram_Control_4Port|control1|SADDR [17]),
	.datad(\RST_N~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|SA~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA~9 .lut_mask = 16'h2000;
defparam \u_Sdram_Control_4Port|command1|SA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N27
dffeas \u_Sdram_Control_4Port|command1|SA[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|SA~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|SA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|SA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|SA~9 (
// Equation(s):
// \u_Sdram_Control_4Port|SA~9_combout  = (\u_Sdram_Control_4Port|command1|SA [9]) # ((\u_Sdram_Control_4Port|ST [0] & (\u_Sdram_Control_4Port|Equal0~0_combout  & \u_Sdram_Control_4Port|Equal7~0_combout )))

	.dataa(\u_Sdram_Control_4Port|ST [0]),
	.datab(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.datac(\u_Sdram_Control_4Port|command1|SA [9]),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|SA~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA~9 .lut_mask = 16'hF8F0;
defparam \u_Sdram_Control_4Port|SA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \u_Sdram_Control_4Port|SA[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|SA~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|SA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|SA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|rw_shift[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|command1|rw_shift[1]~feeder_combout  = \u_Sdram_Control_4Port|command1|always4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|command1|always4~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|rw_shift[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rw_shift[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|command1|rw_shift[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N27
dffeas \u_Sdram_Control_4Port|command1|rw_shift[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|rw_shift[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|rw_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rw_shift[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|rw_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|rw_shift~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|rw_shift~0_combout  = (\u_Sdram_Control_4Port|command1|rw_shift [1] & (!\u_Sdram_Control_4Port|command1|do_reada~q  & !\u_Sdram_Control_4Port|command1|do_writea~q ))

	.dataa(\u_Sdram_Control_4Port|command1|rw_shift [1]),
	.datab(\u_Sdram_Control_4Port|command1|do_reada~q ),
	.datac(\u_Sdram_Control_4Port|command1|do_writea~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|rw_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rw_shift~0 .lut_mask = 16'h0202;
defparam \u_Sdram_Control_4Port|command1|rw_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N13
dffeas \u_Sdram_Control_4Port|command1|rw_shift[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|rw_shift~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|rw_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rw_shift[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|rw_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|do_rw~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|do_rw~0_combout  = (\u_Sdram_Control_4Port|command1|do_writea~q  & (((\u_Sdram_Control_4Port|command1|do_rw~q )))) # (!\u_Sdram_Control_4Port|command1|do_writea~q  & ((\u_Sdram_Control_4Port|command1|do_reada~q  & 
// ((\u_Sdram_Control_4Port|command1|do_rw~q ))) # (!\u_Sdram_Control_4Port|command1|do_reada~q  & (\u_Sdram_Control_4Port|command1|rw_shift [0]))))

	.dataa(\u_Sdram_Control_4Port|command1|rw_shift [0]),
	.datab(\u_Sdram_Control_4Port|command1|do_writea~q ),
	.datac(\u_Sdram_Control_4Port|command1|do_rw~q ),
	.datad(\u_Sdram_Control_4Port|command1|do_reada~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|do_rw~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|do_rw~0 .lut_mask = 16'hF0E2;
defparam \u_Sdram_Control_4Port|command1|do_rw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N5
dffeas \u_Sdram_Control_4Port|command1|do_rw (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|do_rw~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|do_rw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|do_rw .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|do_rw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~21 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~21_combout  = (\u_Sdram_Control_4Port|mRD~1_combout  & ((\u_Sdram_Control_4Port|mADDR[8]~0_combout  & (\u_Sdram_Control_4Port|rRD1_ADDR [18])) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|rRD2_ADDR 
// [18]))))) # (!\u_Sdram_Control_4Port|mRD~1_combout  & (((\u_Sdram_Control_4Port|mADDR[8]~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [18]),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [18]),
	.datac(\u_Sdram_Control_4Port|mRD~1_combout ),
	.datad(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~21 .lut_mask = 16'hAFC0;
defparam \u_Sdram_Control_4Port|mADDR~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~22 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~22_combout  = (\u_Sdram_Control_4Port|mRD~1_combout  & (((\u_Sdram_Control_4Port|mADDR~21_combout )))) # (!\u_Sdram_Control_4Port|mRD~1_combout  & ((\u_Sdram_Control_4Port|mADDR~21_combout  & ((\u_Sdram_Control_4Port|rWR1_ADDR 
// [18]))) # (!\u_Sdram_Control_4Port|mADDR~21_combout  & (\u_Sdram_Control_4Port|rWR2_ADDR [18]))))

	.dataa(\u_Sdram_Control_4Port|rWR2_ADDR [18]),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [18]),
	.datac(\u_Sdram_Control_4Port|mRD~1_combout ),
	.datad(\u_Sdram_Control_4Port|mADDR~21_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~22 .lut_mask = 16'hFC0A;
defparam \u_Sdram_Control_4Port|mADDR~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \u_Sdram_Control_4Port|mADDR[18] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mADDR~22_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[18] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|SADDR[18]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|control1|SADDR[18]~feeder_combout  = \u_Sdram_Control_4Port|mADDR [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|mADDR [18]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|SADDR[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[18]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|control1|SADDR[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N23
dffeas \u_Sdram_Control_4Port|control1|SADDR[18] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|SADDR[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|SADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[18] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|SADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|SA~10 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|SA~10_combout  = (\u_Sdram_Control_4Port|command1|always4~0_combout  & (!\u_Sdram_Control_4Port|command1|do_rw~q  & (\u_Sdram_Control_4Port|control1|SADDR [18] & \u_Sdram_Control_4Port|command1|rw_flag~0_combout )))

	.dataa(\u_Sdram_Control_4Port|command1|always4~0_combout ),
	.datab(\u_Sdram_Control_4Port|command1|do_rw~q ),
	.datac(\u_Sdram_Control_4Port|control1|SADDR [18]),
	.datad(\u_Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|SA~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA~10 .lut_mask = 16'h2000;
defparam \u_Sdram_Control_4Port|command1|SA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N29
dffeas \u_Sdram_Control_4Port|command1|SA[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|SA~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|SA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|SA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \u_Sdram_Control_4Port|SA~10 (
// Equation(s):
// \u_Sdram_Control_4Port|SA~10_combout  = (\u_Sdram_Control_4Port|command1|SA [10] & (((!\u_Sdram_Control_4Port|Equal7~0_combout ) # (!\u_Sdram_Control_4Port|Equal0~0_combout )) # (!\u_Sdram_Control_4Port|ST [0])))

	.dataa(\u_Sdram_Control_4Port|ST [0]),
	.datab(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.datac(\u_Sdram_Control_4Port|command1|SA [10]),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|SA~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA~10 .lut_mask = 16'h70F0;
defparam \u_Sdram_Control_4Port|SA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N27
dffeas \u_Sdram_Control_4Port|SA[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|SA~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|SA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|SA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~23 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~23_combout  = (\u_Sdram_Control_4Port|mRD~1_combout  & (\u_Sdram_Control_4Port|rRD2_ADDR [19] & ((!\u_Sdram_Control_4Port|mADDR[8]~0_combout )))) # (!\u_Sdram_Control_4Port|mRD~1_combout  & (((\u_Sdram_Control_4Port|rWR2_ADDR 
// [19]) # (\u_Sdram_Control_4Port|mADDR[8]~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR [19]),
	.datab(\u_Sdram_Control_4Port|mRD~1_combout ),
	.datac(\u_Sdram_Control_4Port|rWR2_ADDR [19]),
	.datad(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~23 .lut_mask = 16'h33B8;
defparam \u_Sdram_Control_4Port|mADDR~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~24 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~24_combout  = (\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|mADDR~23_combout  & (\u_Sdram_Control_4Port|rWR1_ADDR [19])) # (!\u_Sdram_Control_4Port|mADDR~23_combout  & 
// ((\u_Sdram_Control_4Port|rRD1_ADDR [19]))))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & (((\u_Sdram_Control_4Port|mADDR~23_combout ))))

	.dataa(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [19]),
	.datac(\u_Sdram_Control_4Port|rRD1_ADDR [19]),
	.datad(\u_Sdram_Control_4Port|mADDR~23_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~24 .lut_mask = 16'hDDA0;
defparam \u_Sdram_Control_4Port|mADDR~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \u_Sdram_Control_4Port|mADDR[19] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mADDR~24_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[19] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|SADDR[19]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|control1|SADDR[19]~feeder_combout  = \u_Sdram_Control_4Port|mADDR [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|mADDR [19]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|SADDR[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[19]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|control1|SADDR[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N3
dffeas \u_Sdram_Control_4Port|control1|SADDR[19] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|SADDR[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|SADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[19] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|SADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|SA~11 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|SA~11_combout  = (\u_Sdram_Control_4Port|command1|always4~0_combout  & (!\u_Sdram_Control_4Port|command1|do_load_mode~q  & (\u_Sdram_Control_4Port|control1|SADDR [19] & \RST_N~input_o )))

	.dataa(\u_Sdram_Control_4Port|command1|always4~0_combout ),
	.datab(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.datac(\u_Sdram_Control_4Port|control1|SADDR [19]),
	.datad(\RST_N~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|SA~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA~11 .lut_mask = 16'h2000;
defparam \u_Sdram_Control_4Port|command1|SA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N5
dffeas \u_Sdram_Control_4Port|command1|SA[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|SA~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|SA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|SA[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|SA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|SA~11 (
// Equation(s):
// \u_Sdram_Control_4Port|SA~11_combout  = (\u_Sdram_Control_4Port|command1|SA [11] & (((!\u_Sdram_Control_4Port|Equal7~0_combout ) # (!\u_Sdram_Control_4Port|Equal0~0_combout )) # (!\u_Sdram_Control_4Port|ST [0])))

	.dataa(\u_Sdram_Control_4Port|ST [0]),
	.datab(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.datac(\u_Sdram_Control_4Port|command1|SA [11]),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|SA~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA~11 .lut_mask = 16'h70F0;
defparam \u_Sdram_Control_4Port|SA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N23
dffeas \u_Sdram_Control_4Port|SA[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|SA~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|SA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|SA[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|SA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|LessThan0~0 (
// Equation(s):
// \u_Sdram_Control_4Port|LessThan0~0_combout  = (\u_Sdram_Control_4Port|Equal5~2_combout  & ((!\u_Sdram_Control_4Port|ST [1]) # (!\u_Sdram_Control_4Port|ST [0])))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|ST [0]),
	.datac(\u_Sdram_Control_4Port|Equal5~2_combout ),
	.datad(\u_Sdram_Control_4Port|ST [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|LessThan0~0 .lut_mask = 16'h30F0;
defparam \u_Sdram_Control_4Port|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|DQM~0 (
// Equation(s):
// \u_Sdram_Control_4Port|DQM~0_combout  = (\u_Sdram_Control_4Port|LessThan0~0_combout ) # ((\u_Sdram_Control_4Port|Write~q  & (\u_Sdram_Control_4Port|Equal0~2_combout )) # (!\u_Sdram_Control_4Port|Write~q  & ((!\u_Sdram_Control_4Port|Read~q ))))

	.dataa(\u_Sdram_Control_4Port|LessThan0~0_combout ),
	.datab(\u_Sdram_Control_4Port|Write~q ),
	.datac(\u_Sdram_Control_4Port|Equal0~2_combout ),
	.datad(\u_Sdram_Control_4Port|Read~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|DQM~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|DQM~0 .lut_mask = 16'hEAFB;
defparam \u_Sdram_Control_4Port|DQM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|DQM[0]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|DQM[0]~feeder_combout  = \u_Sdram_Control_4Port|DQM~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|DQM~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|DQM[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|DQM[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|DQM[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N25
dffeas \u_Sdram_Control_4Port|DQM[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|DQM[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|DQM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|DQM[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|DQM[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \u_Sdram_Control_4Port|DQM[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|DQM~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|DQM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|DQM[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|DQM[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|WE_N~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|WE_N~0_combout  = (!\u_Sdram_Control_4Port|command1|do_reada~q  & (\u_Sdram_Control_4Port|command1|do_rw~q  & !\u_Sdram_Control_4Port|command1|do_writea~q ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|command1|do_reada~q ),
	.datac(\u_Sdram_Control_4Port|command1|do_rw~q ),
	.datad(\u_Sdram_Control_4Port|command1|do_writea~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|WE_N~0 .lut_mask = 16'h0030;
defparam \u_Sdram_Control_4Port|command1|WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|CS_N~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|CS_N~0_combout  = (!\u_Sdram_Control_4Port|command1|do_load_mode~q  & (!\u_Sdram_Control_4Port|command1|do_refresh~q  & !\u_Sdram_Control_4Port|command1|do_precharge~q ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.datac(\u_Sdram_Control_4Port|command1|do_refresh~q ),
	.datad(\u_Sdram_Control_4Port|command1|do_precharge~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|CS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|CS_N~0 .lut_mask = 16'h0003;
defparam \u_Sdram_Control_4Port|command1|CS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N30
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|rw_flag~1 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|rw_flag~1_combout  = (\u_Sdram_Control_4Port|command1|do_reada~q ) # ((\u_Sdram_Control_4Port|command1|CS_N~0_combout  & (\u_Sdram_Control_4Port|command1|rw_flag~q  & !\u_Sdram_Control_4Port|command1|do_writea~q )))

	.dataa(\u_Sdram_Control_4Port|command1|CS_N~0_combout ),
	.datab(\u_Sdram_Control_4Port|command1|do_reada~q ),
	.datac(\u_Sdram_Control_4Port|command1|rw_flag~q ),
	.datad(\u_Sdram_Control_4Port|command1|do_writea~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|rw_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rw_flag~1 .lut_mask = 16'hCCEC;
defparam \u_Sdram_Control_4Port|command1|rw_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N31
dffeas \u_Sdram_Control_4Port|command1|rw_flag (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|rw_flag~1_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|rw_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|rw_flag .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|rw_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|WE_N~1 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|WE_N~1_combout  = (\u_Sdram_Control_4Port|command1|do_refresh~q ) # ((\u_Sdram_Control_4Port|command1|rw_flag~0_combout  & ((\u_Sdram_Control_4Port|command1|rw_flag~q ) # (!\u_Sdram_Control_4Port|command1|WE_N~0_combout 
// ))))

	.dataa(\u_Sdram_Control_4Port|command1|WE_N~0_combout ),
	.datab(\u_Sdram_Control_4Port|command1|do_refresh~q ),
	.datac(\u_Sdram_Control_4Port|command1|rw_flag~q ),
	.datad(\u_Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|WE_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|WE_N~1 .lut_mask = 16'hFDCC;
defparam \u_Sdram_Control_4Port|command1|WE_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|WE_N~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|command1|WE_N~feeder_combout  = \u_Sdram_Control_4Port|command1|WE_N~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|command1|WE_N~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|WE_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|WE_N~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|command1|WE_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N9
dffeas \u_Sdram_Control_4Port|command1|WE_N (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|WE_N~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RST_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|WE_N .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|WE_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|WE_N~0 (
// Equation(s):
// \u_Sdram_Control_4Port|WE_N~0_combout  = (\u_Sdram_Control_4Port|command1|WE_N~q  & (((!\u_Sdram_Control_4Port|Equal7~0_combout ) # (!\u_Sdram_Control_4Port|Equal0~0_combout )) # (!\u_Sdram_Control_4Port|ST [0])))

	.dataa(\u_Sdram_Control_4Port|ST [0]),
	.datab(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.datac(\u_Sdram_Control_4Port|command1|WE_N~q ),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|WE_N~0 .lut_mask = 16'h70F0;
defparam \u_Sdram_Control_4Port|WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N21
dffeas \u_Sdram_Control_4Port|WE_N (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|WE_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|WE_N .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|WE_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|CAS_N~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|CAS_N~0_combout  = (!\u_Sdram_Control_4Port|command1|do_refresh~q  & ((\u_Sdram_Control_4Port|command1|do_precharge~q ) # ((!\u_Sdram_Control_4Port|command1|do_load_mode~q  & !\u_Sdram_Control_4Port|command1|WE_N~0_combout 
// ))))

	.dataa(\u_Sdram_Control_4Port|command1|do_refresh~q ),
	.datab(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.datac(\u_Sdram_Control_4Port|command1|WE_N~0_combout ),
	.datad(\u_Sdram_Control_4Port|command1|do_precharge~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|CAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|CAS_N~0 .lut_mask = 16'h5501;
defparam \u_Sdram_Control_4Port|command1|CAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|CAS_N~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|command1|CAS_N~feeder_combout  = \u_Sdram_Control_4Port|command1|CAS_N~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|command1|CAS_N~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|CAS_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|CAS_N~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|command1|CAS_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N15
dffeas \u_Sdram_Control_4Port|command1|CAS_N (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|CAS_N~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RST_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|CAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|CAS_N .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|CAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|CAS_N~0 (
// Equation(s):
// \u_Sdram_Control_4Port|CAS_N~0_combout  = (\u_Sdram_Control_4Port|command1|CAS_N~q ) # ((\u_Sdram_Control_4Port|ST [0] & (\u_Sdram_Control_4Port|Equal0~0_combout  & \u_Sdram_Control_4Port|Equal7~0_combout )))

	.dataa(\u_Sdram_Control_4Port|ST [0]),
	.datab(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.datac(\u_Sdram_Control_4Port|command1|CAS_N~q ),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|CAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|CAS_N~0 .lut_mask = 16'hF8F0;
defparam \u_Sdram_Control_4Port|CAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N11
dffeas \u_Sdram_Control_4Port|CAS_N (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|CAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|CAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|CAS_N .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|CAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|RAS_N~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|RAS_N~0_combout  = (\u_Sdram_Control_4Port|command1|do_precharge~q  & ((\u_Sdram_Control_4Port|command1|oe4~q ) # (\u_Sdram_Control_4Port|command1|rw_flag~q )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_4Port|command1|oe4~q ),
	.datac(\u_Sdram_Control_4Port|command1|rw_flag~q ),
	.datad(\u_Sdram_Control_4Port|command1|do_precharge~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|RAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|RAS_N~0 .lut_mask = 16'hFC00;
defparam \u_Sdram_Control_4Port|command1|RAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|RAS_N~1 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|RAS_N~1_combout  = (!\u_Sdram_Control_4Port|command1|do_refresh~q  & ((\u_Sdram_Control_4Port|command1|RAS_N~0_combout ) # ((\u_Sdram_Control_4Port|command1|rw_flag~0_combout  & 
// !\u_Sdram_Control_4Port|command1|always4~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|command1|RAS_N~0_combout ),
	.datab(\u_Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.datac(\u_Sdram_Control_4Port|command1|do_refresh~q ),
	.datad(\u_Sdram_Control_4Port|command1|always4~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|RAS_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|RAS_N~1 .lut_mask = 16'h0A0E;
defparam \u_Sdram_Control_4Port|command1|RAS_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|RAS_N~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|command1|RAS_N~feeder_combout  = \u_Sdram_Control_4Port|command1|RAS_N~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|command1|RAS_N~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|RAS_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|RAS_N~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|command1|RAS_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N9
dffeas \u_Sdram_Control_4Port|command1|RAS_N (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|RAS_N~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RST_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|RAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|RAS_N .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|RAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|RAS_N~0 (
// Equation(s):
// \u_Sdram_Control_4Port|RAS_N~0_combout  = (\u_Sdram_Control_4Port|command1|RAS_N~q  & (((!\u_Sdram_Control_4Port|Equal7~0_combout ) # (!\u_Sdram_Control_4Port|Equal0~0_combout )) # (!\u_Sdram_Control_4Port|ST [0])))

	.dataa(\u_Sdram_Control_4Port|ST [0]),
	.datab(\u_Sdram_Control_4Port|Equal0~0_combout ),
	.datac(\u_Sdram_Control_4Port|command1|RAS_N~q ),
	.datad(\u_Sdram_Control_4Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|RAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|RAS_N~0 .lut_mask = 16'h70F0;
defparam \u_Sdram_Control_4Port|RAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N17
dffeas \u_Sdram_Control_4Port|RAS_N (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|RAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|RAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|RAS_N .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|RAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~25 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~25_combout  = (\u_Sdram_Control_4Port|mRD~1_combout  & ((\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|rRD1_ADDR [22]))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & 
// (\u_Sdram_Control_4Port|rRD2_ADDR [22])))) # (!\u_Sdram_Control_4Port|mRD~1_combout  & (((\u_Sdram_Control_4Port|mADDR[8]~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|rRD2_ADDR [22]),
	.datab(\u_Sdram_Control_4Port|mRD~1_combout ),
	.datac(\u_Sdram_Control_4Port|rRD1_ADDR [22]),
	.datad(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~25 .lut_mask = 16'hF388;
defparam \u_Sdram_Control_4Port|mADDR~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~26 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~26_combout  = (\u_Sdram_Control_4Port|mRD~1_combout  & (((\u_Sdram_Control_4Port|mADDR~25_combout )))) # (!\u_Sdram_Control_4Port|mRD~1_combout  & ((\u_Sdram_Control_4Port|mADDR~25_combout  & ((\u_Sdram_Control_4Port|rWR1_ADDR 
// [22]))) # (!\u_Sdram_Control_4Port|mADDR~25_combout  & (\u_Sdram_Control_4Port|rWR2_ADDR [22]))))

	.dataa(\u_Sdram_Control_4Port|rWR2_ADDR [22]),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [22]),
	.datac(\u_Sdram_Control_4Port|mRD~1_combout ),
	.datad(\u_Sdram_Control_4Port|mADDR~25_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~26 .lut_mask = 16'hFC0A;
defparam \u_Sdram_Control_4Port|mADDR~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N17
dffeas \u_Sdram_Control_4Port|mADDR[22] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mADDR~26_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[22] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|SADDR[22]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|control1|SADDR[22]~feeder_combout  = \u_Sdram_Control_4Port|mADDR [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|mADDR [22]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|SADDR[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[22]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|control1|SADDR[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N13
dffeas \u_Sdram_Control_4Port|control1|SADDR[22] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|SADDR[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|SADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[22] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|SADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|CS_N~1 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|CS_N~1_combout  = (\u_Sdram_Control_4Port|control1|SADDR [22] & (\u_Sdram_Control_4Port|command1|CS_N~0_combout  & !\u_Sdram_Control_4Port|command1|do_initial~q ))

	.dataa(\u_Sdram_Control_4Port|control1|SADDR [22]),
	.datab(\u_Sdram_Control_4Port|command1|CS_N~0_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|command1|do_initial~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|CS_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|CS_N~1 .lut_mask = 16'h0088;
defparam \u_Sdram_Control_4Port|command1|CS_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N29
dffeas \u_Sdram_Control_4Port|command1|CS_N[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|CS_N~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RST_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|CS_N [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|CS_N[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|CS_N[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|CS_N[0]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|CS_N[0]~feeder_combout  = \u_Sdram_Control_4Port|command1|CS_N [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|command1|CS_N [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|CS_N[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|CS_N[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|CS_N[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N7
dffeas \u_Sdram_Control_4Port|CS_N[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|CS_N[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|CS_N [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|CS_N[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|CS_N[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~27 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~27_combout  = (\u_Sdram_Control_4Port|mRD~1_combout  & (((!\u_Sdram_Control_4Port|rRD2_ADDR [20] & !\u_Sdram_Control_4Port|mADDR[8]~0_combout )))) # (!\u_Sdram_Control_4Port|mRD~1_combout  & 
// (((\u_Sdram_Control_4Port|mADDR[8]~0_combout )) # (!\u_Sdram_Control_4Port|rWR2_ADDR [20])))

	.dataa(\u_Sdram_Control_4Port|rWR2_ADDR [20]),
	.datab(\u_Sdram_Control_4Port|rRD2_ADDR [20]),
	.datac(\u_Sdram_Control_4Port|mRD~1_combout ),
	.datad(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~27 .lut_mask = 16'h0F35;
defparam \u_Sdram_Control_4Port|mADDR~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~28 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~28_combout  = (\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|mADDR~27_combout  & (\u_Sdram_Control_4Port|rWR1_ADDR [20])) # (!\u_Sdram_Control_4Port|mADDR~27_combout  & 
// ((\u_Sdram_Control_4Port|rRD1_ADDR [20]))))) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & (((\u_Sdram_Control_4Port|mADDR~27_combout ))))

	.dataa(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.datab(\u_Sdram_Control_4Port|rWR1_ADDR [20]),
	.datac(\u_Sdram_Control_4Port|rRD1_ADDR [20]),
	.datad(\u_Sdram_Control_4Port|mADDR~27_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~28 .lut_mask = 16'hDDA0;
defparam \u_Sdram_Control_4Port|mADDR~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \u_Sdram_Control_4Port|mADDR[20] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mADDR~28_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[20] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|SADDR[20]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|control1|SADDR[20]~feeder_combout  = \u_Sdram_Control_4Port|mADDR [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|mADDR [20]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|SADDR[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[20]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|control1|SADDR[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N3
dffeas \u_Sdram_Control_4Port|control1|SADDR[20] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|SADDR[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|SADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[20] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|SADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N10
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|BA~0 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|BA~0_combout  = (\RST_N~input_o  & (!\u_Sdram_Control_4Port|command1|do_precharge~q  & (!\u_Sdram_Control_4Port|command1|do_load_mode~q  & \u_Sdram_Control_4Port|control1|SADDR [20])))

	.dataa(\RST_N~input_o ),
	.datab(\u_Sdram_Control_4Port|command1|do_precharge~q ),
	.datac(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.datad(\u_Sdram_Control_4Port|control1|SADDR [20]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|BA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|BA~0 .lut_mask = 16'h0200;
defparam \u_Sdram_Control_4Port|command1|BA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N11
dffeas \u_Sdram_Control_4Port|command1|BA[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|BA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|BA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|BA[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|BA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|BA[0]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|BA[0]~feeder_combout  = \u_Sdram_Control_4Port|command1|BA [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|command1|BA [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|BA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|BA[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|BA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N23
dffeas \u_Sdram_Control_4Port|BA[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|BA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|BA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|BA[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|BA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~29 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~29_combout  = (\u_Sdram_Control_4Port|mRD~1_combout  & ((\u_Sdram_Control_4Port|mADDR[8]~0_combout  & (\u_Sdram_Control_4Port|rRD1_ADDR [21])) # (!\u_Sdram_Control_4Port|mADDR[8]~0_combout  & ((\u_Sdram_Control_4Port|rRD2_ADDR 
// [21]))))) # (!\u_Sdram_Control_4Port|mRD~1_combout  & (((\u_Sdram_Control_4Port|mADDR[8]~0_combout ))))

	.dataa(\u_Sdram_Control_4Port|rRD1_ADDR [21]),
	.datab(\u_Sdram_Control_4Port|mRD~1_combout ),
	.datac(\u_Sdram_Control_4Port|rRD2_ADDR [21]),
	.datad(\u_Sdram_Control_4Port|mADDR[8]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~29 .lut_mask = 16'hBBC0;
defparam \u_Sdram_Control_4Port|mADDR~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|mADDR~30 (
// Equation(s):
// \u_Sdram_Control_4Port|mADDR~30_combout  = (\u_Sdram_Control_4Port|mRD~1_combout  & (((\u_Sdram_Control_4Port|mADDR~29_combout )))) # (!\u_Sdram_Control_4Port|mRD~1_combout  & ((\u_Sdram_Control_4Port|mADDR~29_combout  & (\u_Sdram_Control_4Port|rWR1_ADDR 
// [21])) # (!\u_Sdram_Control_4Port|mADDR~29_combout  & ((\u_Sdram_Control_4Port|rWR2_ADDR [21])))))

	.dataa(\u_Sdram_Control_4Port|rWR1_ADDR [21]),
	.datab(\u_Sdram_Control_4Port|mRD~1_combout ),
	.datac(\u_Sdram_Control_4Port|rWR2_ADDR [21]),
	.datad(\u_Sdram_Control_4Port|mADDR~29_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mADDR~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR~30 .lut_mask = 16'hEE30;
defparam \u_Sdram_Control_4Port|mADDR~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \u_Sdram_Control_4Port|mADDR[21] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mADDR~30_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_4Port|mLENGTH[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mADDR[21] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N12
cycloneive_lcell_comb \u_Sdram_Control_4Port|control1|SADDR[21]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|control1|SADDR[21]~feeder_combout  = \u_Sdram_Control_4Port|mADDR [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|mADDR [21]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|control1|SADDR[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[21]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|control1|SADDR[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N13
dffeas \u_Sdram_Control_4Port|control1|SADDR[21] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|control1|SADDR[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|control1|SADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|control1|SADDR[21] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|control1|SADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|command1|BA~1 (
// Equation(s):
// \u_Sdram_Control_4Port|command1|BA~1_combout  = (\RST_N~input_o  & (!\u_Sdram_Control_4Port|command1|do_precharge~q  & (!\u_Sdram_Control_4Port|command1|do_load_mode~q  & \u_Sdram_Control_4Port|control1|SADDR [21])))

	.dataa(\RST_N~input_o ),
	.datab(\u_Sdram_Control_4Port|command1|do_precharge~q ),
	.datac(\u_Sdram_Control_4Port|command1|do_load_mode~q ),
	.datad(\u_Sdram_Control_4Port|control1|SADDR [21]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|command1|BA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|BA~1 .lut_mask = 16'h0200;
defparam \u_Sdram_Control_4Port|command1|BA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N1
dffeas \u_Sdram_Control_4Port|command1|BA[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|command1|BA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|BA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|BA[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|BA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|BA[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|BA[1]~feeder_combout  = \u_Sdram_Control_4Port|command1|BA [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|command1|BA [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|BA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|BA[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|BA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N5
dffeas \u_Sdram_Control_4Port|BA[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|BA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|BA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|BA[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|BA[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X30_Y13_N29
dffeas \u_Sdram_Control_4Port|command1|CKE (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RST_N~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|command1|CKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|command1|CKE .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|command1|CKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|CKE~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|CKE~feeder_combout  = \u_Sdram_Control_4Port|command1|CKE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|command1|CKE~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|CKE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|CKE~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|CKE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N5
dffeas \u_Sdram_Control_4Port|CKE (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|CKE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|CKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|CKE .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|CKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \u_color_bar|hs_reg~0 (
// Equation(s):
// \u_color_bar|hs_reg~0_combout  = (!\u_color_bar|Equal3~1_combout  & (\u_color_bar|hs_reg~q  $ (((!\u_color_bar|Equal3~0_combout  & \u_color_bar|Equal5~0_combout )))))

	.dataa(\u_color_bar|Equal3~0_combout ),
	.datab(\u_color_bar|Equal3~1_combout ),
	.datac(\u_color_bar|hs_reg~q ),
	.datad(\u_color_bar|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u_color_bar|hs_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|hs_reg~0 .lut_mask = 16'h2130;
defparam \u_color_bar|hs_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \u_color_bar|hs_reg (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|hs_reg~0_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|hs_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|hs_reg .is_wysiwyg = "true";
defparam \u_color_bar|hs_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \u_color_bar|hs_reg_d0~feeder (
// Equation(s):
// \u_color_bar|hs_reg_d0~feeder_combout  = \u_color_bar|hs_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_color_bar|hs_reg~q ),
	.cin(gnd),
	.combout(\u_color_bar|hs_reg_d0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|hs_reg_d0~feeder .lut_mask = 16'hFF00;
defparam \u_color_bar|hs_reg_d0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \u_color_bar|hs_reg_d0 (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|hs_reg_d0~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|hs_reg_d0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|hs_reg_d0 .is_wysiwyg = "true";
defparam \u_color_bar|hs_reg_d0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|RGB_hsync_r[0]~feeder (
// Equation(s):
// \u_sobel_top|u_YCbCr|RGB_hsync_r[0]~feeder_combout  = \u_color_bar|hs_reg_d0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_color_bar|hs_reg_d0~q ),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|RGB_hsync_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|RGB_hsync_r[0]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_YCbCr|RGB_hsync_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \u_sobel_top|u_YCbCr|RGB_hsync_r[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|RGB_hsync_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|RGB_hsync_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|RGB_hsync_r[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|RGB_hsync_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \u_sobel_top|u_YCbCr|RGB_hsync_r[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_YCbCr|RGB_hsync_r [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|RGB_hsync_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|RGB_hsync_r[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|RGB_hsync_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|RGB_hsync_r[2]~feeder (
// Equation(s):
// \u_sobel_top|u_YCbCr|RGB_hsync_r[2]~feeder_combout  = \u_sobel_top|u_YCbCr|RGB_hsync_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|RGB_hsync_r [1]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|RGB_hsync_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|RGB_hsync_r[2]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_YCbCr|RGB_hsync_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \u_sobel_top|u_YCbCr|RGB_hsync_r[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|RGB_hsync_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|RGB_hsync_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|RGB_hsync_r[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|RGB_hsync_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Y_hsync_r[0]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Y_hsync_r[0]~feeder_combout  = \u_sobel_top|u_YCbCr|RGB_hsync_r [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|RGB_hsync_r [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Y_hsync_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[0]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \u_sobel_top|u_sobel_filtering|Y_hsync_r[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Y_hsync_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Y_hsync_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Y_hsync_r[1]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Y_hsync_r[1]~feeder_combout  = \u_sobel_top|u_sobel_filtering|Y_hsync_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|Y_hsync_r [0]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Y_hsync_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[1]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \u_sobel_top|u_sobel_filtering|Y_hsync_r[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Y_hsync_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Y_hsync_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Y_hsync_r[2]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Y_hsync_r[2]~feeder_combout  = \u_sobel_top|u_sobel_filtering|Y_hsync_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|Y_hsync_r [1]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Y_hsync_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[2]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \u_sobel_top|u_sobel_filtering|Y_hsync_r[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Y_hsync_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Y_hsync_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Y_hsync_r[3]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Y_hsync_r[3]~feeder_combout  = \u_sobel_top|u_sobel_filtering|Y_hsync_r [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|Y_hsync_r [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Y_hsync_r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[3]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \u_sobel_top|u_sobel_filtering|Y_hsync_r[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Y_hsync_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Y_hsync_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Y_hsync_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \u_color_bar|oVGA_DE~0 (
// Equation(s):
// \u_color_bar|oVGA_DE~0_combout  = (\u_color_bar|v_active~q  & \u_color_bar|h_active~q )

	.dataa(\u_color_bar|v_active~q ),
	.datab(\u_color_bar|h_active~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_color_bar|oVGA_DE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|oVGA_DE~0 .lut_mask = 16'h8888;
defparam \u_color_bar|oVGA_DE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \u_sobel_top|u_YCbCr|RGB_de_r[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|oVGA_DE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|RGB_de_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|RGB_de_r[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|RGB_de_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \u_sobel_top|u_YCbCr|RGB_de_r[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_YCbCr|RGB_de_r [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|RGB_de_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|RGB_de_r[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|RGB_de_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|RGB_de_r[2]~feeder (
// Equation(s):
// \u_sobel_top|u_YCbCr|RGB_de_r[2]~feeder_combout  = \u_sobel_top|u_YCbCr|RGB_de_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|RGB_de_r [1]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|RGB_de_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|RGB_de_r[2]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_YCbCr|RGB_de_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N25
dffeas \u_sobel_top|u_YCbCr|RGB_de_r[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|RGB_de_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|RGB_de_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|RGB_de_r[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|RGB_de_r[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAOUT[2]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAOUT[2]~feeder_combout  = \DRAM_DQ[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[2]~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAOUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|mDATAOUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N5
dffeas \u_Sdram_Control_4Port|mDATAOUT[2] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mDATAOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_b[10]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_b[10]~0_combout  = \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ 
// (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_b[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_b[10]~0 .lut_mask = 16'h6666;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_b[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y8_N22
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAOUT[4]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAOUT[4]~feeder_combout  = \DRAM_DQ[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[4]~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAOUT[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|mDATAOUT[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N21
dffeas \u_Sdram_Control_4Port|mDATAOUT[4] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mDATAOUT[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N8
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y7_N1
dffeas \u_Sdram_Control_4Port|mDATAOUT[5] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAOUT[6]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAOUT[6]~feeder_combout  = \DRAM_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAOUT[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|mDATAOUT[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N9
dffeas \u_Sdram_Control_4Port|mDATAOUT[6] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mDATAOUT[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.portadatain({\u_Sdram_Control_4Port|mDATAOUT [6],\u_Sdram_Control_4Port|mDATAOUT [5],\u_Sdram_Control_4Port|mDATAOUT [4],\u_Sdram_Control_4Port|mDATAOUT [2]}),
	.portaaddr({\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_b[10]~0_combout ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_lcell_comb \u_color_bar|rgb_r_reg~2 (
// Equation(s):
// \u_color_bar|rgb_r_reg~2_combout  = (!\u_color_bar|active_x [10] & (\inst_getRGB|LessThan1~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]))

	.dataa(\u_color_bar|active_x [10]),
	.datab(gnd),
	.datac(\inst_getRGB|LessThan1~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_r_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_r_reg~2 .lut_mask = 16'h5000;
defparam \u_color_bar|rgb_r_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \u_color_bar|rgb_g_reg~1 (
// Equation(s):
// \u_color_bar|rgb_g_reg~1_combout  = (!\inst_getRGB|LessThan1~0_combout  & (!\u_color_bar|active_x [10] & ((\inst_getRGB|LessThan7~0_combout ) # (!\u_color_bar|active_x [9]))))

	.dataa(\inst_getRGB|LessThan1~0_combout ),
	.datab(\inst_getRGB|LessThan7~0_combout ),
	.datac(\u_color_bar|active_x [9]),
	.datad(\u_color_bar|active_x [10]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_g_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg~1 .lut_mask = 16'h0045;
defparam \u_color_bar|rgb_g_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ram_address_b[10]~0 (
// Equation(s):
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ram_address_b[10]~0_combout  = \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ 
// (\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ram_address_b[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ram_address_b[10]~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ram_address_b[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.clk0(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.portadatain({\u_Sdram_Control_4Port|mDATAOUT [6],\u_Sdram_Control_4Port|mDATAOUT [5],\u_Sdram_Control_4Port|mDATAOUT [4],\u_Sdram_Control_4Port|mDATAOUT [2]}),
	.portaaddr({\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ram_address_b[10]~0_combout ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \u_color_bar|rgb_r_reg~3 (
// Equation(s):
// \u_color_bar|rgb_r_reg~3_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_r_reg~2_combout ) # ((\u_color_bar|rgb_g_reg~1_combout  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\u_color_bar|rgb_r_reg~2_combout ),
	.datac(\u_color_bar|rgb_g_reg~1_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_r_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_r_reg~3 .lut_mask = 16'hA888;
defparam \u_color_bar|rgb_r_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \u_color_bar|rgb_r_reg[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|rgb_r_reg~3_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_r_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_r_reg[4] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_r_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAOUT[0]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAOUT[0]~feeder_combout  = \DRAM_DQ[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[0]~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAOUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|mDATAOUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N5
dffeas \u_Sdram_Control_4Port|mDATAOUT[0] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mDATAOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N15
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAOUT[1]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAOUT[1]~feeder_combout  = \DRAM_DQ[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_DQ[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAOUT[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[1]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_4Port|mDATAOUT[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N3
dffeas \u_Sdram_Control_4Port|mDATAOUT[1] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mDATAOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N22
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N4
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAOUT[3]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAOUT[3]~feeder_combout  = \DRAM_DQ[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAOUT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|mDATAOUT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y3_N5
dffeas \u_Sdram_Control_4Port|mDATAOUT[3] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mDATAOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y8_N8
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAOUT[15]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAOUT[15]~feeder_combout  = \DRAM_DQ[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[15]~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAOUT[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[15]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|mDATAOUT[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N23
dffeas \u_Sdram_Control_4Port|mDATAOUT[15] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mDATAOUT[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[15] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.portadatain({\u_Sdram_Control_4Port|mDATAOUT [15],\u_Sdram_Control_4Port|mDATAOUT [3],\u_Sdram_Control_4Port|mDATAOUT [1],\u_Sdram_Control_4Port|mDATAOUT [0]}),
	.portaaddr({\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_b[10]~0_combout ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \u_color_bar|rgb_r_reg~6 (
// Equation(s):
// \u_color_bar|rgb_r_reg~6_combout  = (!\u_color_bar|active_x [10] & (\inst_getRGB|LessThan1~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1]))

	.dataa(\u_color_bar|active_x [10]),
	.datab(gnd),
	.datac(\inst_getRGB|LessThan1~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_r_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_r_reg~6 .lut_mask = 16'h5000;
defparam \u_color_bar|rgb_r_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.clk0(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.portadatain({\u_Sdram_Control_4Port|mDATAOUT [15],\u_Sdram_Control_4Port|mDATAOUT [3],\u_Sdram_Control_4Port|mDATAOUT [1],\u_Sdram_Control_4Port|mDATAOUT [0]}),
	.portaaddr({\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ram_address_b[10]~0_combout ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \u_color_bar|rgb_r_reg~7 (
// Equation(s):
// \u_color_bar|rgb_r_reg~7_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_r_reg~6_combout ) # ((\u_color_bar|rgb_g_reg~1_combout  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\u_color_bar|rgb_r_reg~6_combout ),
	.datac(\u_color_bar|rgb_g_reg~1_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_r_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_r_reg~7 .lut_mask = 16'hA888;
defparam \u_color_bar|rgb_r_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \u_color_bar|rgb_r_reg[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|rgb_r_reg~7_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_r_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_r_reg[1] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_r_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \u_color_bar|rgb_r_reg~4 (
// Equation(s):
// \u_color_bar|rgb_r_reg~4_combout  = (!\u_color_bar|active_x [10] & (\inst_getRGB|LessThan1~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3]))

	.dataa(\u_color_bar|active_x [10]),
	.datab(\inst_getRGB|LessThan1~0_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_r_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_r_reg~4 .lut_mask = 16'h4400;
defparam \u_color_bar|rgb_r_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \u_color_bar|rgb_r_reg~5 (
// Equation(s):
// \u_color_bar|rgb_r_reg~5_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_r_reg~4_combout ) # ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3] & 
// \u_color_bar|rgb_g_reg~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(\u_color_bar|rgb_g_reg~1_combout ),
	.datad(\u_color_bar|rgb_r_reg~4_combout ),
	.cin(gnd),
	.combout(\u_color_bar|rgb_r_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_r_reg~5 .lut_mask = 16'hAA80;
defparam \u_color_bar|rgb_r_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \u_color_bar|rgb_r_reg[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|rgb_r_reg~5_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_r_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_r_reg[3] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_r_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \u_color_bar|rgb_r_reg~0 (
// Equation(s):
// \u_color_bar|rgb_r_reg~0_combout  = (!\u_color_bar|active_x [10] & (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2] & \inst_getRGB|LessThan1~0_combout ))

	.dataa(\u_color_bar|active_x [10]),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datac(\inst_getRGB|LessThan1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_color_bar|rgb_r_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_r_reg~0 .lut_mask = 16'h4040;
defparam \u_color_bar|rgb_r_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \u_color_bar|rgb_r_reg~1 (
// Equation(s):
// \u_color_bar|rgb_r_reg~1_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_r_reg~0_combout ) # ((\u_color_bar|rgb_g_reg~1_combout  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\u_color_bar|rgb_g_reg~1_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(\u_color_bar|rgb_r_reg~0_combout ),
	.cin(gnd),
	.combout(\u_color_bar|rgb_r_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_r_reg~1 .lut_mask = 16'hAA80;
defparam \u_color_bar|rgb_r_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \u_color_bar|rgb_r_reg[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|rgb_r_reg~1_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_r_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_r_reg[2] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_r_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][7] (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][7]~combout  = (\u_color_bar|rgb_r_reg [4] & ((\u_color_bar|rgb_r_reg [1] & ((\u_color_bar|rgb_r_reg [3]) # (!\u_color_bar|rgb_r_reg [2]))) # (!\u_color_bar|rgb_r_reg [1] & (\u_color_bar|rgb_r_reg [3] & 
// !\u_color_bar|rgb_r_reg [2])))) # (!\u_color_bar|rgb_r_reg [4] & (\u_color_bar|rgb_r_reg [2] $ (((\u_color_bar|rgb_r_reg [1] & \u_color_bar|rgb_r_reg [3])))))

	.dataa(\u_color_bar|rgb_r_reg [4]),
	.datab(\u_color_bar|rgb_r_reg [1]),
	.datac(\u_color_bar|rgb_r_reg [3]),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][7]~combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][7] .lut_mask = 16'h95E8;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \u_color_bar|rgb_r_reg~8 (
// Equation(s):
// \u_color_bar|rgb_r_reg~8_combout  = (!\u_color_bar|active_x [10] & (\inst_getRGB|LessThan1~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0]))

	.dataa(\u_color_bar|active_x [10]),
	.datab(gnd),
	.datac(\inst_getRGB|LessThan1~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_r_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_r_reg~8 .lut_mask = 16'h5000;
defparam \u_color_bar|rgb_r_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \u_color_bar|rgb_r_reg~9 (
// Equation(s):
// \u_color_bar|rgb_r_reg~9_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_r_reg~8_combout ) # ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0] & 
// \u_color_bar|rgb_g_reg~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(\u_color_bar|rgb_g_reg~1_combout ),
	.datad(\u_color_bar|rgb_r_reg~8_combout ),
	.cin(gnd),
	.combout(\u_color_bar|rgb_r_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_r_reg~9 .lut_mask = 16'hAA80;
defparam \u_color_bar|rgb_r_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \u_color_bar|rgb_r_reg[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|rgb_r_reg~9_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_r_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_r_reg[0] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_r_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|_~2 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|_~2_combout  = (\u_color_bar|rgb_r_reg [0] & (\u_color_bar|rgb_r_reg [1] & \u_color_bar|rgb_r_reg [2]))

	.dataa(\u_color_bar|rgb_r_reg [0]),
	.datab(\u_color_bar|rgb_r_reg [1]),
	.datac(gnd),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|_~2 .lut_mask = 16'h8800;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][6] (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][6]~combout  = (\u_color_bar|rgb_r_reg [1] & (\u_color_bar|rgb_r_reg [3] $ (((\u_color_bar|rgb_r_reg [2]) # (!\u_color_bar|rgb_r_reg [4]))))) # (!\u_color_bar|rgb_r_reg [1] & ((\u_color_bar|rgb_r_reg [4] & 
// (!\u_color_bar|rgb_r_reg [3] & !\u_color_bar|rgb_r_reg [2])) # (!\u_color_bar|rgb_r_reg [4] & (\u_color_bar|rgb_r_reg [3] & \u_color_bar|rgb_r_reg [2]))))

	.dataa(\u_color_bar|rgb_r_reg [4]),
	.datab(\u_color_bar|rgb_r_reg [1]),
	.datac(\u_color_bar|rgb_r_reg [3]),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][6]~combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][6] .lut_mask = 16'h1C86;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][5] (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][5]~combout  = (\u_color_bar|rgb_r_reg [4] & (\u_color_bar|rgb_r_reg [2] $ (((\u_color_bar|rgb_r_reg [1]) # (!\u_color_bar|rgb_r_reg [3]))))) # (!\u_color_bar|rgb_r_reg [4] & ((\u_color_bar|rgb_r_reg [1] & 
// (!\u_color_bar|rgb_r_reg [3] & \u_color_bar|rgb_r_reg [2])) # (!\u_color_bar|rgb_r_reg [1] & (\u_color_bar|rgb_r_reg [3] & !\u_color_bar|rgb_r_reg [2]))))

	.dataa(\u_color_bar|rgb_r_reg [4]),
	.datab(\u_color_bar|rgb_r_reg [1]),
	.datac(\u_color_bar|rgb_r_reg [3]),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][5]~combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][5] .lut_mask = 16'h249A;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][9] (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][9]~combout  = (\u_color_bar|rgb_r_reg [0] & ((!\u_color_bar|rgb_r_reg [2]) # (!\u_color_bar|rgb_r_reg [1])))

	.dataa(gnd),
	.datab(\u_color_bar|rgb_r_reg [0]),
	.datac(\u_color_bar|rgb_r_reg [1]),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][9]~combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][9] .lut_mask = 16'h0CCC;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][4] (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][4]~combout  = (\u_color_bar|rgb_r_reg [1] & ((\u_color_bar|rgb_r_reg [4] & (!\u_color_bar|rgb_r_reg [3] & !\u_color_bar|rgb_r_reg [2])) # (!\u_color_bar|rgb_r_reg [4] & (\u_color_bar|rgb_r_reg [3] & 
// \u_color_bar|rgb_r_reg [2])))) # (!\u_color_bar|rgb_r_reg [1] & (\u_color_bar|rgb_r_reg [3] $ (((!\u_color_bar|rgb_r_reg [4] & \u_color_bar|rgb_r_reg [2])))))

	.dataa(\u_color_bar|rgb_r_reg [4]),
	.datab(\u_color_bar|rgb_r_reg [1]),
	.datac(\u_color_bar|rgb_r_reg [3]),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][4]~combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][4] .lut_mask = 16'h6138;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8] (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~combout  = \u_color_bar|rgb_r_reg [2] $ (((\u_color_bar|rgb_r_reg [1] & \u_color_bar|rgb_r_reg [0])))

	.dataa(\u_color_bar|rgb_r_reg [1]),
	.datab(\u_color_bar|rgb_r_reg [0]),
	.datac(gnd),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8] .lut_mask = 16'h7788;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][3] (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][3]~combout  = \u_color_bar|rgb_r_reg [4] $ (\u_color_bar|rgb_r_reg [2] $ (((\u_color_bar|rgb_r_reg [1] & !\u_color_bar|rgb_r_reg [3]))))

	.dataa(\u_color_bar|rgb_r_reg [4]),
	.datab(\u_color_bar|rgb_r_reg [1]),
	.datac(\u_color_bar|rgb_r_reg [3]),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][3] .lut_mask = 16'h59A6;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][7]~2 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][7]~2_combout  = (\u_color_bar|rgb_r_reg [0] & ((\u_color_bar|rgb_r_reg [2]) # (!\u_color_bar|rgb_r_reg [1]))) # (!\u_color_bar|rgb_r_reg [0] & (\u_color_bar|rgb_r_reg [1]))

	.dataa(gnd),
	.datab(\u_color_bar|rgb_r_reg [0]),
	.datac(\u_color_bar|rgb_r_reg [1]),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][7]~2 .lut_mask = 16'hFC3C;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][2]~3 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][2]~3_combout  = \u_color_bar|rgb_r_reg [3] $ (\u_color_bar|rgb_r_reg [1])

	.dataa(\u_color_bar|rgb_r_reg [3]),
	.datab(gnd),
	.datac(\u_color_bar|rgb_r_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][2]~3 .lut_mask = 16'h5A5A;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~4 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~4_combout  = (\u_color_bar|rgb_r_reg [0] & (\u_color_bar|rgb_r_reg [1] $ (!\u_color_bar|rgb_r_reg [2]))) # (!\u_color_bar|rgb_r_reg [0] & ((!\u_color_bar|rgb_r_reg [2]) # (!\u_color_bar|rgb_r_reg [1])))

	.dataa(gnd),
	.datab(\u_color_bar|rgb_r_reg [0]),
	.datac(\u_color_bar|rgb_r_reg [1]),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~4 .lut_mask = 16'hC33F;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][5]~5 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][5]~5_combout  = (!\u_color_bar|rgb_r_reg [1] & ((\u_color_bar|rgb_r_reg [0]) # (\u_color_bar|rgb_r_reg [2])))

	.dataa(\u_color_bar|rgb_r_reg [1]),
	.datab(gnd),
	.datac(\u_color_bar|rgb_r_reg [0]),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][5]~5 .lut_mask = 16'h5550;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][4]~6 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][4]~6_combout  = (\u_color_bar|rgb_r_reg [0] & (!\u_color_bar|rgb_r_reg [1] & !\u_color_bar|rgb_r_reg [2])) # (!\u_color_bar|rgb_r_reg [0] & (\u_color_bar|rgb_r_reg [1] $ (\u_color_bar|rgb_r_reg [2])))

	.dataa(\u_color_bar|rgb_r_reg [0]),
	.datab(\u_color_bar|rgb_r_reg [1]),
	.datac(gnd),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][4]~6 .lut_mask = 16'h1166;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|R1[4]~11 (
// Equation(s):
// \u_sobel_top|u_YCbCr|R1[4]~11_combout  = (\u_color_bar|rgb_r_reg [1] & (\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][4]~6_combout  $ (VCC))) # (!\u_color_bar|rgb_r_reg [1] & (\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][4]~6_combout  & VCC))
// \u_sobel_top|u_YCbCr|R1[4]~12  = CARRY((\u_color_bar|rgb_r_reg [1] & \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][4]~6_combout ))

	.dataa(\u_color_bar|rgb_r_reg [1]),
	.datab(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][4]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|R1[4]~11_combout ),
	.cout(\u_sobel_top|u_YCbCr|R1[4]~12 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[4]~11 .lut_mask = 16'h6688;
defparam \u_sobel_top|u_YCbCr|R1[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|R1[5]~13 (
// Equation(s):
// \u_sobel_top|u_YCbCr|R1[5]~13_combout  = (\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][5]~5_combout  & ((\u_color_bar|rgb_r_reg [2] & (\u_sobel_top|u_YCbCr|R1[4]~12  & VCC)) # (!\u_color_bar|rgb_r_reg [2] & (!\u_sobel_top|u_YCbCr|R1[4]~12 )))) # 
// (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][5]~5_combout  & ((\u_color_bar|rgb_r_reg [2] & (!\u_sobel_top|u_YCbCr|R1[4]~12 )) # (!\u_color_bar|rgb_r_reg [2] & ((\u_sobel_top|u_YCbCr|R1[4]~12 ) # (GND)))))
// \u_sobel_top|u_YCbCr|R1[5]~14  = CARRY((\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][5]~5_combout  & (!\u_color_bar|rgb_r_reg [2] & !\u_sobel_top|u_YCbCr|R1[4]~12 )) # (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][5]~5_combout  & 
// ((!\u_sobel_top|u_YCbCr|R1[4]~12 ) # (!\u_color_bar|rgb_r_reg [2]))))

	.dataa(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][5]~5_combout ),
	.datab(\u_color_bar|rgb_r_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|R1[4]~12 ),
	.combout(\u_sobel_top|u_YCbCr|R1[5]~13_combout ),
	.cout(\u_sobel_top|u_YCbCr|R1[5]~14 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[5]~13 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|R1[5]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|R1[6]~15 (
// Equation(s):
// \u_sobel_top|u_YCbCr|R1[6]~15_combout  = ((\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][2]~3_combout  $ (\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~4_combout  $ (\u_sobel_top|u_YCbCr|R1[5]~14 )))) # (GND)
// \u_sobel_top|u_YCbCr|R1[6]~16  = CARRY((\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][2]~3_combout  & ((!\u_sobel_top|u_YCbCr|R1[5]~14 ) # (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~4_combout ))) # 
// (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][2]~3_combout  & (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~4_combout  & !\u_sobel_top|u_YCbCr|R1[5]~14 )))

	.dataa(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][2]~3_combout ),
	.datab(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|R1[5]~14 ),
	.combout(\u_sobel_top|u_YCbCr|R1[6]~15_combout ),
	.cout(\u_sobel_top|u_YCbCr|R1[6]~16 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[6]~15 .lut_mask = 16'h962B;
defparam \u_sobel_top|u_YCbCr|R1[6]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|R1[7]~17 (
// Equation(s):
// \u_sobel_top|u_YCbCr|R1[7]~17_combout  = (\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][3]~combout  & ((\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][7]~2_combout  & (\u_sobel_top|u_YCbCr|R1[6]~16  & VCC)) # 
// (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][7]~2_combout  & (!\u_sobel_top|u_YCbCr|R1[6]~16 )))) # (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][3]~combout  & ((\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][7]~2_combout  & 
// (!\u_sobel_top|u_YCbCr|R1[6]~16 )) # (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][7]~2_combout  & ((\u_sobel_top|u_YCbCr|R1[6]~16 ) # (GND)))))
// \u_sobel_top|u_YCbCr|R1[7]~18  = CARRY((\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][3]~combout  & (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][7]~2_combout  & !\u_sobel_top|u_YCbCr|R1[6]~16 )) # 
// (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][3]~combout  & ((!\u_sobel_top|u_YCbCr|R1[6]~16 ) # (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][7]~2_combout ))))

	.dataa(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][3]~combout ),
	.datab(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|R1[6]~16 ),
	.combout(\u_sobel_top|u_YCbCr|R1[7]~17_combout ),
	.cout(\u_sobel_top|u_YCbCr|R1[7]~18 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[7]~17 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|R1[7]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|R1[8]~19 (
// Equation(s):
// \u_sobel_top|u_YCbCr|R1[8]~19_combout  = ((\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][4]~combout  $ (\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~combout  $ (!\u_sobel_top|u_YCbCr|R1[7]~18 )))) # (GND)
// \u_sobel_top|u_YCbCr|R1[8]~20  = CARRY((\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][4]~combout  & ((\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~combout ) # (!\u_sobel_top|u_YCbCr|R1[7]~18 ))) # 
// (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][4]~combout  & (\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~combout  & !\u_sobel_top|u_YCbCr|R1[7]~18 )))

	.dataa(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][4]~combout ),
	.datab(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][8]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|R1[7]~18 ),
	.combout(\u_sobel_top|u_YCbCr|R1[8]~19_combout ),
	.cout(\u_sobel_top|u_YCbCr|R1[8]~20 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[8]~19 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|R1[8]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|R1[9]~21 (
// Equation(s):
// \u_sobel_top|u_YCbCr|R1[9]~21_combout  = (\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][5]~combout  & ((\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][9]~combout  & (\u_sobel_top|u_YCbCr|R1[8]~20  & VCC)) # 
// (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][9]~combout  & (!\u_sobel_top|u_YCbCr|R1[8]~20 )))) # (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][5]~combout  & ((\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][9]~combout  & 
// (!\u_sobel_top|u_YCbCr|R1[8]~20 )) # (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][9]~combout  & ((\u_sobel_top|u_YCbCr|R1[8]~20 ) # (GND)))))
// \u_sobel_top|u_YCbCr|R1[9]~22  = CARRY((\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][5]~combout  & (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][9]~combout  & !\u_sobel_top|u_YCbCr|R1[8]~20 )) # 
// (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][5]~combout  & ((!\u_sobel_top|u_YCbCr|R1[8]~20 ) # (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][9]~combout ))))

	.dataa(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][5]~combout ),
	.datab(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][9]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|R1[8]~20 ),
	.combout(\u_sobel_top|u_YCbCr|R1[9]~21_combout ),
	.cout(\u_sobel_top|u_YCbCr|R1[9]~22 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[9]~21 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|R1[9]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|R1[10]~23 (
// Equation(s):
// \u_sobel_top|u_YCbCr|R1[10]~23_combout  = ((\u_sobel_top|u_YCbCr|Mult0|mult_core|_~2_combout  $ (\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][6]~combout  $ (!\u_sobel_top|u_YCbCr|R1[9]~22 )))) # (GND)
// \u_sobel_top|u_YCbCr|R1[10]~24  = CARRY((\u_sobel_top|u_YCbCr|Mult0|mult_core|_~2_combout  & ((\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][6]~combout ) # (!\u_sobel_top|u_YCbCr|R1[9]~22 ))) # (!\u_sobel_top|u_YCbCr|Mult0|mult_core|_~2_combout  & 
// (\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][6]~combout  & !\u_sobel_top|u_YCbCr|R1[9]~22 )))

	.dataa(\u_sobel_top|u_YCbCr|Mult0|mult_core|_~2_combout ),
	.datab(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][6]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|R1[9]~22 ),
	.combout(\u_sobel_top|u_YCbCr|R1[10]~23_combout ),
	.cout(\u_sobel_top|u_YCbCr|R1[10]~24 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[10]~23 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|R1[10]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|R1[11]~25 (
// Equation(s):
// \u_sobel_top|u_YCbCr|R1[11]~25_combout  = (\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][7]~combout  & (!\u_sobel_top|u_YCbCr|R1[10]~24 )) # (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][7]~combout  & ((\u_sobel_top|u_YCbCr|R1[10]~24 ) # (GND)))
// \u_sobel_top|u_YCbCr|R1[11]~26  = CARRY((!\u_sobel_top|u_YCbCr|R1[10]~24 ) # (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][7]~combout ))

	.dataa(gnd),
	.datab(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][7]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|R1[10]~24 ),
	.combout(\u_sobel_top|u_YCbCr|R1[11]~25_combout ),
	.cout(\u_sobel_top|u_YCbCr|R1[11]~26 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[11]~25 .lut_mask = 16'h3C3F;
defparam \u_sobel_top|u_YCbCr|R1[11]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \u_sobel_top|u_YCbCr|R1[11] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|R1[11]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|R1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[11] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|R1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \u_color_bar|rgb_g_reg~11 (
// Equation(s):
// \u_color_bar|rgb_g_reg~11_combout  = (!\u_color_bar|active_x [10] & (\inst_getRGB|LessThan1~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]))

	.dataa(\u_color_bar|active_x [10]),
	.datab(\inst_getRGB|LessThan1~0_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_g_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg~11 .lut_mask = 16'h4400;
defparam \u_color_bar|rgb_g_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \u_color_bar|rgb_g_reg~12 (
// Equation(s):
// \u_color_bar|rgb_g_reg~12_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_g_reg~11_combout ) # ((\u_color_bar|rgb_g_reg~1_combout  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\u_color_bar|rgb_g_reg~1_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\u_color_bar|rgb_g_reg~11_combout ),
	.cin(gnd),
	.combout(\u_color_bar|rgb_g_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg~12 .lut_mask = 16'hAA80;
defparam \u_color_bar|rgb_g_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \u_color_bar|rgb_g_reg[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|rgb_g_reg~12_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_g_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg[0] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_g_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \u_color_bar|rgb_g_reg~9 (
// Equation(s):
// \u_color_bar|rgb_g_reg~9_combout  = (!\u_color_bar|active_x [10] & (\inst_getRGB|LessThan1~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6]))

	.dataa(\u_color_bar|active_x [10]),
	.datab(gnd),
	.datac(\inst_getRGB|LessThan1~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_g_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg~9 .lut_mask = 16'h5000;
defparam \u_color_bar|rgb_g_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \u_color_bar|rgb_g_reg~10 (
// Equation(s):
// \u_color_bar|rgb_g_reg~10_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_g_reg~9_combout ) # ((\u_color_bar|rgb_g_reg~1_combout  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6]))))

	.dataa(\u_color_bar|rgb_g_reg~9_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\u_color_bar|rgb_g_reg~1_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_g_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg~10 .lut_mask = 16'hC888;
defparam \u_color_bar|rgb_g_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \u_color_bar|rgb_g_reg[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_color_bar|rgb_g_reg~10_combout ),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_g_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg[1] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_g_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|_~2 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|_~2_combout  = (\u_color_bar|rgb_g_reg [0] & \u_color_bar|rgb_g_reg [1])

	.dataa(\u_color_bar|rgb_g_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_color_bar|rgb_g_reg [1]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|_~2 .lut_mask = 16'hAA00;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N15
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N20
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAOUT[7]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAOUT[7]~feeder_combout  = \DRAM_DQ[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAOUT[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|mDATAOUT[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N21
dffeas \u_Sdram_Control_4Port|mDATAOUT[7] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mDATAOUT[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N22
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y17_N29
dffeas \u_Sdram_Control_4Port|mDATAOUT[8] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAOUT[9]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAOUT[9]~feeder_combout  = \DRAM_DQ[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAOUT[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|mDATAOUT[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y9_N25
dffeas \u_Sdram_Control_4Port|mDATAOUT[9] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mDATAOUT[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N24
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAOUT[10]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAOUT[10]~feeder_combout  = \DRAM_DQ[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[10]~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAOUT[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[10]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|mDATAOUT[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N25
dffeas \u_Sdram_Control_4Port|mDATAOUT[10] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mDATAOUT[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 (
	.portawe(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.portadatain({\u_Sdram_Control_4Port|mDATAOUT [10],\u_Sdram_Control_4Port|mDATAOUT [9],\u_Sdram_Control_4Port|mDATAOUT [8],\u_Sdram_Control_4Port|mDATAOUT [7]}),
	.portaaddr({\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_b[10]~0_combout ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_bit_number = 7;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_bit_number = 7;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \u_color_bar|rgb_g_reg~3 (
// Equation(s):
// \u_color_bar|rgb_g_reg~3_combout  = (!\u_color_bar|active_x [10] & (\inst_getRGB|LessThan1~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10]))

	.dataa(\u_color_bar|active_x [10]),
	.datab(gnd),
	.datac(\inst_getRGB|LessThan1~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_g_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg~3 .lut_mask = 16'h5000;
defparam \u_color_bar|rgb_g_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 (
	.portawe(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.clk0(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.portadatain({\u_Sdram_Control_4Port|mDATAOUT [10],\u_Sdram_Control_4Port|mDATAOUT [9],\u_Sdram_Control_4Port|mDATAOUT [8],\u_Sdram_Control_4Port|mDATAOUT [7]}),
	.portaaddr({\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ram_address_b[10]~0_combout ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_bit_number = 7;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_bit_number = 7;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \u_color_bar|rgb_g_reg~4 (
// Equation(s):
// \u_color_bar|rgb_g_reg~4_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_g_reg~3_combout ) # ((\u_color_bar|rgb_g_reg~1_combout  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\u_color_bar|rgb_g_reg~3_combout ),
	.datac(\u_color_bar|rgb_g_reg~1_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_g_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg~4 .lut_mask = 16'hA888;
defparam \u_color_bar|rgb_g_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \u_color_bar|rgb_g_reg[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|rgb_g_reg~4_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_g_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg[5] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_g_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \u_color_bar|rgb_g_reg~7 (
// Equation(s):
// \u_color_bar|rgb_g_reg~7_combout  = (!\u_color_bar|active_x [10] & (\inst_getRGB|LessThan1~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7]))

	.dataa(\u_color_bar|active_x [10]),
	.datab(gnd),
	.datac(\inst_getRGB|LessThan1~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_g_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg~7 .lut_mask = 16'h5000;
defparam \u_color_bar|rgb_g_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \u_color_bar|rgb_g_reg~8 (
// Equation(s):
// \u_color_bar|rgb_g_reg~8_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_g_reg~7_combout ) # ((\u_color_bar|rgb_g_reg~1_combout  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\u_color_bar|rgb_g_reg~7_combout ),
	.datac(\u_color_bar|rgb_g_reg~1_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_g_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg~8 .lut_mask = 16'hA888;
defparam \u_color_bar|rgb_g_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \u_color_bar|rgb_g_reg[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|rgb_g_reg~8_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_g_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg[2] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_g_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \u_color_bar|rgb_g_reg~0 (
// Equation(s):
// \u_color_bar|rgb_g_reg~0_combout  = (!\u_color_bar|active_x [10] & (\inst_getRGB|LessThan1~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8]))

	.dataa(\u_color_bar|active_x [10]),
	.datab(gnd),
	.datac(\inst_getRGB|LessThan1~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_g_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg~0 .lut_mask = 16'h5000;
defparam \u_color_bar|rgb_g_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \u_color_bar|rgb_g_reg~2 (
// Equation(s):
// \u_color_bar|rgb_g_reg~2_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_g_reg~0_combout ) # ((\u_color_bar|rgb_g_reg~1_combout  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8]))))

	.dataa(\u_color_bar|rgb_g_reg~1_combout ),
	.datab(\u_color_bar|rgb_g_reg~0_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u_color_bar|rgb_g_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg~2 .lut_mask = 16'hEC00;
defparam \u_color_bar|rgb_g_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N21
dffeas \u_color_bar|rgb_g_reg[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|rgb_g_reg~2_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_g_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg[3] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_g_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \u_color_bar|rgb_g_reg~5 (
// Equation(s):
// \u_color_bar|rgb_g_reg~5_combout  = (!\u_color_bar|active_x [10] & (\inst_getRGB|LessThan1~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9]))

	.dataa(\u_color_bar|active_x [10]),
	.datab(gnd),
	.datac(\inst_getRGB|LessThan1~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_g_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg~5 .lut_mask = 16'h5000;
defparam \u_color_bar|rgb_g_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \u_color_bar|rgb_g_reg~6 (
// Equation(s):
// \u_color_bar|rgb_g_reg~6_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_g_reg~5_combout ) # ((\u_color_bar|rgb_g_reg~1_combout  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9]))))

	.dataa(\u_color_bar|rgb_g_reg~1_combout ),
	.datab(\u_color_bar|rgb_g_reg~5_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u_color_bar|rgb_g_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg~6 .lut_mask = 16'hEC00;
defparam \u_color_bar|rgb_g_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \u_color_bar|rgb_g_reg[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|rgb_g_reg~6_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_g_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_g_reg[4] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_g_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][7]~3 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][7]~3_combout  = \u_color_bar|rgb_g_reg [2] $ (((\u_color_bar|rgb_g_reg [5] & ((!\u_color_bar|rgb_g_reg [4]))) # (!\u_color_bar|rgb_g_reg [5] & (\u_color_bar|rgb_g_reg [3] & \u_color_bar|rgb_g_reg [4]))))

	.dataa(\u_color_bar|rgb_g_reg [5]),
	.datab(\u_color_bar|rgb_g_reg [2]),
	.datac(\u_color_bar|rgb_g_reg [3]),
	.datad(\u_color_bar|rgb_g_reg [4]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][7]~3 .lut_mask = 16'h9C66;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|_~3 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|_~3_combout  = (!\u_color_bar|rgb_g_reg [0] & \u_color_bar|rgb_g_reg [1])

	.dataa(\u_color_bar|rgb_g_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_color_bar|rgb_g_reg [1]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|_~3 .lut_mask = 16'h5500;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][6]~4 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][6]~4_combout  = (\u_color_bar|rgb_g_reg [5] & ((\u_color_bar|rgb_g_reg [2] & ((\u_color_bar|rgb_g_reg [3]) # (!\u_color_bar|rgb_g_reg [4]))) # (!\u_color_bar|rgb_g_reg [2] & (\u_color_bar|rgb_g_reg [3] & 
// !\u_color_bar|rgb_g_reg [4])))) # (!\u_color_bar|rgb_g_reg [5] & ((\u_color_bar|rgb_g_reg [3] & (\u_color_bar|rgb_g_reg [2] & !\u_color_bar|rgb_g_reg [4])) # (!\u_color_bar|rgb_g_reg [3] & ((\u_color_bar|rgb_g_reg [4])))))

	.dataa(\u_color_bar|rgb_g_reg [5]),
	.datab(\u_color_bar|rgb_g_reg [2]),
	.datac(\u_color_bar|rgb_g_reg [3]),
	.datad(\u_color_bar|rgb_g_reg [4]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][6]~4 .lut_mask = 16'h85E8;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][5]~5 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][5]~5_combout  = (\u_color_bar|rgb_g_reg [5] & ((\u_color_bar|rgb_g_reg [2] & (\u_color_bar|rgb_g_reg [3] & !\u_color_bar|rgb_g_reg [4])) # (!\u_color_bar|rgb_g_reg [2] & (\u_color_bar|rgb_g_reg [3] $ 
// (!\u_color_bar|rgb_g_reg [4]))))) # (!\u_color_bar|rgb_g_reg [5] & ((\u_color_bar|rgb_g_reg [2] & (!\u_color_bar|rgb_g_reg [3] & \u_color_bar|rgb_g_reg [4])) # (!\u_color_bar|rgb_g_reg [2] & (\u_color_bar|rgb_g_reg [3] & !\u_color_bar|rgb_g_reg [4]))))

	.dataa(\u_color_bar|rgb_g_reg [5]),
	.datab(\u_color_bar|rgb_g_reg [2]),
	.datac(\u_color_bar|rgb_g_reg [3]),
	.datad(\u_color_bar|rgb_g_reg [4]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][5]~5 .lut_mask = 16'h2492;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|_~4 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|_~4_combout  = (\u_color_bar|rgb_g_reg [0] & !\u_color_bar|rgb_g_reg [1])

	.dataa(\u_color_bar|rgb_g_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_color_bar|rgb_g_reg [1]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|_~4 .lut_mask = 16'h00AA;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][4]~6 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][4]~6_combout  = \u_color_bar|rgb_g_reg [5] $ (((\u_color_bar|rgb_g_reg [2] & (\u_color_bar|rgb_g_reg [3] $ (!\u_color_bar|rgb_g_reg [4]))) # (!\u_color_bar|rgb_g_reg [2] & (!\u_color_bar|rgb_g_reg [3] & 
// \u_color_bar|rgb_g_reg [4]))))

	.dataa(\u_color_bar|rgb_g_reg [5]),
	.datab(\u_color_bar|rgb_g_reg [2]),
	.datac(\u_color_bar|rgb_g_reg [3]),
	.datad(\u_color_bar|rgb_g_reg [4]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][4]~6 .lut_mask = 16'h69A6;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8_combout  = (\u_color_bar|rgb_g_reg [0]) # (\u_color_bar|rgb_g_reg [1])

	.dataa(\u_color_bar|rgb_g_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_color_bar|rgb_g_reg [1]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8 .lut_mask = 16'hFFAA;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][3]~7 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][3]~7_combout  = \u_color_bar|rgb_g_reg [4] $ (((!\u_color_bar|rgb_g_reg [2] & \u_color_bar|rgb_g_reg [3])))

	.dataa(gnd),
	.datab(\u_color_bar|rgb_g_reg [2]),
	.datac(\u_color_bar|rgb_g_reg [3]),
	.datad(\u_color_bar|rgb_g_reg [4]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][3]~7 .lut_mask = 16'hCF30;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][2]~9 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][2]~9_combout  = \u_color_bar|rgb_g_reg [2] $ (\u_color_bar|rgb_g_reg [3])

	.dataa(gnd),
	.datab(\u_color_bar|rgb_g_reg [2]),
	.datac(\u_color_bar|rgb_g_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][2]~9 .lut_mask = 16'h3C3C;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|G1[5]~11 (
// Equation(s):
// \u_sobel_top|u_YCbCr|G1[5]~11_combout  = (\u_color_bar|rgb_g_reg [2] & (\u_sobel_top|u_YCbCr|Mult1|mult_core|_~4_combout  $ (VCC))) # (!\u_color_bar|rgb_g_reg [2] & (\u_sobel_top|u_YCbCr|Mult1|mult_core|_~4_combout  & VCC))
// \u_sobel_top|u_YCbCr|G1[5]~12  = CARRY((\u_color_bar|rgb_g_reg [2] & \u_sobel_top|u_YCbCr|Mult1|mult_core|_~4_combout ))

	.dataa(\u_color_bar|rgb_g_reg [2]),
	.datab(\u_sobel_top|u_YCbCr|Mult1|mult_core|_~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|G1[5]~11_combout ),
	.cout(\u_sobel_top|u_YCbCr|G1[5]~12 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[5]~11 .lut_mask = 16'h6688;
defparam \u_sobel_top|u_YCbCr|G1[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|G1[6]~13 (
// Equation(s):
// \u_sobel_top|u_YCbCr|G1[6]~13_combout  = (\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8_combout  & ((\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][2]~9_combout  & (\u_sobel_top|u_YCbCr|G1[5]~12  & VCC)) # 
// (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][2]~9_combout  & (!\u_sobel_top|u_YCbCr|G1[5]~12 )))) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8_combout  & ((\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][2]~9_combout  & 
// (!\u_sobel_top|u_YCbCr|G1[5]~12 )) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][2]~9_combout  & ((\u_sobel_top|u_YCbCr|G1[5]~12 ) # (GND)))))
// \u_sobel_top|u_YCbCr|G1[6]~14  = CARRY((\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8_combout  & (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][2]~9_combout  & !\u_sobel_top|u_YCbCr|G1[5]~12 )) # 
// (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8_combout  & ((!\u_sobel_top|u_YCbCr|G1[5]~12 ) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][2]~9_combout ))))

	.dataa(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8_combout ),
	.datab(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][2]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|G1[5]~12 ),
	.combout(\u_sobel_top|u_YCbCr|G1[6]~13_combout ),
	.cout(\u_sobel_top|u_YCbCr|G1[6]~14 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[6]~13 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|G1[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|G1[7]~15 (
// Equation(s):
// \u_sobel_top|u_YCbCr|G1[7]~15_combout  = ((\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8_combout  $ (\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][3]~7_combout  $ (!\u_sobel_top|u_YCbCr|G1[6]~14 )))) # (GND)
// \u_sobel_top|u_YCbCr|G1[7]~16  = CARRY((\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8_combout  & ((\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][3]~7_combout ) # (!\u_sobel_top|u_YCbCr|G1[6]~14 ))) # 
// (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8_combout  & (\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][3]~7_combout  & !\u_sobel_top|u_YCbCr|G1[6]~14 )))

	.dataa(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8_combout ),
	.datab(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][3]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|G1[6]~14 ),
	.combout(\u_sobel_top|u_YCbCr|G1[7]~15_combout ),
	.cout(\u_sobel_top|u_YCbCr|G1[7]~16 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[7]~15 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|G1[7]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|G1[8]~17 (
// Equation(s):
// \u_sobel_top|u_YCbCr|G1[8]~17_combout  = (\u_sobel_top|u_YCbCr|Mult1|mult_core|_~3_combout  & ((\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][4]~6_combout  & (\u_sobel_top|u_YCbCr|G1[7]~16  & VCC)) # 
// (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][4]~6_combout  & (!\u_sobel_top|u_YCbCr|G1[7]~16 )))) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|_~3_combout  & ((\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][4]~6_combout  & (!\u_sobel_top|u_YCbCr|G1[7]~16 
// )) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][4]~6_combout  & ((\u_sobel_top|u_YCbCr|G1[7]~16 ) # (GND)))))
// \u_sobel_top|u_YCbCr|G1[8]~18  = CARRY((\u_sobel_top|u_YCbCr|Mult1|mult_core|_~3_combout  & (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][4]~6_combout  & !\u_sobel_top|u_YCbCr|G1[7]~16 )) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|_~3_combout  & 
// ((!\u_sobel_top|u_YCbCr|G1[7]~16 ) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][4]~6_combout ))))

	.dataa(\u_sobel_top|u_YCbCr|Mult1|mult_core|_~3_combout ),
	.datab(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][4]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|G1[7]~16 ),
	.combout(\u_sobel_top|u_YCbCr|G1[8]~17_combout ),
	.cout(\u_sobel_top|u_YCbCr|G1[8]~18 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[8]~17 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|G1[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|G1[9]~19 (
// Equation(s):
// \u_sobel_top|u_YCbCr|G1[9]~19_combout  = ((\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][5]~5_combout  $ (\u_sobel_top|u_YCbCr|Mult1|mult_core|_~4_combout  $ (!\u_sobel_top|u_YCbCr|G1[8]~18 )))) # (GND)
// \u_sobel_top|u_YCbCr|G1[9]~20  = CARRY((\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][5]~5_combout  & ((\u_sobel_top|u_YCbCr|Mult1|mult_core|_~4_combout ) # (!\u_sobel_top|u_YCbCr|G1[8]~18 ))) # 
// (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][5]~5_combout  & (\u_sobel_top|u_YCbCr|Mult1|mult_core|_~4_combout  & !\u_sobel_top|u_YCbCr|G1[8]~18 )))

	.dataa(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][5]~5_combout ),
	.datab(\u_sobel_top|u_YCbCr|Mult1|mult_core|_~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|G1[8]~18 ),
	.combout(\u_sobel_top|u_YCbCr|G1[9]~19_combout ),
	.cout(\u_sobel_top|u_YCbCr|G1[9]~20 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[9]~19 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|G1[9]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|G1[10]~21 (
// Equation(s):
// \u_sobel_top|u_YCbCr|G1[10]~21_combout  = (\u_sobel_top|u_YCbCr|Mult1|mult_core|_~3_combout  & ((\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][6]~4_combout  & (\u_sobel_top|u_YCbCr|G1[9]~20  & VCC)) # 
// (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][6]~4_combout  & (!\u_sobel_top|u_YCbCr|G1[9]~20 )))) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|_~3_combout  & ((\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][6]~4_combout  & (!\u_sobel_top|u_YCbCr|G1[9]~20 
// )) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][6]~4_combout  & ((\u_sobel_top|u_YCbCr|G1[9]~20 ) # (GND)))))
// \u_sobel_top|u_YCbCr|G1[10]~22  = CARRY((\u_sobel_top|u_YCbCr|Mult1|mult_core|_~3_combout  & (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][6]~4_combout  & !\u_sobel_top|u_YCbCr|G1[9]~20 )) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|_~3_combout  & 
// ((!\u_sobel_top|u_YCbCr|G1[9]~20 ) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][6]~4_combout ))))

	.dataa(\u_sobel_top|u_YCbCr|Mult1|mult_core|_~3_combout ),
	.datab(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|G1[9]~20 ),
	.combout(\u_sobel_top|u_YCbCr|G1[10]~21_combout ),
	.cout(\u_sobel_top|u_YCbCr|G1[10]~22 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[10]~21 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|G1[10]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|G1[11]~23 (
// Equation(s):
// \u_sobel_top|u_YCbCr|G1[11]~23_combout  = ((\u_sobel_top|u_YCbCr|Mult1|mult_core|_~2_combout  $ (\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][7]~3_combout  $ (!\u_sobel_top|u_YCbCr|G1[10]~22 )))) # (GND)
// \u_sobel_top|u_YCbCr|G1[11]~24  = CARRY((\u_sobel_top|u_YCbCr|Mult1|mult_core|_~2_combout  & ((\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][7]~3_combout ) # (!\u_sobel_top|u_YCbCr|G1[10]~22 ))) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|_~2_combout  & 
// (\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][7]~3_combout  & !\u_sobel_top|u_YCbCr|G1[10]~22 )))

	.dataa(\u_sobel_top|u_YCbCr|Mult1|mult_core|_~2_combout ),
	.datab(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][7]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|G1[10]~22 ),
	.combout(\u_sobel_top|u_YCbCr|G1[11]~23_combout ),
	.cout(\u_sobel_top|u_YCbCr|G1[11]~24 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[11]~23 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|G1[11]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \u_sobel_top|u_YCbCr|G1[11] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|G1[11]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|G1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[11] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|G1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \u_sobel_top|u_YCbCr|G1[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|G1[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|G1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[10] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|G1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \u_sobel_top|u_YCbCr|R1[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|R1[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|R1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[10] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|R1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \u_sobel_top|u_YCbCr|G1[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|G1[9]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|G1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[9] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|G1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \u_sobel_top|u_YCbCr|R1[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|R1[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|R1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[9] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|R1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \u_sobel_top|u_YCbCr|R1[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|R1[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|R1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[8] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|R1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \u_sobel_top|u_YCbCr|G1[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|G1[8]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|G1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[8] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|G1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \u_sobel_top|u_YCbCr|G1[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|G1[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|G1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|G1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \u_sobel_top|u_YCbCr|R1[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|R1[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|R1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|R1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \u_sobel_top|u_YCbCr|R1[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|R1[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|R1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|R1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \u_sobel_top|u_YCbCr|G1[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|G1[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|G1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|G1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N3
dffeas \u_sobel_top|u_YCbCr|G1[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|G1[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|G1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|G1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \u_sobel_top|u_YCbCr|R1[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|R1[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|R1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|R1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \u_sobel_top|u_YCbCr|R1[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|R1[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|R1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|R1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \u_sobel_top|u_YCbCr|G1[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_YCbCr|Mult1|mult_core|_~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|G1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|G1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][3] (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][3]~combout  = \u_color_bar|rgb_r_reg [1] $ (((\u_color_bar|rgb_r_reg [0] & \u_color_bar|rgb_r_reg [2])))

	.dataa(\u_color_bar|rgb_r_reg [0]),
	.datab(\u_color_bar|rgb_r_reg [1]),
	.datac(gnd),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][3]~combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][3] .lut_mask = 16'h66CC;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \u_sobel_top|u_YCbCr|R1[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][3]~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|R1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|R1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N3
dffeas \u_sobel_top|u_YCbCr|G1[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|G1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|G1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][2]~7 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][2]~7_combout  = \u_color_bar|rgb_r_reg [0] $ (\u_color_bar|rgb_r_reg [2])

	.dataa(\u_color_bar|rgb_r_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][2]~7 .lut_mask = 16'h55AA;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N23
dffeas \u_sobel_top|u_YCbCr|R1[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[0][2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|R1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|R1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][2]~10 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][2]~10_combout  = \u_color_bar|rgb_g_reg [0] $ (\u_color_bar|rgb_g_reg [1])

	.dataa(\u_color_bar|rgb_g_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_color_bar|rgb_g_reg [1]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][2]~10 .lut_mask = 16'h55AA;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \u_sobel_top|u_YCbCr|G1[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[0][2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|G1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|G1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \u_sobel_top|u_YCbCr|G1[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_color_bar|rgb_g_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|G1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|G1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \u_sobel_top|u_YCbCr|R1[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_color_bar|rgb_r_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|R1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|R1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Add0~0 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Add0~0_combout  = (\u_sobel_top|u_YCbCr|G1 [1] & (\u_sobel_top|u_YCbCr|R1 [1] $ (VCC))) # (!\u_sobel_top|u_YCbCr|G1 [1] & (\u_sobel_top|u_YCbCr|R1 [1] & VCC))
// \u_sobel_top|u_YCbCr|Add0~1  = CARRY((\u_sobel_top|u_YCbCr|G1 [1] & \u_sobel_top|u_YCbCr|R1 [1]))

	.dataa(\u_sobel_top|u_YCbCr|G1 [1]),
	.datab(\u_sobel_top|u_YCbCr|R1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Add0~0_combout ),
	.cout(\u_sobel_top|u_YCbCr|Add0~1 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Add0~0 .lut_mask = 16'h6688;
defparam \u_sobel_top|u_YCbCr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Add0~2 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Add0~2_combout  = (\u_sobel_top|u_YCbCr|R1 [2] & ((\u_sobel_top|u_YCbCr|G1 [2] & (\u_sobel_top|u_YCbCr|Add0~1  & VCC)) # (!\u_sobel_top|u_YCbCr|G1 [2] & (!\u_sobel_top|u_YCbCr|Add0~1 )))) # (!\u_sobel_top|u_YCbCr|R1 [2] & 
// ((\u_sobel_top|u_YCbCr|G1 [2] & (!\u_sobel_top|u_YCbCr|Add0~1 )) # (!\u_sobel_top|u_YCbCr|G1 [2] & ((\u_sobel_top|u_YCbCr|Add0~1 ) # (GND)))))
// \u_sobel_top|u_YCbCr|Add0~3  = CARRY((\u_sobel_top|u_YCbCr|R1 [2] & (!\u_sobel_top|u_YCbCr|G1 [2] & !\u_sobel_top|u_YCbCr|Add0~1 )) # (!\u_sobel_top|u_YCbCr|R1 [2] & ((!\u_sobel_top|u_YCbCr|Add0~1 ) # (!\u_sobel_top|u_YCbCr|G1 [2]))))

	.dataa(\u_sobel_top|u_YCbCr|R1 [2]),
	.datab(\u_sobel_top|u_YCbCr|G1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Add0~1 ),
	.combout(\u_sobel_top|u_YCbCr|Add0~2_combout ),
	.cout(\u_sobel_top|u_YCbCr|Add0~3 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Add0~2 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Add0~4 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Add0~4_combout  = ((\u_sobel_top|u_YCbCr|R1 [3] $ (\u_sobel_top|u_YCbCr|G1 [3] $ (!\u_sobel_top|u_YCbCr|Add0~3 )))) # (GND)
// \u_sobel_top|u_YCbCr|Add0~5  = CARRY((\u_sobel_top|u_YCbCr|R1 [3] & ((\u_sobel_top|u_YCbCr|G1 [3]) # (!\u_sobel_top|u_YCbCr|Add0~3 ))) # (!\u_sobel_top|u_YCbCr|R1 [3] & (\u_sobel_top|u_YCbCr|G1 [3] & !\u_sobel_top|u_YCbCr|Add0~3 )))

	.dataa(\u_sobel_top|u_YCbCr|R1 [3]),
	.datab(\u_sobel_top|u_YCbCr|G1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Add0~3 ),
	.combout(\u_sobel_top|u_YCbCr|Add0~4_combout ),
	.cout(\u_sobel_top|u_YCbCr|Add0~5 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Add0~4 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Add0~6 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Add0~6_combout  = (\u_sobel_top|u_YCbCr|R1 [4] & ((\u_sobel_top|u_YCbCr|G1 [4] & (\u_sobel_top|u_YCbCr|Add0~5  & VCC)) # (!\u_sobel_top|u_YCbCr|G1 [4] & (!\u_sobel_top|u_YCbCr|Add0~5 )))) # (!\u_sobel_top|u_YCbCr|R1 [4] & 
// ((\u_sobel_top|u_YCbCr|G1 [4] & (!\u_sobel_top|u_YCbCr|Add0~5 )) # (!\u_sobel_top|u_YCbCr|G1 [4] & ((\u_sobel_top|u_YCbCr|Add0~5 ) # (GND)))))
// \u_sobel_top|u_YCbCr|Add0~7  = CARRY((\u_sobel_top|u_YCbCr|R1 [4] & (!\u_sobel_top|u_YCbCr|G1 [4] & !\u_sobel_top|u_YCbCr|Add0~5 )) # (!\u_sobel_top|u_YCbCr|R1 [4] & ((!\u_sobel_top|u_YCbCr|Add0~5 ) # (!\u_sobel_top|u_YCbCr|G1 [4]))))

	.dataa(\u_sobel_top|u_YCbCr|R1 [4]),
	.datab(\u_sobel_top|u_YCbCr|G1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Add0~5 ),
	.combout(\u_sobel_top|u_YCbCr|Add0~6_combout ),
	.cout(\u_sobel_top|u_YCbCr|Add0~7 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Add0~6 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Add0~8 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Add0~8_combout  = ((\u_sobel_top|u_YCbCr|G1 [5] $ (\u_sobel_top|u_YCbCr|R1 [5] $ (!\u_sobel_top|u_YCbCr|Add0~7 )))) # (GND)
// \u_sobel_top|u_YCbCr|Add0~9  = CARRY((\u_sobel_top|u_YCbCr|G1 [5] & ((\u_sobel_top|u_YCbCr|R1 [5]) # (!\u_sobel_top|u_YCbCr|Add0~7 ))) # (!\u_sobel_top|u_YCbCr|G1 [5] & (\u_sobel_top|u_YCbCr|R1 [5] & !\u_sobel_top|u_YCbCr|Add0~7 )))

	.dataa(\u_sobel_top|u_YCbCr|G1 [5]),
	.datab(\u_sobel_top|u_YCbCr|R1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Add0~7 ),
	.combout(\u_sobel_top|u_YCbCr|Add0~8_combout ),
	.cout(\u_sobel_top|u_YCbCr|Add0~9 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Add0~8 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Add0~10 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Add0~10_combout  = (\u_sobel_top|u_YCbCr|R1 [6] & ((\u_sobel_top|u_YCbCr|G1 [6] & (\u_sobel_top|u_YCbCr|Add0~9  & VCC)) # (!\u_sobel_top|u_YCbCr|G1 [6] & (!\u_sobel_top|u_YCbCr|Add0~9 )))) # (!\u_sobel_top|u_YCbCr|R1 [6] & 
// ((\u_sobel_top|u_YCbCr|G1 [6] & (!\u_sobel_top|u_YCbCr|Add0~9 )) # (!\u_sobel_top|u_YCbCr|G1 [6] & ((\u_sobel_top|u_YCbCr|Add0~9 ) # (GND)))))
// \u_sobel_top|u_YCbCr|Add0~11  = CARRY((\u_sobel_top|u_YCbCr|R1 [6] & (!\u_sobel_top|u_YCbCr|G1 [6] & !\u_sobel_top|u_YCbCr|Add0~9 )) # (!\u_sobel_top|u_YCbCr|R1 [6] & ((!\u_sobel_top|u_YCbCr|Add0~9 ) # (!\u_sobel_top|u_YCbCr|G1 [6]))))

	.dataa(\u_sobel_top|u_YCbCr|R1 [6]),
	.datab(\u_sobel_top|u_YCbCr|G1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Add0~9 ),
	.combout(\u_sobel_top|u_YCbCr|Add0~10_combout ),
	.cout(\u_sobel_top|u_YCbCr|Add0~11 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Add0~10 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Add0~12 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Add0~12_combout  = ((\u_sobel_top|u_YCbCr|G1 [7] $ (\u_sobel_top|u_YCbCr|R1 [7] $ (!\u_sobel_top|u_YCbCr|Add0~11 )))) # (GND)
// \u_sobel_top|u_YCbCr|Add0~13  = CARRY((\u_sobel_top|u_YCbCr|G1 [7] & ((\u_sobel_top|u_YCbCr|R1 [7]) # (!\u_sobel_top|u_YCbCr|Add0~11 ))) # (!\u_sobel_top|u_YCbCr|G1 [7] & (\u_sobel_top|u_YCbCr|R1 [7] & !\u_sobel_top|u_YCbCr|Add0~11 )))

	.dataa(\u_sobel_top|u_YCbCr|G1 [7]),
	.datab(\u_sobel_top|u_YCbCr|R1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Add0~11 ),
	.combout(\u_sobel_top|u_YCbCr|Add0~12_combout ),
	.cout(\u_sobel_top|u_YCbCr|Add0~13 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Add0~12 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Add0~14 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Add0~14_combout  = (\u_sobel_top|u_YCbCr|R1 [8] & ((\u_sobel_top|u_YCbCr|G1 [8] & (\u_sobel_top|u_YCbCr|Add0~13  & VCC)) # (!\u_sobel_top|u_YCbCr|G1 [8] & (!\u_sobel_top|u_YCbCr|Add0~13 )))) # (!\u_sobel_top|u_YCbCr|R1 [8] & 
// ((\u_sobel_top|u_YCbCr|G1 [8] & (!\u_sobel_top|u_YCbCr|Add0~13 )) # (!\u_sobel_top|u_YCbCr|G1 [8] & ((\u_sobel_top|u_YCbCr|Add0~13 ) # (GND)))))
// \u_sobel_top|u_YCbCr|Add0~15  = CARRY((\u_sobel_top|u_YCbCr|R1 [8] & (!\u_sobel_top|u_YCbCr|G1 [8] & !\u_sobel_top|u_YCbCr|Add0~13 )) # (!\u_sobel_top|u_YCbCr|R1 [8] & ((!\u_sobel_top|u_YCbCr|Add0~13 ) # (!\u_sobel_top|u_YCbCr|G1 [8]))))

	.dataa(\u_sobel_top|u_YCbCr|R1 [8]),
	.datab(\u_sobel_top|u_YCbCr|G1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Add0~13 ),
	.combout(\u_sobel_top|u_YCbCr|Add0~14_combout ),
	.cout(\u_sobel_top|u_YCbCr|Add0~15 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Add0~14 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Add0~16 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Add0~16_combout  = ((\u_sobel_top|u_YCbCr|G1 [9] $ (\u_sobel_top|u_YCbCr|R1 [9] $ (!\u_sobel_top|u_YCbCr|Add0~15 )))) # (GND)
// \u_sobel_top|u_YCbCr|Add0~17  = CARRY((\u_sobel_top|u_YCbCr|G1 [9] & ((\u_sobel_top|u_YCbCr|R1 [9]) # (!\u_sobel_top|u_YCbCr|Add0~15 ))) # (!\u_sobel_top|u_YCbCr|G1 [9] & (\u_sobel_top|u_YCbCr|R1 [9] & !\u_sobel_top|u_YCbCr|Add0~15 )))

	.dataa(\u_sobel_top|u_YCbCr|G1 [9]),
	.datab(\u_sobel_top|u_YCbCr|R1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Add0~15 ),
	.combout(\u_sobel_top|u_YCbCr|Add0~16_combout ),
	.cout(\u_sobel_top|u_YCbCr|Add0~17 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Add0~16 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Add0~18 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Add0~18_combout  = (\u_sobel_top|u_YCbCr|G1 [10] & ((\u_sobel_top|u_YCbCr|R1 [10] & (\u_sobel_top|u_YCbCr|Add0~17  & VCC)) # (!\u_sobel_top|u_YCbCr|R1 [10] & (!\u_sobel_top|u_YCbCr|Add0~17 )))) # (!\u_sobel_top|u_YCbCr|G1 [10] & 
// ((\u_sobel_top|u_YCbCr|R1 [10] & (!\u_sobel_top|u_YCbCr|Add0~17 )) # (!\u_sobel_top|u_YCbCr|R1 [10] & ((\u_sobel_top|u_YCbCr|Add0~17 ) # (GND)))))
// \u_sobel_top|u_YCbCr|Add0~19  = CARRY((\u_sobel_top|u_YCbCr|G1 [10] & (!\u_sobel_top|u_YCbCr|R1 [10] & !\u_sobel_top|u_YCbCr|Add0~17 )) # (!\u_sobel_top|u_YCbCr|G1 [10] & ((!\u_sobel_top|u_YCbCr|Add0~17 ) # (!\u_sobel_top|u_YCbCr|R1 [10]))))

	.dataa(\u_sobel_top|u_YCbCr|G1 [10]),
	.datab(\u_sobel_top|u_YCbCr|R1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Add0~17 ),
	.combout(\u_sobel_top|u_YCbCr|Add0~18_combout ),
	.cout(\u_sobel_top|u_YCbCr|Add0~19 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Add0~18 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Add0~20 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Add0~20_combout  = ((\u_sobel_top|u_YCbCr|R1 [11] $ (\u_sobel_top|u_YCbCr|G1 [11] $ (!\u_sobel_top|u_YCbCr|Add0~19 )))) # (GND)
// \u_sobel_top|u_YCbCr|Add0~21  = CARRY((\u_sobel_top|u_YCbCr|R1 [11] & ((\u_sobel_top|u_YCbCr|G1 [11]) # (!\u_sobel_top|u_YCbCr|Add0~19 ))) # (!\u_sobel_top|u_YCbCr|R1 [11] & (\u_sobel_top|u_YCbCr|G1 [11] & !\u_sobel_top|u_YCbCr|Add0~19 )))

	.dataa(\u_sobel_top|u_YCbCr|R1 [11]),
	.datab(\u_sobel_top|u_YCbCr|G1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Add0~19 ),
	.combout(\u_sobel_top|u_YCbCr|Add0~20_combout ),
	.cout(\u_sobel_top|u_YCbCr|Add0~21 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Add0~20 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N8
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAOUT[11]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAOUT[11]~feeder_combout  = \DRAM_DQ[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[11]~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAOUT[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|mDATAOUT[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y10_N9
dffeas \u_Sdram_Control_4Port|mDATAOUT[11] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mDATAOUT[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N18
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAOUT[12]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAOUT[12]~feeder_combout  = \DRAM_DQ[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[12]~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAOUT[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[12]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|mDATAOUT[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y9_N19
dffeas \u_Sdram_Control_4Port|mDATAOUT[12] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mDATAOUT[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[12] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \u_Sdram_Control_4Port|mDATAOUT[13]~feeder (
// Equation(s):
// \u_Sdram_Control_4Port|mDATAOUT[13]~feeder_combout  = \DRAM_DQ[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\u_Sdram_Control_4Port|mDATAOUT[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[13]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_4Port|mDATAOUT[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \u_Sdram_Control_4Port|mDATAOUT[13] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_4Port|mDATAOUT[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[13] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y8_N15
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y10_N9
dffeas \u_Sdram_Control_4Port|mDATAOUT[14] (
	.clk(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_4Port|mDATAOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|mDATAOUT[14] .is_wysiwyg = "true";
defparam \u_Sdram_Control_4Port|mDATAOUT[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 (
	.portawe(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.clk0(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\u_Reset_Delay|oRST_0~clkctrl_outclk ),
	.portadatain({\u_Sdram_Control_4Port|mDATAOUT [14],\u_Sdram_Control_4Port|mDATAOUT [13],\u_Sdram_Control_4Port|mDATAOUT [12],\u_Sdram_Control_4Port|mDATAOUT [11]}),
	.portaaddr({\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|ram_address_b[10]~0_combout ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_first_bit_number = 11;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_first_bit_number = 11;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 (
	.portawe(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_getPos|u3_getPosedge|Equal0~0_combout ),
	.portadatain({\u_Sdram_Control_4Port|mDATAOUT [14],\u_Sdram_Control_4Port|mDATAOUT [13],\u_Sdram_Control_4Port|mDATAOUT [12],\u_Sdram_Control_4Port|mDATAOUT [11]}),
	.portaaddr({\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8],
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5],
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2],
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_b[10]~0_combout ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .logical_ram_name = "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .operation_mode = "dual_port";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_address_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_first_bit_number = 11;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_width = 11;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_width = 4;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_first_address = 0;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_first_bit_number = 11;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_last_address = 2047;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_logical_ram_depth = 2048;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_logical_ram_width = 16;
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \u_color_bar|rgb_b_reg~2 (
// Equation(s):
// \u_color_bar|rgb_b_reg~2_combout  = (!\u_color_bar|active_x [10] & (\inst_getRGB|LessThan1~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]))

	.dataa(\u_color_bar|active_x [10]),
	.datab(\inst_getRGB|LessThan1~0_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_color_bar|rgb_b_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_b_reg~2 .lut_mask = 16'h4040;
defparam \u_color_bar|rgb_b_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \u_color_bar|rgb_b_reg~3 (
// Equation(s):
// \u_color_bar|rgb_b_reg~3_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_b_reg~2_combout ) # ((\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] & 
// \u_color_bar|rgb_g_reg~1_combout ))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(\u_color_bar|rgb_g_reg~1_combout ),
	.datad(\u_color_bar|rgb_b_reg~2_combout ),
	.cin(gnd),
	.combout(\u_color_bar|rgb_b_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_b_reg~3 .lut_mask = 16'hAA80;
defparam \u_color_bar|rgb_b_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \u_color_bar|rgb_b_reg[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|rgb_b_reg~3_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_b_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_b_reg[3] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_b_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \u_color_bar|rgb_b_reg~0 (
// Equation(s):
// \u_color_bar|rgb_b_reg~0_combout  = (!\u_color_bar|active_x [10] & (\inst_getRGB|LessThan1~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15]))

	.dataa(\u_color_bar|active_x [10]),
	.datab(\inst_getRGB|LessThan1~0_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_color_bar|rgb_b_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_b_reg~0 .lut_mask = 16'h4040;
defparam \u_color_bar|rgb_b_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \u_color_bar|rgb_b_reg~1 (
// Equation(s):
// \u_color_bar|rgb_b_reg~1_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_b_reg~0_combout ) # ((\u_color_bar|rgb_g_reg~1_combout  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15]))))

	.dataa(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\u_color_bar|rgb_g_reg~1_combout ),
	.datac(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(\u_color_bar|rgb_b_reg~0_combout ),
	.cin(gnd),
	.combout(\u_color_bar|rgb_b_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_b_reg~1 .lut_mask = 16'hAA80;
defparam \u_color_bar|rgb_b_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \u_color_bar|rgb_b_reg[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|rgb_b_reg~1_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_b_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_b_reg[4] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_b_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \u_color_bar|rgb_b_reg~6 (
// Equation(s):
// \u_color_bar|rgb_b_reg~6_combout  = (\inst_getRGB|LessThan1~0_combout  & (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] & !\u_color_bar|active_x [10]))

	.dataa(\inst_getRGB|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\u_color_bar|active_x [10]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_b_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_b_reg~6 .lut_mask = 16'h00A0;
defparam \u_color_bar|rgb_b_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \u_color_bar|rgb_b_reg~7 (
// Equation(s):
// \u_color_bar|rgb_b_reg~7_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_b_reg~6_combout ) # ((\u_color_bar|rgb_g_reg~1_combout  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12]))))

	.dataa(\u_color_bar|rgb_g_reg~1_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\u_color_bar|rgb_b_reg~6_combout ),
	.cin(gnd),
	.combout(\u_color_bar|rgb_b_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_b_reg~7 .lut_mask = 16'hF080;
defparam \u_color_bar|rgb_b_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \u_color_bar|rgb_b_reg[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|rgb_b_reg~7_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_b_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_b_reg[1] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_b_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \u_color_bar|rgb_b_reg~4 (
// Equation(s):
// \u_color_bar|rgb_b_reg~4_combout  = (!\u_color_bar|active_x [10] & (\inst_getRGB|LessThan1~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13]))

	.dataa(\u_color_bar|active_x [10]),
	.datab(gnd),
	.datac(\inst_getRGB|LessThan1~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_b_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_b_reg~4 .lut_mask = 16'h5000;
defparam \u_color_bar|rgb_b_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \u_color_bar|rgb_b_reg~5 (
// Equation(s):
// \u_color_bar|rgb_b_reg~5_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_b_reg~4_combout ) # ((\u_color_bar|rgb_g_reg~1_combout  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13]))))

	.dataa(\u_color_bar|rgb_b_reg~4_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\u_color_bar|rgb_g_reg~1_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_b_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_b_reg~5 .lut_mask = 16'hC888;
defparam \u_color_bar|rgb_b_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N3
dffeas \u_color_bar|rgb_b_reg[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_color_bar|rgb_b_reg~5_combout ),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_b_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_b_reg[2] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_b_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][7]~1 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][7]~1_combout  = (\u_color_bar|rgb_b_reg [3] & ((\u_color_bar|rgb_b_reg [2]) # ((!\u_color_bar|rgb_b_reg [4] & \u_color_bar|rgb_b_reg [1])))) # (!\u_color_bar|rgb_b_reg [3] & (\u_color_bar|rgb_b_reg [4] & 
// (!\u_color_bar|rgb_b_reg [1] & !\u_color_bar|rgb_b_reg [2])))

	.dataa(\u_color_bar|rgb_b_reg [3]),
	.datab(\u_color_bar|rgb_b_reg [4]),
	.datac(\u_color_bar|rgb_b_reg [1]),
	.datad(\u_color_bar|rgb_b_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][7]~1 .lut_mask = 16'hAA24;
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][6] (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][6]~combout  = (\u_color_bar|rgb_b_reg [4] & (!\u_color_bar|rgb_b_reg [2] & ((\u_color_bar|rgb_b_reg [3]) # (!\u_color_bar|rgb_b_reg [1])))) # (!\u_color_bar|rgb_b_reg [4] & ((\u_color_bar|rgb_b_reg [1] & 
// ((\u_color_bar|rgb_b_reg [2]))) # (!\u_color_bar|rgb_b_reg [1] & (\u_color_bar|rgb_b_reg [3] & !\u_color_bar|rgb_b_reg [2]))))

	.dataa(\u_color_bar|rgb_b_reg [3]),
	.datab(\u_color_bar|rgb_b_reg [4]),
	.datac(\u_color_bar|rgb_b_reg [1]),
	.datad(\u_color_bar|rgb_b_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][6]~combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][6] .lut_mask = 16'h308E;
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][5] (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][5]~combout  = (\u_color_bar|rgb_b_reg [3] & (\u_color_bar|rgb_b_reg [4] $ ((!\u_color_bar|rgb_b_reg [1])))) # (!\u_color_bar|rgb_b_reg [3] & ((\u_color_bar|rgb_b_reg [4] & ((\u_color_bar|rgb_b_reg [2]) # 
// (!\u_color_bar|rgb_b_reg [1]))) # (!\u_color_bar|rgb_b_reg [4] & (!\u_color_bar|rgb_b_reg [1] & \u_color_bar|rgb_b_reg [2]))))

	.dataa(\u_color_bar|rgb_b_reg [3]),
	.datab(\u_color_bar|rgb_b_reg [4]),
	.datac(\u_color_bar|rgb_b_reg [1]),
	.datad(\u_color_bar|rgb_b_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][5]~combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][5] .lut_mask = 16'hC786;
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][4] (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][4]~combout  = (\u_color_bar|rgb_b_reg [3] & ((\u_color_bar|rgb_b_reg [4]) # ((!\u_color_bar|rgb_b_reg [2])))) # (!\u_color_bar|rgb_b_reg [3] & ((\u_color_bar|rgb_b_reg [4] & (\u_color_bar|rgb_b_reg [1] & 
// \u_color_bar|rgb_b_reg [2])) # (!\u_color_bar|rgb_b_reg [4] & ((\u_color_bar|rgb_b_reg [1]) # (\u_color_bar|rgb_b_reg [2])))))

	.dataa(\u_color_bar|rgb_b_reg [3]),
	.datab(\u_color_bar|rgb_b_reg [4]),
	.datac(\u_color_bar|rgb_b_reg [1]),
	.datad(\u_color_bar|rgb_b_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][4]~combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][4] .lut_mask = 16'hD9BA;
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \u_color_bar|rgb_b_reg~8 (
// Equation(s):
// \u_color_bar|rgb_b_reg~8_combout  = (!\u_color_bar|active_x [10] & (\inst_getRGB|LessThan1~0_combout  & \u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11]))

	.dataa(\u_color_bar|active_x [10]),
	.datab(gnd),
	.datac(\inst_getRGB|LessThan1~0_combout ),
	.datad(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\u_color_bar|rgb_b_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_b_reg~8 .lut_mask = 16'h5000;
defparam \u_color_bar|rgb_b_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \u_color_bar|rgb_b_reg~9 (
// Equation(s):
// \u_color_bar|rgb_b_reg~9_combout  = (\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u_color_bar|rgb_b_reg~8_combout ) # ((\u_color_bar|rgb_g_reg~1_combout  & 
// \u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11]))))

	.dataa(\u_color_bar|rgb_g_reg~1_combout ),
	.datab(\u_Sdram_Control_4Port|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(\u_Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\u_color_bar|rgb_b_reg~8_combout ),
	.cin(gnd),
	.combout(\u_color_bar|rgb_b_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_color_bar|rgb_b_reg~9 .lut_mask = 16'hF080;
defparam \u_color_bar|rgb_b_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N3
dffeas \u_color_bar|rgb_b_reg[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_color_bar|rgb_b_reg~9_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_3~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_color_bar|rgb_b_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_color_bar|rgb_b_reg[0] .is_wysiwyg = "true";
defparam \u_color_bar|rgb_b_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][3]~2 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][3]~2_combout  = \u_color_bar|rgb_b_reg [4] $ (\u_color_bar|rgb_b_reg [2] $ (((!\u_color_bar|rgb_b_reg [3] & \u_color_bar|rgb_b_reg [1]))))

	.dataa(\u_color_bar|rgb_b_reg [3]),
	.datab(\u_color_bar|rgb_b_reg [4]),
	.datac(\u_color_bar|rgb_b_reg [1]),
	.datad(\u_color_bar|rgb_b_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][3]~2 .lut_mask = 16'h639C;
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult2|mult_core|_~0 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult2|mult_core|_~0_combout  = (\u_color_bar|rgb_b_reg [2] & \u_color_bar|rgb_b_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_color_bar|rgb_b_reg [2]),
	.datad(\u_color_bar|rgb_b_reg [1]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult2|mult_core|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|_~0 .lut_mask = 16'hF000;
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult2|mult_core|_~1 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult2|mult_core|_~1_combout  = (!\u_color_bar|rgb_b_reg [1] & \u_color_bar|rgb_b_reg [2])

	.dataa(\u_color_bar|rgb_b_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_color_bar|rgb_b_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult2|mult_core|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|_~1 .lut_mask = 16'h5500;
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][2]~3 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][2]~3_combout  = \u_color_bar|rgb_b_reg [1] $ (\u_color_bar|rgb_b_reg [3])

	.dataa(gnd),
	.datab(\u_color_bar|rgb_b_reg [1]),
	.datac(\u_color_bar|rgb_b_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][2]~3 .lut_mask = 16'h3C3C;
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult2|mult_core|_~2 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult2|mult_core|_~2_combout  = (!\u_color_bar|rgb_b_reg [2] & !\u_color_bar|rgb_b_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_color_bar|rgb_b_reg [2]),
	.datad(\u_color_bar|rgb_b_reg [1]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult2|mult_core|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|_~2 .lut_mask = 16'h000F;
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][4]~4 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][4]~4_combout  = (\u_color_bar|rgb_b_reg [1] & ((\u_color_bar|rgb_b_reg [0]) # (!\u_color_bar|rgb_b_reg [2]))) # (!\u_color_bar|rgb_b_reg [1] & (\u_color_bar|rgb_b_reg [2]))

	.dataa(\u_color_bar|rgb_b_reg [1]),
	.datab(gnd),
	.datac(\u_color_bar|rgb_b_reg [2]),
	.datad(\u_color_bar|rgb_b_reg [0]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][4]~4 .lut_mask = 16'hFA5A;
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|B1[4]~9 (
// Equation(s):
// \u_sobel_top|u_YCbCr|B1[4]~9_combout  = (\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][4]~4_combout  & (\u_color_bar|rgb_b_reg [1] $ (VCC))) # (!\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][4]~4_combout  & (\u_color_bar|rgb_b_reg [1] & VCC))
// \u_sobel_top|u_YCbCr|B1[4]~10  = CARRY((\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][4]~4_combout  & \u_color_bar|rgb_b_reg [1]))

	.dataa(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][4]~4_combout ),
	.datab(\u_color_bar|rgb_b_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|B1[4]~9_combout ),
	.cout(\u_sobel_top|u_YCbCr|B1[4]~10 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[4]~9 .lut_mask = 16'h6688;
defparam \u_sobel_top|u_YCbCr|B1[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|B1[5]~11 (
// Equation(s):
// \u_sobel_top|u_YCbCr|B1[5]~11_combout  = (\u_sobel_top|u_YCbCr|Mult2|mult_core|_~2_combout  & ((\u_color_bar|rgb_b_reg [2] & (!\u_sobel_top|u_YCbCr|B1[4]~10 )) # (!\u_color_bar|rgb_b_reg [2] & ((\u_sobel_top|u_YCbCr|B1[4]~10 ) # (GND))))) # 
// (!\u_sobel_top|u_YCbCr|Mult2|mult_core|_~2_combout  & ((\u_color_bar|rgb_b_reg [2] & (\u_sobel_top|u_YCbCr|B1[4]~10  & VCC)) # (!\u_color_bar|rgb_b_reg [2] & (!\u_sobel_top|u_YCbCr|B1[4]~10 ))))
// \u_sobel_top|u_YCbCr|B1[5]~12  = CARRY((\u_sobel_top|u_YCbCr|Mult2|mult_core|_~2_combout  & ((!\u_sobel_top|u_YCbCr|B1[4]~10 ) # (!\u_color_bar|rgb_b_reg [2]))) # (!\u_sobel_top|u_YCbCr|Mult2|mult_core|_~2_combout  & (!\u_color_bar|rgb_b_reg [2] & 
// !\u_sobel_top|u_YCbCr|B1[4]~10 )))

	.dataa(\u_sobel_top|u_YCbCr|Mult2|mult_core|_~2_combout ),
	.datab(\u_color_bar|rgb_b_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|B1[4]~10 ),
	.combout(\u_sobel_top|u_YCbCr|B1[5]~11_combout ),
	.cout(\u_sobel_top|u_YCbCr|B1[5]~12 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[5]~11 .lut_mask = 16'h692B;
defparam \u_sobel_top|u_YCbCr|B1[5]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|B1[6]~13 (
// Equation(s):
// \u_sobel_top|u_YCbCr|B1[6]~13_combout  = ((\u_sobel_top|u_YCbCr|Mult2|mult_core|_~1_combout  $ (\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][2]~3_combout  $ (!\u_sobel_top|u_YCbCr|B1[5]~12 )))) # (GND)
// \u_sobel_top|u_YCbCr|B1[6]~14  = CARRY((\u_sobel_top|u_YCbCr|Mult2|mult_core|_~1_combout  & ((\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][2]~3_combout ) # (!\u_sobel_top|u_YCbCr|B1[5]~12 ))) # (!\u_sobel_top|u_YCbCr|Mult2|mult_core|_~1_combout  & 
// (\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][2]~3_combout  & !\u_sobel_top|u_YCbCr|B1[5]~12 )))

	.dataa(\u_sobel_top|u_YCbCr|Mult2|mult_core|_~1_combout ),
	.datab(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][2]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|B1[5]~12 ),
	.combout(\u_sobel_top|u_YCbCr|B1[6]~13_combout ),
	.cout(\u_sobel_top|u_YCbCr|B1[6]~14 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[6]~13 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|B1[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|B1[7]~15 (
// Equation(s):
// \u_sobel_top|u_YCbCr|B1[7]~15_combout  = (\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][3]~2_combout  & ((\u_sobel_top|u_YCbCr|Mult2|mult_core|_~0_combout  & (\u_sobel_top|u_YCbCr|B1[6]~14  & VCC)) # (!\u_sobel_top|u_YCbCr|Mult2|mult_core|_~0_combout  & 
// (!\u_sobel_top|u_YCbCr|B1[6]~14 )))) # (!\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][3]~2_combout  & ((\u_sobel_top|u_YCbCr|Mult2|mult_core|_~0_combout  & (!\u_sobel_top|u_YCbCr|B1[6]~14 )) # (!\u_sobel_top|u_YCbCr|Mult2|mult_core|_~0_combout  & 
// ((\u_sobel_top|u_YCbCr|B1[6]~14 ) # (GND)))))
// \u_sobel_top|u_YCbCr|B1[7]~16  = CARRY((\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][3]~2_combout  & (!\u_sobel_top|u_YCbCr|Mult2|mult_core|_~0_combout  & !\u_sobel_top|u_YCbCr|B1[6]~14 )) # (!\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][3]~2_combout  
// & ((!\u_sobel_top|u_YCbCr|B1[6]~14 ) # (!\u_sobel_top|u_YCbCr|Mult2|mult_core|_~0_combout ))))

	.dataa(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][3]~2_combout ),
	.datab(\u_sobel_top|u_YCbCr|Mult2|mult_core|_~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|B1[6]~14 ),
	.combout(\u_sobel_top|u_YCbCr|B1[7]~15_combout ),
	.cout(\u_sobel_top|u_YCbCr|B1[7]~16 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[7]~15 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|B1[7]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|B1[8]~17 (
// Equation(s):
// \u_sobel_top|u_YCbCr|B1[8]~17_combout  = ((\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][4]~combout  $ (\u_color_bar|rgb_b_reg [0] $ (!\u_sobel_top|u_YCbCr|B1[7]~16 )))) # (GND)
// \u_sobel_top|u_YCbCr|B1[8]~18  = CARRY((\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][4]~combout  & ((\u_color_bar|rgb_b_reg [0]) # (!\u_sobel_top|u_YCbCr|B1[7]~16 ))) # (!\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][4]~combout  & 
// (\u_color_bar|rgb_b_reg [0] & !\u_sobel_top|u_YCbCr|B1[7]~16 )))

	.dataa(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][4]~combout ),
	.datab(\u_color_bar|rgb_b_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|B1[7]~16 ),
	.combout(\u_sobel_top|u_YCbCr|B1[8]~17_combout ),
	.cout(\u_sobel_top|u_YCbCr|B1[8]~18 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[8]~17 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|B1[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|B1[9]~19 (
// Equation(s):
// \u_sobel_top|u_YCbCr|B1[9]~19_combout  = (\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][5]~combout  & (!\u_sobel_top|u_YCbCr|B1[8]~18 )) # (!\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][5]~combout  & ((\u_sobel_top|u_YCbCr|B1[8]~18 ) # (GND)))
// \u_sobel_top|u_YCbCr|B1[9]~20  = CARRY((!\u_sobel_top|u_YCbCr|B1[8]~18 ) # (!\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][5]~combout ))

	.dataa(gnd),
	.datab(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][5]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|B1[8]~18 ),
	.combout(\u_sobel_top|u_YCbCr|B1[9]~19_combout ),
	.cout(\u_sobel_top|u_YCbCr|B1[9]~20 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[9]~19 .lut_mask = 16'h3C3F;
defparam \u_sobel_top|u_YCbCr|B1[9]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|B1[10]~21 (
// Equation(s):
// \u_sobel_top|u_YCbCr|B1[10]~21_combout  = (\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][6]~combout  & (\u_sobel_top|u_YCbCr|B1[9]~20  $ (GND))) # (!\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][6]~combout  & (!\u_sobel_top|u_YCbCr|B1[9]~20  & VCC))
// \u_sobel_top|u_YCbCr|B1[10]~22  = CARRY((\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][6]~combout  & !\u_sobel_top|u_YCbCr|B1[9]~20 ))

	.dataa(gnd),
	.datab(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][6]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|B1[9]~20 ),
	.combout(\u_sobel_top|u_YCbCr|B1[10]~21_combout ),
	.cout(\u_sobel_top|u_YCbCr|B1[10]~22 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[10]~21 .lut_mask = 16'hC30C;
defparam \u_sobel_top|u_YCbCr|B1[10]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|B1[11]~23 (
// Equation(s):
// \u_sobel_top|u_YCbCr|B1[11]~23_combout  = (\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][7]~1_combout  & (!\u_sobel_top|u_YCbCr|B1[10]~22 )) # (!\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][7]~1_combout  & ((\u_sobel_top|u_YCbCr|B1[10]~22 ) # (GND)))
// \u_sobel_top|u_YCbCr|B1[11]~24  = CARRY((!\u_sobel_top|u_YCbCr|B1[10]~22 ) # (!\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][7]~1_combout ))

	.dataa(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][7]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|B1[10]~22 ),
	.combout(\u_sobel_top|u_YCbCr|B1[11]~23_combout ),
	.cout(\u_sobel_top|u_YCbCr|B1[11]~24 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[11]~23 .lut_mask = 16'h5A5F;
defparam \u_sobel_top|u_YCbCr|B1[11]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \u_sobel_top|u_YCbCr|B1[11] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|B1[11]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|B1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[11] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|B1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \u_sobel_top|u_YCbCr|B1[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|B1[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|B1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[10] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|B1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N21
dffeas \u_sobel_top|u_YCbCr|B1[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|B1[9]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|B1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[9] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|B1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \u_sobel_top|u_YCbCr|B1[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|B1[8]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|B1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[8] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|B1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N17
dffeas \u_sobel_top|u_YCbCr|B1[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|B1[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|B1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|B1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N15
dffeas \u_sobel_top|u_YCbCr|B1[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|B1[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|B1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|B1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \u_sobel_top|u_YCbCr|B1[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|B1[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|B1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|B1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N11
dffeas \u_sobel_top|u_YCbCr|B1[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|B1[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|B1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|B1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][3]~5 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][3]~5_combout  = \u_color_bar|rgb_b_reg [1] $ (((\u_color_bar|rgb_b_reg [2] & \u_color_bar|rgb_b_reg [0])))

	.dataa(\u_color_bar|rgb_b_reg [1]),
	.datab(gnd),
	.datac(\u_color_bar|rgb_b_reg [2]),
	.datad(\u_color_bar|rgb_b_reg [0]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][3]~5 .lut_mask = 16'h5AAA;
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \u_sobel_top|u_YCbCr|B1[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|B1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|B1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][2]~6 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][2]~6_combout  = \u_color_bar|rgb_b_reg [2] $ (\u_color_bar|rgb_b_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_color_bar|rgb_b_reg [2]),
	.datad(\u_color_bar|rgb_b_reg [0]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][2]~6 .lut_mask = 16'h0FF0;
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N31
dffeas \u_sobel_top|u_YCbCr|B1[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[0][2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|B1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|B1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N3
dffeas \u_sobel_top|u_YCbCr|B1[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_color_bar|rgb_b_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|B1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|B1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \u_sobel_top|u_YCbCr|R1[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_color_bar|rgb_r_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|R1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|R1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \u_sobel_top|u_YCbCr|B1[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_color_bar|rgb_b_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|B1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|B1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[8]~9 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[8]~9_cout  = CARRY((\u_sobel_top|u_YCbCr|R1 [0] & \u_sobel_top|u_YCbCr|B1 [0]))

	.dataa(\u_sobel_top|u_YCbCr|R1 [0]),
	.datab(\u_sobel_top|u_YCbCr|B1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_sobel_top|u_YCbCr|Y1[8]~9_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[8]~9 .lut_mask = 16'h0088;
defparam \u_sobel_top|u_YCbCr|Y1[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[8]~11 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[8]~11_cout  = CARRY((\u_sobel_top|u_YCbCr|Add0~0_combout  & (!\u_sobel_top|u_YCbCr|B1 [1] & !\u_sobel_top|u_YCbCr|Y1[8]~9_cout )) # (!\u_sobel_top|u_YCbCr|Add0~0_combout  & ((!\u_sobel_top|u_YCbCr|Y1[8]~9_cout ) # 
// (!\u_sobel_top|u_YCbCr|B1 [1]))))

	.dataa(\u_sobel_top|u_YCbCr|Add0~0_combout ),
	.datab(\u_sobel_top|u_YCbCr|B1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Y1[8]~9_cout ),
	.combout(),
	.cout(\u_sobel_top|u_YCbCr|Y1[8]~11_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[8]~11 .lut_mask = 16'h0017;
defparam \u_sobel_top|u_YCbCr|Y1[8]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[8]~13 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[8]~13_cout  = CARRY((\u_sobel_top|u_YCbCr|B1 [2] & ((\u_sobel_top|u_YCbCr|Add0~2_combout ) # (!\u_sobel_top|u_YCbCr|Y1[8]~11_cout ))) # (!\u_sobel_top|u_YCbCr|B1 [2] & (\u_sobel_top|u_YCbCr|Add0~2_combout  & 
// !\u_sobel_top|u_YCbCr|Y1[8]~11_cout )))

	.dataa(\u_sobel_top|u_YCbCr|B1 [2]),
	.datab(\u_sobel_top|u_YCbCr|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Y1[8]~11_cout ),
	.combout(),
	.cout(\u_sobel_top|u_YCbCr|Y1[8]~13_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[8]~13 .lut_mask = 16'h008E;
defparam \u_sobel_top|u_YCbCr|Y1[8]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[8]~15 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[8]~15_cout  = CARRY((\u_sobel_top|u_YCbCr|B1 [3] & (!\u_sobel_top|u_YCbCr|Add0~4_combout  & !\u_sobel_top|u_YCbCr|Y1[8]~13_cout )) # (!\u_sobel_top|u_YCbCr|B1 [3] & ((!\u_sobel_top|u_YCbCr|Y1[8]~13_cout ) # 
// (!\u_sobel_top|u_YCbCr|Add0~4_combout ))))

	.dataa(\u_sobel_top|u_YCbCr|B1 [3]),
	.datab(\u_sobel_top|u_YCbCr|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Y1[8]~13_cout ),
	.combout(),
	.cout(\u_sobel_top|u_YCbCr|Y1[8]~15_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[8]~15 .lut_mask = 16'h0017;
defparam \u_sobel_top|u_YCbCr|Y1[8]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[8]~17 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[8]~17_cout  = CARRY((\u_sobel_top|u_YCbCr|Add0~6_combout  & ((\u_sobel_top|u_YCbCr|B1 [4]) # (!\u_sobel_top|u_YCbCr|Y1[8]~15_cout ))) # (!\u_sobel_top|u_YCbCr|Add0~6_combout  & (\u_sobel_top|u_YCbCr|B1 [4] & 
// !\u_sobel_top|u_YCbCr|Y1[8]~15_cout )))

	.dataa(\u_sobel_top|u_YCbCr|Add0~6_combout ),
	.datab(\u_sobel_top|u_YCbCr|B1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Y1[8]~15_cout ),
	.combout(),
	.cout(\u_sobel_top|u_YCbCr|Y1[8]~17_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[8]~17 .lut_mask = 16'h008E;
defparam \u_sobel_top|u_YCbCr|Y1[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[8]~19 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[8]~19_cout  = CARRY((\u_sobel_top|u_YCbCr|Add0~8_combout  & (!\u_sobel_top|u_YCbCr|B1 [5] & !\u_sobel_top|u_YCbCr|Y1[8]~17_cout )) # (!\u_sobel_top|u_YCbCr|Add0~8_combout  & ((!\u_sobel_top|u_YCbCr|Y1[8]~17_cout ) # 
// (!\u_sobel_top|u_YCbCr|B1 [5]))))

	.dataa(\u_sobel_top|u_YCbCr|Add0~8_combout ),
	.datab(\u_sobel_top|u_YCbCr|B1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Y1[8]~17_cout ),
	.combout(),
	.cout(\u_sobel_top|u_YCbCr|Y1[8]~19_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[8]~19 .lut_mask = 16'h0017;
defparam \u_sobel_top|u_YCbCr|Y1[8]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[8]~21 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[8]~21_cout  = CARRY((\u_sobel_top|u_YCbCr|B1 [6] & ((\u_sobel_top|u_YCbCr|Add0~10_combout ) # (!\u_sobel_top|u_YCbCr|Y1[8]~19_cout ))) # (!\u_sobel_top|u_YCbCr|B1 [6] & (\u_sobel_top|u_YCbCr|Add0~10_combout  & 
// !\u_sobel_top|u_YCbCr|Y1[8]~19_cout )))

	.dataa(\u_sobel_top|u_YCbCr|B1 [6]),
	.datab(\u_sobel_top|u_YCbCr|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Y1[8]~19_cout ),
	.combout(),
	.cout(\u_sobel_top|u_YCbCr|Y1[8]~21_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[8]~21 .lut_mask = 16'h008E;
defparam \u_sobel_top|u_YCbCr|Y1[8]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[8]~23 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[8]~23_cout  = CARRY((\u_sobel_top|u_YCbCr|Add0~12_combout  & (!\u_sobel_top|u_YCbCr|B1 [7] & !\u_sobel_top|u_YCbCr|Y1[8]~21_cout )) # (!\u_sobel_top|u_YCbCr|Add0~12_combout  & ((!\u_sobel_top|u_YCbCr|Y1[8]~21_cout ) # 
// (!\u_sobel_top|u_YCbCr|B1 [7]))))

	.dataa(\u_sobel_top|u_YCbCr|Add0~12_combout ),
	.datab(\u_sobel_top|u_YCbCr|B1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Y1[8]~21_cout ),
	.combout(),
	.cout(\u_sobel_top|u_YCbCr|Y1[8]~23_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[8]~23 .lut_mask = 16'h0017;
defparam \u_sobel_top|u_YCbCr|Y1[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[8]~24 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[8]~24_combout  = ((\u_sobel_top|u_YCbCr|Add0~14_combout  $ (\u_sobel_top|u_YCbCr|B1 [8] $ (!\u_sobel_top|u_YCbCr|Y1[8]~23_cout )))) # (GND)
// \u_sobel_top|u_YCbCr|Y1[8]~25  = CARRY((\u_sobel_top|u_YCbCr|Add0~14_combout  & ((\u_sobel_top|u_YCbCr|B1 [8]) # (!\u_sobel_top|u_YCbCr|Y1[8]~23_cout ))) # (!\u_sobel_top|u_YCbCr|Add0~14_combout  & (\u_sobel_top|u_YCbCr|B1 [8] & 
// !\u_sobel_top|u_YCbCr|Y1[8]~23_cout )))

	.dataa(\u_sobel_top|u_YCbCr|Add0~14_combout ),
	.datab(\u_sobel_top|u_YCbCr|B1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Y1[8]~23_cout ),
	.combout(\u_sobel_top|u_YCbCr|Y1[8]~24_combout ),
	.cout(\u_sobel_top|u_YCbCr|Y1[8]~25 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[8]~24 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|Y1[8]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[9]~26 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[9]~26_combout  = (\u_sobel_top|u_YCbCr|Add0~16_combout  & ((\u_sobel_top|u_YCbCr|B1 [9] & (\u_sobel_top|u_YCbCr|Y1[8]~25  & VCC)) # (!\u_sobel_top|u_YCbCr|B1 [9] & (!\u_sobel_top|u_YCbCr|Y1[8]~25 )))) # 
// (!\u_sobel_top|u_YCbCr|Add0~16_combout  & ((\u_sobel_top|u_YCbCr|B1 [9] & (!\u_sobel_top|u_YCbCr|Y1[8]~25 )) # (!\u_sobel_top|u_YCbCr|B1 [9] & ((\u_sobel_top|u_YCbCr|Y1[8]~25 ) # (GND)))))
// \u_sobel_top|u_YCbCr|Y1[9]~27  = CARRY((\u_sobel_top|u_YCbCr|Add0~16_combout  & (!\u_sobel_top|u_YCbCr|B1 [9] & !\u_sobel_top|u_YCbCr|Y1[8]~25 )) # (!\u_sobel_top|u_YCbCr|Add0~16_combout  & ((!\u_sobel_top|u_YCbCr|Y1[8]~25 ) # (!\u_sobel_top|u_YCbCr|B1 
// [9]))))

	.dataa(\u_sobel_top|u_YCbCr|Add0~16_combout ),
	.datab(\u_sobel_top|u_YCbCr|B1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Y1[8]~25 ),
	.combout(\u_sobel_top|u_YCbCr|Y1[9]~26_combout ),
	.cout(\u_sobel_top|u_YCbCr|Y1[9]~27 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[9]~26 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|Y1[9]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[10]~28 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[10]~28_combout  = ((\u_sobel_top|u_YCbCr|Add0~18_combout  $ (\u_sobel_top|u_YCbCr|B1 [10] $ (!\u_sobel_top|u_YCbCr|Y1[9]~27 )))) # (GND)
// \u_sobel_top|u_YCbCr|Y1[10]~29  = CARRY((\u_sobel_top|u_YCbCr|Add0~18_combout  & ((\u_sobel_top|u_YCbCr|B1 [10]) # (!\u_sobel_top|u_YCbCr|Y1[9]~27 ))) # (!\u_sobel_top|u_YCbCr|Add0~18_combout  & (\u_sobel_top|u_YCbCr|B1 [10] & 
// !\u_sobel_top|u_YCbCr|Y1[9]~27 )))

	.dataa(\u_sobel_top|u_YCbCr|Add0~18_combout ),
	.datab(\u_sobel_top|u_YCbCr|B1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Y1[9]~27 ),
	.combout(\u_sobel_top|u_YCbCr|Y1[10]~28_combout ),
	.cout(\u_sobel_top|u_YCbCr|Y1[10]~29 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[10]~28 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|Y1[10]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[11]~30 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[11]~30_combout  = (\u_sobel_top|u_YCbCr|Add0~20_combout  & ((\u_sobel_top|u_YCbCr|B1 [11] & (\u_sobel_top|u_YCbCr|Y1[10]~29  & VCC)) # (!\u_sobel_top|u_YCbCr|B1 [11] & (!\u_sobel_top|u_YCbCr|Y1[10]~29 )))) # 
// (!\u_sobel_top|u_YCbCr|Add0~20_combout  & ((\u_sobel_top|u_YCbCr|B1 [11] & (!\u_sobel_top|u_YCbCr|Y1[10]~29 )) # (!\u_sobel_top|u_YCbCr|B1 [11] & ((\u_sobel_top|u_YCbCr|Y1[10]~29 ) # (GND)))))
// \u_sobel_top|u_YCbCr|Y1[11]~31  = CARRY((\u_sobel_top|u_YCbCr|Add0~20_combout  & (!\u_sobel_top|u_YCbCr|B1 [11] & !\u_sobel_top|u_YCbCr|Y1[10]~29 )) # (!\u_sobel_top|u_YCbCr|Add0~20_combout  & ((!\u_sobel_top|u_YCbCr|Y1[10]~29 ) # 
// (!\u_sobel_top|u_YCbCr|B1 [11]))))

	.dataa(\u_sobel_top|u_YCbCr|Add0~20_combout ),
	.datab(\u_sobel_top|u_YCbCr|B1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Y1[10]~29 ),
	.combout(\u_sobel_top|u_YCbCr|Y1[11]~30_combout ),
	.cout(\u_sobel_top|u_YCbCr|Y1[11]~31 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[11]~30 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|Y1[11]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \u_sobel_top|u_YCbCr|Y1[11] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|Y1[11]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[11] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \u_sobel_top|u_YCbCr|Y2[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_YCbCr|Y1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y2[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] & 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] & 
// ((\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ) # (GND)))
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  = 
// CARRY((!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit 
// [1]))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_sobel_top|u_YCbCr|RGB_de_r [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & 
// (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  $ (GND))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit 
// [2] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  & VCC))
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & 
// !\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N15
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_sobel_top|u_YCbCr|RGB_de_r [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] & 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] & 
// ((\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ) # (GND)))
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  = 
// CARRY((!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit 
// [3]))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_sobel_top|u_YCbCr|RGB_de_r [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & 
// (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  $ (GND))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit 
// [4] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  & VCC))
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & 
// !\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N19
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_sobel_top|u_YCbCr|RGB_de_r [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5] & 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5] & 
// ((\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ) # (GND)))
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  = 
// CARRY((!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit 
// [5]))

	.dataa(gnd),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N21
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_sobel_top|u_YCbCr|RGB_de_r [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] & 
// (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  $ (GND))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit 
// [6] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  & VCC))
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] & 
// !\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout ),
	.cout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N23
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_sobel_top|u_YCbCr|RGB_de_r [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7] & 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7] & 
// ((\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ) # (GND)))
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  = 
// CARRY((!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit 
// [7]))

	.dataa(gnd),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout ),
	.cout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N25
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_sobel_top|u_YCbCr|RGB_de_r [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] & 
// (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  $ (GND))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit 
// [8] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  & VCC))
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] & 
// !\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~combout ),
	.cout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N27
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_sobel_top|u_YCbCr|RGB_de_r [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9] & 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9] & 
// ((\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ) # (GND)))
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT  = 
// CARRY((!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit 
// [9]))

	.dataa(gnd),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~combout ),
	.cout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_sobel_top|u_YCbCr|RGB_de_r [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0_combout  = !\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0 .lut_mask = 16'h0F0F;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout  = (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit 
// [1] & \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2 .lut_mask = 16'h5500;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit 
// [6] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] & 
// !\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7])))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]),
	.datac(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8]),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .lut_mask = 16'h0008;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit 
// [3] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & 
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5])))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.datac(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .lut_mask = 16'h8000;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0_combout ) # 
// ((\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout  & 
// (\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout  & 
// \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout ),
	.datac(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual .lut_mask = 16'hEAAA;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_sobel_top|u_YCbCr|RGB_de_r [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][8]~2 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][8]~2_combout  = (\u_color_bar|rgb_g_reg [5] & (\u_color_bar|rgb_g_reg [3] $ (((\u_color_bar|rgb_g_reg [2]) # (\u_color_bar|rgb_g_reg [4]))))) # (!\u_color_bar|rgb_g_reg [5] & (\u_color_bar|rgb_g_reg [3] & 
// ((!\u_color_bar|rgb_g_reg [4]) # (!\u_color_bar|rgb_g_reg [2]))))

	.dataa(\u_color_bar|rgb_g_reg [5]),
	.datab(\u_color_bar|rgb_g_reg [2]),
	.datac(\u_color_bar|rgb_g_reg [3]),
	.datad(\u_color_bar|rgb_g_reg [4]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][8]~2 .lut_mask = 16'h1A78;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|G1[12]~25 (
// Equation(s):
// \u_sobel_top|u_YCbCr|G1[12]~25_combout  = (\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][8]~2_combout  & (!\u_sobel_top|u_YCbCr|G1[11]~24 )) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][8]~2_combout  & ((\u_sobel_top|u_YCbCr|G1[11]~24 ) # (GND)))
// \u_sobel_top|u_YCbCr|G1[12]~26  = CARRY((!\u_sobel_top|u_YCbCr|G1[11]~24 ) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][8]~2_combout ))

	.dataa(gnd),
	.datab(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][8]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|G1[11]~24 ),
	.combout(\u_sobel_top|u_YCbCr|G1[12]~25_combout ),
	.cout(\u_sobel_top|u_YCbCr|G1[12]~26 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[12]~25 .lut_mask = 16'h3C3F;
defparam \u_sobel_top|u_YCbCr|G1[12]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \u_sobel_top|u_YCbCr|G1[12] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|G1[12]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|G1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[12] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|G1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][8]~1 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][8]~1_combout  = (\u_color_bar|rgb_r_reg [4] & ((\u_color_bar|rgb_r_reg [3] $ (\u_color_bar|rgb_r_reg [2])))) # (!\u_color_bar|rgb_r_reg [4] & (\u_color_bar|rgb_r_reg [3] & ((!\u_color_bar|rgb_r_reg [2]) # 
// (!\u_color_bar|rgb_r_reg [1]))))

	.dataa(\u_color_bar|rgb_r_reg [4]),
	.datab(\u_color_bar|rgb_r_reg [1]),
	.datac(\u_color_bar|rgb_r_reg [3]),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][8]~1 .lut_mask = 16'h1AF0;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|R1[12]~27 (
// Equation(s):
// \u_sobel_top|u_YCbCr|R1[12]~27_combout  = (\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][8]~1_combout  & (\u_sobel_top|u_YCbCr|R1[11]~26  $ (GND))) # (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][8]~1_combout  & (!\u_sobel_top|u_YCbCr|R1[11]~26  & 
// VCC))
// \u_sobel_top|u_YCbCr|R1[12]~28  = CARRY((\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][8]~1_combout  & !\u_sobel_top|u_YCbCr|R1[11]~26 ))

	.dataa(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][8]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|R1[11]~26 ),
	.combout(\u_sobel_top|u_YCbCr|R1[12]~27_combout ),
	.cout(\u_sobel_top|u_YCbCr|R1[12]~28 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[12]~27 .lut_mask = 16'hA50A;
defparam \u_sobel_top|u_YCbCr|R1[12]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \u_sobel_top|u_YCbCr|R1[12] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|R1[12]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|R1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[12] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|R1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Add0~22 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Add0~22_combout  = (\u_sobel_top|u_YCbCr|G1 [12] & ((\u_sobel_top|u_YCbCr|R1 [12] & (\u_sobel_top|u_YCbCr|Add0~21  & VCC)) # (!\u_sobel_top|u_YCbCr|R1 [12] & (!\u_sobel_top|u_YCbCr|Add0~21 )))) # (!\u_sobel_top|u_YCbCr|G1 [12] & 
// ((\u_sobel_top|u_YCbCr|R1 [12] & (!\u_sobel_top|u_YCbCr|Add0~21 )) # (!\u_sobel_top|u_YCbCr|R1 [12] & ((\u_sobel_top|u_YCbCr|Add0~21 ) # (GND)))))
// \u_sobel_top|u_YCbCr|Add0~23  = CARRY((\u_sobel_top|u_YCbCr|G1 [12] & (!\u_sobel_top|u_YCbCr|R1 [12] & !\u_sobel_top|u_YCbCr|Add0~21 )) # (!\u_sobel_top|u_YCbCr|G1 [12] & ((!\u_sobel_top|u_YCbCr|Add0~21 ) # (!\u_sobel_top|u_YCbCr|R1 [12]))))

	.dataa(\u_sobel_top|u_YCbCr|G1 [12]),
	.datab(\u_sobel_top|u_YCbCr|R1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Add0~21 ),
	.combout(\u_sobel_top|u_YCbCr|Add0~22_combout ),
	.cout(\u_sobel_top|u_YCbCr|Add0~23 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Add0~22 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][8]~0 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][8]~0_combout  = (\u_color_bar|rgb_b_reg [4] & ((\u_color_bar|rgb_b_reg [3]) # ((\u_color_bar|rgb_b_reg [1]) # (\u_color_bar|rgb_b_reg [2]))))

	.dataa(\u_color_bar|rgb_b_reg [3]),
	.datab(\u_color_bar|rgb_b_reg [4]),
	.datac(\u_color_bar|rgb_b_reg [1]),
	.datad(\u_color_bar|rgb_b_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][8]~0 .lut_mask = 16'hCCC8;
defparam \u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|B1[12]~25 (
// Equation(s):
// \u_sobel_top|u_YCbCr|B1[12]~25_combout  = \u_sobel_top|u_YCbCr|B1[11]~24  $ (!\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][8]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|Mult2|mult_core|romout[1][8]~0_combout ),
	.cin(\u_sobel_top|u_YCbCr|B1[11]~24 ),
	.combout(\u_sobel_top|u_YCbCr|B1[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[12]~25 .lut_mask = 16'hF00F;
defparam \u_sobel_top|u_YCbCr|B1[12]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \u_sobel_top|u_YCbCr|B1[12] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|B1[12]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|B1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|B1[12] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|B1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[12]~32 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[12]~32_combout  = ((\u_sobel_top|u_YCbCr|Add0~22_combout  $ (\u_sobel_top|u_YCbCr|B1 [12] $ (!\u_sobel_top|u_YCbCr|Y1[11]~31 )))) # (GND)
// \u_sobel_top|u_YCbCr|Y1[12]~33  = CARRY((\u_sobel_top|u_YCbCr|Add0~22_combout  & ((\u_sobel_top|u_YCbCr|B1 [12]) # (!\u_sobel_top|u_YCbCr|Y1[11]~31 ))) # (!\u_sobel_top|u_YCbCr|Add0~22_combout  & (\u_sobel_top|u_YCbCr|B1 [12] & 
// !\u_sobel_top|u_YCbCr|Y1[11]~31 )))

	.dataa(\u_sobel_top|u_YCbCr|Add0~22_combout ),
	.datab(\u_sobel_top|u_YCbCr|B1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Y1[11]~31 ),
	.combout(\u_sobel_top|u_YCbCr|Y1[12]~32_combout ),
	.cout(\u_sobel_top|u_YCbCr|Y1[12]~33 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[12]~32 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|Y1[12]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \u_sobel_top|u_YCbCr|Y1[12] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|Y1[12]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[12] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \u_sobel_top|u_YCbCr|Y2[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_YCbCr|Y1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y2[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][9]~1 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][9]~1_combout  = (\u_color_bar|rgb_g_reg [3] & ((\u_color_bar|rgb_g_reg [5] & (\u_color_bar|rgb_g_reg [2] & !\u_color_bar|rgb_g_reg [4])) # (!\u_color_bar|rgb_g_reg [5] & (!\u_color_bar|rgb_g_reg [2] & 
// \u_color_bar|rgb_g_reg [4])))) # (!\u_color_bar|rgb_g_reg [3] & (((\u_color_bar|rgb_g_reg [4]))))

	.dataa(\u_color_bar|rgb_g_reg [5]),
	.datab(\u_color_bar|rgb_g_reg [2]),
	.datac(\u_color_bar|rgb_g_reg [3]),
	.datad(\u_color_bar|rgb_g_reg [4]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][9]~1 .lut_mask = 16'h1F80;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|G1[13]~27 (
// Equation(s):
// \u_sobel_top|u_YCbCr|G1[13]~27_combout  = (\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][9]~1_combout  & (\u_sobel_top|u_YCbCr|G1[12]~26  $ (GND))) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][9]~1_combout  & (!\u_sobel_top|u_YCbCr|G1[12]~26  & 
// VCC))
// \u_sobel_top|u_YCbCr|G1[13]~28  = CARRY((\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][9]~1_combout  & !\u_sobel_top|u_YCbCr|G1[12]~26 ))

	.dataa(gnd),
	.datab(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][9]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|G1[12]~26 ),
	.combout(\u_sobel_top|u_YCbCr|G1[13]~27_combout ),
	.cout(\u_sobel_top|u_YCbCr|G1[13]~28 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[13]~27 .lut_mask = 16'hC30C;
defparam \u_sobel_top|u_YCbCr|G1[13]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \u_sobel_top|u_YCbCr|G1[13] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|G1[13]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|G1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[13] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|G1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][9]~0 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][9]~0_combout  = (\u_color_bar|rgb_r_reg [4] & (((!\u_color_bar|rgb_r_reg [2]) # (!\u_color_bar|rgb_r_reg [3])))) # (!\u_color_bar|rgb_r_reg [4] & (\u_color_bar|rgb_r_reg [1] & (\u_color_bar|rgb_r_reg [3] & 
// \u_color_bar|rgb_r_reg [2])))

	.dataa(\u_color_bar|rgb_r_reg [4]),
	.datab(\u_color_bar|rgb_r_reg [1]),
	.datac(\u_color_bar|rgb_r_reg [3]),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][9]~0 .lut_mask = 16'h4AAA;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|R1[13]~29 (
// Equation(s):
// \u_sobel_top|u_YCbCr|R1[13]~29_combout  = (\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][9]~0_combout  & (!\u_sobel_top|u_YCbCr|R1[12]~28 )) # (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][9]~0_combout  & ((\u_sobel_top|u_YCbCr|R1[12]~28 ) # (GND)))
// \u_sobel_top|u_YCbCr|R1[13]~30  = CARRY((!\u_sobel_top|u_YCbCr|R1[12]~28 ) # (!\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][9]~0_combout ))

	.dataa(\u_sobel_top|u_YCbCr|Mult0|mult_core|romout[1][9]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|R1[12]~28 ),
	.combout(\u_sobel_top|u_YCbCr|R1[13]~29_combout ),
	.cout(\u_sobel_top|u_YCbCr|R1[13]~30 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[13]~29 .lut_mask = 16'h5A5F;
defparam \u_sobel_top|u_YCbCr|R1[13]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \u_sobel_top|u_YCbCr|R1[13] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|R1[13]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|R1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[13] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|R1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Add0~24 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Add0~24_combout  = ((\u_sobel_top|u_YCbCr|G1 [13] $ (\u_sobel_top|u_YCbCr|R1 [13] $ (!\u_sobel_top|u_YCbCr|Add0~23 )))) # (GND)
// \u_sobel_top|u_YCbCr|Add0~25  = CARRY((\u_sobel_top|u_YCbCr|G1 [13] & ((\u_sobel_top|u_YCbCr|R1 [13]) # (!\u_sobel_top|u_YCbCr|Add0~23 ))) # (!\u_sobel_top|u_YCbCr|G1 [13] & (\u_sobel_top|u_YCbCr|R1 [13] & !\u_sobel_top|u_YCbCr|Add0~23 )))

	.dataa(\u_sobel_top|u_YCbCr|G1 [13]),
	.datab(\u_sobel_top|u_YCbCr|R1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Add0~23 ),
	.combout(\u_sobel_top|u_YCbCr|Add0~24_combout ),
	.cout(\u_sobel_top|u_YCbCr|Add0~25 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Add0~24 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_YCbCr|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[13]~34 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[13]~34_combout  = (\u_sobel_top|u_YCbCr|Add0~24_combout  & (!\u_sobel_top|u_YCbCr|Y1[12]~33 )) # (!\u_sobel_top|u_YCbCr|Add0~24_combout  & ((\u_sobel_top|u_YCbCr|Y1[12]~33 ) # (GND)))
// \u_sobel_top|u_YCbCr|Y1[13]~35  = CARRY((!\u_sobel_top|u_YCbCr|Y1[12]~33 ) # (!\u_sobel_top|u_YCbCr|Add0~24_combout ))

	.dataa(gnd),
	.datab(\u_sobel_top|u_YCbCr|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Y1[12]~33 ),
	.combout(\u_sobel_top|u_YCbCr|Y1[13]~34_combout ),
	.cout(\u_sobel_top|u_YCbCr|Y1[13]~35 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[13]~34 .lut_mask = 16'h3C3F;
defparam \u_sobel_top|u_YCbCr|Y1[13]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \u_sobel_top|u_YCbCr|Y1[13] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|Y1[13]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[13] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y2[5]~feeder (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y2[5]~feeder_combout  = \u_sobel_top|u_YCbCr|Y1 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|Y1 [13]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Y2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y2[5]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_YCbCr|Y2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N15
dffeas \u_sobel_top|u_YCbCr|Y2[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|Y2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y2[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][10]~0 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][10]~0_combout  = (\u_color_bar|rgb_g_reg [5] & (((!\u_color_bar|rgb_g_reg [4]) # (!\u_color_bar|rgb_g_reg [3])))) # (!\u_color_bar|rgb_g_reg [5] & (\u_color_bar|rgb_g_reg [2] & (\u_color_bar|rgb_g_reg [3] & 
// \u_color_bar|rgb_g_reg [4])))

	.dataa(\u_color_bar|rgb_g_reg [5]),
	.datab(\u_color_bar|rgb_g_reg [2]),
	.datac(\u_color_bar|rgb_g_reg [3]),
	.datad(\u_color_bar|rgb_g_reg [4]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][10]~0 .lut_mask = 16'h4AAA;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|G1[14]~29 (
// Equation(s):
// \u_sobel_top|u_YCbCr|G1[14]~29_combout  = (\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][10]~0_combout  & (!\u_sobel_top|u_YCbCr|G1[13]~28 )) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][10]~0_combout  & ((\u_sobel_top|u_YCbCr|G1[13]~28 ) # (GND)))
// \u_sobel_top|u_YCbCr|G1[14]~30  = CARRY((!\u_sobel_top|u_YCbCr|G1[13]~28 ) # (!\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][10]~0_combout ))

	.dataa(\u_sobel_top|u_YCbCr|Mult1|mult_core|romout[1][10]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|G1[13]~28 ),
	.combout(\u_sobel_top|u_YCbCr|G1[14]~29_combout ),
	.cout(\u_sobel_top|u_YCbCr|G1[14]~30 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[14]~29 .lut_mask = 16'h5A5F;
defparam \u_sobel_top|u_YCbCr|G1[14]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \u_sobel_top|u_YCbCr|G1[14] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|G1[14]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|G1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[14] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|G1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|_~1 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|_~1_combout  = (\u_color_bar|rgb_r_reg [4] & (\u_color_bar|rgb_r_reg [1] & (\u_color_bar|rgb_r_reg [3] & \u_color_bar|rgb_r_reg [2])))

	.dataa(\u_color_bar|rgb_r_reg [4]),
	.datab(\u_color_bar|rgb_r_reg [1]),
	.datac(\u_color_bar|rgb_r_reg [3]),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|_~1 .lut_mask = 16'h8000;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult0|mult_core|_~0 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult0|mult_core|_~0_combout  = (\u_color_bar|rgb_r_reg [4] & (!\u_color_bar|rgb_r_reg [1] & (\u_color_bar|rgb_r_reg [3] & \u_color_bar|rgb_r_reg [2])))

	.dataa(\u_color_bar|rgb_r_reg [4]),
	.datab(\u_color_bar|rgb_r_reg [1]),
	.datac(\u_color_bar|rgb_r_reg [3]),
	.datad(\u_color_bar|rgb_r_reg [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult0|mult_core|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|_~0 .lut_mask = 16'h2000;
defparam \u_sobel_top|u_YCbCr|Mult0|mult_core|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|R1[14]~31 (
// Equation(s):
// \u_sobel_top|u_YCbCr|R1[14]~31_combout  = \u_sobel_top|u_YCbCr|R1[13]~30  $ (((!\u_sobel_top|u_YCbCr|Mult0|mult_core|_~1_combout  & !\u_sobel_top|u_YCbCr|Mult0|mult_core|_~0_combout )))

	.dataa(gnd),
	.datab(\u_sobel_top|u_YCbCr|Mult0|mult_core|_~1_combout ),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|Mult0|mult_core|_~0_combout ),
	.cin(\u_sobel_top|u_YCbCr|R1[13]~30 ),
	.combout(\u_sobel_top|u_YCbCr|R1[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[14]~31 .lut_mask = 16'hF0C3;
defparam \u_sobel_top|u_YCbCr|R1[14]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \u_sobel_top|u_YCbCr|R1[14] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|R1[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|R1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|R1[14] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|R1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Add0~26 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Add0~26_combout  = (\u_sobel_top|u_YCbCr|G1 [14] & ((\u_sobel_top|u_YCbCr|R1 [14] & (\u_sobel_top|u_YCbCr|Add0~25  & VCC)) # (!\u_sobel_top|u_YCbCr|R1 [14] & (!\u_sobel_top|u_YCbCr|Add0~25 )))) # (!\u_sobel_top|u_YCbCr|G1 [14] & 
// ((\u_sobel_top|u_YCbCr|R1 [14] & (!\u_sobel_top|u_YCbCr|Add0~25 )) # (!\u_sobel_top|u_YCbCr|R1 [14] & ((\u_sobel_top|u_YCbCr|Add0~25 ) # (GND)))))
// \u_sobel_top|u_YCbCr|Add0~27  = CARRY((\u_sobel_top|u_YCbCr|G1 [14] & (!\u_sobel_top|u_YCbCr|R1 [14] & !\u_sobel_top|u_YCbCr|Add0~25 )) # (!\u_sobel_top|u_YCbCr|G1 [14] & ((!\u_sobel_top|u_YCbCr|Add0~25 ) # (!\u_sobel_top|u_YCbCr|R1 [14]))))

	.dataa(\u_sobel_top|u_YCbCr|G1 [14]),
	.datab(\u_sobel_top|u_YCbCr|R1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Add0~25 ),
	.combout(\u_sobel_top|u_YCbCr|Add0~26_combout ),
	.cout(\u_sobel_top|u_YCbCr|Add0~27 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Add0~26 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_YCbCr|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[14]~36 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[14]~36_combout  = (\u_sobel_top|u_YCbCr|Add0~26_combout  & (\u_sobel_top|u_YCbCr|Y1[13]~35  $ (GND))) # (!\u_sobel_top|u_YCbCr|Add0~26_combout  & (!\u_sobel_top|u_YCbCr|Y1[13]~35  & VCC))
// \u_sobel_top|u_YCbCr|Y1[14]~37  = CARRY((\u_sobel_top|u_YCbCr|Add0~26_combout  & !\u_sobel_top|u_YCbCr|Y1[13]~35 ))

	.dataa(\u_sobel_top|u_YCbCr|Add0~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_YCbCr|Y1[13]~35 ),
	.combout(\u_sobel_top|u_YCbCr|Y1[14]~36_combout ),
	.cout(\u_sobel_top|u_YCbCr|Y1[14]~37 ));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[14]~36 .lut_mask = 16'hA50A;
defparam \u_sobel_top|u_YCbCr|Y1[14]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N29
dffeas \u_sobel_top|u_YCbCr|Y1[14] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|Y1[14]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[14] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \u_sobel_top|u_YCbCr|Y2[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_YCbCr|Y1 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y2[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|_~1 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|_~1_combout  = (\u_color_bar|rgb_g_reg [5] & (\u_color_bar|rgb_g_reg [2] & (\u_color_bar|rgb_g_reg [3] & \u_color_bar|rgb_g_reg [4])))

	.dataa(\u_color_bar|rgb_g_reg [5]),
	.datab(\u_color_bar|rgb_g_reg [2]),
	.datac(\u_color_bar|rgb_g_reg [3]),
	.datad(\u_color_bar|rgb_g_reg [4]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|_~1 .lut_mask = 16'h8000;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Mult1|mult_core|_~0 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Mult1|mult_core|_~0_combout  = (\u_color_bar|rgb_g_reg [5] & (!\u_color_bar|rgb_g_reg [2] & (\u_color_bar|rgb_g_reg [3] & \u_color_bar|rgb_g_reg [4])))

	.dataa(\u_color_bar|rgb_g_reg [5]),
	.datab(\u_color_bar|rgb_g_reg [2]),
	.datac(\u_color_bar|rgb_g_reg [3]),
	.datad(\u_color_bar|rgb_g_reg [4]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Mult1|mult_core|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|_~0 .lut_mask = 16'h2000;
defparam \u_sobel_top|u_YCbCr|Mult1|mult_core|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|G1[15]~31 (
// Equation(s):
// \u_sobel_top|u_YCbCr|G1[15]~31_combout  = \u_sobel_top|u_YCbCr|G1[14]~30  $ (((!\u_sobel_top|u_YCbCr|Mult1|mult_core|_~1_combout  & !\u_sobel_top|u_YCbCr|Mult1|mult_core|_~0_combout )))

	.dataa(gnd),
	.datab(\u_sobel_top|u_YCbCr|Mult1|mult_core|_~1_combout ),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|Mult1|mult_core|_~0_combout ),
	.cin(\u_sobel_top|u_YCbCr|G1[14]~30 ),
	.combout(\u_sobel_top|u_YCbCr|G1[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[15]~31 .lut_mask = 16'hF0C3;
defparam \u_sobel_top|u_YCbCr|G1[15]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \u_sobel_top|u_YCbCr|G1[15] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|G1[15]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|G1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|G1[15] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|G1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Add0~28 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Add0~28_combout  = \u_sobel_top|u_YCbCr|Add0~27  $ (!\u_sobel_top|u_YCbCr|G1 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|G1 [15]),
	.cin(\u_sobel_top|u_YCbCr|Add0~27 ),
	.combout(\u_sobel_top|u_YCbCr|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Add0~28 .lut_mask = 16'hF00F;
defparam \u_sobel_top|u_YCbCr|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y1[15]~38 (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y1[15]~38_combout  = \u_sobel_top|u_YCbCr|Y1[14]~37  $ (\u_sobel_top|u_YCbCr|Add0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|Add0~28_combout ),
	.cin(\u_sobel_top|u_YCbCr|Y1[14]~37 ),
	.combout(\u_sobel_top|u_YCbCr|Y1[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[15]~38 .lut_mask = 16'h0FF0;
defparam \u_sobel_top|u_YCbCr|Y1[15]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \u_sobel_top|u_YCbCr|Y1[15] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|Y1[15]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[15] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \u_sobel_top|u_YCbCr|Y2[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_YCbCr|Y1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y2[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y2[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_sobel_top|u_YCbCr|RGB_de_r [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4],\u_sobel_top|u_YCbCr|Y2 [7],
\u_sobel_top|u_YCbCr|Y2 [6],\u_sobel_top|u_YCbCr|Y2 [5],\u_sobel_top|u_YCbCr|Y2 [4],\u_sobel_top|u_YCbCr|Y2 [3]}),
	.portaaddr({\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .clk0_input_clock_enable = "ena0";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .clk0_output_clock_enable = "ena0";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .logical_ram_name = "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ALTSYNCRAM";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .mixed_port_feed_through_mode = "old";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .operation_mode = "dual_port";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_a_address_clear = "none";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_a_address_width = 10;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_a_data_out_clear = "none";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_a_data_out_clock = "none";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_a_data_width = 9;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_a_first_address = 0;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_a_first_bit_number = 3;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_a_last_address = 1023;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_a_logical_ram_depth = 638;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_a_logical_ram_width = 16;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_b_address_clear = "none";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_b_address_clock = "clock0";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_b_address_width = 10;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_b_data_out_clear = "none";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_b_data_out_clock = "clock0";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_b_data_width = 9;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_b_first_address = 0;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_b_first_bit_number = 3;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_b_last_address = 1023;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_b_logical_ram_depth = 638;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_b_logical_ram_width = 16;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .port_b_read_enable_clock = "clock0";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X14_Y9_N29
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N31
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N15
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[6]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[6]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [6]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[6]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N27
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[7]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[7]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[7]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[5]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[5]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [5]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[5]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[6]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[6]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[6]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N3
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[6]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[6]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [6]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[6]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N25
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N5
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N23
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[4]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[4]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [4]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[4]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N9
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[3]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[3]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [3]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[3]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N7
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N29
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[4]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[4]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [4]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[4]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N27
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \u_sobel_top|u_YCbCr|Y1[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|Y1[8]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[8] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N23
dffeas \u_sobel_top|u_YCbCr|Y2[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_YCbCr|Y1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y2[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \u_sobel_top|u_YCbCr|Y1[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|Y1[9]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[9] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \u_sobel_top|u_YCbCr|Y2[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_YCbCr|Y1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y2[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N21
dffeas \u_sobel_top|u_YCbCr|Y1[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|Y1[10]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y1[10] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \u_sobel_top|u_YCbCr|Y2[2]~feeder (
// Equation(s):
// \u_sobel_top|u_YCbCr|Y2[2]~feeder_combout  = \u_sobel_top|u_YCbCr|Y1 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|Y1 [10]),
	.cin(gnd),
	.combout(\u_sobel_top|u_YCbCr|Y2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y2[2]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_YCbCr|Y2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N17
dffeas \u_sobel_top|u_YCbCr|Y2[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_YCbCr|Y2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_YCbCr|Y2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_YCbCr|Y2[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_YCbCr|Y2[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_sobel_top|u_YCbCr|RGB_de_r [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0],\u_sobel_top|u_YCbCr|Y2 [2],
\u_sobel_top|u_YCbCr|Y2 [1],\u_sobel_top|u_YCbCr|Y2 [0]}),
	.portaaddr({\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .clk0_input_clock_enable = "ena0";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .clk0_output_clock_enable = "ena0";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ALTSYNCRAM";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 10;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 9;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 1023;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 638;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 10;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 9;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 1023;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 638;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_clock = "clock0";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[3]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[3]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[3]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[3]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[3]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [3]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[3]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[2]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[2]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[2]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[2]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[2]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[2]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N23
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N31
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N3
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[1]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[1]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[1]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N7
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N21
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[1]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[1]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [1]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[1]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N3
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_22 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add0~0 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add0~0_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [1] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [0] $ (VCC))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [1] & 
// (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [0] & VCC))
// \u_sobel_top|u_sobel_filtering|Add0~1  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [1] & \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [0]))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [1]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Add0~0_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add0~1 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add0~0 .lut_mask = 16'h6688;
defparam \u_sobel_top|u_sobel_filtering|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add0~2 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add0~2_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [2] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [1] & (\u_sobel_top|u_sobel_filtering|Add0~1  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [1] & (!\u_sobel_top|u_sobel_filtering|Add0~1 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [2] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [1] & 
// (!\u_sobel_top|u_sobel_filtering|Add0~1 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [1] & ((\u_sobel_top|u_sobel_filtering|Add0~1 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Add0~3  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [2] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [1] & !\u_sobel_top|u_sobel_filtering|Add0~1 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [2] & ((!\u_sobel_top|u_sobel_filtering|Add0~1 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [1]))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [2]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add0~1 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add0~2_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add0~3 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add0~2 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add0~4 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add0~4_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [3] $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [2] $ (!\u_sobel_top|u_sobel_filtering|Add0~3 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add0~5  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [3] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [2]) # (!\u_sobel_top|u_sobel_filtering|Add0~3 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [3] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [2] & !\u_sobel_top|u_sobel_filtering|Add0~3 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [3]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add0~3 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add0~4_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add0~5 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add0~4 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add0~6 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add0~6_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [3] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [4] & (\u_sobel_top|u_sobel_filtering|Add0~5  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [4] & (!\u_sobel_top|u_sobel_filtering|Add0~5 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [3] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [4] & 
// (!\u_sobel_top|u_sobel_filtering|Add0~5 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [4] & ((\u_sobel_top|u_sobel_filtering|Add0~5 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Add0~7  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [3] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [4] & !\u_sobel_top|u_sobel_filtering|Add0~5 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [3] & ((!\u_sobel_top|u_sobel_filtering|Add0~5 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [4]))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [3]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add0~5 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add0~6_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add0~7 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add0~6 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add0~8 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add0~8_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [5] $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [4] $ (!\u_sobel_top|u_sobel_filtering|Add0~7 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add0~9  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [5] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [4]) # (!\u_sobel_top|u_sobel_filtering|Add0~7 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [5] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [4] & !\u_sobel_top|u_sobel_filtering|Add0~7 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [5]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add0~7 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add0~8_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add0~9 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add0~8 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add0~10 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add0~10_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [5] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [6] & (\u_sobel_top|u_sobel_filtering|Add0~9  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [6] & (!\u_sobel_top|u_sobel_filtering|Add0~9 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [5] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [6] & 
// (!\u_sobel_top|u_sobel_filtering|Add0~9 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [6] & ((\u_sobel_top|u_sobel_filtering|Add0~9 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Add0~11  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [5] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [6] & !\u_sobel_top|u_sobel_filtering|Add0~9 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [5] & ((!\u_sobel_top|u_sobel_filtering|Add0~9 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [6]))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [5]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add0~9 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add0~10_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add0~11 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add0~10 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add0~12 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add0~12_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [6] $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [7] $ (!\u_sobel_top|u_sobel_filtering|Add0~11 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add0~13  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [6] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [7]) # (!\u_sobel_top|u_sobel_filtering|Add0~11 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [6] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [7] & !\u_sobel_top|u_sobel_filtering|Add0~11 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [6]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add0~11 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add0~12_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add0~13 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add0~12 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add0~14 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add0~14_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [7] & (!\u_sobel_top|u_sobel_filtering|Add0~13 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [7] & ((\u_sobel_top|u_sobel_filtering|Add0~13 ) # 
// (GND)))
// \u_sobel_top|u_sobel_filtering|Add0~15  = CARRY((!\u_sobel_top|u_sobel_filtering|Add0~13 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [7]))

	.dataa(gnd),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_21 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add0~13 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add0~14_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add0~15 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add0~14 .lut_mask = 16'h3C3F;
defparam \u_sobel_top|u_sobel_filtering|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add0~16 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add0~16_combout  = !\u_sobel_top|u_sobel_filtering|Add0~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_sobel_top|u_sobel_filtering|Add0~15 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add0~16 .lut_mask = 16'h0F0F;
defparam \u_sobel_top|u_sobel_filtering|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[7]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[7]~feeder_combout  = \u_sobel_top|u_YCbCr|Y2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|Y2 [7]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[7]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[7]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[7]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [7]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[7]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N29
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[6]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[6]~feeder_combout  = \u_sobel_top|u_YCbCr|Y2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|Y2 [6]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[6]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N3
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[6]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[6]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [6]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[6]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N3
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N1
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_YCbCr|Y2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N21
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[5]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[5]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [5]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[5]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N9
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[4]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[4]~feeder_combout  = \u_sobel_top|u_YCbCr|Y2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|Y2 [4]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[4]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N31
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N19
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[4]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[4]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [4]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[4]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[3]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[3]~feeder_combout  = \u_sobel_top|u_YCbCr|Y2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|Y2 [3]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[3]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[3]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[3]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [3]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[3]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[2]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[2]~feeder_combout  = \u_sobel_top|u_YCbCr|Y2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|Y2 [2]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[2]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N9
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N15
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N1
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[1]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[1]~feeder_combout  = \u_sobel_top|u_YCbCr|Y2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|Y2 [1]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[1]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N21
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[1]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[1]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [1]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[1]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N31
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[0]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[0]~feeder_combout  = \u_sobel_top|u_YCbCr|Y2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_YCbCr|Y2 [0]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[0]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N23
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N11
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[0]~feeder (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[0]~feeder_combout  = \u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|opr_3_m0|shift_ip_3_m0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[0]~feeder .lut_mask = 16'hFF00;
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N1
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx1[0]~10 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx1[0]~10_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [0] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [0] $ (VCC))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [0] & 
// (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [0] & VCC))
// \u_sobel_top|u_sobel_filtering|Gx1[0]~11  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [0] & \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [0]))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [0]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Gx1[0]~10_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx1[0]~11 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[0]~10 .lut_mask = 16'h6688;
defparam \u_sobel_top|u_sobel_filtering|Gx1[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx1[1]~12 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx1[1]~12_combout  = (\u_sobel_top|u_sobel_filtering|Add0~0_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [1] & (\u_sobel_top|u_sobel_filtering|Gx1[0]~11  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [1] & (!\u_sobel_top|u_sobel_filtering|Gx1[0]~11 )))) # (!\u_sobel_top|u_sobel_filtering|Add0~0_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [1] & 
// (!\u_sobel_top|u_sobel_filtering|Gx1[0]~11 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [1] & ((\u_sobel_top|u_sobel_filtering|Gx1[0]~11 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gx1[1]~13  = CARRY((\u_sobel_top|u_sobel_filtering|Add0~0_combout  & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [1] & !\u_sobel_top|u_sobel_filtering|Gx1[0]~11 )) # (!\u_sobel_top|u_sobel_filtering|Add0~0_combout  & 
// ((!\u_sobel_top|u_sobel_filtering|Gx1[0]~11 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [1]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Add0~0_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx1[0]~11 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx1[1]~12_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx1[1]~13 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[1]~12 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gx1[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx1[2]~14 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx1[2]~14_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [2] $ (\u_sobel_top|u_sobel_filtering|Add0~2_combout  $ (!\u_sobel_top|u_sobel_filtering|Gx1[1]~13 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gx1[2]~15  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [2] & ((\u_sobel_top|u_sobel_filtering|Add0~2_combout ) # (!\u_sobel_top|u_sobel_filtering|Gx1[1]~13 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [2] & (\u_sobel_top|u_sobel_filtering|Add0~2_combout  & !\u_sobel_top|u_sobel_filtering|Gx1[1]~13 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [2]),
	.datab(\u_sobel_top|u_sobel_filtering|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx1[1]~13 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx1[2]~14_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx1[2]~15 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[2]~14 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Gx1[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx1[3]~16 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx1[3]~16_combout  = (\u_sobel_top|u_sobel_filtering|Add0~4_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [3] & (\u_sobel_top|u_sobel_filtering|Gx1[2]~15  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [3] & (!\u_sobel_top|u_sobel_filtering|Gx1[2]~15 )))) # (!\u_sobel_top|u_sobel_filtering|Add0~4_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [3] & 
// (!\u_sobel_top|u_sobel_filtering|Gx1[2]~15 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [3] & ((\u_sobel_top|u_sobel_filtering|Gx1[2]~15 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gx1[3]~17  = CARRY((\u_sobel_top|u_sobel_filtering|Add0~4_combout  & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [3] & !\u_sobel_top|u_sobel_filtering|Gx1[2]~15 )) # (!\u_sobel_top|u_sobel_filtering|Add0~4_combout  & 
// ((!\u_sobel_top|u_sobel_filtering|Gx1[2]~15 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [3]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Add0~4_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx1[2]~15 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx1[3]~16_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx1[3]~17 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[3]~16 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gx1[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N20
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx1[4]~18 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx1[4]~18_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [4] $ (\u_sobel_top|u_sobel_filtering|Add0~6_combout  $ (!\u_sobel_top|u_sobel_filtering|Gx1[3]~17 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gx1[4]~19  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [4] & ((\u_sobel_top|u_sobel_filtering|Add0~6_combout ) # (!\u_sobel_top|u_sobel_filtering|Gx1[3]~17 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [4] & (\u_sobel_top|u_sobel_filtering|Add0~6_combout  & !\u_sobel_top|u_sobel_filtering|Gx1[3]~17 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [4]),
	.datab(\u_sobel_top|u_sobel_filtering|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx1[3]~17 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx1[4]~18_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx1[4]~19 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[4]~18 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Gx1[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N22
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx1[5]~20 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx1[5]~20_combout  = (\u_sobel_top|u_sobel_filtering|Add0~8_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [5] & (\u_sobel_top|u_sobel_filtering|Gx1[4]~19  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [5] & (!\u_sobel_top|u_sobel_filtering|Gx1[4]~19 )))) # (!\u_sobel_top|u_sobel_filtering|Add0~8_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [5] & 
// (!\u_sobel_top|u_sobel_filtering|Gx1[4]~19 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [5] & ((\u_sobel_top|u_sobel_filtering|Gx1[4]~19 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gx1[5]~21  = CARRY((\u_sobel_top|u_sobel_filtering|Add0~8_combout  & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [5] & !\u_sobel_top|u_sobel_filtering|Gx1[4]~19 )) # (!\u_sobel_top|u_sobel_filtering|Add0~8_combout  & 
// ((!\u_sobel_top|u_sobel_filtering|Gx1[4]~19 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [5]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Add0~8_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx1[4]~19 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx1[5]~20_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx1[5]~21 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[5]~20 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gx1[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N24
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx1[6]~22 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx1[6]~22_combout  = ((\u_sobel_top|u_sobel_filtering|Add0~10_combout  $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [6] $ (!\u_sobel_top|u_sobel_filtering|Gx1[5]~21 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gx1[6]~23  = CARRY((\u_sobel_top|u_sobel_filtering|Add0~10_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [6]) # (!\u_sobel_top|u_sobel_filtering|Gx1[5]~21 ))) # 
// (!\u_sobel_top|u_sobel_filtering|Add0~10_combout  & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [6] & !\u_sobel_top|u_sobel_filtering|Gx1[5]~21 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Add0~10_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx1[5]~21 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx1[6]~22_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx1[6]~23 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[6]~22 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Gx1[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N26
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx1[7]~24 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx1[7]~24_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [7] & ((\u_sobel_top|u_sobel_filtering|Add0~12_combout  & (\u_sobel_top|u_sobel_filtering|Gx1[6]~23  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|Add0~12_combout  & (!\u_sobel_top|u_sobel_filtering|Gx1[6]~23 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [7] & ((\u_sobel_top|u_sobel_filtering|Add0~12_combout  & (!\u_sobel_top|u_sobel_filtering|Gx1[6]~23 
// )) # (!\u_sobel_top|u_sobel_filtering|Add0~12_combout  & ((\u_sobel_top|u_sobel_filtering|Gx1[6]~23 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gx1[7]~25  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [7] & (!\u_sobel_top|u_sobel_filtering|Add0~12_combout  & !\u_sobel_top|u_sobel_filtering|Gx1[6]~23 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [7] & ((!\u_sobel_top|u_sobel_filtering|Gx1[6]~23 ) # (!\u_sobel_top|u_sobel_filtering|Add0~12_combout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [7]),
	.datab(\u_sobel_top|u_sobel_filtering|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx1[6]~23 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx1[7]~24_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx1[7]~25 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[7]~24 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gx1[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N28
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx1[8]~26 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx1[8]~26_combout  = (\u_sobel_top|u_sobel_filtering|Add0~14_combout  & (\u_sobel_top|u_sobel_filtering|Gx1[7]~25  $ (GND))) # (!\u_sobel_top|u_sobel_filtering|Add0~14_combout  & (!\u_sobel_top|u_sobel_filtering|Gx1[7]~25  & 
// VCC))
// \u_sobel_top|u_sobel_filtering|Gx1[8]~27  = CARRY((\u_sobel_top|u_sobel_filtering|Add0~14_combout  & !\u_sobel_top|u_sobel_filtering|Gx1[7]~25 ))

	.dataa(\u_sobel_top|u_sobel_filtering|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx1[7]~25 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx1[8]~26_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx1[8]~27 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[8]~26 .lut_mask = 16'hA50A;
defparam \u_sobel_top|u_sobel_filtering|Gx1[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N30
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx1[9]~28 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx1[9]~28_combout  = \u_sobel_top|u_sobel_filtering|Add0~16_combout  $ (\u_sobel_top|u_sobel_filtering|Gx1[8]~27 )

	.dataa(\u_sobel_top|u_sobel_filtering|Add0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_sobel_top|u_sobel_filtering|Gx1[8]~27 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx1[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[9]~28 .lut_mask = 16'h5A5A;
defparam \u_sobel_top|u_sobel_filtering|Gx1[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y4_N31
dffeas \u_sobel_top|u_sobel_filtering|Gx1[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx1[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[9] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add2~0 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add2~0_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [1] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [0] $ (VCC))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [1] & 
// (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [0] & VCC))
// \u_sobel_top|u_sobel_filtering|Add2~1  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [1] & \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [0]))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [1]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Add2~0_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add2~1 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add2~0 .lut_mask = 16'h6688;
defparam \u_sobel_top|u_sobel_filtering|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add2~2 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add2~2_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [2] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [1] & (\u_sobel_top|u_sobel_filtering|Add2~1  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [1] & (!\u_sobel_top|u_sobel_filtering|Add2~1 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [2] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [1] & 
// (!\u_sobel_top|u_sobel_filtering|Add2~1 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [1] & ((\u_sobel_top|u_sobel_filtering|Add2~1 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Add2~3  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [2] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [1] & !\u_sobel_top|u_sobel_filtering|Add2~1 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [2] & ((!\u_sobel_top|u_sobel_filtering|Add2~1 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [1]))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [2]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add2~1 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add2~2_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add2~3 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add2~2 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add2~4 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add2~4_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [3] $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [2] $ (!\u_sobel_top|u_sobel_filtering|Add2~3 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add2~5  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [3] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [2]) # (!\u_sobel_top|u_sobel_filtering|Add2~3 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [3] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [2] & !\u_sobel_top|u_sobel_filtering|Add2~3 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [3]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add2~3 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add2~4_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add2~5 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add2~4 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add2~6 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add2~6_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [4] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [3] & (\u_sobel_top|u_sobel_filtering|Add2~5  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [3] & (!\u_sobel_top|u_sobel_filtering|Add2~5 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [4] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [3] & 
// (!\u_sobel_top|u_sobel_filtering|Add2~5 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [3] & ((\u_sobel_top|u_sobel_filtering|Add2~5 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Add2~7  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [4] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [3] & !\u_sobel_top|u_sobel_filtering|Add2~5 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [4] & ((!\u_sobel_top|u_sobel_filtering|Add2~5 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [3]))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [4]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add2~5 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add2~6_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add2~7 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add2~6 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add2~8 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add2~8_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [4] $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [5] $ (!\u_sobel_top|u_sobel_filtering|Add2~7 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add2~9  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [4] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [5]) # (!\u_sobel_top|u_sobel_filtering|Add2~7 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [4] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [5] & !\u_sobel_top|u_sobel_filtering|Add2~7 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [4]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add2~7 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add2~8_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add2~9 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add2~8 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add2~10 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add2~10_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [6] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [5] & (\u_sobel_top|u_sobel_filtering|Add2~9  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [5] & (!\u_sobel_top|u_sobel_filtering|Add2~9 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [6] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [5] & 
// (!\u_sobel_top|u_sobel_filtering|Add2~9 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [5] & ((\u_sobel_top|u_sobel_filtering|Add2~9 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Add2~11  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [6] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [5] & !\u_sobel_top|u_sobel_filtering|Add2~9 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [6] & ((!\u_sobel_top|u_sobel_filtering|Add2~9 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [5]))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [6]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add2~9 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add2~10_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add2~11 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add2~10 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add2~12 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add2~12_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [6] $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [7] $ (!\u_sobel_top|u_sobel_filtering|Add2~11 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add2~13  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [6] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [7]) # (!\u_sobel_top|u_sobel_filtering|Add2~11 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [6] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [7] & !\u_sobel_top|u_sobel_filtering|Add2~11 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [6]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add2~11 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add2~12_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add2~13 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add2~12 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add2~14 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add2~14_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [7] & (!\u_sobel_top|u_sobel_filtering|Add2~13 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [7] & ((\u_sobel_top|u_sobel_filtering|Add2~13 ) # 
// (GND)))
// \u_sobel_top|u_sobel_filtering|Add2~15  = CARRY((!\u_sobel_top|u_sobel_filtering|Add2~13 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [7]))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_23 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add2~13 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add2~14_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add2~15 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add2~14 .lut_mask = 16'h5A5F;
defparam \u_sobel_top|u_sobel_filtering|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add2~16 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add2~16_combout  = !\u_sobel_top|u_sobel_filtering|Add2~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_sobel_top|u_sobel_filtering|Add2~15 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add2~16 .lut_mask = 16'h0F0F;
defparam \u_sobel_top|u_sobel_filtering|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx3[0]~10 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx3[0]~10_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [0] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [0] $ (VCC))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [0] & 
// (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [0] & VCC))
// \u_sobel_top|u_sobel_filtering|Gx3[0]~11  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [0] & \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [0]))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [0]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Gx3[0]~10_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx3[0]~11 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[0]~10 .lut_mask = 16'h6688;
defparam \u_sobel_top|u_sobel_filtering|Gx3[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx3[1]~12 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx3[1]~12_combout  = (\u_sobel_top|u_sobel_filtering|Add2~0_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1] & (\u_sobel_top|u_sobel_filtering|Gx3[0]~11  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1] & (!\u_sobel_top|u_sobel_filtering|Gx3[0]~11 )))) # (!\u_sobel_top|u_sobel_filtering|Add2~0_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1] & 
// (!\u_sobel_top|u_sobel_filtering|Gx3[0]~11 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1] & ((\u_sobel_top|u_sobel_filtering|Gx3[0]~11 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gx3[1]~13  = CARRY((\u_sobel_top|u_sobel_filtering|Add2~0_combout  & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1] & !\u_sobel_top|u_sobel_filtering|Gx3[0]~11 )) # (!\u_sobel_top|u_sobel_filtering|Add2~0_combout  & 
// ((!\u_sobel_top|u_sobel_filtering|Gx3[0]~11 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Add2~0_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx3[0]~11 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx3[1]~12_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx3[1]~13 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[1]~12 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gx3[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx3[2]~14 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx3[2]~14_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [2] $ (\u_sobel_top|u_sobel_filtering|Add2~2_combout  $ (!\u_sobel_top|u_sobel_filtering|Gx3[1]~13 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gx3[2]~15  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [2] & ((\u_sobel_top|u_sobel_filtering|Add2~2_combout ) # (!\u_sobel_top|u_sobel_filtering|Gx3[1]~13 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [2] & (\u_sobel_top|u_sobel_filtering|Add2~2_combout  & !\u_sobel_top|u_sobel_filtering|Gx3[1]~13 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [2]),
	.datab(\u_sobel_top|u_sobel_filtering|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx3[1]~13 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx3[2]~14_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx3[2]~15 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[2]~14 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Gx3[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx3[3]~16 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx3[3]~16_combout  = (\u_sobel_top|u_sobel_filtering|Add2~4_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [3] & (\u_sobel_top|u_sobel_filtering|Gx3[2]~15  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [3] & (!\u_sobel_top|u_sobel_filtering|Gx3[2]~15 )))) # (!\u_sobel_top|u_sobel_filtering|Add2~4_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [3] & 
// (!\u_sobel_top|u_sobel_filtering|Gx3[2]~15 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [3] & ((\u_sobel_top|u_sobel_filtering|Gx3[2]~15 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gx3[3]~17  = CARRY((\u_sobel_top|u_sobel_filtering|Add2~4_combout  & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [3] & !\u_sobel_top|u_sobel_filtering|Gx3[2]~15 )) # (!\u_sobel_top|u_sobel_filtering|Add2~4_combout  & 
// ((!\u_sobel_top|u_sobel_filtering|Gx3[2]~15 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [3]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Add2~4_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx3[2]~15 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx3[3]~16_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx3[3]~17 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[3]~16 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gx3[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx3[4]~18 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx3[4]~18_combout  = ((\u_sobel_top|u_sobel_filtering|Add2~6_combout  $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [4] $ (!\u_sobel_top|u_sobel_filtering|Gx3[3]~17 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gx3[4]~19  = CARRY((\u_sobel_top|u_sobel_filtering|Add2~6_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [4]) # (!\u_sobel_top|u_sobel_filtering|Gx3[3]~17 ))) # (!\u_sobel_top|u_sobel_filtering|Add2~6_combout 
//  & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [4] & !\u_sobel_top|u_sobel_filtering|Gx3[3]~17 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Add2~6_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx3[3]~17 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx3[4]~18_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx3[4]~19 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[4]~18 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Gx3[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx3[5]~20 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx3[5]~20_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [5] & ((\u_sobel_top|u_sobel_filtering|Add2~8_combout  & (\u_sobel_top|u_sobel_filtering|Gx3[4]~19  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|Add2~8_combout  & (!\u_sobel_top|u_sobel_filtering|Gx3[4]~19 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [5] & ((\u_sobel_top|u_sobel_filtering|Add2~8_combout  & (!\u_sobel_top|u_sobel_filtering|Gx3[4]~19 )) 
// # (!\u_sobel_top|u_sobel_filtering|Add2~8_combout  & ((\u_sobel_top|u_sobel_filtering|Gx3[4]~19 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gx3[5]~21  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [5] & (!\u_sobel_top|u_sobel_filtering|Add2~8_combout  & !\u_sobel_top|u_sobel_filtering|Gx3[4]~19 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [5] & ((!\u_sobel_top|u_sobel_filtering|Gx3[4]~19 ) # (!\u_sobel_top|u_sobel_filtering|Add2~8_combout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [5]),
	.datab(\u_sobel_top|u_sobel_filtering|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx3[4]~19 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx3[5]~20_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx3[5]~21 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[5]~20 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gx3[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx3[6]~22 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx3[6]~22_combout  = ((\u_sobel_top|u_sobel_filtering|Add2~10_combout  $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [6] $ (!\u_sobel_top|u_sobel_filtering|Gx3[5]~21 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gx3[6]~23  = CARRY((\u_sobel_top|u_sobel_filtering|Add2~10_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [6]) # (!\u_sobel_top|u_sobel_filtering|Gx3[5]~21 ))) # 
// (!\u_sobel_top|u_sobel_filtering|Add2~10_combout  & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [6] & !\u_sobel_top|u_sobel_filtering|Gx3[5]~21 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Add2~10_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx3[5]~21 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx3[6]~22_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx3[6]~23 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[6]~22 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Gx3[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx3[7]~24 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx3[7]~24_combout  = (\u_sobel_top|u_sobel_filtering|Add2~12_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [7] & (\u_sobel_top|u_sobel_filtering|Gx3[6]~23  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [7] & (!\u_sobel_top|u_sobel_filtering|Gx3[6]~23 )))) # (!\u_sobel_top|u_sobel_filtering|Add2~12_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [7] & 
// (!\u_sobel_top|u_sobel_filtering|Gx3[6]~23 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [7] & ((\u_sobel_top|u_sobel_filtering|Gx3[6]~23 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gx3[7]~25  = CARRY((\u_sobel_top|u_sobel_filtering|Add2~12_combout  & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [7] & !\u_sobel_top|u_sobel_filtering|Gx3[6]~23 )) # (!\u_sobel_top|u_sobel_filtering|Add2~12_combout  
// & ((!\u_sobel_top|u_sobel_filtering|Gx3[6]~23 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [7]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Add2~12_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx3[6]~23 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx3[7]~24_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx3[7]~25 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[7]~24 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gx3[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx3[8]~26 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx3[8]~26_combout  = (\u_sobel_top|u_sobel_filtering|Add2~14_combout  & (\u_sobel_top|u_sobel_filtering|Gx3[7]~25  $ (GND))) # (!\u_sobel_top|u_sobel_filtering|Add2~14_combout  & (!\u_sobel_top|u_sobel_filtering|Gx3[7]~25  & 
// VCC))
// \u_sobel_top|u_sobel_filtering|Gx3[8]~27  = CARRY((\u_sobel_top|u_sobel_filtering|Add2~14_combout  & !\u_sobel_top|u_sobel_filtering|Gx3[7]~25 ))

	.dataa(gnd),
	.datab(\u_sobel_top|u_sobel_filtering|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx3[7]~25 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx3[8]~26_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx3[8]~27 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[8]~26 .lut_mask = 16'hC30C;
defparam \u_sobel_top|u_sobel_filtering|Gx3[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx3[9]~28 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx3[9]~28_combout  = \u_sobel_top|u_sobel_filtering|Add2~16_combout  $ (\u_sobel_top|u_sobel_filtering|Gx3[8]~27 )

	.dataa(\u_sobel_top|u_sobel_filtering|Add2~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_sobel_top|u_sobel_filtering|Gx3[8]~27 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx3[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[9]~28 .lut_mask = 16'h5A5A;
defparam \u_sobel_top|u_sobel_filtering|Gx3[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N21
dffeas \u_sobel_top|u_sobel_filtering|Gx3[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx3[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[9] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N29
dffeas \u_sobel_top|u_sobel_filtering|Gx1[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx1[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[8] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \u_sobel_top|u_sobel_filtering|Gx3[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx3[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[8] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \u_sobel_top|u_sobel_filtering|Gx3[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx3[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N27
dffeas \u_sobel_top|u_sobel_filtering|Gx1[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx1[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N25
dffeas \u_sobel_top|u_sobel_filtering|Gx1[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx1[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N15
dffeas \u_sobel_top|u_sobel_filtering|Gx3[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx3[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \u_sobel_top|u_sobel_filtering|Gx3[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx3[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N23
dffeas \u_sobel_top|u_sobel_filtering|Gx1[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx1[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N21
dffeas \u_sobel_top|u_sobel_filtering|Gx1[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx1[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N11
dffeas \u_sobel_top|u_sobel_filtering|Gx3[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx3[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N19
dffeas \u_sobel_top|u_sobel_filtering|Gx1[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx1[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N9
dffeas \u_sobel_top|u_sobel_filtering|Gx3[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx3[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N7
dffeas \u_sobel_top|u_sobel_filtering|Gx3[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx3[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N17
dffeas \u_sobel_top|u_sobel_filtering|Gx1[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx1[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N15
dffeas \u_sobel_top|u_sobel_filtering|Gx1[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx1[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \u_sobel_top|u_sobel_filtering|Gx3[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx3[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N13
dffeas \u_sobel_top|u_sobel_filtering|Gx1[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx1[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx1[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N3
dffeas \u_sobel_top|u_sobel_filtering|Gx3[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx3[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx3[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N0
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx[0]~10 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx[0]~10_combout  = (\u_sobel_top|u_sobel_filtering|Gx1 [0] & (\u_sobel_top|u_sobel_filtering|Gx3 [0] $ (VCC))) # (!\u_sobel_top|u_sobel_filtering|Gx1 [0] & ((\u_sobel_top|u_sobel_filtering|Gx3 [0]) # (GND)))
// \u_sobel_top|u_sobel_filtering|Gx[0]~11  = CARRY((\u_sobel_top|u_sobel_filtering|Gx3 [0]) # (!\u_sobel_top|u_sobel_filtering|Gx1 [0]))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [0]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Gx[0]~10_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx[0]~11 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[0]~10 .lut_mask = 16'h66DD;
defparam \u_sobel_top|u_sobel_filtering|Gx[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N2
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx[1]~12 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx[1]~12_combout  = (\u_sobel_top|u_sobel_filtering|Gx1 [1] & ((\u_sobel_top|u_sobel_filtering|Gx3 [1] & (!\u_sobel_top|u_sobel_filtering|Gx[0]~11 )) # (!\u_sobel_top|u_sobel_filtering|Gx3 [1] & 
// ((\u_sobel_top|u_sobel_filtering|Gx[0]~11 ) # (GND))))) # (!\u_sobel_top|u_sobel_filtering|Gx1 [1] & ((\u_sobel_top|u_sobel_filtering|Gx3 [1] & (\u_sobel_top|u_sobel_filtering|Gx[0]~11  & VCC)) # (!\u_sobel_top|u_sobel_filtering|Gx3 [1] & 
// (!\u_sobel_top|u_sobel_filtering|Gx[0]~11 ))))
// \u_sobel_top|u_sobel_filtering|Gx[1]~13  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [1] & ((!\u_sobel_top|u_sobel_filtering|Gx[0]~11 ) # (!\u_sobel_top|u_sobel_filtering|Gx3 [1]))) # (!\u_sobel_top|u_sobel_filtering|Gx1 [1] & 
// (!\u_sobel_top|u_sobel_filtering|Gx3 [1] & !\u_sobel_top|u_sobel_filtering|Gx[0]~11 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [1]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx[0]~11 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx[1]~12_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx[1]~13 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[1]~12 .lut_mask = 16'h692B;
defparam \u_sobel_top|u_sobel_filtering|Gx[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx[2]~14 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx[2]~14_combout  = ((\u_sobel_top|u_sobel_filtering|Gx3 [2] $ (\u_sobel_top|u_sobel_filtering|Gx1 [2] $ (\u_sobel_top|u_sobel_filtering|Gx[1]~13 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gx[2]~15  = CARRY((\u_sobel_top|u_sobel_filtering|Gx3 [2] & ((!\u_sobel_top|u_sobel_filtering|Gx[1]~13 ) # (!\u_sobel_top|u_sobel_filtering|Gx1 [2]))) # (!\u_sobel_top|u_sobel_filtering|Gx3 [2] & 
// (!\u_sobel_top|u_sobel_filtering|Gx1 [2] & !\u_sobel_top|u_sobel_filtering|Gx[1]~13 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx3 [2]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx[1]~13 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx[2]~14_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx[2]~15 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[2]~14 .lut_mask = 16'h962B;
defparam \u_sobel_top|u_sobel_filtering|Gx[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N6
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx[3]~16 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx[3]~16_combout  = (\u_sobel_top|u_sobel_filtering|Gx1 [3] & ((\u_sobel_top|u_sobel_filtering|Gx3 [3] & (!\u_sobel_top|u_sobel_filtering|Gx[2]~15 )) # (!\u_sobel_top|u_sobel_filtering|Gx3 [3] & 
// ((\u_sobel_top|u_sobel_filtering|Gx[2]~15 ) # (GND))))) # (!\u_sobel_top|u_sobel_filtering|Gx1 [3] & ((\u_sobel_top|u_sobel_filtering|Gx3 [3] & (\u_sobel_top|u_sobel_filtering|Gx[2]~15  & VCC)) # (!\u_sobel_top|u_sobel_filtering|Gx3 [3] & 
// (!\u_sobel_top|u_sobel_filtering|Gx[2]~15 ))))
// \u_sobel_top|u_sobel_filtering|Gx[3]~17  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [3] & ((!\u_sobel_top|u_sobel_filtering|Gx[2]~15 ) # (!\u_sobel_top|u_sobel_filtering|Gx3 [3]))) # (!\u_sobel_top|u_sobel_filtering|Gx1 [3] & 
// (!\u_sobel_top|u_sobel_filtering|Gx3 [3] & !\u_sobel_top|u_sobel_filtering|Gx[2]~15 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [3]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx[2]~15 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx[3]~16_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx[3]~17 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[3]~16 .lut_mask = 16'h692B;
defparam \u_sobel_top|u_sobel_filtering|Gx[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx[4]~18 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx[4]~18_combout  = ((\u_sobel_top|u_sobel_filtering|Gx1 [4] $ (\u_sobel_top|u_sobel_filtering|Gx3 [4] $ (\u_sobel_top|u_sobel_filtering|Gx[3]~17 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gx[4]~19  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [4] & (\u_sobel_top|u_sobel_filtering|Gx3 [4] & !\u_sobel_top|u_sobel_filtering|Gx[3]~17 )) # (!\u_sobel_top|u_sobel_filtering|Gx1 [4] & 
// ((\u_sobel_top|u_sobel_filtering|Gx3 [4]) # (!\u_sobel_top|u_sobel_filtering|Gx[3]~17 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [4]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx[3]~17 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx[4]~18_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx[4]~19 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[4]~18 .lut_mask = 16'h964D;
defparam \u_sobel_top|u_sobel_filtering|Gx[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx[5]~20 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx[5]~20_combout  = (\u_sobel_top|u_sobel_filtering|Gx3 [5] & ((\u_sobel_top|u_sobel_filtering|Gx1 [5] & (!\u_sobel_top|u_sobel_filtering|Gx[4]~19 )) # (!\u_sobel_top|u_sobel_filtering|Gx1 [5] & 
// (\u_sobel_top|u_sobel_filtering|Gx[4]~19  & VCC)))) # (!\u_sobel_top|u_sobel_filtering|Gx3 [5] & ((\u_sobel_top|u_sobel_filtering|Gx1 [5] & ((\u_sobel_top|u_sobel_filtering|Gx[4]~19 ) # (GND))) # (!\u_sobel_top|u_sobel_filtering|Gx1 [5] & 
// (!\u_sobel_top|u_sobel_filtering|Gx[4]~19 ))))
// \u_sobel_top|u_sobel_filtering|Gx[5]~21  = CARRY((\u_sobel_top|u_sobel_filtering|Gx3 [5] & (\u_sobel_top|u_sobel_filtering|Gx1 [5] & !\u_sobel_top|u_sobel_filtering|Gx[4]~19 )) # (!\u_sobel_top|u_sobel_filtering|Gx3 [5] & 
// ((\u_sobel_top|u_sobel_filtering|Gx1 [5]) # (!\u_sobel_top|u_sobel_filtering|Gx[4]~19 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx3 [5]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx[4]~19 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx[5]~20_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx[5]~21 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[5]~20 .lut_mask = 16'h694D;
defparam \u_sobel_top|u_sobel_filtering|Gx[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx[6]~22 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx[6]~22_combout  = ((\u_sobel_top|u_sobel_filtering|Gx1 [6] $ (\u_sobel_top|u_sobel_filtering|Gx3 [6] $ (\u_sobel_top|u_sobel_filtering|Gx[5]~21 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gx[6]~23  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [6] & (\u_sobel_top|u_sobel_filtering|Gx3 [6] & !\u_sobel_top|u_sobel_filtering|Gx[5]~21 )) # (!\u_sobel_top|u_sobel_filtering|Gx1 [6] & 
// ((\u_sobel_top|u_sobel_filtering|Gx3 [6]) # (!\u_sobel_top|u_sobel_filtering|Gx[5]~21 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [6]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx[5]~21 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx[6]~22_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx[6]~23 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[6]~22 .lut_mask = 16'h964D;
defparam \u_sobel_top|u_sobel_filtering|Gx[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx[7]~24 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx[7]~24_combout  = (\u_sobel_top|u_sobel_filtering|Gx3 [7] & ((\u_sobel_top|u_sobel_filtering|Gx1 [7] & (!\u_sobel_top|u_sobel_filtering|Gx[6]~23 )) # (!\u_sobel_top|u_sobel_filtering|Gx1 [7] & 
// (\u_sobel_top|u_sobel_filtering|Gx[6]~23  & VCC)))) # (!\u_sobel_top|u_sobel_filtering|Gx3 [7] & ((\u_sobel_top|u_sobel_filtering|Gx1 [7] & ((\u_sobel_top|u_sobel_filtering|Gx[6]~23 ) # (GND))) # (!\u_sobel_top|u_sobel_filtering|Gx1 [7] & 
// (!\u_sobel_top|u_sobel_filtering|Gx[6]~23 ))))
// \u_sobel_top|u_sobel_filtering|Gx[7]~25  = CARRY((\u_sobel_top|u_sobel_filtering|Gx3 [7] & (\u_sobel_top|u_sobel_filtering|Gx1 [7] & !\u_sobel_top|u_sobel_filtering|Gx[6]~23 )) # (!\u_sobel_top|u_sobel_filtering|Gx3 [7] & 
// ((\u_sobel_top|u_sobel_filtering|Gx1 [7]) # (!\u_sobel_top|u_sobel_filtering|Gx[6]~23 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx3 [7]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx[6]~23 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx[7]~24_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx[7]~25 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[7]~24 .lut_mask = 16'h694D;
defparam \u_sobel_top|u_sobel_filtering|Gx[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx[8]~26 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx[8]~26_combout  = ((\u_sobel_top|u_sobel_filtering|Gx1 [8] $ (\u_sobel_top|u_sobel_filtering|Gx3 [8] $ (\u_sobel_top|u_sobel_filtering|Gx[7]~25 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gx[8]~27  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [8] & (\u_sobel_top|u_sobel_filtering|Gx3 [8] & !\u_sobel_top|u_sobel_filtering|Gx[7]~25 )) # (!\u_sobel_top|u_sobel_filtering|Gx1 [8] & 
// ((\u_sobel_top|u_sobel_filtering|Gx3 [8]) # (!\u_sobel_top|u_sobel_filtering|Gx[7]~25 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [8]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gx[7]~25 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx[8]~26_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gx[8]~27 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[8]~26 .lut_mask = 16'h964D;
defparam \u_sobel_top|u_sobel_filtering|Gx[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gx[9]~28 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gx[9]~28_combout  = \u_sobel_top|u_sobel_filtering|Gx1 [9] $ (\u_sobel_top|u_sobel_filtering|Gx[8]~27  $ (!\u_sobel_top|u_sobel_filtering|Gx3 [9]))

	.dataa(gnd),
	.datab(\u_sobel_top|u_sobel_filtering|Gx1 [9]),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|Gx3 [9]),
	.cin(\u_sobel_top|u_sobel_filtering|Gx[8]~27 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gx[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[9]~28 .lut_mask = 16'h3CC3;
defparam \u_sobel_top|u_sobel_filtering|Gx[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add8~0 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add8~0_combout  = (\u_sobel_top|u_sobel_filtering|Gx1 [0] & ((GND) # (!\u_sobel_top|u_sobel_filtering|Gx3 [0]))) # (!\u_sobel_top|u_sobel_filtering|Gx1 [0] & (\u_sobel_top|u_sobel_filtering|Gx3 [0] $ (GND)))
// \u_sobel_top|u_sobel_filtering|Add8~1  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [0]) # (!\u_sobel_top|u_sobel_filtering|Gx3 [0]))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [0]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Add8~0_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add8~1 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add8~0 .lut_mask = 16'h66BB;
defparam \u_sobel_top|u_sobel_filtering|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add8~2 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add8~2_combout  = (\u_sobel_top|u_sobel_filtering|Gx3 [1] & ((\u_sobel_top|u_sobel_filtering|Gx1 [1] & (!\u_sobel_top|u_sobel_filtering|Add8~1 )) # (!\u_sobel_top|u_sobel_filtering|Gx1 [1] & 
// ((\u_sobel_top|u_sobel_filtering|Add8~1 ) # (GND))))) # (!\u_sobel_top|u_sobel_filtering|Gx3 [1] & ((\u_sobel_top|u_sobel_filtering|Gx1 [1] & (\u_sobel_top|u_sobel_filtering|Add8~1  & VCC)) # (!\u_sobel_top|u_sobel_filtering|Gx1 [1] & 
// (!\u_sobel_top|u_sobel_filtering|Add8~1 ))))
// \u_sobel_top|u_sobel_filtering|Add8~3  = CARRY((\u_sobel_top|u_sobel_filtering|Gx3 [1] & ((!\u_sobel_top|u_sobel_filtering|Add8~1 ) # (!\u_sobel_top|u_sobel_filtering|Gx1 [1]))) # (!\u_sobel_top|u_sobel_filtering|Gx3 [1] & 
// (!\u_sobel_top|u_sobel_filtering|Gx1 [1] & !\u_sobel_top|u_sobel_filtering|Add8~1 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx3 [1]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add8~1 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add8~2_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add8~3 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add8~2 .lut_mask = 16'h692B;
defparam \u_sobel_top|u_sobel_filtering|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add8~4 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add8~4_combout  = ((\u_sobel_top|u_sobel_filtering|Gx3 [2] $ (\u_sobel_top|u_sobel_filtering|Gx1 [2] $ (\u_sobel_top|u_sobel_filtering|Add8~3 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add8~5  = CARRY((\u_sobel_top|u_sobel_filtering|Gx3 [2] & (\u_sobel_top|u_sobel_filtering|Gx1 [2] & !\u_sobel_top|u_sobel_filtering|Add8~3 )) # (!\u_sobel_top|u_sobel_filtering|Gx3 [2] & ((\u_sobel_top|u_sobel_filtering|Gx1 
// [2]) # (!\u_sobel_top|u_sobel_filtering|Add8~3 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx3 [2]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add8~3 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add8~4_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add8~5 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add8~4 .lut_mask = 16'h964D;
defparam \u_sobel_top|u_sobel_filtering|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add8~6 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add8~6_combout  = (\u_sobel_top|u_sobel_filtering|Gx3 [3] & ((\u_sobel_top|u_sobel_filtering|Gx1 [3] & (!\u_sobel_top|u_sobel_filtering|Add8~5 )) # (!\u_sobel_top|u_sobel_filtering|Gx1 [3] & 
// ((\u_sobel_top|u_sobel_filtering|Add8~5 ) # (GND))))) # (!\u_sobel_top|u_sobel_filtering|Gx3 [3] & ((\u_sobel_top|u_sobel_filtering|Gx1 [3] & (\u_sobel_top|u_sobel_filtering|Add8~5  & VCC)) # (!\u_sobel_top|u_sobel_filtering|Gx1 [3] & 
// (!\u_sobel_top|u_sobel_filtering|Add8~5 ))))
// \u_sobel_top|u_sobel_filtering|Add8~7  = CARRY((\u_sobel_top|u_sobel_filtering|Gx3 [3] & ((!\u_sobel_top|u_sobel_filtering|Add8~5 ) # (!\u_sobel_top|u_sobel_filtering|Gx1 [3]))) # (!\u_sobel_top|u_sobel_filtering|Gx3 [3] & 
// (!\u_sobel_top|u_sobel_filtering|Gx1 [3] & !\u_sobel_top|u_sobel_filtering|Add8~5 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx3 [3]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add8~5 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add8~6_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add8~7 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add8~6 .lut_mask = 16'h692B;
defparam \u_sobel_top|u_sobel_filtering|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add8~8 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add8~8_combout  = ((\u_sobel_top|u_sobel_filtering|Gx3 [4] $ (\u_sobel_top|u_sobel_filtering|Gx1 [4] $ (\u_sobel_top|u_sobel_filtering|Add8~7 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add8~9  = CARRY((\u_sobel_top|u_sobel_filtering|Gx3 [4] & (\u_sobel_top|u_sobel_filtering|Gx1 [4] & !\u_sobel_top|u_sobel_filtering|Add8~7 )) # (!\u_sobel_top|u_sobel_filtering|Gx3 [4] & ((\u_sobel_top|u_sobel_filtering|Gx1 
// [4]) # (!\u_sobel_top|u_sobel_filtering|Add8~7 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx3 [4]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add8~7 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add8~8_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add8~9 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add8~8 .lut_mask = 16'h964D;
defparam \u_sobel_top|u_sobel_filtering|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add8~10 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add8~10_combout  = (\u_sobel_top|u_sobel_filtering|Gx1 [5] & ((\u_sobel_top|u_sobel_filtering|Gx3 [5] & (!\u_sobel_top|u_sobel_filtering|Add8~9 )) # (!\u_sobel_top|u_sobel_filtering|Gx3 [5] & 
// (\u_sobel_top|u_sobel_filtering|Add8~9  & VCC)))) # (!\u_sobel_top|u_sobel_filtering|Gx1 [5] & ((\u_sobel_top|u_sobel_filtering|Gx3 [5] & ((\u_sobel_top|u_sobel_filtering|Add8~9 ) # (GND))) # (!\u_sobel_top|u_sobel_filtering|Gx3 [5] & 
// (!\u_sobel_top|u_sobel_filtering|Add8~9 ))))
// \u_sobel_top|u_sobel_filtering|Add8~11  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [5] & (\u_sobel_top|u_sobel_filtering|Gx3 [5] & !\u_sobel_top|u_sobel_filtering|Add8~9 )) # (!\u_sobel_top|u_sobel_filtering|Gx1 [5] & ((\u_sobel_top|u_sobel_filtering|Gx3 
// [5]) # (!\u_sobel_top|u_sobel_filtering|Add8~9 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [5]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add8~9 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add8~10_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add8~11 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add8~10 .lut_mask = 16'h694D;
defparam \u_sobel_top|u_sobel_filtering|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add8~12 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add8~12_combout  = ((\u_sobel_top|u_sobel_filtering|Gx1 [6] $ (\u_sobel_top|u_sobel_filtering|Gx3 [6] $ (\u_sobel_top|u_sobel_filtering|Add8~11 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add8~13  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [6] & ((!\u_sobel_top|u_sobel_filtering|Add8~11 ) # (!\u_sobel_top|u_sobel_filtering|Gx3 [6]))) # (!\u_sobel_top|u_sobel_filtering|Gx1 [6] & 
// (!\u_sobel_top|u_sobel_filtering|Gx3 [6] & !\u_sobel_top|u_sobel_filtering|Add8~11 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [6]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add8~11 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add8~12_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add8~13 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add8~12 .lut_mask = 16'h962B;
defparam \u_sobel_top|u_sobel_filtering|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add8~14 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add8~14_combout  = (\u_sobel_top|u_sobel_filtering|Gx1 [7] & ((\u_sobel_top|u_sobel_filtering|Gx3 [7] & (!\u_sobel_top|u_sobel_filtering|Add8~13 )) # (!\u_sobel_top|u_sobel_filtering|Gx3 [7] & 
// (\u_sobel_top|u_sobel_filtering|Add8~13  & VCC)))) # (!\u_sobel_top|u_sobel_filtering|Gx1 [7] & ((\u_sobel_top|u_sobel_filtering|Gx3 [7] & ((\u_sobel_top|u_sobel_filtering|Add8~13 ) # (GND))) # (!\u_sobel_top|u_sobel_filtering|Gx3 [7] & 
// (!\u_sobel_top|u_sobel_filtering|Add8~13 ))))
// \u_sobel_top|u_sobel_filtering|Add8~15  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [7] & (\u_sobel_top|u_sobel_filtering|Gx3 [7] & !\u_sobel_top|u_sobel_filtering|Add8~13 )) # (!\u_sobel_top|u_sobel_filtering|Gx1 [7] & 
// ((\u_sobel_top|u_sobel_filtering|Gx3 [7]) # (!\u_sobel_top|u_sobel_filtering|Add8~13 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [7]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add8~13 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add8~14_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add8~15 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add8~14 .lut_mask = 16'h694D;
defparam \u_sobel_top|u_sobel_filtering|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add8~16 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add8~16_combout  = ((\u_sobel_top|u_sobel_filtering|Gx3 [8] $ (\u_sobel_top|u_sobel_filtering|Gx1 [8] $ (\u_sobel_top|u_sobel_filtering|Add8~15 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add8~17  = CARRY((\u_sobel_top|u_sobel_filtering|Gx3 [8] & (\u_sobel_top|u_sobel_filtering|Gx1 [8] & !\u_sobel_top|u_sobel_filtering|Add8~15 )) # (!\u_sobel_top|u_sobel_filtering|Gx3 [8] & 
// ((\u_sobel_top|u_sobel_filtering|Gx1 [8]) # (!\u_sobel_top|u_sobel_filtering|Add8~15 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx3 [8]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add8~15 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add8~16_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add8~17 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add8~16 .lut_mask = 16'h964D;
defparam \u_sobel_top|u_sobel_filtering|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add8~18 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add8~18_combout  = \u_sobel_top|u_sobel_filtering|Gx3 [9] $ (\u_sobel_top|u_sobel_filtering|Add8~17  $ (!\u_sobel_top|u_sobel_filtering|Gx1 [9]))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx3 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|Gx1 [9]),
	.cin(\u_sobel_top|u_sobel_filtering|Add8~17 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add8~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add8~18 .lut_mask = 16'h5AA5;
defparam \u_sobel_top|u_sobel_filtering|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N0
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan0~1 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan0~1_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [0] & !\u_sobel_top|u_sobel_filtering|Gx3 [0]))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [0]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan0~1_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan0~1 .lut_mask = 16'h0022;
defparam \u_sobel_top|u_sobel_filtering|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N2
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan0~3 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan0~3_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [1] & (\u_sobel_top|u_sobel_filtering|Gx3 [1] & !\u_sobel_top|u_sobel_filtering|LessThan0~1_cout )) # (!\u_sobel_top|u_sobel_filtering|Gx1 [1] & 
// ((\u_sobel_top|u_sobel_filtering|Gx3 [1]) # (!\u_sobel_top|u_sobel_filtering|LessThan0~1_cout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [1]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan0~1_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan0~3_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan0~3 .lut_mask = 16'h004D;
defparam \u_sobel_top|u_sobel_filtering|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N4
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan0~5 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan0~5_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [2] & ((!\u_sobel_top|u_sobel_filtering|LessThan0~3_cout ) # (!\u_sobel_top|u_sobel_filtering|Gx3 [2]))) # (!\u_sobel_top|u_sobel_filtering|Gx1 [2] & 
// (!\u_sobel_top|u_sobel_filtering|Gx3 [2] & !\u_sobel_top|u_sobel_filtering|LessThan0~3_cout )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [2]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan0~3_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan0~5_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan0~5 .lut_mask = 16'h002B;
defparam \u_sobel_top|u_sobel_filtering|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N6
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan0~7 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan0~7_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gx3 [3] & ((!\u_sobel_top|u_sobel_filtering|LessThan0~5_cout ) # (!\u_sobel_top|u_sobel_filtering|Gx1 [3]))) # (!\u_sobel_top|u_sobel_filtering|Gx3 [3] & 
// (!\u_sobel_top|u_sobel_filtering|Gx1 [3] & !\u_sobel_top|u_sobel_filtering|LessThan0~5_cout )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx3 [3]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan0~5_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan0~7_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan0~7 .lut_mask = 16'h002B;
defparam \u_sobel_top|u_sobel_filtering|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan0~9 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan0~9_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [4] & ((!\u_sobel_top|u_sobel_filtering|LessThan0~7_cout ) # (!\u_sobel_top|u_sobel_filtering|Gx3 [4]))) # (!\u_sobel_top|u_sobel_filtering|Gx1 [4] & 
// (!\u_sobel_top|u_sobel_filtering|Gx3 [4] & !\u_sobel_top|u_sobel_filtering|LessThan0~7_cout )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [4]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan0~7_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan0~9_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan0~9 .lut_mask = 16'h002B;
defparam \u_sobel_top|u_sobel_filtering|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N10
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan0~11 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan0~11_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [5] & (\u_sobel_top|u_sobel_filtering|Gx3 [5] & !\u_sobel_top|u_sobel_filtering|LessThan0~9_cout )) # (!\u_sobel_top|u_sobel_filtering|Gx1 [5] & 
// ((\u_sobel_top|u_sobel_filtering|Gx3 [5]) # (!\u_sobel_top|u_sobel_filtering|LessThan0~9_cout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [5]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan0~9_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan0~11_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan0~11 .lut_mask = 16'h004D;
defparam \u_sobel_top|u_sobel_filtering|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan0~13 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan0~13_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [6] & ((!\u_sobel_top|u_sobel_filtering|LessThan0~11_cout ) # (!\u_sobel_top|u_sobel_filtering|Gx3 [6]))) # (!\u_sobel_top|u_sobel_filtering|Gx1 [6] & 
// (!\u_sobel_top|u_sobel_filtering|Gx3 [6] & !\u_sobel_top|u_sobel_filtering|LessThan0~11_cout )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [6]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan0~11_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan0~13_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan0~13 .lut_mask = 16'h002B;
defparam \u_sobel_top|u_sobel_filtering|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan0~15 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan0~15_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [7] & (\u_sobel_top|u_sobel_filtering|Gx3 [7] & !\u_sobel_top|u_sobel_filtering|LessThan0~13_cout )) # (!\u_sobel_top|u_sobel_filtering|Gx1 [7] & 
// ((\u_sobel_top|u_sobel_filtering|Gx3 [7]) # (!\u_sobel_top|u_sobel_filtering|LessThan0~13_cout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [7]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan0~13_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan0~15_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan0~15 .lut_mask = 16'h004D;
defparam \u_sobel_top|u_sobel_filtering|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan0~17 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan0~17_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gx1 [8] & ((!\u_sobel_top|u_sobel_filtering|LessThan0~15_cout ) # (!\u_sobel_top|u_sobel_filtering|Gx3 [8]))) # (!\u_sobel_top|u_sobel_filtering|Gx1 [8] & 
// (!\u_sobel_top|u_sobel_filtering|Gx3 [8] & !\u_sobel_top|u_sobel_filtering|LessThan0~15_cout )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx1 [8]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx3 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan0~15_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan0~17_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan0~17 .lut_mask = 16'h002B;
defparam \u_sobel_top|u_sobel_filtering|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan0~18 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan0~18_combout  = (\u_sobel_top|u_sobel_filtering|Gx3 [9] & (\u_sobel_top|u_sobel_filtering|Gx1 [9] & \u_sobel_top|u_sobel_filtering|LessThan0~17_cout )) # (!\u_sobel_top|u_sobel_filtering|Gx3 [9] & 
// ((\u_sobel_top|u_sobel_filtering|Gx1 [9]) # (\u_sobel_top|u_sobel_filtering|LessThan0~17_cout )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx3 [9]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx1 [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan0~17_cout ),
	.combout(\u_sobel_top|u_sobel_filtering|LessThan0~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan0~18 .lut_mask = 16'hD4D4;
defparam \u_sobel_top|u_sobel_filtering|LessThan0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y6_N19
dffeas \u_sobel_top|u_sobel_filtering|Gx[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx[9]~28_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add8~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[9] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add4~0 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add4~0_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [1] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [0] $ (VCC))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [1] & 
// (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [0] & VCC))
// \u_sobel_top|u_sobel_filtering|Add4~1  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [1] & \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [0]))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [1]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Add4~0_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add4~1 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add4~0 .lut_mask = 16'h6688;
defparam \u_sobel_top|u_sobel_filtering|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add4~2 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add4~2_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [2] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [1] & (\u_sobel_top|u_sobel_filtering|Add4~1  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [1] & (!\u_sobel_top|u_sobel_filtering|Add4~1 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [2] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [1] & 
// (!\u_sobel_top|u_sobel_filtering|Add4~1 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [1] & ((\u_sobel_top|u_sobel_filtering|Add4~1 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Add4~3  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [2] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [1] & !\u_sobel_top|u_sobel_filtering|Add4~1 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [2] & ((!\u_sobel_top|u_sobel_filtering|Add4~1 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [1]))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [2]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add4~1 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add4~2_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add4~3 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add4~2 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add4~4 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add4~4_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [3] $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [2] $ (!\u_sobel_top|u_sobel_filtering|Add4~3 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add4~5  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [3] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [2]) # (!\u_sobel_top|u_sobel_filtering|Add4~3 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [3] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [2] & !\u_sobel_top|u_sobel_filtering|Add4~3 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [3]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add4~3 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add4~4_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add4~5 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add4~4 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add4~6 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add4~6_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [3] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [4] & (\u_sobel_top|u_sobel_filtering|Add4~5  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [4] & (!\u_sobel_top|u_sobel_filtering|Add4~5 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [3] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [4] & 
// (!\u_sobel_top|u_sobel_filtering|Add4~5 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [4] & ((\u_sobel_top|u_sobel_filtering|Add4~5 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Add4~7  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [3] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [4] & !\u_sobel_top|u_sobel_filtering|Add4~5 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [3] & ((!\u_sobel_top|u_sobel_filtering|Add4~5 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [4]))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [3]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add4~5 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add4~6_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add4~7 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add4~6 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add4~8 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add4~8_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [4] $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [5] $ (!\u_sobel_top|u_sobel_filtering|Add4~7 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add4~9  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [4] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [5]) # (!\u_sobel_top|u_sobel_filtering|Add4~7 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [4] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [5] & !\u_sobel_top|u_sobel_filtering|Add4~7 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [4]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add4~7 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add4~8_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add4~9 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add4~8 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add4~10 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add4~10_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [6] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [5] & (\u_sobel_top|u_sobel_filtering|Add4~9  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [5] & (!\u_sobel_top|u_sobel_filtering|Add4~9 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [6] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [5] & 
// (!\u_sobel_top|u_sobel_filtering|Add4~9 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [5] & ((\u_sobel_top|u_sobel_filtering|Add4~9 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Add4~11  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [6] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [5] & !\u_sobel_top|u_sobel_filtering|Add4~9 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [6] & ((!\u_sobel_top|u_sobel_filtering|Add4~9 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [5]))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [6]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add4~9 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add4~10_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add4~11 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add4~10 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add4~12 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add4~12_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [7] $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [6] $ (!\u_sobel_top|u_sobel_filtering|Add4~11 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add4~13  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [7] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [6]) # (!\u_sobel_top|u_sobel_filtering|Add4~11 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [7] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [6] & !\u_sobel_top|u_sobel_filtering|Add4~11 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [7]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add4~11 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add4~12_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add4~13 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add4~12 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add4~14 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add4~14_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [7] & (!\u_sobel_top|u_sobel_filtering|Add4~13 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [7] & ((\u_sobel_top|u_sobel_filtering|Add4~13 ) # 
// (GND)))
// \u_sobel_top|u_sobel_filtering|Add4~15  = CARRY((!\u_sobel_top|u_sobel_filtering|Add4~13 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [7]))

	.dataa(gnd),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_12 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add4~13 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add4~14_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add4~15 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add4~14 .lut_mask = 16'h3C3F;
defparam \u_sobel_top|u_sobel_filtering|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add4~16 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add4~16_combout  = !\u_sobel_top|u_sobel_filtering|Add4~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_sobel_top|u_sobel_filtering|Add4~15 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add4~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add4~16 .lut_mask = 16'h0F0F;
defparam \u_sobel_top|u_sobel_filtering|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy1[0]~10 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy1[0]~10_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [0] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [0] $ (VCC))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [0] & 
// (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [0] & VCC))
// \u_sobel_top|u_sobel_filtering|Gy1[0]~11  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [0] & \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [0]))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_11 [0]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Gy1[0]~10_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy1[0]~11 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[0]~10 .lut_mask = 16'h6688;
defparam \u_sobel_top|u_sobel_filtering|Gy1[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy1[1]~12 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy1[1]~12_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [1] & ((\u_sobel_top|u_sobel_filtering|Add4~0_combout  & (\u_sobel_top|u_sobel_filtering|Gy1[0]~11  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|Add4~0_combout  & (!\u_sobel_top|u_sobel_filtering|Gy1[0]~11 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [1] & ((\u_sobel_top|u_sobel_filtering|Add4~0_combout  & (!\u_sobel_top|u_sobel_filtering|Gy1[0]~11 )) 
// # (!\u_sobel_top|u_sobel_filtering|Add4~0_combout  & ((\u_sobel_top|u_sobel_filtering|Gy1[0]~11 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gy1[1]~13  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [1] & (!\u_sobel_top|u_sobel_filtering|Add4~0_combout  & !\u_sobel_top|u_sobel_filtering|Gy1[0]~11 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [1] & ((!\u_sobel_top|u_sobel_filtering|Gy1[0]~11 ) # (!\u_sobel_top|u_sobel_filtering|Add4~0_combout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [1]),
	.datab(\u_sobel_top|u_sobel_filtering|Add4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy1[0]~11 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy1[1]~12_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy1[1]~13 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[1]~12 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gy1[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy1[2]~14 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy1[2]~14_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [2] $ (\u_sobel_top|u_sobel_filtering|Add4~2_combout  $ (!\u_sobel_top|u_sobel_filtering|Gy1[1]~13 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gy1[2]~15  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [2] & ((\u_sobel_top|u_sobel_filtering|Add4~2_combout ) # (!\u_sobel_top|u_sobel_filtering|Gy1[1]~13 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [2] & (\u_sobel_top|u_sobel_filtering|Add4~2_combout  & !\u_sobel_top|u_sobel_filtering|Gy1[1]~13 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [2]),
	.datab(\u_sobel_top|u_sobel_filtering|Add4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy1[1]~13 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy1[2]~14_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy1[2]~15 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[2]~14 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Gy1[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy1[3]~16 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy1[3]~16_combout  = (\u_sobel_top|u_sobel_filtering|Add4~4_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [3] & (\u_sobel_top|u_sobel_filtering|Gy1[2]~15  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [3] & (!\u_sobel_top|u_sobel_filtering|Gy1[2]~15 )))) # (!\u_sobel_top|u_sobel_filtering|Add4~4_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [3] & 
// (!\u_sobel_top|u_sobel_filtering|Gy1[2]~15 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [3] & ((\u_sobel_top|u_sobel_filtering|Gy1[2]~15 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gy1[3]~17  = CARRY((\u_sobel_top|u_sobel_filtering|Add4~4_combout  & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [3] & !\u_sobel_top|u_sobel_filtering|Gy1[2]~15 )) # (!\u_sobel_top|u_sobel_filtering|Add4~4_combout  & 
// ((!\u_sobel_top|u_sobel_filtering|Gy1[2]~15 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [3]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Add4~4_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy1[2]~15 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy1[3]~16_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy1[3]~17 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[3]~16 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gy1[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy1[4]~18 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy1[4]~18_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [4] $ (\u_sobel_top|u_sobel_filtering|Add4~6_combout  $ (!\u_sobel_top|u_sobel_filtering|Gy1[3]~17 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gy1[4]~19  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [4] & ((\u_sobel_top|u_sobel_filtering|Add4~6_combout ) # (!\u_sobel_top|u_sobel_filtering|Gy1[3]~17 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [4] & (\u_sobel_top|u_sobel_filtering|Add4~6_combout  & !\u_sobel_top|u_sobel_filtering|Gy1[3]~17 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [4]),
	.datab(\u_sobel_top|u_sobel_filtering|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy1[3]~17 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy1[4]~18_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy1[4]~19 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[4]~18 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Gy1[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy1[5]~20 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy1[5]~20_combout  = (\u_sobel_top|u_sobel_filtering|Add4~8_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [5] & (\u_sobel_top|u_sobel_filtering|Gy1[4]~19  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [5] & (!\u_sobel_top|u_sobel_filtering|Gy1[4]~19 )))) # (!\u_sobel_top|u_sobel_filtering|Add4~8_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [5] & 
// (!\u_sobel_top|u_sobel_filtering|Gy1[4]~19 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [5] & ((\u_sobel_top|u_sobel_filtering|Gy1[4]~19 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gy1[5]~21  = CARRY((\u_sobel_top|u_sobel_filtering|Add4~8_combout  & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [5] & !\u_sobel_top|u_sobel_filtering|Gy1[4]~19 )) # (!\u_sobel_top|u_sobel_filtering|Add4~8_combout  & 
// ((!\u_sobel_top|u_sobel_filtering|Gy1[4]~19 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [5]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Add4~8_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy1[4]~19 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy1[5]~20_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy1[5]~21 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[5]~20 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gy1[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy1[6]~22 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy1[6]~22_combout  = ((\u_sobel_top|u_sobel_filtering|Add4~10_combout  $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [6] $ (!\u_sobel_top|u_sobel_filtering|Gy1[5]~21 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gy1[6]~23  = CARRY((\u_sobel_top|u_sobel_filtering|Add4~10_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [6]) # (!\u_sobel_top|u_sobel_filtering|Gy1[5]~21 ))) # 
// (!\u_sobel_top|u_sobel_filtering|Add4~10_combout  & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [6] & !\u_sobel_top|u_sobel_filtering|Gy1[5]~21 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Add4~10_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy1[5]~21 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy1[6]~22_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy1[6]~23 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[6]~22 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Gy1[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy1[7]~24 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy1[7]~24_combout  = (\u_sobel_top|u_sobel_filtering|Add4~12_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [7] & (\u_sobel_top|u_sobel_filtering|Gy1[6]~23  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [7] & (!\u_sobel_top|u_sobel_filtering|Gy1[6]~23 )))) # (!\u_sobel_top|u_sobel_filtering|Add4~12_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [7] & 
// (!\u_sobel_top|u_sobel_filtering|Gy1[6]~23 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [7] & ((\u_sobel_top|u_sobel_filtering|Gy1[6]~23 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gy1[7]~25  = CARRY((\u_sobel_top|u_sobel_filtering|Add4~12_combout  & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [7] & !\u_sobel_top|u_sobel_filtering|Gy1[6]~23 )) # (!\u_sobel_top|u_sobel_filtering|Add4~12_combout  
// & ((!\u_sobel_top|u_sobel_filtering|Gy1[6]~23 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [7]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Add4~12_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_13 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy1[6]~23 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy1[7]~24_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy1[7]~25 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[7]~24 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gy1[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy1[8]~26 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy1[8]~26_combout  = (\u_sobel_top|u_sobel_filtering|Add4~14_combout  & (\u_sobel_top|u_sobel_filtering|Gy1[7]~25  $ (GND))) # (!\u_sobel_top|u_sobel_filtering|Add4~14_combout  & (!\u_sobel_top|u_sobel_filtering|Gy1[7]~25  & 
// VCC))
// \u_sobel_top|u_sobel_filtering|Gy1[8]~27  = CARRY((\u_sobel_top|u_sobel_filtering|Add4~14_combout  & !\u_sobel_top|u_sobel_filtering|Gy1[7]~25 ))

	.dataa(gnd),
	.datab(\u_sobel_top|u_sobel_filtering|Add4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy1[7]~25 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy1[8]~26_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy1[8]~27 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[8]~26 .lut_mask = 16'hC30C;
defparam \u_sobel_top|u_sobel_filtering|Gy1[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy1[9]~28 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy1[9]~28_combout  = \u_sobel_top|u_sobel_filtering|Gy1[8]~27  $ (\u_sobel_top|u_sobel_filtering|Add4~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|Add4~16_combout ),
	.cin(\u_sobel_top|u_sobel_filtering|Gy1[8]~27 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy1[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[9]~28 .lut_mask = 16'h0FF0;
defparam \u_sobel_top|u_sobel_filtering|Gy1[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N27
dffeas \u_sobel_top|u_sobel_filtering|Gy1[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy1[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[9] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add6~0 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add6~0_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [1] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [0] $ (VCC))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [1] & 
// (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [0] & VCC))
// \u_sobel_top|u_sobel_filtering|Add6~1  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [1] & \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [0]))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [1]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Add6~0_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add6~1 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add6~0 .lut_mask = 16'h6688;
defparam \u_sobel_top|u_sobel_filtering|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add6~2 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add6~2_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [1] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [2] & (\u_sobel_top|u_sobel_filtering|Add6~1  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [2] & (!\u_sobel_top|u_sobel_filtering|Add6~1 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [1] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [2] & 
// (!\u_sobel_top|u_sobel_filtering|Add6~1 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [2] & ((\u_sobel_top|u_sobel_filtering|Add6~1 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Add6~3  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [1] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [2] & !\u_sobel_top|u_sobel_filtering|Add6~1 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [1] & ((!\u_sobel_top|u_sobel_filtering|Add6~1 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [2]))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [1]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add6~1 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add6~2_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add6~3 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add6~2 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add6~4 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add6~4_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [3] $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [2] $ (!\u_sobel_top|u_sobel_filtering|Add6~3 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add6~5  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [3] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [2]) # (!\u_sobel_top|u_sobel_filtering|Add6~3 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [3] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [2] & !\u_sobel_top|u_sobel_filtering|Add6~3 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [3]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add6~3 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add6~4_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add6~5 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add6~4 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add6~6 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add6~6_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [4] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [3] & (\u_sobel_top|u_sobel_filtering|Add6~5  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [3] & (!\u_sobel_top|u_sobel_filtering|Add6~5 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [4] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [3] & 
// (!\u_sobel_top|u_sobel_filtering|Add6~5 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [3] & ((\u_sobel_top|u_sobel_filtering|Add6~5 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Add6~7  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [4] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [3] & !\u_sobel_top|u_sobel_filtering|Add6~5 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [4] & ((!\u_sobel_top|u_sobel_filtering|Add6~5 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [3]))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [4]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add6~5 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add6~6_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add6~7 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add6~6 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add6~8 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add6~8_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [5] $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [4] $ (!\u_sobel_top|u_sobel_filtering|Add6~7 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add6~9  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [5] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [4]) # (!\u_sobel_top|u_sobel_filtering|Add6~7 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [5] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [4] & !\u_sobel_top|u_sobel_filtering|Add6~7 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [5]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add6~7 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add6~8_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add6~9 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add6~8 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add6~10 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add6~10_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [6] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [5] & (\u_sobel_top|u_sobel_filtering|Add6~9  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [5] & (!\u_sobel_top|u_sobel_filtering|Add6~9 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [6] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [5] & 
// (!\u_sobel_top|u_sobel_filtering|Add6~9 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [5] & ((\u_sobel_top|u_sobel_filtering|Add6~9 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Add6~11  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [6] & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [5] & !\u_sobel_top|u_sobel_filtering|Add6~9 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [6] & ((!\u_sobel_top|u_sobel_filtering|Add6~9 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [5]))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [6]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add6~9 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add6~10_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add6~11 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add6~10 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add6~12 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add6~12_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [6] $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [7] $ (!\u_sobel_top|u_sobel_filtering|Add6~11 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add6~13  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [6] & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [7]) # (!\u_sobel_top|u_sobel_filtering|Add6~11 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [6] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [7] & !\u_sobel_top|u_sobel_filtering|Add6~11 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [6]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add6~11 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add6~12_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add6~13 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add6~12 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add6~14 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add6~14_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [7] & (!\u_sobel_top|u_sobel_filtering|Add6~13 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [7] & ((\u_sobel_top|u_sobel_filtering|Add6~13 ) # 
// (GND)))
// \u_sobel_top|u_sobel_filtering|Add6~15  = CARRY((!\u_sobel_top|u_sobel_filtering|Add6~13 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [7]))

	.dataa(gnd),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_32 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add6~13 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add6~14_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add6~15 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add6~14 .lut_mask = 16'h3C3F;
defparam \u_sobel_top|u_sobel_filtering|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add6~16 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add6~16_combout  = !\u_sobel_top|u_sobel_filtering|Add6~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_sobel_top|u_sobel_filtering|Add6~15 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add6~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add6~16 .lut_mask = 16'h0F0F;
defparam \u_sobel_top|u_sobel_filtering|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy3[0]~10 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy3[0]~10_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [0] & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [0] $ (VCC))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [0] & 
// (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [0] & VCC))
// \u_sobel_top|u_sobel_filtering|Gy3[0]~11  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [0] & \u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [0]))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_31 [0]),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Gy3[0]~10_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy3[0]~11 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[0]~10 .lut_mask = 16'h6688;
defparam \u_sobel_top|u_sobel_filtering|Gy3[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy3[1]~12 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy3[1]~12_combout  = (\u_sobel_top|u_sobel_filtering|Add6~0_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1] & (\u_sobel_top|u_sobel_filtering|Gy3[0]~11  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1] & (!\u_sobel_top|u_sobel_filtering|Gy3[0]~11 )))) # (!\u_sobel_top|u_sobel_filtering|Add6~0_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1] & 
// (!\u_sobel_top|u_sobel_filtering|Gy3[0]~11 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1] & ((\u_sobel_top|u_sobel_filtering|Gy3[0]~11 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gy3[1]~13  = CARRY((\u_sobel_top|u_sobel_filtering|Add6~0_combout  & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1] & !\u_sobel_top|u_sobel_filtering|Gy3[0]~11 )) # (!\u_sobel_top|u_sobel_filtering|Add6~0_combout  & 
// ((!\u_sobel_top|u_sobel_filtering|Gy3[0]~11 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Add6~0_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy3[0]~11 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy3[1]~12_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy3[1]~13 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[1]~12 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gy3[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy3[2]~14 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy3[2]~14_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [2] $ (\u_sobel_top|u_sobel_filtering|Add6~2_combout  $ (!\u_sobel_top|u_sobel_filtering|Gy3[1]~13 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gy3[2]~15  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [2] & ((\u_sobel_top|u_sobel_filtering|Add6~2_combout ) # (!\u_sobel_top|u_sobel_filtering|Gy3[1]~13 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [2] & (\u_sobel_top|u_sobel_filtering|Add6~2_combout  & !\u_sobel_top|u_sobel_filtering|Gy3[1]~13 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [2]),
	.datab(\u_sobel_top|u_sobel_filtering|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy3[1]~13 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy3[2]~14_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy3[2]~15 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[2]~14 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Gy3[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy3[3]~16 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy3[3]~16_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [3] & ((\u_sobel_top|u_sobel_filtering|Add6~4_combout  & (\u_sobel_top|u_sobel_filtering|Gy3[2]~15  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|Add6~4_combout  & (!\u_sobel_top|u_sobel_filtering|Gy3[2]~15 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [3] & ((\u_sobel_top|u_sobel_filtering|Add6~4_combout  & (!\u_sobel_top|u_sobel_filtering|Gy3[2]~15 )) 
// # (!\u_sobel_top|u_sobel_filtering|Add6~4_combout  & ((\u_sobel_top|u_sobel_filtering|Gy3[2]~15 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gy3[3]~17  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [3] & (!\u_sobel_top|u_sobel_filtering|Add6~4_combout  & !\u_sobel_top|u_sobel_filtering|Gy3[2]~15 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [3] & ((!\u_sobel_top|u_sobel_filtering|Gy3[2]~15 ) # (!\u_sobel_top|u_sobel_filtering|Add6~4_combout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [3]),
	.datab(\u_sobel_top|u_sobel_filtering|Add6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy3[2]~15 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy3[3]~16_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy3[3]~17 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[3]~16 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gy3[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy3[4]~18 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy3[4]~18_combout  = ((\u_sobel_top|u_sobel_filtering|Add6~6_combout  $ (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [4] $ (!\u_sobel_top|u_sobel_filtering|Gy3[3]~17 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gy3[4]~19  = CARRY((\u_sobel_top|u_sobel_filtering|Add6~6_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [4]) # (!\u_sobel_top|u_sobel_filtering|Gy3[3]~17 ))) # (!\u_sobel_top|u_sobel_filtering|Add6~6_combout 
//  & (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [4] & !\u_sobel_top|u_sobel_filtering|Gy3[3]~17 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Add6~6_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy3[3]~17 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy3[4]~18_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy3[4]~19 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[4]~18 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Gy3[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy3[5]~20 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy3[5]~20_combout  = (\u_sobel_top|u_sobel_filtering|Add6~8_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [5] & (\u_sobel_top|u_sobel_filtering|Gy3[4]~19  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [5] & (!\u_sobel_top|u_sobel_filtering|Gy3[4]~19 )))) # (!\u_sobel_top|u_sobel_filtering|Add6~8_combout  & ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [5] & 
// (!\u_sobel_top|u_sobel_filtering|Gy3[4]~19 )) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [5] & ((\u_sobel_top|u_sobel_filtering|Gy3[4]~19 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gy3[5]~21  = CARRY((\u_sobel_top|u_sobel_filtering|Add6~8_combout  & (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [5] & !\u_sobel_top|u_sobel_filtering|Gy3[4]~19 )) # (!\u_sobel_top|u_sobel_filtering|Add6~8_combout  & 
// ((!\u_sobel_top|u_sobel_filtering|Gy3[4]~19 ) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [5]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Add6~8_combout ),
	.datab(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy3[4]~19 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy3[5]~20_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy3[5]~21 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[5]~20 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gy3[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy3[6]~22 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy3[6]~22_combout  = ((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [6] $ (\u_sobel_top|u_sobel_filtering|Add6~10_combout  $ (!\u_sobel_top|u_sobel_filtering|Gy3[5]~21 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gy3[6]~23  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [6] & ((\u_sobel_top|u_sobel_filtering|Add6~10_combout ) # (!\u_sobel_top|u_sobel_filtering|Gy3[5]~21 ))) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [6] & (\u_sobel_top|u_sobel_filtering|Add6~10_combout  & !\u_sobel_top|u_sobel_filtering|Gy3[5]~21 )))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [6]),
	.datab(\u_sobel_top|u_sobel_filtering|Add6~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy3[5]~21 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy3[6]~22_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy3[6]~23 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[6]~22 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|Gy3[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy3[7]~24 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy3[7]~24_combout  = (\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [7] & ((\u_sobel_top|u_sobel_filtering|Add6~12_combout  & (\u_sobel_top|u_sobel_filtering|Gy3[6]~23  & VCC)) # 
// (!\u_sobel_top|u_sobel_filtering|Add6~12_combout  & (!\u_sobel_top|u_sobel_filtering|Gy3[6]~23 )))) # (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [7] & ((\u_sobel_top|u_sobel_filtering|Add6~12_combout  & (!\u_sobel_top|u_sobel_filtering|Gy3[6]~23 
// )) # (!\u_sobel_top|u_sobel_filtering|Add6~12_combout  & ((\u_sobel_top|u_sobel_filtering|Gy3[6]~23 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|Gy3[7]~25  = CARRY((\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [7] & (!\u_sobel_top|u_sobel_filtering|Add6~12_combout  & !\u_sobel_top|u_sobel_filtering|Gy3[6]~23 )) # 
// (!\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [7] & ((!\u_sobel_top|u_sobel_filtering|Gy3[6]~23 ) # (!\u_sobel_top|u_sobel_filtering|Add6~12_combout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|opr_3_m0|matrix_33 [7]),
	.datab(\u_sobel_top|u_sobel_filtering|Add6~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy3[6]~23 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy3[7]~24_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy3[7]~25 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[7]~24 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|Gy3[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy3[8]~26 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy3[8]~26_combout  = (\u_sobel_top|u_sobel_filtering|Add6~14_combout  & (\u_sobel_top|u_sobel_filtering|Gy3[7]~25  $ (GND))) # (!\u_sobel_top|u_sobel_filtering|Add6~14_combout  & (!\u_sobel_top|u_sobel_filtering|Gy3[7]~25  & 
// VCC))
// \u_sobel_top|u_sobel_filtering|Gy3[8]~27  = CARRY((\u_sobel_top|u_sobel_filtering|Add6~14_combout  & !\u_sobel_top|u_sobel_filtering|Gy3[7]~25 ))

	.dataa(gnd),
	.datab(\u_sobel_top|u_sobel_filtering|Add6~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy3[7]~25 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy3[8]~26_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy3[8]~27 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[8]~26 .lut_mask = 16'hC30C;
defparam \u_sobel_top|u_sobel_filtering|Gy3[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy3[9]~28 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy3[9]~28_combout  = \u_sobel_top|u_sobel_filtering|Add6~16_combout  $ (\u_sobel_top|u_sobel_filtering|Gy3[8]~27 )

	.dataa(\u_sobel_top|u_sobel_filtering|Add6~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_sobel_top|u_sobel_filtering|Gy3[8]~27 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy3[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[9]~28 .lut_mask = 16'h5A5A;
defparam \u_sobel_top|u_sobel_filtering|Gy3[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N27
dffeas \u_sobel_top|u_sobel_filtering|Gy3[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy3[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[9] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N25
dffeas \u_sobel_top|u_sobel_filtering|Gy1[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy1[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[8] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \u_sobel_top|u_sobel_filtering|Gy3[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy3[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[8] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N23
dffeas \u_sobel_top|u_sobel_filtering|Gy3[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy3[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N23
dffeas \u_sobel_top|u_sobel_filtering|Gy1[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy1[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N21
dffeas \u_sobel_top|u_sobel_filtering|Gy3[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy3[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N21
dffeas \u_sobel_top|u_sobel_filtering|Gy1[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy1[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N19
dffeas \u_sobel_top|u_sobel_filtering|Gy3[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy3[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N19
dffeas \u_sobel_top|u_sobel_filtering|Gy1[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy1[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \u_sobel_top|u_sobel_filtering|Gy3[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy3[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N17
dffeas \u_sobel_top|u_sobel_filtering|Gy1[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy1[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N15
dffeas \u_sobel_top|u_sobel_filtering|Gy1[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy1[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N15
dffeas \u_sobel_top|u_sobel_filtering|Gy3[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy3[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N13
dffeas \u_sobel_top|u_sobel_filtering|Gy1[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy1[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N13
dffeas \u_sobel_top|u_sobel_filtering|Gy3[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy3[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N11
dffeas \u_sobel_top|u_sobel_filtering|Gy1[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy1[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \u_sobel_top|u_sobel_filtering|Gy3[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy3[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N9
dffeas \u_sobel_top|u_sobel_filtering|Gy1[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy1[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy1[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N9
dffeas \u_sobel_top|u_sobel_filtering|Gy3[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy3[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy3[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy[0]~10 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy[0]~10_combout  = (\u_sobel_top|u_sobel_filtering|Gy1 [0] & (\u_sobel_top|u_sobel_filtering|Gy3 [0] $ (VCC))) # (!\u_sobel_top|u_sobel_filtering|Gy1 [0] & ((\u_sobel_top|u_sobel_filtering|Gy3 [0]) # (GND)))
// \u_sobel_top|u_sobel_filtering|Gy[0]~11  = CARRY((\u_sobel_top|u_sobel_filtering|Gy3 [0]) # (!\u_sobel_top|u_sobel_filtering|Gy1 [0]))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy1 [0]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Gy[0]~10_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy[0]~11 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[0]~10 .lut_mask = 16'h66DD;
defparam \u_sobel_top|u_sobel_filtering|Gy[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy[1]~12 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy[1]~12_combout  = (\u_sobel_top|u_sobel_filtering|Gy1 [1] & ((\u_sobel_top|u_sobel_filtering|Gy3 [1] & (!\u_sobel_top|u_sobel_filtering|Gy[0]~11 )) # (!\u_sobel_top|u_sobel_filtering|Gy3 [1] & 
// ((\u_sobel_top|u_sobel_filtering|Gy[0]~11 ) # (GND))))) # (!\u_sobel_top|u_sobel_filtering|Gy1 [1] & ((\u_sobel_top|u_sobel_filtering|Gy3 [1] & (\u_sobel_top|u_sobel_filtering|Gy[0]~11  & VCC)) # (!\u_sobel_top|u_sobel_filtering|Gy3 [1] & 
// (!\u_sobel_top|u_sobel_filtering|Gy[0]~11 ))))
// \u_sobel_top|u_sobel_filtering|Gy[1]~13  = CARRY((\u_sobel_top|u_sobel_filtering|Gy1 [1] & ((!\u_sobel_top|u_sobel_filtering|Gy[0]~11 ) # (!\u_sobel_top|u_sobel_filtering|Gy3 [1]))) # (!\u_sobel_top|u_sobel_filtering|Gy1 [1] & 
// (!\u_sobel_top|u_sobel_filtering|Gy3 [1] & !\u_sobel_top|u_sobel_filtering|Gy[0]~11 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy1 [1]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy[0]~11 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy[1]~12_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy[1]~13 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[1]~12 .lut_mask = 16'h692B;
defparam \u_sobel_top|u_sobel_filtering|Gy[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy[2]~14 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy[2]~14_combout  = ((\u_sobel_top|u_sobel_filtering|Gy1 [2] $ (\u_sobel_top|u_sobel_filtering|Gy3 [2] $ (\u_sobel_top|u_sobel_filtering|Gy[1]~13 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gy[2]~15  = CARRY((\u_sobel_top|u_sobel_filtering|Gy1 [2] & (\u_sobel_top|u_sobel_filtering|Gy3 [2] & !\u_sobel_top|u_sobel_filtering|Gy[1]~13 )) # (!\u_sobel_top|u_sobel_filtering|Gy1 [2] & 
// ((\u_sobel_top|u_sobel_filtering|Gy3 [2]) # (!\u_sobel_top|u_sobel_filtering|Gy[1]~13 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy1 [2]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy3 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy[1]~13 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy[2]~14_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy[2]~15 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[2]~14 .lut_mask = 16'h964D;
defparam \u_sobel_top|u_sobel_filtering|Gy[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy[3]~16 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy[3]~16_combout  = (\u_sobel_top|u_sobel_filtering|Gy1 [3] & ((\u_sobel_top|u_sobel_filtering|Gy3 [3] & (!\u_sobel_top|u_sobel_filtering|Gy[2]~15 )) # (!\u_sobel_top|u_sobel_filtering|Gy3 [3] & 
// ((\u_sobel_top|u_sobel_filtering|Gy[2]~15 ) # (GND))))) # (!\u_sobel_top|u_sobel_filtering|Gy1 [3] & ((\u_sobel_top|u_sobel_filtering|Gy3 [3] & (\u_sobel_top|u_sobel_filtering|Gy[2]~15  & VCC)) # (!\u_sobel_top|u_sobel_filtering|Gy3 [3] & 
// (!\u_sobel_top|u_sobel_filtering|Gy[2]~15 ))))
// \u_sobel_top|u_sobel_filtering|Gy[3]~17  = CARRY((\u_sobel_top|u_sobel_filtering|Gy1 [3] & ((!\u_sobel_top|u_sobel_filtering|Gy[2]~15 ) # (!\u_sobel_top|u_sobel_filtering|Gy3 [3]))) # (!\u_sobel_top|u_sobel_filtering|Gy1 [3] & 
// (!\u_sobel_top|u_sobel_filtering|Gy3 [3] & !\u_sobel_top|u_sobel_filtering|Gy[2]~15 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy1 [3]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy[2]~15 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy[3]~16_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy[3]~17 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[3]~16 .lut_mask = 16'h692B;
defparam \u_sobel_top|u_sobel_filtering|Gy[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy[4]~18 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy[4]~18_combout  = ((\u_sobel_top|u_sobel_filtering|Gy3 [4] $ (\u_sobel_top|u_sobel_filtering|Gy1 [4] $ (\u_sobel_top|u_sobel_filtering|Gy[3]~17 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gy[4]~19  = CARRY((\u_sobel_top|u_sobel_filtering|Gy3 [4] & ((!\u_sobel_top|u_sobel_filtering|Gy[3]~17 ) # (!\u_sobel_top|u_sobel_filtering|Gy1 [4]))) # (!\u_sobel_top|u_sobel_filtering|Gy3 [4] & 
// (!\u_sobel_top|u_sobel_filtering|Gy1 [4] & !\u_sobel_top|u_sobel_filtering|Gy[3]~17 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy3 [4]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy[3]~17 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy[4]~18_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy[4]~19 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[4]~18 .lut_mask = 16'h962B;
defparam \u_sobel_top|u_sobel_filtering|Gy[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy[5]~20 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy[5]~20_combout  = (\u_sobel_top|u_sobel_filtering|Gy3 [5] & ((\u_sobel_top|u_sobel_filtering|Gy1 [5] & (!\u_sobel_top|u_sobel_filtering|Gy[4]~19 )) # (!\u_sobel_top|u_sobel_filtering|Gy1 [5] & 
// (\u_sobel_top|u_sobel_filtering|Gy[4]~19  & VCC)))) # (!\u_sobel_top|u_sobel_filtering|Gy3 [5] & ((\u_sobel_top|u_sobel_filtering|Gy1 [5] & ((\u_sobel_top|u_sobel_filtering|Gy[4]~19 ) # (GND))) # (!\u_sobel_top|u_sobel_filtering|Gy1 [5] & 
// (!\u_sobel_top|u_sobel_filtering|Gy[4]~19 ))))
// \u_sobel_top|u_sobel_filtering|Gy[5]~21  = CARRY((\u_sobel_top|u_sobel_filtering|Gy3 [5] & (\u_sobel_top|u_sobel_filtering|Gy1 [5] & !\u_sobel_top|u_sobel_filtering|Gy[4]~19 )) # (!\u_sobel_top|u_sobel_filtering|Gy3 [5] & 
// ((\u_sobel_top|u_sobel_filtering|Gy1 [5]) # (!\u_sobel_top|u_sobel_filtering|Gy[4]~19 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy3 [5]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy[4]~19 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy[5]~20_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy[5]~21 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[5]~20 .lut_mask = 16'h694D;
defparam \u_sobel_top|u_sobel_filtering|Gy[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy[6]~22 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy[6]~22_combout  = ((\u_sobel_top|u_sobel_filtering|Gy3 [6] $ (\u_sobel_top|u_sobel_filtering|Gy1 [6] $ (\u_sobel_top|u_sobel_filtering|Gy[5]~21 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gy[6]~23  = CARRY((\u_sobel_top|u_sobel_filtering|Gy3 [6] & ((!\u_sobel_top|u_sobel_filtering|Gy[5]~21 ) # (!\u_sobel_top|u_sobel_filtering|Gy1 [6]))) # (!\u_sobel_top|u_sobel_filtering|Gy3 [6] & 
// (!\u_sobel_top|u_sobel_filtering|Gy1 [6] & !\u_sobel_top|u_sobel_filtering|Gy[5]~21 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy3 [6]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy[5]~21 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy[6]~22_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy[6]~23 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[6]~22 .lut_mask = 16'h962B;
defparam \u_sobel_top|u_sobel_filtering|Gy[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy[7]~24 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy[7]~24_combout  = (\u_sobel_top|u_sobel_filtering|Gy3 [7] & ((\u_sobel_top|u_sobel_filtering|Gy1 [7] & (!\u_sobel_top|u_sobel_filtering|Gy[6]~23 )) # (!\u_sobel_top|u_sobel_filtering|Gy1 [7] & 
// (\u_sobel_top|u_sobel_filtering|Gy[6]~23  & VCC)))) # (!\u_sobel_top|u_sobel_filtering|Gy3 [7] & ((\u_sobel_top|u_sobel_filtering|Gy1 [7] & ((\u_sobel_top|u_sobel_filtering|Gy[6]~23 ) # (GND))) # (!\u_sobel_top|u_sobel_filtering|Gy1 [7] & 
// (!\u_sobel_top|u_sobel_filtering|Gy[6]~23 ))))
// \u_sobel_top|u_sobel_filtering|Gy[7]~25  = CARRY((\u_sobel_top|u_sobel_filtering|Gy3 [7] & (\u_sobel_top|u_sobel_filtering|Gy1 [7] & !\u_sobel_top|u_sobel_filtering|Gy[6]~23 )) # (!\u_sobel_top|u_sobel_filtering|Gy3 [7] & 
// ((\u_sobel_top|u_sobel_filtering|Gy1 [7]) # (!\u_sobel_top|u_sobel_filtering|Gy[6]~23 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy3 [7]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy[6]~23 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy[7]~24_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy[7]~25 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[7]~24 .lut_mask = 16'h694D;
defparam \u_sobel_top|u_sobel_filtering|Gy[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy[8]~26 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy[8]~26_combout  = ((\u_sobel_top|u_sobel_filtering|Gy1 [8] $ (\u_sobel_top|u_sobel_filtering|Gy3 [8] $ (\u_sobel_top|u_sobel_filtering|Gy[7]~25 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Gy[8]~27  = CARRY((\u_sobel_top|u_sobel_filtering|Gy1 [8] & (\u_sobel_top|u_sobel_filtering|Gy3 [8] & !\u_sobel_top|u_sobel_filtering|Gy[7]~25 )) # (!\u_sobel_top|u_sobel_filtering|Gy1 [8] & 
// ((\u_sobel_top|u_sobel_filtering|Gy3 [8]) # (!\u_sobel_top|u_sobel_filtering|Gy[7]~25 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy1 [8]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy3 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Gy[7]~25 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy[8]~26_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Gy[8]~27 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[8]~26 .lut_mask = 16'h964D;
defparam \u_sobel_top|u_sobel_filtering|Gy[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Gy[9]~28 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Gy[9]~28_combout  = \u_sobel_top|u_sobel_filtering|Gy1 [9] $ (\u_sobel_top|u_sobel_filtering|Gy[8]~27  $ (!\u_sobel_top|u_sobel_filtering|Gy3 [9]))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy1 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|Gy3 [9]),
	.cin(\u_sobel_top|u_sobel_filtering|Gy[8]~27 ),
	.combout(\u_sobel_top|u_sobel_filtering|Gy[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[9]~28 .lut_mask = 16'h5AA5;
defparam \u_sobel_top|u_sobel_filtering|Gy[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add10~0 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add10~0_combout  = (\u_sobel_top|u_sobel_filtering|Gy1 [0] & ((GND) # (!\u_sobel_top|u_sobel_filtering|Gy3 [0]))) # (!\u_sobel_top|u_sobel_filtering|Gy1 [0] & (\u_sobel_top|u_sobel_filtering|Gy3 [0] $ (GND)))
// \u_sobel_top|u_sobel_filtering|Add10~1  = CARRY((\u_sobel_top|u_sobel_filtering|Gy1 [0]) # (!\u_sobel_top|u_sobel_filtering|Gy3 [0]))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy1 [0]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|Add10~0_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add10~1 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add10~0 .lut_mask = 16'h66BB;
defparam \u_sobel_top|u_sobel_filtering|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add10~2 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add10~2_combout  = (\u_sobel_top|u_sobel_filtering|Gy1 [1] & ((\u_sobel_top|u_sobel_filtering|Gy3 [1] & (!\u_sobel_top|u_sobel_filtering|Add10~1 )) # (!\u_sobel_top|u_sobel_filtering|Gy3 [1] & 
// (\u_sobel_top|u_sobel_filtering|Add10~1  & VCC)))) # (!\u_sobel_top|u_sobel_filtering|Gy1 [1] & ((\u_sobel_top|u_sobel_filtering|Gy3 [1] & ((\u_sobel_top|u_sobel_filtering|Add10~1 ) # (GND))) # (!\u_sobel_top|u_sobel_filtering|Gy3 [1] & 
// (!\u_sobel_top|u_sobel_filtering|Add10~1 ))))
// \u_sobel_top|u_sobel_filtering|Add10~3  = CARRY((\u_sobel_top|u_sobel_filtering|Gy1 [1] & (\u_sobel_top|u_sobel_filtering|Gy3 [1] & !\u_sobel_top|u_sobel_filtering|Add10~1 )) # (!\u_sobel_top|u_sobel_filtering|Gy1 [1] & 
// ((\u_sobel_top|u_sobel_filtering|Gy3 [1]) # (!\u_sobel_top|u_sobel_filtering|Add10~1 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy1 [1]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add10~1 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add10~2_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add10~3 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add10~2 .lut_mask = 16'h694D;
defparam \u_sobel_top|u_sobel_filtering|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add10~4 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add10~4_combout  = ((\u_sobel_top|u_sobel_filtering|Gy3 [2] $ (\u_sobel_top|u_sobel_filtering|Gy1 [2] $ (\u_sobel_top|u_sobel_filtering|Add10~3 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add10~5  = CARRY((\u_sobel_top|u_sobel_filtering|Gy3 [2] & (\u_sobel_top|u_sobel_filtering|Gy1 [2] & !\u_sobel_top|u_sobel_filtering|Add10~3 )) # (!\u_sobel_top|u_sobel_filtering|Gy3 [2] & 
// ((\u_sobel_top|u_sobel_filtering|Gy1 [2]) # (!\u_sobel_top|u_sobel_filtering|Add10~3 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy3 [2]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add10~3 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add10~4_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add10~5 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add10~4 .lut_mask = 16'h964D;
defparam \u_sobel_top|u_sobel_filtering|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add10~6 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add10~6_combout  = (\u_sobel_top|u_sobel_filtering|Gy3 [3] & ((\u_sobel_top|u_sobel_filtering|Gy1 [3] & (!\u_sobel_top|u_sobel_filtering|Add10~5 )) # (!\u_sobel_top|u_sobel_filtering|Gy1 [3] & 
// ((\u_sobel_top|u_sobel_filtering|Add10~5 ) # (GND))))) # (!\u_sobel_top|u_sobel_filtering|Gy3 [3] & ((\u_sobel_top|u_sobel_filtering|Gy1 [3] & (\u_sobel_top|u_sobel_filtering|Add10~5  & VCC)) # (!\u_sobel_top|u_sobel_filtering|Gy1 [3] & 
// (!\u_sobel_top|u_sobel_filtering|Add10~5 ))))
// \u_sobel_top|u_sobel_filtering|Add10~7  = CARRY((\u_sobel_top|u_sobel_filtering|Gy3 [3] & ((!\u_sobel_top|u_sobel_filtering|Add10~5 ) # (!\u_sobel_top|u_sobel_filtering|Gy1 [3]))) # (!\u_sobel_top|u_sobel_filtering|Gy3 [3] & 
// (!\u_sobel_top|u_sobel_filtering|Gy1 [3] & !\u_sobel_top|u_sobel_filtering|Add10~5 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy3 [3]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add10~5 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add10~6_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add10~7 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add10~6 .lut_mask = 16'h692B;
defparam \u_sobel_top|u_sobel_filtering|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add10~8 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add10~8_combout  = ((\u_sobel_top|u_sobel_filtering|Gy3 [4] $ (\u_sobel_top|u_sobel_filtering|Gy1 [4] $ (\u_sobel_top|u_sobel_filtering|Add10~7 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add10~9  = CARRY((\u_sobel_top|u_sobel_filtering|Gy3 [4] & (\u_sobel_top|u_sobel_filtering|Gy1 [4] & !\u_sobel_top|u_sobel_filtering|Add10~7 )) # (!\u_sobel_top|u_sobel_filtering|Gy3 [4] & 
// ((\u_sobel_top|u_sobel_filtering|Gy1 [4]) # (!\u_sobel_top|u_sobel_filtering|Add10~7 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy3 [4]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add10~7 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add10~8_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add10~9 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add10~8 .lut_mask = 16'h964D;
defparam \u_sobel_top|u_sobel_filtering|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add10~10 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add10~10_combout  = (\u_sobel_top|u_sobel_filtering|Gy1 [5] & ((\u_sobel_top|u_sobel_filtering|Gy3 [5] & (!\u_sobel_top|u_sobel_filtering|Add10~9 )) # (!\u_sobel_top|u_sobel_filtering|Gy3 [5] & 
// (\u_sobel_top|u_sobel_filtering|Add10~9  & VCC)))) # (!\u_sobel_top|u_sobel_filtering|Gy1 [5] & ((\u_sobel_top|u_sobel_filtering|Gy3 [5] & ((\u_sobel_top|u_sobel_filtering|Add10~9 ) # (GND))) # (!\u_sobel_top|u_sobel_filtering|Gy3 [5] & 
// (!\u_sobel_top|u_sobel_filtering|Add10~9 ))))
// \u_sobel_top|u_sobel_filtering|Add10~11  = CARRY((\u_sobel_top|u_sobel_filtering|Gy1 [5] & (\u_sobel_top|u_sobel_filtering|Gy3 [5] & !\u_sobel_top|u_sobel_filtering|Add10~9 )) # (!\u_sobel_top|u_sobel_filtering|Gy1 [5] & 
// ((\u_sobel_top|u_sobel_filtering|Gy3 [5]) # (!\u_sobel_top|u_sobel_filtering|Add10~9 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy1 [5]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add10~9 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add10~10_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add10~11 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add10~10 .lut_mask = 16'h694D;
defparam \u_sobel_top|u_sobel_filtering|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add10~12 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add10~12_combout  = ((\u_sobel_top|u_sobel_filtering|Gy1 [6] $ (\u_sobel_top|u_sobel_filtering|Gy3 [6] $ (\u_sobel_top|u_sobel_filtering|Add10~11 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add10~13  = CARRY((\u_sobel_top|u_sobel_filtering|Gy1 [6] & ((!\u_sobel_top|u_sobel_filtering|Add10~11 ) # (!\u_sobel_top|u_sobel_filtering|Gy3 [6]))) # (!\u_sobel_top|u_sobel_filtering|Gy1 [6] & 
// (!\u_sobel_top|u_sobel_filtering|Gy3 [6] & !\u_sobel_top|u_sobel_filtering|Add10~11 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy1 [6]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy3 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add10~11 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add10~12_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add10~13 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add10~12 .lut_mask = 16'h962B;
defparam \u_sobel_top|u_sobel_filtering|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add10~14 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add10~14_combout  = (\u_sobel_top|u_sobel_filtering|Gy1 [7] & ((\u_sobel_top|u_sobel_filtering|Gy3 [7] & (!\u_sobel_top|u_sobel_filtering|Add10~13 )) # (!\u_sobel_top|u_sobel_filtering|Gy3 [7] & 
// (\u_sobel_top|u_sobel_filtering|Add10~13  & VCC)))) # (!\u_sobel_top|u_sobel_filtering|Gy1 [7] & ((\u_sobel_top|u_sobel_filtering|Gy3 [7] & ((\u_sobel_top|u_sobel_filtering|Add10~13 ) # (GND))) # (!\u_sobel_top|u_sobel_filtering|Gy3 [7] & 
// (!\u_sobel_top|u_sobel_filtering|Add10~13 ))))
// \u_sobel_top|u_sobel_filtering|Add10~15  = CARRY((\u_sobel_top|u_sobel_filtering|Gy1 [7] & (\u_sobel_top|u_sobel_filtering|Gy3 [7] & !\u_sobel_top|u_sobel_filtering|Add10~13 )) # (!\u_sobel_top|u_sobel_filtering|Gy1 [7] & 
// ((\u_sobel_top|u_sobel_filtering|Gy3 [7]) # (!\u_sobel_top|u_sobel_filtering|Add10~13 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy1 [7]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy3 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add10~13 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add10~14_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add10~15 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add10~14 .lut_mask = 16'h694D;
defparam \u_sobel_top|u_sobel_filtering|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add10~16 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add10~16_combout  = ((\u_sobel_top|u_sobel_filtering|Gy3 [8] $ (\u_sobel_top|u_sobel_filtering|Gy1 [8] $ (\u_sobel_top|u_sobel_filtering|Add10~15 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|Add10~17  = CARRY((\u_sobel_top|u_sobel_filtering|Gy3 [8] & (\u_sobel_top|u_sobel_filtering|Gy1 [8] & !\u_sobel_top|u_sobel_filtering|Add10~15 )) # (!\u_sobel_top|u_sobel_filtering|Gy3 [8] & 
// ((\u_sobel_top|u_sobel_filtering|Gy1 [8]) # (!\u_sobel_top|u_sobel_filtering|Add10~15 ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy3 [8]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|Add10~15 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add10~16_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|Add10~17 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add10~16 .lut_mask = 16'h964D;
defparam \u_sobel_top|u_sobel_filtering|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|Add10~18 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|Add10~18_combout  = \u_sobel_top|u_sobel_filtering|Gy1 [9] $ (\u_sobel_top|u_sobel_filtering|Add10~17  $ (!\u_sobel_top|u_sobel_filtering|Gy3 [9]))

	.dataa(gnd),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [9]),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|Gy3 [9]),
	.cin(\u_sobel_top|u_sobel_filtering|Add10~17 ),
	.combout(\u_sobel_top|u_sobel_filtering|Add10~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Add10~18 .lut_mask = 16'h3CC3;
defparam \u_sobel_top|u_sobel_filtering|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan1~1 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan1~1_cout  = CARRY((!\u_sobel_top|u_sobel_filtering|Gy3 [0] & \u_sobel_top|u_sobel_filtering|Gy1 [0]))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy3 [0]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan1~1_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan1~1 .lut_mask = 16'h0044;
defparam \u_sobel_top|u_sobel_filtering|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan1~3 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan1~3_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gy1 [1] & (\u_sobel_top|u_sobel_filtering|Gy3 [1] & !\u_sobel_top|u_sobel_filtering|LessThan1~1_cout )) # (!\u_sobel_top|u_sobel_filtering|Gy1 [1] & 
// ((\u_sobel_top|u_sobel_filtering|Gy3 [1]) # (!\u_sobel_top|u_sobel_filtering|LessThan1~1_cout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy1 [1]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan1~1_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan1~3_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan1~3 .lut_mask = 16'h004D;
defparam \u_sobel_top|u_sobel_filtering|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan1~5 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan1~5_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gy3 [2] & (\u_sobel_top|u_sobel_filtering|Gy1 [2] & !\u_sobel_top|u_sobel_filtering|LessThan1~3_cout )) # (!\u_sobel_top|u_sobel_filtering|Gy3 [2] & 
// ((\u_sobel_top|u_sobel_filtering|Gy1 [2]) # (!\u_sobel_top|u_sobel_filtering|LessThan1~3_cout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy3 [2]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan1~3_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan1~5_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan1~5 .lut_mask = 16'h004D;
defparam \u_sobel_top|u_sobel_filtering|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan1~7 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan1~7_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gy1 [3] & (\u_sobel_top|u_sobel_filtering|Gy3 [3] & !\u_sobel_top|u_sobel_filtering|LessThan1~5_cout )) # (!\u_sobel_top|u_sobel_filtering|Gy1 [3] & 
// ((\u_sobel_top|u_sobel_filtering|Gy3 [3]) # (!\u_sobel_top|u_sobel_filtering|LessThan1~5_cout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy1 [3]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan1~5_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan1~7_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan1~7 .lut_mask = 16'h004D;
defparam \u_sobel_top|u_sobel_filtering|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan1~9 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan1~9_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gy3 [4] & (\u_sobel_top|u_sobel_filtering|Gy1 [4] & !\u_sobel_top|u_sobel_filtering|LessThan1~7_cout )) # (!\u_sobel_top|u_sobel_filtering|Gy3 [4] & 
// ((\u_sobel_top|u_sobel_filtering|Gy1 [4]) # (!\u_sobel_top|u_sobel_filtering|LessThan1~7_cout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy3 [4]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan1~7_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan1~9_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan1~9 .lut_mask = 16'h004D;
defparam \u_sobel_top|u_sobel_filtering|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan1~11 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan1~11_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gy3 [5] & ((!\u_sobel_top|u_sobel_filtering|LessThan1~9_cout ) # (!\u_sobel_top|u_sobel_filtering|Gy1 [5]))) # (!\u_sobel_top|u_sobel_filtering|Gy3 [5] & 
// (!\u_sobel_top|u_sobel_filtering|Gy1 [5] & !\u_sobel_top|u_sobel_filtering|LessThan1~9_cout )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy3 [5]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan1~9_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan1~11_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan1~11 .lut_mask = 16'h002B;
defparam \u_sobel_top|u_sobel_filtering|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan1~13 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan1~13_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gy3 [6] & (\u_sobel_top|u_sobel_filtering|Gy1 [6] & !\u_sobel_top|u_sobel_filtering|LessThan1~11_cout )) # (!\u_sobel_top|u_sobel_filtering|Gy3 [6] & 
// ((\u_sobel_top|u_sobel_filtering|Gy1 [6]) # (!\u_sobel_top|u_sobel_filtering|LessThan1~11_cout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy3 [6]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan1~11_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan1~13_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan1~13 .lut_mask = 16'h004D;
defparam \u_sobel_top|u_sobel_filtering|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan1~15 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan1~15_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gy3 [7] & ((!\u_sobel_top|u_sobel_filtering|LessThan1~13_cout ) # (!\u_sobel_top|u_sobel_filtering|Gy1 [7]))) # (!\u_sobel_top|u_sobel_filtering|Gy3 [7] & 
// (!\u_sobel_top|u_sobel_filtering|Gy1 [7] & !\u_sobel_top|u_sobel_filtering|LessThan1~13_cout )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy3 [7]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan1~13_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan1~15_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan1~15 .lut_mask = 16'h002B;
defparam \u_sobel_top|u_sobel_filtering|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan1~17 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan1~17_cout  = CARRY((\u_sobel_top|u_sobel_filtering|Gy3 [8] & (\u_sobel_top|u_sobel_filtering|Gy1 [8] & !\u_sobel_top|u_sobel_filtering|LessThan1~15_cout )) # (!\u_sobel_top|u_sobel_filtering|Gy3 [8] & 
// ((\u_sobel_top|u_sobel_filtering|Gy1 [8]) # (!\u_sobel_top|u_sobel_filtering|LessThan1~15_cout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy3 [8]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan1~15_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan1~17_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan1~17 .lut_mask = 16'h004D;
defparam \u_sobel_top|u_sobel_filtering|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan1~18 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan1~18_combout  = (\u_sobel_top|u_sobel_filtering|Gy1 [9] & ((\u_sobel_top|u_sobel_filtering|LessThan1~17_cout ) # (!\u_sobel_top|u_sobel_filtering|Gy3 [9]))) # (!\u_sobel_top|u_sobel_filtering|Gy1 [9] & 
// (\u_sobel_top|u_sobel_filtering|LessThan1~17_cout  & !\u_sobel_top|u_sobel_filtering|Gy3 [9]))

	.dataa(gnd),
	.datab(\u_sobel_top|u_sobel_filtering|Gy1 [9]),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|Gy3 [9]),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan1~17_cout ),
	.combout(\u_sobel_top|u_sobel_filtering|LessThan1~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan1~18 .lut_mask = 16'hC0FC;
defparam \u_sobel_top|u_sobel_filtering|LessThan1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \u_sobel_top|u_sobel_filtering|Gy[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy[9]~28_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add10~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[9] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \u_sobel_top|u_sobel_filtering|Gy[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy[8]~26_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add10~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[8] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N17
dffeas \u_sobel_top|u_sobel_filtering|Gx[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx[8]~26_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add8~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[8] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N15
dffeas \u_sobel_top|u_sobel_filtering|Gx[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx[7]~24_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add8~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N15
dffeas \u_sobel_top|u_sobel_filtering|Gy[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy[7]~24_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add10~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N13
dffeas \u_sobel_top|u_sobel_filtering|Gy[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy[6]~22_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add10~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N13
dffeas \u_sobel_top|u_sobel_filtering|Gx[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx[6]~22_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add8~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N11
dffeas \u_sobel_top|u_sobel_filtering|Gy[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy[5]~20_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add10~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N11
dffeas \u_sobel_top|u_sobel_filtering|Gx[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx[5]~20_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add8~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N9
dffeas \u_sobel_top|u_sobel_filtering|Gy[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy[4]~18_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add10~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N9
dffeas \u_sobel_top|u_sobel_filtering|Gx[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx[4]~18_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add8~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \u_sobel_top|u_sobel_filtering|Gy[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy[3]~16_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N7
dffeas \u_sobel_top|u_sobel_filtering|Gx[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx[3]~16_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N5
dffeas \u_sobel_top|u_sobel_filtering|Gx[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx[2]~14_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \u_sobel_top|u_sobel_filtering|Gy[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy[2]~14_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N3
dffeas \u_sobel_top|u_sobel_filtering|Gy[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy[1]~12_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add10~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N3
dffeas \u_sobel_top|u_sobel_filtering|Gx[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx[1]~12_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add8~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N1
dffeas \u_sobel_top|u_sobel_filtering|Gx[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gx[0]~10_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan0~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gx[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gx[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N1
dffeas \u_sobel_top|u_sobel_filtering|Gy[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|Gy[0]~10_combout ),
	.asdata(\u_sobel_top|u_sobel_filtering|Add10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sobel_top|u_sobel_filtering|LessThan1~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|Gy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|Gy[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|Gy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|G[0]~11 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|G[0]~11_combout  = (\u_sobel_top|u_sobel_filtering|Gx [0] & (\u_sobel_top|u_sobel_filtering|Gy [0] $ (VCC))) # (!\u_sobel_top|u_sobel_filtering|Gx [0] & (\u_sobel_top|u_sobel_filtering|Gy [0] & VCC))
// \u_sobel_top|u_sobel_filtering|G[0]~12  = CARRY((\u_sobel_top|u_sobel_filtering|Gx [0] & \u_sobel_top|u_sobel_filtering|Gy [0]))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx [0]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|G[0]~11_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|G[0]~12 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[0]~11 .lut_mask = 16'h6688;
defparam \u_sobel_top|u_sobel_filtering|G[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|G[1]~13 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|G[1]~13_combout  = (\u_sobel_top|u_sobel_filtering|Gy [1] & ((\u_sobel_top|u_sobel_filtering|Gx [1] & (\u_sobel_top|u_sobel_filtering|G[0]~12  & VCC)) # (!\u_sobel_top|u_sobel_filtering|Gx [1] & 
// (!\u_sobel_top|u_sobel_filtering|G[0]~12 )))) # (!\u_sobel_top|u_sobel_filtering|Gy [1] & ((\u_sobel_top|u_sobel_filtering|Gx [1] & (!\u_sobel_top|u_sobel_filtering|G[0]~12 )) # (!\u_sobel_top|u_sobel_filtering|Gx [1] & 
// ((\u_sobel_top|u_sobel_filtering|G[0]~12 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|G[1]~14  = CARRY((\u_sobel_top|u_sobel_filtering|Gy [1] & (!\u_sobel_top|u_sobel_filtering|Gx [1] & !\u_sobel_top|u_sobel_filtering|G[0]~12 )) # (!\u_sobel_top|u_sobel_filtering|Gy [1] & 
// ((!\u_sobel_top|u_sobel_filtering|G[0]~12 ) # (!\u_sobel_top|u_sobel_filtering|Gx [1]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy [1]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|G[0]~12 ),
	.combout(\u_sobel_top|u_sobel_filtering|G[1]~13_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|G[1]~14 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[1]~13 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|G[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|G[2]~15 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|G[2]~15_combout  = ((\u_sobel_top|u_sobel_filtering|Gx [2] $ (\u_sobel_top|u_sobel_filtering|Gy [2] $ (!\u_sobel_top|u_sobel_filtering|G[1]~14 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|G[2]~16  = CARRY((\u_sobel_top|u_sobel_filtering|Gx [2] & ((\u_sobel_top|u_sobel_filtering|Gy [2]) # (!\u_sobel_top|u_sobel_filtering|G[1]~14 ))) # (!\u_sobel_top|u_sobel_filtering|Gx [2] & (\u_sobel_top|u_sobel_filtering|Gy 
// [2] & !\u_sobel_top|u_sobel_filtering|G[1]~14 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx [2]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|G[1]~14 ),
	.combout(\u_sobel_top|u_sobel_filtering|G[2]~15_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|G[2]~16 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[2]~15 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|G[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|G[3]~17 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|G[3]~17_combout  = (\u_sobel_top|u_sobel_filtering|Gy [3] & ((\u_sobel_top|u_sobel_filtering|Gx [3] & (\u_sobel_top|u_sobel_filtering|G[2]~16  & VCC)) # (!\u_sobel_top|u_sobel_filtering|Gx [3] & 
// (!\u_sobel_top|u_sobel_filtering|G[2]~16 )))) # (!\u_sobel_top|u_sobel_filtering|Gy [3] & ((\u_sobel_top|u_sobel_filtering|Gx [3] & (!\u_sobel_top|u_sobel_filtering|G[2]~16 )) # (!\u_sobel_top|u_sobel_filtering|Gx [3] & 
// ((\u_sobel_top|u_sobel_filtering|G[2]~16 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|G[3]~18  = CARRY((\u_sobel_top|u_sobel_filtering|Gy [3] & (!\u_sobel_top|u_sobel_filtering|Gx [3] & !\u_sobel_top|u_sobel_filtering|G[2]~16 )) # (!\u_sobel_top|u_sobel_filtering|Gy [3] & 
// ((!\u_sobel_top|u_sobel_filtering|G[2]~16 ) # (!\u_sobel_top|u_sobel_filtering|Gx [3]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy [3]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|G[2]~16 ),
	.combout(\u_sobel_top|u_sobel_filtering|G[3]~17_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|G[3]~18 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[3]~17 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|G[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|G[4]~19 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|G[4]~19_combout  = ((\u_sobel_top|u_sobel_filtering|Gy [4] $ (\u_sobel_top|u_sobel_filtering|Gx [4] $ (!\u_sobel_top|u_sobel_filtering|G[3]~18 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|G[4]~20  = CARRY((\u_sobel_top|u_sobel_filtering|Gy [4] & ((\u_sobel_top|u_sobel_filtering|Gx [4]) # (!\u_sobel_top|u_sobel_filtering|G[3]~18 ))) # (!\u_sobel_top|u_sobel_filtering|Gy [4] & (\u_sobel_top|u_sobel_filtering|Gx 
// [4] & !\u_sobel_top|u_sobel_filtering|G[3]~18 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy [4]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|G[3]~18 ),
	.combout(\u_sobel_top|u_sobel_filtering|G[4]~19_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|G[4]~20 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[4]~19 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|G[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|G[5]~21 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|G[5]~21_combout  = (\u_sobel_top|u_sobel_filtering|Gy [5] & ((\u_sobel_top|u_sobel_filtering|Gx [5] & (\u_sobel_top|u_sobel_filtering|G[4]~20  & VCC)) # (!\u_sobel_top|u_sobel_filtering|Gx [5] & 
// (!\u_sobel_top|u_sobel_filtering|G[4]~20 )))) # (!\u_sobel_top|u_sobel_filtering|Gy [5] & ((\u_sobel_top|u_sobel_filtering|Gx [5] & (!\u_sobel_top|u_sobel_filtering|G[4]~20 )) # (!\u_sobel_top|u_sobel_filtering|Gx [5] & 
// ((\u_sobel_top|u_sobel_filtering|G[4]~20 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|G[5]~22  = CARRY((\u_sobel_top|u_sobel_filtering|Gy [5] & (!\u_sobel_top|u_sobel_filtering|Gx [5] & !\u_sobel_top|u_sobel_filtering|G[4]~20 )) # (!\u_sobel_top|u_sobel_filtering|Gy [5] & 
// ((!\u_sobel_top|u_sobel_filtering|G[4]~20 ) # (!\u_sobel_top|u_sobel_filtering|Gx [5]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy [5]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|G[4]~20 ),
	.combout(\u_sobel_top|u_sobel_filtering|G[5]~21_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|G[5]~22 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[5]~21 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|G[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|G[6]~23 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|G[6]~23_combout  = ((\u_sobel_top|u_sobel_filtering|Gy [6] $ (\u_sobel_top|u_sobel_filtering|Gx [6] $ (!\u_sobel_top|u_sobel_filtering|G[5]~22 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|G[6]~24  = CARRY((\u_sobel_top|u_sobel_filtering|Gy [6] & ((\u_sobel_top|u_sobel_filtering|Gx [6]) # (!\u_sobel_top|u_sobel_filtering|G[5]~22 ))) # (!\u_sobel_top|u_sobel_filtering|Gy [6] & (\u_sobel_top|u_sobel_filtering|Gx 
// [6] & !\u_sobel_top|u_sobel_filtering|G[5]~22 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy [6]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|G[5]~22 ),
	.combout(\u_sobel_top|u_sobel_filtering|G[6]~23_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|G[6]~24 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[6]~23 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|G[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|G[7]~25 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|G[7]~25_combout  = (\u_sobel_top|u_sobel_filtering|Gx [7] & ((\u_sobel_top|u_sobel_filtering|Gy [7] & (\u_sobel_top|u_sobel_filtering|G[6]~24  & VCC)) # (!\u_sobel_top|u_sobel_filtering|Gy [7] & 
// (!\u_sobel_top|u_sobel_filtering|G[6]~24 )))) # (!\u_sobel_top|u_sobel_filtering|Gx [7] & ((\u_sobel_top|u_sobel_filtering|Gy [7] & (!\u_sobel_top|u_sobel_filtering|G[6]~24 )) # (!\u_sobel_top|u_sobel_filtering|Gy [7] & 
// ((\u_sobel_top|u_sobel_filtering|G[6]~24 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|G[7]~26  = CARRY((\u_sobel_top|u_sobel_filtering|Gx [7] & (!\u_sobel_top|u_sobel_filtering|Gy [7] & !\u_sobel_top|u_sobel_filtering|G[6]~24 )) # (!\u_sobel_top|u_sobel_filtering|Gx [7] & 
// ((!\u_sobel_top|u_sobel_filtering|G[6]~24 ) # (!\u_sobel_top|u_sobel_filtering|Gy [7]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx [7]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|G[6]~24 ),
	.combout(\u_sobel_top|u_sobel_filtering|G[7]~25_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|G[7]~26 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[7]~25 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|G[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|G[8]~27 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|G[8]~27_combout  = ((\u_sobel_top|u_sobel_filtering|Gy [8] $ (\u_sobel_top|u_sobel_filtering|Gx [8] $ (!\u_sobel_top|u_sobel_filtering|G[7]~26 )))) # (GND)
// \u_sobel_top|u_sobel_filtering|G[8]~28  = CARRY((\u_sobel_top|u_sobel_filtering|Gy [8] & ((\u_sobel_top|u_sobel_filtering|Gx [8]) # (!\u_sobel_top|u_sobel_filtering|G[7]~26 ))) # (!\u_sobel_top|u_sobel_filtering|Gy [8] & (\u_sobel_top|u_sobel_filtering|Gx 
// [8] & !\u_sobel_top|u_sobel_filtering|G[7]~26 )))

	.dataa(\u_sobel_top|u_sobel_filtering|Gy [8]),
	.datab(\u_sobel_top|u_sobel_filtering|Gx [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|G[7]~26 ),
	.combout(\u_sobel_top|u_sobel_filtering|G[8]~27_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|G[8]~28 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[8]~27 .lut_mask = 16'h698E;
defparam \u_sobel_top|u_sobel_filtering|G[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|G[9]~29 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|G[9]~29_combout  = (\u_sobel_top|u_sobel_filtering|Gx [9] & ((\u_sobel_top|u_sobel_filtering|Gy [9] & (\u_sobel_top|u_sobel_filtering|G[8]~28  & VCC)) # (!\u_sobel_top|u_sobel_filtering|Gy [9] & 
// (!\u_sobel_top|u_sobel_filtering|G[8]~28 )))) # (!\u_sobel_top|u_sobel_filtering|Gx [9] & ((\u_sobel_top|u_sobel_filtering|Gy [9] & (!\u_sobel_top|u_sobel_filtering|G[8]~28 )) # (!\u_sobel_top|u_sobel_filtering|Gy [9] & 
// ((\u_sobel_top|u_sobel_filtering|G[8]~28 ) # (GND)))))
// \u_sobel_top|u_sobel_filtering|G[9]~30  = CARRY((\u_sobel_top|u_sobel_filtering|Gx [9] & (!\u_sobel_top|u_sobel_filtering|Gy [9] & !\u_sobel_top|u_sobel_filtering|G[8]~28 )) # (!\u_sobel_top|u_sobel_filtering|Gx [9] & 
// ((!\u_sobel_top|u_sobel_filtering|G[8]~28 ) # (!\u_sobel_top|u_sobel_filtering|Gy [9]))))

	.dataa(\u_sobel_top|u_sobel_filtering|Gx [9]),
	.datab(\u_sobel_top|u_sobel_filtering|Gy [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|G[8]~28 ),
	.combout(\u_sobel_top|u_sobel_filtering|G[9]~29_combout ),
	.cout(\u_sobel_top|u_sobel_filtering|G[9]~30 ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[9]~29 .lut_mask = 16'h9617;
defparam \u_sobel_top|u_sobel_filtering|G[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|G[10]~31 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|G[10]~31_combout  = !\u_sobel_top|u_sobel_filtering|G[9]~30 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_sobel_top|u_sobel_filtering|G[9]~30 ),
	.combout(\u_sobel_top|u_sobel_filtering|G[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[10]~31 .lut_mask = 16'h0F0F;
defparam \u_sobel_top|u_sobel_filtering|G[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y6_N21
dffeas \u_sobel_top|u_sobel_filtering|G[10] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|G[10]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|G [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[10] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|G[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \u_key|key_value[1]~10 (
// Equation(s):
// \u_key|key_value[1]~10_combout  = \u_key|key_value [1] $ (VCC)
// \u_key|key_value[1]~11  = CARRY(\u_key|key_value [1])

	.dataa(gnd),
	.datab(\u_key|key_value [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_key|key_value[1]~10_combout ),
	.cout(\u_key|key_value[1]~11 ));
// synopsys translate_off
defparam \u_key|key_value[1]~10 .lut_mask = 16'h33CC;
defparam \u_key|key_value[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \u_key|always1~0 (
// Equation(s):
// \u_key|always1~0_combout  = (\u_key|key_value [4]) # ((\u_key|key_value [3] & (!\u_key|key_value [6] & \u_key|key_value [2])))

	.dataa(\u_key|key_value [4]),
	.datab(\u_key|key_value [3]),
	.datac(\u_key|key_value [6]),
	.datad(\u_key|key_value [2]),
	.cin(gnd),
	.combout(\u_key|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_key|always1~0 .lut_mask = 16'hAEAA;
defparam \u_key|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \u_key|always1~1 (
// Equation(s):
// \u_key|always1~1_combout  = (\u_key|key_value [7] & (!\u_key|key_value [6] & ((!\u_key|key_value [5]) # (!\u_key|always1~0_combout )))) # (!\u_key|key_value [7] & (\u_key|key_value [6] & ((\u_key|always1~0_combout ) # (\u_key|key_value [5]))))

	.dataa(\u_key|key_value [7]),
	.datab(\u_key|always1~0_combout ),
	.datac(\u_key|key_value [6]),
	.datad(\u_key|key_value [5]),
	.cin(gnd),
	.combout(\u_key|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_key|always1~1 .lut_mask = 16'h524A;
defparam \u_key|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \u_key|always1~2 (
// Equation(s):
// \u_key|always1~2_combout  = ((\u_key|key_value [9]) # ((\u_key|key_value [10]) # (\u_key|key_value [8]))) # (!\u_key|always1~1_combout )

	.dataa(\u_key|always1~1_combout ),
	.datab(\u_key|key_value [9]),
	.datac(\u_key|key_value [10]),
	.datad(\u_key|key_value [8]),
	.cin(gnd),
	.combout(\u_key|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_key|always1~2 .lut_mask = 16'hFFFD;
defparam \u_key|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \u_key|timer[0]~20 (
// Equation(s):
// \u_key|timer[0]~20_combout  = \u_key|timer [0] $ (VCC)
// \u_key|timer[0]~21  = CARRY(\u_key|timer [0])

	.dataa(\u_key|timer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_key|timer[0]~20_combout ),
	.cout(\u_key|timer[0]~21 ));
// synopsys translate_off
defparam \u_key|timer[0]~20 .lut_mask = 16'h55AA;
defparam \u_key|timer[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \iKEY~input (
	.i(iKEY),
	.ibar(gnd),
	.o(\iKEY~input_o ));
// synopsys translate_off
defparam \iKEY~input .bus_hold = "false";
defparam \iKEY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \u_key|key_reg~feeder (
// Equation(s):
// \u_key|key_reg~feeder_combout  = \iKEY~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iKEY~input_o ),
	.cin(gnd),
	.combout(\u_key|key_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_key|key_reg~feeder .lut_mask = 16'hFF00;
defparam \u_key|key_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \u_key|key_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|key_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|key_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|key_reg .is_wysiwyg = "true";
defparam \u_key|key_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \u_key|timer[1]~22 (
// Equation(s):
// \u_key|timer[1]~22_combout  = (\u_key|timer [1] & (\u_key|timer[0]~21  & VCC)) # (!\u_key|timer [1] & (!\u_key|timer[0]~21 ))
// \u_key|timer[1]~23  = CARRY((!\u_key|timer [1] & !\u_key|timer[0]~21 ))

	.dataa(gnd),
	.datab(\u_key|timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[0]~21 ),
	.combout(\u_key|timer[1]~22_combout ),
	.cout(\u_key|timer[1]~23 ));
// synopsys translate_off
defparam \u_key|timer[1]~22 .lut_mask = 16'hC303;
defparam \u_key|timer[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N15
dffeas \u_key|timer[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[1]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[1] .is_wysiwyg = "true";
defparam \u_key|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \u_key|timer[2]~25 (
// Equation(s):
// \u_key|timer[2]~25_combout  = (\u_key|timer [2] & ((GND) # (!\u_key|timer[1]~23 ))) # (!\u_key|timer [2] & (\u_key|timer[1]~23  $ (GND)))
// \u_key|timer[2]~26  = CARRY((\u_key|timer [2]) # (!\u_key|timer[1]~23 ))

	.dataa(gnd),
	.datab(\u_key|timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[1]~23 ),
	.combout(\u_key|timer[2]~25_combout ),
	.cout(\u_key|timer[2]~26 ));
// synopsys translate_off
defparam \u_key|timer[2]~25 .lut_mask = 16'h3CCF;
defparam \u_key|timer[2]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \u_key|timer[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[2]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[2] .is_wysiwyg = "true";
defparam \u_key|timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \u_key|timer[3]~27 (
// Equation(s):
// \u_key|timer[3]~27_combout  = (\u_key|timer [3] & (\u_key|timer[2]~26  & VCC)) # (!\u_key|timer [3] & (!\u_key|timer[2]~26 ))
// \u_key|timer[3]~28  = CARRY((!\u_key|timer [3] & !\u_key|timer[2]~26 ))

	.dataa(gnd),
	.datab(\u_key|timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[2]~26 ),
	.combout(\u_key|timer[3]~27_combout ),
	.cout(\u_key|timer[3]~28 ));
// synopsys translate_off
defparam \u_key|timer[3]~27 .lut_mask = 16'hC303;
defparam \u_key|timer[3]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \u_key|timer[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[3]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[3] .is_wysiwyg = "true";
defparam \u_key|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \u_key|timer[4]~29 (
// Equation(s):
// \u_key|timer[4]~29_combout  = (\u_key|timer [4] & ((GND) # (!\u_key|timer[3]~28 ))) # (!\u_key|timer [4] & (\u_key|timer[3]~28  $ (GND)))
// \u_key|timer[4]~30  = CARRY((\u_key|timer [4]) # (!\u_key|timer[3]~28 ))

	.dataa(gnd),
	.datab(\u_key|timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[3]~28 ),
	.combout(\u_key|timer[4]~29_combout ),
	.cout(\u_key|timer[4]~30 ));
// synopsys translate_off
defparam \u_key|timer[4]~29 .lut_mask = 16'h3CCF;
defparam \u_key|timer[4]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \u_key|timer[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[4]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[4] .is_wysiwyg = "true";
defparam \u_key|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \u_key|timer[5]~31 (
// Equation(s):
// \u_key|timer[5]~31_combout  = (\u_key|timer [5] & (\u_key|timer[4]~30  & VCC)) # (!\u_key|timer [5] & (!\u_key|timer[4]~30 ))
// \u_key|timer[5]~32  = CARRY((!\u_key|timer [5] & !\u_key|timer[4]~30 ))

	.dataa(\u_key|timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[4]~30 ),
	.combout(\u_key|timer[5]~31_combout ),
	.cout(\u_key|timer[5]~32 ));
// synopsys translate_off
defparam \u_key|timer[5]~31 .lut_mask = 16'hA505;
defparam \u_key|timer[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \u_key|timer[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[5]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[5] .is_wysiwyg = "true";
defparam \u_key|timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \u_key|timer[6]~33 (
// Equation(s):
// \u_key|timer[6]~33_combout  = (\u_key|timer [6] & ((GND) # (!\u_key|timer[5]~32 ))) # (!\u_key|timer [6] & (\u_key|timer[5]~32  $ (GND)))
// \u_key|timer[6]~34  = CARRY((\u_key|timer [6]) # (!\u_key|timer[5]~32 ))

	.dataa(gnd),
	.datab(\u_key|timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[5]~32 ),
	.combout(\u_key|timer[6]~33_combout ),
	.cout(\u_key|timer[6]~34 ));
// synopsys translate_off
defparam \u_key|timer[6]~33 .lut_mask = 16'h3CCF;
defparam \u_key|timer[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \u_key|always0~0 (
// Equation(s):
// \u_key|always0~0_combout  = \iKEY~input_o  $ (\u_key|key_reg~q )

	.dataa(gnd),
	.datab(\iKEY~input_o ),
	.datac(gnd),
	.datad(\u_key|key_reg~q ),
	.cin(gnd),
	.combout(\u_key|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_key|always0~0 .lut_mask = 16'h33CC;
defparam \u_key|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \u_key|timer[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[6]~33_combout ),
	.asdata(\u_key|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[6] .is_wysiwyg = "true";
defparam \u_key|timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \u_key|timer[7]~35 (
// Equation(s):
// \u_key|timer[7]~35_combout  = (\u_key|timer [7] & (\u_key|timer[6]~34  & VCC)) # (!\u_key|timer [7] & (!\u_key|timer[6]~34 ))
// \u_key|timer[7]~36  = CARRY((!\u_key|timer [7] & !\u_key|timer[6]~34 ))

	.dataa(\u_key|timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[6]~34 ),
	.combout(\u_key|timer[7]~35_combout ),
	.cout(\u_key|timer[7]~36 ));
// synopsys translate_off
defparam \u_key|timer[7]~35 .lut_mask = 16'hA505;
defparam \u_key|timer[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \u_key|timer[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[7]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[7] .is_wysiwyg = "true";
defparam \u_key|timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \u_key|timer[8]~37 (
// Equation(s):
// \u_key|timer[8]~37_combout  = (\u_key|timer [8] & ((GND) # (!\u_key|timer[7]~36 ))) # (!\u_key|timer [8] & (\u_key|timer[7]~36  $ (GND)))
// \u_key|timer[8]~38  = CARRY((\u_key|timer [8]) # (!\u_key|timer[7]~36 ))

	.dataa(gnd),
	.datab(\u_key|timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[7]~36 ),
	.combout(\u_key|timer[8]~37_combout ),
	.cout(\u_key|timer[8]~38 ));
// synopsys translate_off
defparam \u_key|timer[8]~37 .lut_mask = 16'h3CCF;
defparam \u_key|timer[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \u_key|timer[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[8]~37_combout ),
	.asdata(\u_key|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[8] .is_wysiwyg = "true";
defparam \u_key|timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \u_key|timer[9]~39 (
// Equation(s):
// \u_key|timer[9]~39_combout  = (\u_key|timer [9] & (\u_key|timer[8]~38  & VCC)) # (!\u_key|timer [9] & (!\u_key|timer[8]~38 ))
// \u_key|timer[9]~40  = CARRY((!\u_key|timer [9] & !\u_key|timer[8]~38 ))

	.dataa(\u_key|timer [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[8]~38 ),
	.combout(\u_key|timer[9]~39_combout ),
	.cout(\u_key|timer[9]~40 ));
// synopsys translate_off
defparam \u_key|timer[9]~39 .lut_mask = 16'hA505;
defparam \u_key|timer[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \u_key|timer[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[9]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[9] .is_wysiwyg = "true";
defparam \u_key|timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb \u_key|timer[10]~41 (
// Equation(s):
// \u_key|timer[10]~41_combout  = (\u_key|timer [10] & ((GND) # (!\u_key|timer[9]~40 ))) # (!\u_key|timer [10] & (\u_key|timer[9]~40  $ (GND)))
// \u_key|timer[10]~42  = CARRY((\u_key|timer [10]) # (!\u_key|timer[9]~40 ))

	.dataa(gnd),
	.datab(\u_key|timer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[9]~40 ),
	.combout(\u_key|timer[10]~41_combout ),
	.cout(\u_key|timer[10]~42 ));
// synopsys translate_off
defparam \u_key|timer[10]~41 .lut_mask = 16'h3CCF;
defparam \u_key|timer[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \u_key|timer[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[10]~41_combout ),
	.asdata(\u_key|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[10] .is_wysiwyg = "true";
defparam \u_key|timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneive_lcell_comb \u_key|timer[11]~43 (
// Equation(s):
// \u_key|timer[11]~43_combout  = (\u_key|timer [11] & (\u_key|timer[10]~42  & VCC)) # (!\u_key|timer [11] & (!\u_key|timer[10]~42 ))
// \u_key|timer[11]~44  = CARRY((!\u_key|timer [11] & !\u_key|timer[10]~42 ))

	.dataa(gnd),
	.datab(\u_key|timer [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[10]~42 ),
	.combout(\u_key|timer[11]~43_combout ),
	.cout(\u_key|timer[11]~44 ));
// synopsys translate_off
defparam \u_key|timer[11]~43 .lut_mask = 16'hC303;
defparam \u_key|timer[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N3
dffeas \u_key|timer[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[11]~43_combout ),
	.asdata(\u_key|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[11] .is_wysiwyg = "true";
defparam \u_key|timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneive_lcell_comb \u_key|timer[12]~45 (
// Equation(s):
// \u_key|timer[12]~45_combout  = (\u_key|timer [12] & ((GND) # (!\u_key|timer[11]~44 ))) # (!\u_key|timer [12] & (\u_key|timer[11]~44  $ (GND)))
// \u_key|timer[12]~46  = CARRY((\u_key|timer [12]) # (!\u_key|timer[11]~44 ))

	.dataa(gnd),
	.datab(\u_key|timer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[11]~44 ),
	.combout(\u_key|timer[12]~45_combout ),
	.cout(\u_key|timer[12]~46 ));
// synopsys translate_off
defparam \u_key|timer[12]~45 .lut_mask = 16'h3CCF;
defparam \u_key|timer[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N5
dffeas \u_key|timer[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[12]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[12] .is_wysiwyg = "true";
defparam \u_key|timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneive_lcell_comb \u_key|timer[13]~47 (
// Equation(s):
// \u_key|timer[13]~47_combout  = (\u_key|timer [13] & (\u_key|timer[12]~46  & VCC)) # (!\u_key|timer [13] & (!\u_key|timer[12]~46 ))
// \u_key|timer[13]~48  = CARRY((!\u_key|timer [13] & !\u_key|timer[12]~46 ))

	.dataa(\u_key|timer [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[12]~46 ),
	.combout(\u_key|timer[13]~47_combout ),
	.cout(\u_key|timer[13]~48 ));
// synopsys translate_off
defparam \u_key|timer[13]~47 .lut_mask = 16'hA505;
defparam \u_key|timer[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N7
dffeas \u_key|timer[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[13]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[13] .is_wysiwyg = "true";
defparam \u_key|timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneive_lcell_comb \u_key|timer[14]~49 (
// Equation(s):
// \u_key|timer[14]~49_combout  = (\u_key|timer [14] & ((GND) # (!\u_key|timer[13]~48 ))) # (!\u_key|timer [14] & (\u_key|timer[13]~48  $ (GND)))
// \u_key|timer[14]~50  = CARRY((\u_key|timer [14]) # (!\u_key|timer[13]~48 ))

	.dataa(gnd),
	.datab(\u_key|timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[13]~48 ),
	.combout(\u_key|timer[14]~49_combout ),
	.cout(\u_key|timer[14]~50 ));
// synopsys translate_off
defparam \u_key|timer[14]~49 .lut_mask = 16'h3CCF;
defparam \u_key|timer[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N9
dffeas \u_key|timer[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[14]~49_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[14] .is_wysiwyg = "true";
defparam \u_key|timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneive_lcell_comb \u_key|timer[15]~51 (
// Equation(s):
// \u_key|timer[15]~51_combout  = (\u_key|timer [15] & (\u_key|timer[14]~50  & VCC)) # (!\u_key|timer [15] & (!\u_key|timer[14]~50 ))
// \u_key|timer[15]~52  = CARRY((!\u_key|timer [15] & !\u_key|timer[14]~50 ))

	.dataa(\u_key|timer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[14]~50 ),
	.combout(\u_key|timer[15]~51_combout ),
	.cout(\u_key|timer[15]~52 ));
// synopsys translate_off
defparam \u_key|timer[15]~51 .lut_mask = 16'hA505;
defparam \u_key|timer[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N11
dffeas \u_key|timer[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[15]~51_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[15] .is_wysiwyg = "true";
defparam \u_key|timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneive_lcell_comb \u_key|timer[16]~53 (
// Equation(s):
// \u_key|timer[16]~53_combout  = (\u_key|timer [16] & ((GND) # (!\u_key|timer[15]~52 ))) # (!\u_key|timer [16] & (\u_key|timer[15]~52  $ (GND)))
// \u_key|timer[16]~54  = CARRY((\u_key|timer [16]) # (!\u_key|timer[15]~52 ))

	.dataa(\u_key|timer [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[15]~52 ),
	.combout(\u_key|timer[16]~53_combout ),
	.cout(\u_key|timer[16]~54 ));
// synopsys translate_off
defparam \u_key|timer[16]~53 .lut_mask = 16'h5AAF;
defparam \u_key|timer[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N13
dffeas \u_key|timer[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[16]~53_combout ),
	.asdata(\u_key|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[16] .is_wysiwyg = "true";
defparam \u_key|timer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb \u_key|always1~6 (
// Equation(s):
// \u_key|always1~6_combout  = (!\u_key|timer [15] & (!\u_key|timer [16] & (!\u_key|timer [14] & !\u_key|timer [13])))

	.dataa(\u_key|timer [15]),
	.datab(\u_key|timer [16]),
	.datac(\u_key|timer [14]),
	.datad(\u_key|timer [13]),
	.cin(gnd),
	.combout(\u_key|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_key|always1~6 .lut_mask = 16'h0001;
defparam \u_key|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneive_lcell_comb \u_key|always1~5 (
// Equation(s):
// \u_key|always1~5_combout  = (!\u_key|timer [9] & (!\u_key|timer [11] & (!\u_key|timer [12] & !\u_key|timer [10])))

	.dataa(\u_key|timer [9]),
	.datab(\u_key|timer [11]),
	.datac(\u_key|timer [12]),
	.datad(\u_key|timer [10]),
	.cin(gnd),
	.combout(\u_key|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_key|always1~5 .lut_mask = 16'h0001;
defparam \u_key|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \u_key|always1~4 (
// Equation(s):
// \u_key|always1~4_combout  = (!\u_key|timer [7] & (!\u_key|timer [8] & (!\u_key|timer [5] & !\u_key|timer [6])))

	.dataa(\u_key|timer [7]),
	.datab(\u_key|timer [8]),
	.datac(\u_key|timer [5]),
	.datad(\u_key|timer [6]),
	.cin(gnd),
	.combout(\u_key|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_key|always1~4 .lut_mask = 16'h0001;
defparam \u_key|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \u_key|always1~3 (
// Equation(s):
// \u_key|always1~3_combout  = (!\u_key|timer [3] & (!\u_key|timer [4] & (!\u_key|timer [1] & !\u_key|timer [2])))

	.dataa(\u_key|timer [3]),
	.datab(\u_key|timer [4]),
	.datac(\u_key|timer [1]),
	.datad(\u_key|timer [2]),
	.cin(gnd),
	.combout(\u_key|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_key|always1~3 .lut_mask = 16'h0001;
defparam \u_key|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \u_key|always1~7 (
// Equation(s):
// \u_key|always1~7_combout  = (\u_key|always1~6_combout  & (\u_key|always1~5_combout  & (\u_key|always1~4_combout  & \u_key|always1~3_combout )))

	.dataa(\u_key|always1~6_combout ),
	.datab(\u_key|always1~5_combout ),
	.datac(\u_key|always1~4_combout ),
	.datad(\u_key|always1~3_combout ),
	.cin(gnd),
	.combout(\u_key|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_key|always1~7 .lut_mask = 16'h8000;
defparam \u_key|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneive_lcell_comb \u_key|timer[17]~55 (
// Equation(s):
// \u_key|timer[17]~55_combout  = (\u_key|timer [17] & (\u_key|timer[16]~54  & VCC)) # (!\u_key|timer [17] & (!\u_key|timer[16]~54 ))
// \u_key|timer[17]~56  = CARRY((!\u_key|timer [17] & !\u_key|timer[16]~54 ))

	.dataa(gnd),
	.datab(\u_key|timer [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[16]~54 ),
	.combout(\u_key|timer[17]~55_combout ),
	.cout(\u_key|timer[17]~56 ));
// synopsys translate_off
defparam \u_key|timer[17]~55 .lut_mask = 16'hC303;
defparam \u_key|timer[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N15
dffeas \u_key|timer[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[17]~55_combout ),
	.asdata(\u_key|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[17] .is_wysiwyg = "true";
defparam \u_key|timer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneive_lcell_comb \u_key|timer[18]~57 (
// Equation(s):
// \u_key|timer[18]~57_combout  = (\u_key|timer [18] & ((GND) # (!\u_key|timer[17]~56 ))) # (!\u_key|timer [18] & (\u_key|timer[17]~56  $ (GND)))
// \u_key|timer[18]~58  = CARRY((\u_key|timer [18]) # (!\u_key|timer[17]~56 ))

	.dataa(gnd),
	.datab(\u_key|timer [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|timer[17]~56 ),
	.combout(\u_key|timer[18]~57_combout ),
	.cout(\u_key|timer[18]~58 ));
// synopsys translate_off
defparam \u_key|timer[18]~57 .lut_mask = 16'h3CCF;
defparam \u_key|timer[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N17
dffeas \u_key|timer[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[18]~57_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[18] .is_wysiwyg = "true";
defparam \u_key|timer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneive_lcell_comb \u_key|timer[19]~59 (
// Equation(s):
// \u_key|timer[19]~59_combout  = \u_key|timer[18]~58  $ (!\u_key|timer [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_key|timer [19]),
	.cin(\u_key|timer[18]~58 ),
	.combout(\u_key|timer[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u_key|timer[19]~59 .lut_mask = 16'hF00F;
defparam \u_key|timer[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N19
dffeas \u_key|timer[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[19]~59_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[19] .is_wysiwyg = "true";
defparam \u_key|timer[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneive_lcell_comb \u_key|always1~8 (
// Equation(s):
// \u_key|always1~8_combout  = (\u_key|always1~7_combout  & (!\u_key|timer [19] & (!\u_key|timer [17] & !\u_key|timer [18])))

	.dataa(\u_key|always1~7_combout ),
	.datab(\u_key|timer [19]),
	.datac(\u_key|timer [17]),
	.datad(\u_key|timer [18]),
	.cin(gnd),
	.combout(\u_key|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_key|always1~8 .lut_mask = 16'h0002;
defparam \u_key|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \u_key|timer[5]~24 (
// Equation(s):
// \u_key|timer[5]~24_combout  = (\u_key|timer [0] & (\u_key|key_reg~q  $ (((\iKEY~input_o ))))) # (!\u_key|timer [0] & ((\u_key|always1~8_combout ) # (\u_key|key_reg~q  $ (\iKEY~input_o ))))

	.dataa(\u_key|timer [0]),
	.datab(\u_key|key_reg~q ),
	.datac(\u_key|always1~8_combout ),
	.datad(\iKEY~input_o ),
	.cin(gnd),
	.combout(\u_key|timer[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_key|timer[5]~24 .lut_mask = 16'h73DC;
defparam \u_key|timer[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \u_key|timer[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|timer[0]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|timer[5]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|timer[0] .is_wysiwyg = "true";
defparam \u_key|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \u_key|always1~9 (
// Equation(s):
// \u_key|always1~9_combout  = (\u_key|timer [0] & (\u_key|always1~8_combout  & \u_key|key_reg~q ))

	.dataa(gnd),
	.datab(\u_key|timer [0]),
	.datac(\u_key|always1~8_combout ),
	.datad(\u_key|key_reg~q ),
	.cin(gnd),
	.combout(\u_key|always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_key|always1~9 .lut_mask = 16'hC000;
defparam \u_key|always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \u_key|key_value[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|key_value[1]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|always1~2_combout ),
	.ena(\u_key|always1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|key_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|key_value[1] .is_wysiwyg = "true";
defparam \u_key|key_value[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \u_key|key_value[2]~12 (
// Equation(s):
// \u_key|key_value[2]~12_combout  = (\u_key|key_value [2] & (!\u_key|key_value[1]~11 )) # (!\u_key|key_value [2] & ((\u_key|key_value[1]~11 ) # (GND)))
// \u_key|key_value[2]~13  = CARRY((!\u_key|key_value[1]~11 ) # (!\u_key|key_value [2]))

	.dataa(\u_key|key_value [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|key_value[1]~11 ),
	.combout(\u_key|key_value[2]~12_combout ),
	.cout(\u_key|key_value[2]~13 ));
// synopsys translate_off
defparam \u_key|key_value[2]~12 .lut_mask = 16'h5A5F;
defparam \u_key|key_value[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \u_key|key_value[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|key_value[2]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|always1~2_combout ),
	.ena(\u_key|always1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|key_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|key_value[2] .is_wysiwyg = "true";
defparam \u_key|key_value[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \u_key|key_value[3]~14 (
// Equation(s):
// \u_key|key_value[3]~14_combout  = (\u_key|key_value [3] & (\u_key|key_value[2]~13  $ (GND))) # (!\u_key|key_value [3] & (!\u_key|key_value[2]~13  & VCC))
// \u_key|key_value[3]~15  = CARRY((\u_key|key_value [3] & !\u_key|key_value[2]~13 ))

	.dataa(gnd),
	.datab(\u_key|key_value [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|key_value[2]~13 ),
	.combout(\u_key|key_value[3]~14_combout ),
	.cout(\u_key|key_value[3]~15 ));
// synopsys translate_off
defparam \u_key|key_value[3]~14 .lut_mask = 16'hC30C;
defparam \u_key|key_value[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N9
dffeas \u_key|key_value[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|key_value[3]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|always1~2_combout ),
	.ena(\u_key|always1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|key_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|key_value[3] .is_wysiwyg = "true";
defparam \u_key|key_value[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \u_key|key_value[4]~16 (
// Equation(s):
// \u_key|key_value[4]~16_combout  = (\u_key|key_value [4] & (!\u_key|key_value[3]~15 )) # (!\u_key|key_value [4] & ((\u_key|key_value[3]~15 ) # (GND)))
// \u_key|key_value[4]~17  = CARRY((!\u_key|key_value[3]~15 ) # (!\u_key|key_value [4]))

	.dataa(\u_key|key_value [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|key_value[3]~15 ),
	.combout(\u_key|key_value[4]~16_combout ),
	.cout(\u_key|key_value[4]~17 ));
// synopsys translate_off
defparam \u_key|key_value[4]~16 .lut_mask = 16'h5A5F;
defparam \u_key|key_value[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N11
dffeas \u_key|key_value[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|key_value[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|always1~2_combout ),
	.ena(\u_key|always1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|key_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|key_value[4] .is_wysiwyg = "true";
defparam \u_key|key_value[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \u_key|key_value[5]~18 (
// Equation(s):
// \u_key|key_value[5]~18_combout  = (\u_key|key_value [5] & (\u_key|key_value[4]~17  $ (GND))) # (!\u_key|key_value [5] & (!\u_key|key_value[4]~17  & VCC))
// \u_key|key_value[5]~19  = CARRY((\u_key|key_value [5] & !\u_key|key_value[4]~17 ))

	.dataa(\u_key|key_value [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|key_value[4]~17 ),
	.combout(\u_key|key_value[5]~18_combout ),
	.cout(\u_key|key_value[5]~19 ));
// synopsys translate_off
defparam \u_key|key_value[5]~18 .lut_mask = 16'hA50A;
defparam \u_key|key_value[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N13
dffeas \u_key|key_value[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|key_value[5]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|always1~2_combout ),
	.ena(\u_key|always1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|key_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|key_value[5] .is_wysiwyg = "true";
defparam \u_key|key_value[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \u_key|key_value[6]~20 (
// Equation(s):
// \u_key|key_value[6]~20_combout  = (\u_key|key_value [6] & (!\u_key|key_value[5]~19 )) # (!\u_key|key_value [6] & ((\u_key|key_value[5]~19 ) # (GND)))
// \u_key|key_value[6]~21  = CARRY((!\u_key|key_value[5]~19 ) # (!\u_key|key_value [6]))

	.dataa(gnd),
	.datab(\u_key|key_value [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|key_value[5]~19 ),
	.combout(\u_key|key_value[6]~20_combout ),
	.cout(\u_key|key_value[6]~21 ));
// synopsys translate_off
defparam \u_key|key_value[6]~20 .lut_mask = 16'h3C3F;
defparam \u_key|key_value[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N15
dffeas \u_key|key_value[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|key_value[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|always1~2_combout ),
	.ena(\u_key|always1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|key_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|key_value[6] .is_wysiwyg = "true";
defparam \u_key|key_value[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \u_key|key_value[7]~22 (
// Equation(s):
// \u_key|key_value[7]~22_combout  = (\u_key|key_value [7] & (\u_key|key_value[6]~21  $ (GND))) # (!\u_key|key_value [7] & (!\u_key|key_value[6]~21  & VCC))
// \u_key|key_value[7]~23  = CARRY((\u_key|key_value [7] & !\u_key|key_value[6]~21 ))

	.dataa(\u_key|key_value [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|key_value[6]~21 ),
	.combout(\u_key|key_value[7]~22_combout ),
	.cout(\u_key|key_value[7]~23 ));
// synopsys translate_off
defparam \u_key|key_value[7]~22 .lut_mask = 16'hA50A;
defparam \u_key|key_value[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N17
dffeas \u_key|key_value[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|key_value[7]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|always1~2_combout ),
	.ena(\u_key|always1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|key_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|key_value[7] .is_wysiwyg = "true";
defparam \u_key|key_value[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \u_key|key_value[8]~24 (
// Equation(s):
// \u_key|key_value[8]~24_combout  = (\u_key|key_value [8] & (!\u_key|key_value[7]~23 )) # (!\u_key|key_value [8] & ((\u_key|key_value[7]~23 ) # (GND)))
// \u_key|key_value[8]~25  = CARRY((!\u_key|key_value[7]~23 ) # (!\u_key|key_value [8]))

	.dataa(gnd),
	.datab(\u_key|key_value [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|key_value[7]~23 ),
	.combout(\u_key|key_value[8]~24_combout ),
	.cout(\u_key|key_value[8]~25 ));
// synopsys translate_off
defparam \u_key|key_value[8]~24 .lut_mask = 16'h3C3F;
defparam \u_key|key_value[8]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \u_key|key_value[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|key_value[8]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|always1~2_combout ),
	.ena(\u_key|always1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|key_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|key_value[8] .is_wysiwyg = "true";
defparam \u_key|key_value[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \u_key|key_value[9]~26 (
// Equation(s):
// \u_key|key_value[9]~26_combout  = (\u_key|key_value [9] & (\u_key|key_value[8]~25  $ (GND))) # (!\u_key|key_value [9] & (!\u_key|key_value[8]~25  & VCC))
// \u_key|key_value[9]~27  = CARRY((\u_key|key_value [9] & !\u_key|key_value[8]~25 ))

	.dataa(gnd),
	.datab(\u_key|key_value [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_key|key_value[8]~25 ),
	.combout(\u_key|key_value[9]~26_combout ),
	.cout(\u_key|key_value[9]~27 ));
// synopsys translate_off
defparam \u_key|key_value[9]~26 .lut_mask = 16'hC30C;
defparam \u_key|key_value[9]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N21
dffeas \u_key|key_value[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|key_value[9]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|always1~2_combout ),
	.ena(\u_key|always1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|key_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|key_value[9] .is_wysiwyg = "true";
defparam \u_key|key_value[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \u_key|key_value[10]~28 (
// Equation(s):
// \u_key|key_value[10]~28_combout  = \u_key|key_value [10] $ (\u_key|key_value[9]~27 )

	.dataa(\u_key|key_value [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_key|key_value[9]~27 ),
	.combout(\u_key|key_value[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_key|key_value[10]~28 .lut_mask = 16'h5A5A;
defparam \u_key|key_value[10]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \u_key|key_value[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_key|key_value[10]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_key|always1~2_combout ),
	.ena(\u_key|always1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_key|key_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_key|key_value[10] .is_wysiwyg = "true";
defparam \u_key|key_value[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N19
dffeas \u_sobel_top|u_sobel_filtering|G[9] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|G[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|G [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[9] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|G[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N17
dffeas \u_sobel_top|u_sobel_filtering|G[8] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|G[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|G [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[8] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|G[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N15
dffeas \u_sobel_top|u_sobel_filtering|G[7] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|G[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[7] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|G[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N13
dffeas \u_sobel_top|u_sobel_filtering|G[6] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|G[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[6] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|G[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N11
dffeas \u_sobel_top|u_sobel_filtering|G[5] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|G[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[5] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|G[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N9
dffeas \u_sobel_top|u_sobel_filtering|G[4] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|G[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[4] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|G[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \u_sobel_top|u_sobel_filtering|G[3] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|G[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[3] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|G[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N5
dffeas \u_sobel_top|u_sobel_filtering|G[2] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|G[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[2] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|G[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N3
dffeas \u_sobel_top|u_sobel_filtering|G[1] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|G[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[1] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|G[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N1
dffeas \u_sobel_top|u_sobel_filtering|G[0] (
	.clk(\u_clok_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_sobel_top|u_sobel_filtering|G[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sobel_top|u_sobel_filtering|G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|G[0] .is_wysiwyg = "true";
defparam \u_sobel_top|u_sobel_filtering|G[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan2~1 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan2~1_cout  = CARRY(\u_sobel_top|u_sobel_filtering|G [0])

	.dataa(\u_sobel_top|u_sobel_filtering|G [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan2~1_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan2~1 .lut_mask = 16'h00AA;
defparam \u_sobel_top|u_sobel_filtering|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan2~3 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan2~3_cout  = CARRY((\u_key|key_value [1] & ((!\u_sobel_top|u_sobel_filtering|LessThan2~1_cout ) # (!\u_sobel_top|u_sobel_filtering|G [1]))) # (!\u_key|key_value [1] & (!\u_sobel_top|u_sobel_filtering|G [1] & 
// !\u_sobel_top|u_sobel_filtering|LessThan2~1_cout )))

	.dataa(\u_key|key_value [1]),
	.datab(\u_sobel_top|u_sobel_filtering|G [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan2~1_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan2~3_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan2~3 .lut_mask = 16'h002B;
defparam \u_sobel_top|u_sobel_filtering|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan2~5 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan2~5_cout  = CARRY((\u_key|key_value [2] & (\u_sobel_top|u_sobel_filtering|G [2] & !\u_sobel_top|u_sobel_filtering|LessThan2~3_cout )) # (!\u_key|key_value [2] & ((\u_sobel_top|u_sobel_filtering|G [2]) # 
// (!\u_sobel_top|u_sobel_filtering|LessThan2~3_cout ))))

	.dataa(\u_key|key_value [2]),
	.datab(\u_sobel_top|u_sobel_filtering|G [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan2~3_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan2~5_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan2~5 .lut_mask = 16'h004D;
defparam \u_sobel_top|u_sobel_filtering|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan2~7 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan2~7_cout  = CARRY((\u_key|key_value [3] & ((!\u_sobel_top|u_sobel_filtering|LessThan2~5_cout ) # (!\u_sobel_top|u_sobel_filtering|G [3]))) # (!\u_key|key_value [3] & (!\u_sobel_top|u_sobel_filtering|G [3] & 
// !\u_sobel_top|u_sobel_filtering|LessThan2~5_cout )))

	.dataa(\u_key|key_value [3]),
	.datab(\u_sobel_top|u_sobel_filtering|G [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan2~5_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan2~7_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan2~7 .lut_mask = 16'h002B;
defparam \u_sobel_top|u_sobel_filtering|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan2~9 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan2~9_cout  = CARRY((\u_sobel_top|u_sobel_filtering|G [4] & ((!\u_sobel_top|u_sobel_filtering|LessThan2~7_cout ) # (!\u_key|key_value [4]))) # (!\u_sobel_top|u_sobel_filtering|G [4] & (!\u_key|key_value [4] & 
// !\u_sobel_top|u_sobel_filtering|LessThan2~7_cout )))

	.dataa(\u_sobel_top|u_sobel_filtering|G [4]),
	.datab(\u_key|key_value [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan2~7_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan2~9_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan2~9 .lut_mask = 16'h002B;
defparam \u_sobel_top|u_sobel_filtering|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan2~11 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan2~11_cout  = CARRY((\u_sobel_top|u_sobel_filtering|G [5] & (\u_key|key_value [5] & !\u_sobel_top|u_sobel_filtering|LessThan2~9_cout )) # (!\u_sobel_top|u_sobel_filtering|G [5] & ((\u_key|key_value [5]) # 
// (!\u_sobel_top|u_sobel_filtering|LessThan2~9_cout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|G [5]),
	.datab(\u_key|key_value [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan2~9_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan2~11_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan2~11 .lut_mask = 16'h004D;
defparam \u_sobel_top|u_sobel_filtering|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan2~13 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan2~13_cout  = CARRY((\u_sobel_top|u_sobel_filtering|G [6] & ((!\u_sobel_top|u_sobel_filtering|LessThan2~11_cout ) # (!\u_key|key_value [6]))) # (!\u_sobel_top|u_sobel_filtering|G [6] & (!\u_key|key_value [6] & 
// !\u_sobel_top|u_sobel_filtering|LessThan2~11_cout )))

	.dataa(\u_sobel_top|u_sobel_filtering|G [6]),
	.datab(\u_key|key_value [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan2~11_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan2~13_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan2~13 .lut_mask = 16'h002B;
defparam \u_sobel_top|u_sobel_filtering|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan2~15 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan2~15_cout  = CARRY((\u_sobel_top|u_sobel_filtering|G [7] & (\u_key|key_value [7] & !\u_sobel_top|u_sobel_filtering|LessThan2~13_cout )) # (!\u_sobel_top|u_sobel_filtering|G [7] & ((\u_key|key_value [7]) # 
// (!\u_sobel_top|u_sobel_filtering|LessThan2~13_cout ))))

	.dataa(\u_sobel_top|u_sobel_filtering|G [7]),
	.datab(\u_key|key_value [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan2~13_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan2~15_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan2~15 .lut_mask = 16'h004D;
defparam \u_sobel_top|u_sobel_filtering|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan2~17 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan2~17_cout  = CARRY((\u_sobel_top|u_sobel_filtering|G [8] & ((!\u_sobel_top|u_sobel_filtering|LessThan2~15_cout ) # (!\u_key|key_value [8]))) # (!\u_sobel_top|u_sobel_filtering|G [8] & (!\u_key|key_value [8] & 
// !\u_sobel_top|u_sobel_filtering|LessThan2~15_cout )))

	.dataa(\u_sobel_top|u_sobel_filtering|G [8]),
	.datab(\u_key|key_value [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan2~15_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan2~17_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan2~17 .lut_mask = 16'h002B;
defparam \u_sobel_top|u_sobel_filtering|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan2~19 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan2~19_cout  = CARRY((\u_key|key_value [9] & ((!\u_sobel_top|u_sobel_filtering|LessThan2~17_cout ) # (!\u_sobel_top|u_sobel_filtering|G [9]))) # (!\u_key|key_value [9] & (!\u_sobel_top|u_sobel_filtering|G [9] & 
// !\u_sobel_top|u_sobel_filtering|LessThan2~17_cout )))

	.dataa(\u_key|key_value [9]),
	.datab(\u_sobel_top|u_sobel_filtering|G [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan2~17_cout ),
	.combout(),
	.cout(\u_sobel_top|u_sobel_filtering|LessThan2~19_cout ));
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan2~19 .lut_mask = 16'h002B;
defparam \u_sobel_top|u_sobel_filtering|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|LessThan2~20 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|LessThan2~20_combout  = (\u_sobel_top|u_sobel_filtering|G [10] & ((!\u_key|key_value [10]) # (!\u_sobel_top|u_sobel_filtering|LessThan2~19_cout ))) # (!\u_sobel_top|u_sobel_filtering|G [10] & 
// (!\u_sobel_top|u_sobel_filtering|LessThan2~19_cout  & !\u_key|key_value [10]))

	.dataa(gnd),
	.datab(\u_sobel_top|u_sobel_filtering|G [10]),
	.datac(gnd),
	.datad(\u_key|key_value [10]),
	.cin(\u_sobel_top|u_sobel_filtering|LessThan2~19_cout ),
	.combout(\u_sobel_top|u_sobel_filtering|LessThan2~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|LessThan2~20 .lut_mask = 16'h0CCF;
defparam \u_sobel_top|u_sobel_filtering|LessThan2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneive_lcell_comb \u_sobel_top|u_sobel_filtering|sobel_data~0 (
// Equation(s):
// \u_sobel_top|u_sobel_filtering|sobel_data~0_combout  = (\u_sobel_top|u_YCbCr|RGB_de_r [2] & \u_sobel_top|u_sobel_filtering|LessThan2~20_combout )

	.dataa(gnd),
	.datab(\u_sobel_top|u_YCbCr|RGB_de_r [2]),
	.datac(gnd),
	.datad(\u_sobel_top|u_sobel_filtering|LessThan2~20_combout ),
	.cin(gnd),
	.combout(\u_sobel_top|u_sobel_filtering|sobel_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_sobel_top|u_sobel_filtering|sobel_data~0 .lut_mask = 16'hCC00;
defparam \u_sobel_top|u_sobel_filtering|sobel_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \cmos_config_1|u1|sclk~1 (
// Equation(s):
// \cmos_config_1|u1|sclk~1_combout  = (\cmos_config_1|u1|cyc_count [1] & (\cmos_config_1|u1|cyc_count [2] & (\cmos_config_1|u1|cyc_count [5] $ (!\cmos_config_1|u1|cyc_count [3])))) # (!\cmos_config_1|u1|cyc_count [1] & (\cmos_config_1|u1|cyc_count [3] & 
// (\cmos_config_1|u1|cyc_count [5] $ (!\cmos_config_1|u1|cyc_count [2]))))

	.dataa(\cmos_config_1|u1|cyc_count [5]),
	.datab(\cmos_config_1|u1|cyc_count [3]),
	.datac(\cmos_config_1|u1|cyc_count [1]),
	.datad(\cmos_config_1|u1|cyc_count [2]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|sclk~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|sclk~1 .lut_mask = 16'h9804;
defparam \cmos_config_1|u1|sclk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \cmos_config_1|u1|sclk~0 (
// Equation(s):
// \cmos_config_1|u1|sclk~0_combout  = (\cmos_config_1|u1|cyc_count [4] & (\cmos_config_1|u1|cyc_count [0] $ (!\cmos_config_1|u1|cyc_count [2])))

	.dataa(\cmos_config_1|u1|cyc_count [0]),
	.datab(gnd),
	.datac(\cmos_config_1|u1|cyc_count [4]),
	.datad(\cmos_config_1|u1|cyc_count [2]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|sclk~0 .lut_mask = 16'hA050;
defparam \cmos_config_1|u1|sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \cmos_config_1|u1|sclk~2 (
// Equation(s):
// \cmos_config_1|u1|sclk~2_combout  = (\cmos_config_1|u1|sclk~1_combout  & ((\cmos_config_1|u1|sclk~0_combout  & (!\cmos_config_1|u1|cyc_count [1])) # (!\cmos_config_1|u1|sclk~0_combout  & ((\cmos_config_1|u1|sclk~q ))))) # 
// (!\cmos_config_1|u1|sclk~1_combout  & (((\cmos_config_1|u1|sclk~q ))))

	.dataa(\cmos_config_1|u1|sclk~1_combout ),
	.datab(\cmos_config_1|u1|cyc_count [1]),
	.datac(\cmos_config_1|u1|sclk~q ),
	.datad(\cmos_config_1|u1|sclk~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_1|u1|sclk~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|sclk~2 .lut_mask = 16'h72F0;
defparam \cmos_config_1|u1|sclk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \cmos_config_1|u1|sclk (
	.clk(\cmos_config_1|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_1|u1|sclk~2_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_1|u1|sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_1|u1|sclk .is_wysiwyg = "true";
defparam \cmos_config_1|u1|sclk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneive_lcell_comb \cmos_config_1|u1|i2c_sclk~0 (
// Equation(s):
// \cmos_config_1|u1|i2c_sclk~0_combout  = (\cmos_config_1|u1|cyc_count [3] & ((\cmos_config_1|u1|cyc_count [5] & (\cmos_config_1|u1|cyc_count [2] & \cmos_config_1|u1|cyc_count [4])) # (!\cmos_config_1|u1|cyc_count [5] & ((!\cmos_config_1|u1|cyc_count 
// [4]))))) # (!\cmos_config_1|u1|cyc_count [3] & (!\cmos_config_1|u1|cyc_count [5]))

	.dataa(\cmos_config_1|u1|cyc_count [3]),
	.datab(\cmos_config_1|u1|cyc_count [5]),
	.datac(\cmos_config_1|u1|cyc_count [2]),
	.datad(\cmos_config_1|u1|cyc_count [4]),
	.cin(gnd),
	.combout(\cmos_config_1|u1|i2c_sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|i2c_sclk~0 .lut_mask = 16'h9133;
defparam \cmos_config_1|u1|i2c_sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \cmos_config_1|u1|i2c_sclk (
// Equation(s):
// \cmos_config_1|u1|i2c_sclk~combout  = ((!\cmos_config_1|clock_20k~q  & !\cmos_config_1|u1|i2c_sclk~0_combout )) # (!\cmos_config_1|u1|sclk~q )

	.dataa(\cmos_config_1|u1|sclk~q ),
	.datab(\cmos_config_1|clock_20k~q ),
	.datac(\cmos_config_1|u1|i2c_sclk~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cmos_config_1|u1|i2c_sclk~combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_1|u1|i2c_sclk .lut_mask = 16'h5757;
defparam \cmos_config_1|u1|i2c_sclk .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N12
cycloneive_lcell_comb \cmos_config_2|u1|sclk~1 (
// Equation(s):
// \cmos_config_2|u1|sclk~1_combout  = (\cmos_config_2|u1|cyc_count [1] & (\cmos_config_2|u1|cyc_count [2] & (\cmos_config_2|u1|cyc_count [5] $ (!\cmos_config_2|u1|cyc_count [3])))) # (!\cmos_config_2|u1|cyc_count [1] & (\cmos_config_2|u1|cyc_count [3] & 
// (\cmos_config_2|u1|cyc_count [5] $ (!\cmos_config_2|u1|cyc_count [2]))))

	.dataa(\cmos_config_2|u1|cyc_count [5]),
	.datab(\cmos_config_2|u1|cyc_count [3]),
	.datac(\cmos_config_2|u1|cyc_count [2]),
	.datad(\cmos_config_2|u1|cyc_count [1]),
	.cin(gnd),
	.combout(\cmos_config_2|u1|sclk~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|sclk~1 .lut_mask = 16'h9084;
defparam \cmos_config_2|u1|sclk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N14
cycloneive_lcell_comb \cmos_config_2|u1|sclk~0 (
// Equation(s):
// \cmos_config_2|u1|sclk~0_combout  = (\cmos_config_2|u1|cyc_count [4] & (\cmos_config_2|u1|cyc_count [2] $ (!\cmos_config_2|u1|cyc_count [0])))

	.dataa(\cmos_config_2|u1|cyc_count [4]),
	.datab(gnd),
	.datac(\cmos_config_2|u1|cyc_count [2]),
	.datad(\cmos_config_2|u1|cyc_count [0]),
	.cin(gnd),
	.combout(\cmos_config_2|u1|sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|sclk~0 .lut_mask = 16'hA00A;
defparam \cmos_config_2|u1|sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N30
cycloneive_lcell_comb \cmos_config_2|u1|sclk~2 (
// Equation(s):
// \cmos_config_2|u1|sclk~2_combout  = (\cmos_config_2|u1|sclk~1_combout  & ((\cmos_config_2|u1|sclk~0_combout  & ((!\cmos_config_2|u1|cyc_count [1]))) # (!\cmos_config_2|u1|sclk~0_combout  & (\cmos_config_2|u1|sclk~q )))) # 
// (!\cmos_config_2|u1|sclk~1_combout  & (((\cmos_config_2|u1|sclk~q ))))

	.dataa(\cmos_config_2|u1|sclk~1_combout ),
	.datab(\cmos_config_2|u1|sclk~0_combout ),
	.datac(\cmos_config_2|u1|sclk~q ),
	.datad(\cmos_config_2|u1|cyc_count [1]),
	.cin(gnd),
	.combout(\cmos_config_2|u1|sclk~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|sclk~2 .lut_mask = 16'h70F8;
defparam \cmos_config_2|u1|sclk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N31
dffeas \cmos_config_2|u1|sclk (
	.clk(\cmos_config_2|clock_20k~clkctrl_outclk ),
	.d(\cmos_config_2|u1|sclk~2_combout ),
	.asdata(vcc),
	.clrn(\u_Reset_Delay|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmos_config_2|u1|sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cmos_config_2|u1|sclk .is_wysiwyg = "true";
defparam \cmos_config_2|u1|sclk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N0
cycloneive_lcell_comb \cmos_config_2|u1|i2c_sclk~0 (
// Equation(s):
// \cmos_config_2|u1|i2c_sclk~0_combout  = (\cmos_config_2|u1|cyc_count [4] & ((\cmos_config_2|u1|cyc_count [3] & (\cmos_config_2|u1|cyc_count [2] & \cmos_config_2|u1|cyc_count [5])) # (!\cmos_config_2|u1|cyc_count [3] & ((!\cmos_config_2|u1|cyc_count 
// [5]))))) # (!\cmos_config_2|u1|cyc_count [4] & (((!\cmos_config_2|u1|cyc_count [5]))))

	.dataa(\cmos_config_2|u1|cyc_count [4]),
	.datab(\cmos_config_2|u1|cyc_count [3]),
	.datac(\cmos_config_2|u1|cyc_count [2]),
	.datad(\cmos_config_2|u1|cyc_count [5]),
	.cin(gnd),
	.combout(\cmos_config_2|u1|i2c_sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|i2c_sclk~0 .lut_mask = 16'h8077;
defparam \cmos_config_2|u1|i2c_sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N8
cycloneive_lcell_comb \cmos_config_2|u1|i2c_sclk (
// Equation(s):
// \cmos_config_2|u1|i2c_sclk~combout  = ((!\cmos_config_2|clock_20k~q  & !\cmos_config_2|u1|i2c_sclk~0_combout )) # (!\cmos_config_2|u1|sclk~q )

	.dataa(\cmos_config_2|u1|sclk~q ),
	.datab(gnd),
	.datac(\cmos_config_2|clock_20k~q ),
	.datad(\cmos_config_2|u1|i2c_sclk~0_combout ),
	.cin(gnd),
	.combout(\cmos_config_2|u1|i2c_sclk~combout ),
	.cout());
// synopsys translate_off
defparam \cmos_config_2|u1|i2c_sclk .lut_mask = 16'h555F;
defparam \cmos_config_2|u1|i2c_sclk .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N0
cycloneive_lcell_comb \u_seg_dynamic|SEL_NUM[0]~2 (
// Equation(s):
// \u_seg_dynamic|SEL_NUM[0]~2_combout  = !\u_seg_dynamic|SEL_NUM [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_seg_dynamic|SEL_NUM [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_dynamic|SEL_NUM[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|SEL_NUM[0]~2 .lut_mask = 16'h0F0F;
defparam \u_seg_dynamic|SEL_NUM[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N0
cycloneive_lcell_comb \u_seg_dynamic|Add0~0 (
// Equation(s):
// \u_seg_dynamic|Add0~0_combout  = \u_seg_dynamic|cnt_1ms [0] $ (VCC)
// \u_seg_dynamic|Add0~1  = CARRY(\u_seg_dynamic|cnt_1ms [0])

	.dataa(gnd),
	.datab(\u_seg_dynamic|cnt_1ms [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_seg_dynamic|Add0~0_combout ),
	.cout(\u_seg_dynamic|Add0~1 ));
// synopsys translate_off
defparam \u_seg_dynamic|Add0~0 .lut_mask = 16'h33CC;
defparam \u_seg_dynamic|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N1
dffeas \u_seg_dynamic|cnt_1ms[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|cnt_1ms [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms[0] .is_wysiwyg = "true";
defparam \u_seg_dynamic|cnt_1ms[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N4
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|Add0~0 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|Add0~0_combout  = (\u_seg_dynamic|cnt_1ms [0] & (\u_seg_dynamic|binary_8421_inst|cnt_shift [0] $ (VCC))) # (!\u_seg_dynamic|cnt_1ms [0] & (\u_seg_dynamic|binary_8421_inst|cnt_shift [0] & VCC))
// \u_seg_dynamic|binary_8421_inst|Add0~1  = CARRY((\u_seg_dynamic|cnt_1ms [0] & \u_seg_dynamic|binary_8421_inst|cnt_shift [0]))

	.dataa(\u_seg_dynamic|cnt_1ms [0]),
	.datab(\u_seg_dynamic|binary_8421_inst|cnt_shift [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|Add0~0_combout ),
	.cout(\u_seg_dynamic|binary_8421_inst|Add0~1 ));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|Add0~0 .lut_mask = 16'h6688;
defparam \u_seg_dynamic|binary_8421_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y2_N5
dffeas \u_seg_dynamic|binary_8421_inst|cnt_shift[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|cnt_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift[0] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N2
cycloneive_lcell_comb \u_seg_dynamic|Add0~3 (
// Equation(s):
// \u_seg_dynamic|Add0~3_cout  = CARRY((!\u_seg_dynamic|Add0~1 ) # (!\u_seg_dynamic|binary_8421_inst|cnt_shift [0]))

	.dataa(gnd),
	.datab(\u_seg_dynamic|binary_8421_inst|cnt_shift [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|Add0~1 ),
	.combout(),
	.cout(\u_seg_dynamic|Add0~3_cout ));
// synopsys translate_off
defparam \u_seg_dynamic|Add0~3 .lut_mask = 16'h003F;
defparam \u_seg_dynamic|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N4
cycloneive_lcell_comb \u_seg_dynamic|Add0~4 (
// Equation(s):
// \u_seg_dynamic|Add0~4_combout  = (\u_seg_dynamic|cnt_1ms [2] & (\u_seg_dynamic|Add0~3_cout  $ (GND))) # (!\u_seg_dynamic|cnt_1ms [2] & (!\u_seg_dynamic|Add0~3_cout  & VCC))
// \u_seg_dynamic|Add0~5  = CARRY((\u_seg_dynamic|cnt_1ms [2] & !\u_seg_dynamic|Add0~3_cout ))

	.dataa(gnd),
	.datab(\u_seg_dynamic|cnt_1ms [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|Add0~3_cout ),
	.combout(\u_seg_dynamic|Add0~4_combout ),
	.cout(\u_seg_dynamic|Add0~5 ));
// synopsys translate_off
defparam \u_seg_dynamic|Add0~4 .lut_mask = 16'hC30C;
defparam \u_seg_dynamic|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y2_N5
dffeas \u_seg_dynamic|cnt_1ms[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|cnt_1ms [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms[2] .is_wysiwyg = "true";
defparam \u_seg_dynamic|cnt_1ms[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N6
cycloneive_lcell_comb \u_seg_dynamic|Add0~6 (
// Equation(s):
// \u_seg_dynamic|Add0~6_combout  = (\u_seg_dynamic|cnt_1ms [3] & (!\u_seg_dynamic|Add0~5 )) # (!\u_seg_dynamic|cnt_1ms [3] & ((\u_seg_dynamic|Add0~5 ) # (GND)))
// \u_seg_dynamic|Add0~7  = CARRY((!\u_seg_dynamic|Add0~5 ) # (!\u_seg_dynamic|cnt_1ms [3]))

	.dataa(\u_seg_dynamic|cnt_1ms [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|Add0~5 ),
	.combout(\u_seg_dynamic|Add0~6_combout ),
	.cout(\u_seg_dynamic|Add0~7 ));
// synopsys translate_off
defparam \u_seg_dynamic|Add0~6 .lut_mask = 16'h5A5F;
defparam \u_seg_dynamic|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y2_N7
dffeas \u_seg_dynamic|cnt_1ms[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|cnt_1ms [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms[3] .is_wysiwyg = "true";
defparam \u_seg_dynamic|cnt_1ms[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N8
cycloneive_lcell_comb \u_seg_dynamic|Add0~8 (
// Equation(s):
// \u_seg_dynamic|Add0~8_combout  = (\u_seg_dynamic|cnt_1ms [4] & (\u_seg_dynamic|Add0~7  $ (GND))) # (!\u_seg_dynamic|cnt_1ms [4] & (!\u_seg_dynamic|Add0~7  & VCC))
// \u_seg_dynamic|Add0~9  = CARRY((\u_seg_dynamic|cnt_1ms [4] & !\u_seg_dynamic|Add0~7 ))

	.dataa(\u_seg_dynamic|cnt_1ms [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|Add0~7 ),
	.combout(\u_seg_dynamic|Add0~8_combout ),
	.cout(\u_seg_dynamic|Add0~9 ));
// synopsys translate_off
defparam \u_seg_dynamic|Add0~8 .lut_mask = 16'hA50A;
defparam \u_seg_dynamic|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N16
cycloneive_lcell_comb \u_seg_dynamic|cnt_1ms~5 (
// Equation(s):
// \u_seg_dynamic|cnt_1ms~5_combout  = (\u_seg_dynamic|Add0~8_combout  & ((!\u_seg_dynamic|cnt_1ms [0]) # (!\u_seg_dynamic|Equal0~4_combout )))

	.dataa(\u_seg_dynamic|Equal0~4_combout ),
	.datab(\u_seg_dynamic|Add0~8_combout ),
	.datac(\u_seg_dynamic|cnt_1ms [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_dynamic|cnt_1ms~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms~5 .lut_mask = 16'h4C4C;
defparam \u_seg_dynamic|cnt_1ms~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y2_N17
dffeas \u_seg_dynamic|cnt_1ms[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|cnt_1ms~5_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|cnt_1ms [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms[4] .is_wysiwyg = "true";
defparam \u_seg_dynamic|cnt_1ms[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N10
cycloneive_lcell_comb \u_seg_dynamic|Add0~10 (
// Equation(s):
// \u_seg_dynamic|Add0~10_combout  = (\u_seg_dynamic|cnt_1ms [5] & (!\u_seg_dynamic|Add0~9 )) # (!\u_seg_dynamic|cnt_1ms [5] & ((\u_seg_dynamic|Add0~9 ) # (GND)))
// \u_seg_dynamic|Add0~11  = CARRY((!\u_seg_dynamic|Add0~9 ) # (!\u_seg_dynamic|cnt_1ms [5]))

	.dataa(\u_seg_dynamic|cnt_1ms [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|Add0~9 ),
	.combout(\u_seg_dynamic|Add0~10_combout ),
	.cout(\u_seg_dynamic|Add0~11 ));
// synopsys translate_off
defparam \u_seg_dynamic|Add0~10 .lut_mask = 16'h5A5F;
defparam \u_seg_dynamic|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y2_N11
dffeas \u_seg_dynamic|cnt_1ms[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|cnt_1ms [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms[5] .is_wysiwyg = "true";
defparam \u_seg_dynamic|cnt_1ms[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N12
cycloneive_lcell_comb \u_seg_dynamic|Add0~12 (
// Equation(s):
// \u_seg_dynamic|Add0~12_combout  = (\u_seg_dynamic|cnt_1ms [6] & (\u_seg_dynamic|Add0~11  $ (GND))) # (!\u_seg_dynamic|cnt_1ms [6] & (!\u_seg_dynamic|Add0~11  & VCC))
// \u_seg_dynamic|Add0~13  = CARRY((\u_seg_dynamic|cnt_1ms [6] & !\u_seg_dynamic|Add0~11 ))

	.dataa(gnd),
	.datab(\u_seg_dynamic|cnt_1ms [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|Add0~11 ),
	.combout(\u_seg_dynamic|Add0~12_combout ),
	.cout(\u_seg_dynamic|Add0~13 ));
// synopsys translate_off
defparam \u_seg_dynamic|Add0~12 .lut_mask = 16'hC30C;
defparam \u_seg_dynamic|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N6
cycloneive_lcell_comb \u_seg_dynamic|cnt_1ms~4 (
// Equation(s):
// \u_seg_dynamic|cnt_1ms~4_combout  = (\u_seg_dynamic|Add0~12_combout  & ((!\u_seg_dynamic|cnt_1ms [0]) # (!\u_seg_dynamic|Equal0~4_combout )))

	.dataa(\u_seg_dynamic|Equal0~4_combout ),
	.datab(\u_seg_dynamic|Add0~12_combout ),
	.datac(\u_seg_dynamic|cnt_1ms [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_dynamic|cnt_1ms~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms~4 .lut_mask = 16'h4C4C;
defparam \u_seg_dynamic|cnt_1ms~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y2_N7
dffeas \u_seg_dynamic|cnt_1ms[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|cnt_1ms~4_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|cnt_1ms [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms[6] .is_wysiwyg = "true";
defparam \u_seg_dynamic|cnt_1ms[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N14
cycloneive_lcell_comb \u_seg_dynamic|Add0~14 (
// Equation(s):
// \u_seg_dynamic|Add0~14_combout  = (\u_seg_dynamic|cnt_1ms [7] & (!\u_seg_dynamic|Add0~13 )) # (!\u_seg_dynamic|cnt_1ms [7] & ((\u_seg_dynamic|Add0~13 ) # (GND)))
// \u_seg_dynamic|Add0~15  = CARRY((!\u_seg_dynamic|Add0~13 ) # (!\u_seg_dynamic|cnt_1ms [7]))

	.dataa(gnd),
	.datab(\u_seg_dynamic|cnt_1ms [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|Add0~13 ),
	.combout(\u_seg_dynamic|Add0~14_combout ),
	.cout(\u_seg_dynamic|Add0~15 ));
// synopsys translate_off
defparam \u_seg_dynamic|Add0~14 .lut_mask = 16'h3C3F;
defparam \u_seg_dynamic|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y2_N15
dffeas \u_seg_dynamic|cnt_1ms[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|cnt_1ms [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms[7] .is_wysiwyg = "true";
defparam \u_seg_dynamic|cnt_1ms[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N10
cycloneive_lcell_comb \u_seg_dynamic|Equal0~2 (
// Equation(s):
// \u_seg_dynamic|Equal0~2_combout  = (\u_seg_dynamic|cnt_1ms [6] & (!\u_seg_dynamic|cnt_1ms [7] & (!\u_seg_dynamic|cnt_1ms [5] & !\u_seg_dynamic|cnt_1ms [4])))

	.dataa(\u_seg_dynamic|cnt_1ms [6]),
	.datab(\u_seg_dynamic|cnt_1ms [7]),
	.datac(\u_seg_dynamic|cnt_1ms [5]),
	.datad(\u_seg_dynamic|cnt_1ms [4]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Equal0~2 .lut_mask = 16'h0002;
defparam \u_seg_dynamic|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N16
cycloneive_lcell_comb \u_seg_dynamic|Add0~16 (
// Equation(s):
// \u_seg_dynamic|Add0~16_combout  = (\u_seg_dynamic|cnt_1ms [8] & (\u_seg_dynamic|Add0~15  $ (GND))) # (!\u_seg_dynamic|cnt_1ms [8] & (!\u_seg_dynamic|Add0~15  & VCC))
// \u_seg_dynamic|Add0~17  = CARRY((\u_seg_dynamic|cnt_1ms [8] & !\u_seg_dynamic|Add0~15 ))

	.dataa(gnd),
	.datab(\u_seg_dynamic|cnt_1ms [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|Add0~15 ),
	.combout(\u_seg_dynamic|Add0~16_combout ),
	.cout(\u_seg_dynamic|Add0~17 ));
// synopsys translate_off
defparam \u_seg_dynamic|Add0~16 .lut_mask = 16'hC30C;
defparam \u_seg_dynamic|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N18
cycloneive_lcell_comb \u_seg_dynamic|cnt_1ms~3 (
// Equation(s):
// \u_seg_dynamic|cnt_1ms~3_combout  = (\u_seg_dynamic|Add0~16_combout  & ((!\u_seg_dynamic|cnt_1ms [0]) # (!\u_seg_dynamic|Equal0~4_combout )))

	.dataa(\u_seg_dynamic|Equal0~4_combout ),
	.datab(gnd),
	.datac(\u_seg_dynamic|cnt_1ms [0]),
	.datad(\u_seg_dynamic|Add0~16_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|cnt_1ms~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms~3 .lut_mask = 16'h5F00;
defparam \u_seg_dynamic|cnt_1ms~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y2_N19
dffeas \u_seg_dynamic|cnt_1ms[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|cnt_1ms~3_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|cnt_1ms [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms[8] .is_wysiwyg = "true";
defparam \u_seg_dynamic|cnt_1ms[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N18
cycloneive_lcell_comb \u_seg_dynamic|Add0~18 (
// Equation(s):
// \u_seg_dynamic|Add0~18_combout  = (\u_seg_dynamic|cnt_1ms [9] & (!\u_seg_dynamic|Add0~17 )) # (!\u_seg_dynamic|cnt_1ms [9] & ((\u_seg_dynamic|Add0~17 ) # (GND)))
// \u_seg_dynamic|Add0~19  = CARRY((!\u_seg_dynamic|Add0~17 ) # (!\u_seg_dynamic|cnt_1ms [9]))

	.dataa(gnd),
	.datab(\u_seg_dynamic|cnt_1ms [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|Add0~17 ),
	.combout(\u_seg_dynamic|Add0~18_combout ),
	.cout(\u_seg_dynamic|Add0~19 ));
// synopsys translate_off
defparam \u_seg_dynamic|Add0~18 .lut_mask = 16'h3C3F;
defparam \u_seg_dynamic|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N20
cycloneive_lcell_comb \u_seg_dynamic|cnt_1ms~2 (
// Equation(s):
// \u_seg_dynamic|cnt_1ms~2_combout  = (\u_seg_dynamic|Add0~18_combout  & ((!\u_seg_dynamic|cnt_1ms [0]) # (!\u_seg_dynamic|Equal0~4_combout )))

	.dataa(\u_seg_dynamic|Equal0~4_combout ),
	.datab(gnd),
	.datac(\u_seg_dynamic|cnt_1ms [0]),
	.datad(\u_seg_dynamic|Add0~18_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|cnt_1ms~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms~2 .lut_mask = 16'h5F00;
defparam \u_seg_dynamic|cnt_1ms~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y2_N21
dffeas \u_seg_dynamic|cnt_1ms[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|cnt_1ms~2_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|cnt_1ms [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms[9] .is_wysiwyg = "true";
defparam \u_seg_dynamic|cnt_1ms[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N20
cycloneive_lcell_comb \u_seg_dynamic|Add0~20 (
// Equation(s):
// \u_seg_dynamic|Add0~20_combout  = (\u_seg_dynamic|cnt_1ms [10] & (\u_seg_dynamic|Add0~19  $ (GND))) # (!\u_seg_dynamic|cnt_1ms [10] & (!\u_seg_dynamic|Add0~19  & VCC))
// \u_seg_dynamic|Add0~21  = CARRY((\u_seg_dynamic|cnt_1ms [10] & !\u_seg_dynamic|Add0~19 ))

	.dataa(gnd),
	.datab(\u_seg_dynamic|cnt_1ms [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|Add0~19 ),
	.combout(\u_seg_dynamic|Add0~20_combout ),
	.cout(\u_seg_dynamic|Add0~21 ));
// synopsys translate_off
defparam \u_seg_dynamic|Add0~20 .lut_mask = 16'hC30C;
defparam \u_seg_dynamic|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y2_N21
dffeas \u_seg_dynamic|cnt_1ms[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|cnt_1ms [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms[10] .is_wysiwyg = "true";
defparam \u_seg_dynamic|cnt_1ms[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N22
cycloneive_lcell_comb \u_seg_dynamic|Add0~22 (
// Equation(s):
// \u_seg_dynamic|Add0~22_combout  = (\u_seg_dynamic|cnt_1ms [11] & (!\u_seg_dynamic|Add0~21 )) # (!\u_seg_dynamic|cnt_1ms [11] & ((\u_seg_dynamic|Add0~21 ) # (GND)))
// \u_seg_dynamic|Add0~23  = CARRY((!\u_seg_dynamic|Add0~21 ) # (!\u_seg_dynamic|cnt_1ms [11]))

	.dataa(\u_seg_dynamic|cnt_1ms [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|Add0~21 ),
	.combout(\u_seg_dynamic|Add0~22_combout ),
	.cout(\u_seg_dynamic|Add0~23 ));
// synopsys translate_off
defparam \u_seg_dynamic|Add0~22 .lut_mask = 16'h5A5F;
defparam \u_seg_dynamic|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y2_N23
dffeas \u_seg_dynamic|cnt_1ms[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|cnt_1ms [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms[11] .is_wysiwyg = "true";
defparam \u_seg_dynamic|cnt_1ms[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N28
cycloneive_lcell_comb \u_seg_dynamic|Equal0~1 (
// Equation(s):
// \u_seg_dynamic|Equal0~1_combout  = (!\u_seg_dynamic|cnt_1ms [11] & (\u_seg_dynamic|cnt_1ms [8] & (!\u_seg_dynamic|cnt_1ms [10] & \u_seg_dynamic|cnt_1ms [9])))

	.dataa(\u_seg_dynamic|cnt_1ms [11]),
	.datab(\u_seg_dynamic|cnt_1ms [8]),
	.datac(\u_seg_dynamic|cnt_1ms [10]),
	.datad(\u_seg_dynamic|cnt_1ms [9]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Equal0~1 .lut_mask = 16'h0400;
defparam \u_seg_dynamic|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N24
cycloneive_lcell_comb \u_seg_dynamic|Add0~24 (
// Equation(s):
// \u_seg_dynamic|Add0~24_combout  = (\u_seg_dynamic|cnt_1ms [12] & (\u_seg_dynamic|Add0~23  $ (GND))) # (!\u_seg_dynamic|cnt_1ms [12] & (!\u_seg_dynamic|Add0~23  & VCC))
// \u_seg_dynamic|Add0~25  = CARRY((\u_seg_dynamic|cnt_1ms [12] & !\u_seg_dynamic|Add0~23 ))

	.dataa(gnd),
	.datab(\u_seg_dynamic|cnt_1ms [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|Add0~23 ),
	.combout(\u_seg_dynamic|Add0~24_combout ),
	.cout(\u_seg_dynamic|Add0~25 ));
// synopsys translate_off
defparam \u_seg_dynamic|Add0~24 .lut_mask = 16'hC30C;
defparam \u_seg_dynamic|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y2_N25
dffeas \u_seg_dynamic|cnt_1ms[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|cnt_1ms [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms[12] .is_wysiwyg = "true";
defparam \u_seg_dynamic|cnt_1ms[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N26
cycloneive_lcell_comb \u_seg_dynamic|Add0~26 (
// Equation(s):
// \u_seg_dynamic|Add0~26_combout  = (\u_seg_dynamic|cnt_1ms [13] & (!\u_seg_dynamic|Add0~25 )) # (!\u_seg_dynamic|cnt_1ms [13] & ((\u_seg_dynamic|Add0~25 ) # (GND)))
// \u_seg_dynamic|Add0~27  = CARRY((!\u_seg_dynamic|Add0~25 ) # (!\u_seg_dynamic|cnt_1ms [13]))

	.dataa(\u_seg_dynamic|cnt_1ms [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|Add0~25 ),
	.combout(\u_seg_dynamic|Add0~26_combout ),
	.cout(\u_seg_dynamic|Add0~27 ));
// synopsys translate_off
defparam \u_seg_dynamic|Add0~26 .lut_mask = 16'h5A5F;
defparam \u_seg_dynamic|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y2_N27
dffeas \u_seg_dynamic|cnt_1ms[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|cnt_1ms [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms[13] .is_wysiwyg = "true";
defparam \u_seg_dynamic|cnt_1ms[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N28
cycloneive_lcell_comb \u_seg_dynamic|Add0~28 (
// Equation(s):
// \u_seg_dynamic|Add0~28_combout  = (\u_seg_dynamic|cnt_1ms [14] & (\u_seg_dynamic|Add0~27  $ (GND))) # (!\u_seg_dynamic|cnt_1ms [14] & (!\u_seg_dynamic|Add0~27  & VCC))
// \u_seg_dynamic|Add0~29  = CARRY((\u_seg_dynamic|cnt_1ms [14] & !\u_seg_dynamic|Add0~27 ))

	.dataa(\u_seg_dynamic|cnt_1ms [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|Add0~27 ),
	.combout(\u_seg_dynamic|Add0~28_combout ),
	.cout(\u_seg_dynamic|Add0~29 ));
// synopsys translate_off
defparam \u_seg_dynamic|Add0~28 .lut_mask = 16'hA50A;
defparam \u_seg_dynamic|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N12
cycloneive_lcell_comb \u_seg_dynamic|cnt_1ms~1 (
// Equation(s):
// \u_seg_dynamic|cnt_1ms~1_combout  = (\u_seg_dynamic|Add0~28_combout  & ((!\u_seg_dynamic|cnt_1ms [0]) # (!\u_seg_dynamic|Equal0~4_combout )))

	.dataa(\u_seg_dynamic|Equal0~4_combout ),
	.datab(gnd),
	.datac(\u_seg_dynamic|cnt_1ms [0]),
	.datad(\u_seg_dynamic|Add0~28_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|cnt_1ms~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms~1 .lut_mask = 16'h5F00;
defparam \u_seg_dynamic|cnt_1ms~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y2_N13
dffeas \u_seg_dynamic|cnt_1ms[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|cnt_1ms~1_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|cnt_1ms [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms[14] .is_wysiwyg = "true";
defparam \u_seg_dynamic|cnt_1ms[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N30
cycloneive_lcell_comb \u_seg_dynamic|Add0~30 (
// Equation(s):
// \u_seg_dynamic|Add0~30_combout  = \u_seg_dynamic|Add0~29  $ (\u_seg_dynamic|cnt_1ms [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|cnt_1ms [15]),
	.cin(\u_seg_dynamic|Add0~29 ),
	.combout(\u_seg_dynamic|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Add0~30 .lut_mask = 16'h0FF0;
defparam \u_seg_dynamic|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N14
cycloneive_lcell_comb \u_seg_dynamic|cnt_1ms~0 (
// Equation(s):
// \u_seg_dynamic|cnt_1ms~0_combout  = (\u_seg_dynamic|Add0~30_combout  & ((!\u_seg_dynamic|cnt_1ms [0]) # (!\u_seg_dynamic|Equal0~4_combout )))

	.dataa(\u_seg_dynamic|Equal0~4_combout ),
	.datab(\u_seg_dynamic|cnt_1ms [0]),
	.datac(\u_seg_dynamic|Add0~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_dynamic|cnt_1ms~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms~0 .lut_mask = 16'h7070;
defparam \u_seg_dynamic|cnt_1ms~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y2_N15
dffeas \u_seg_dynamic|cnt_1ms[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|cnt_1ms~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|cnt_1ms [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|cnt_1ms[15] .is_wysiwyg = "true";
defparam \u_seg_dynamic|cnt_1ms[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N22
cycloneive_lcell_comb \u_seg_dynamic|Equal0~0 (
// Equation(s):
// \u_seg_dynamic|Equal0~0_combout  = (\u_seg_dynamic|cnt_1ms [14] & (!\u_seg_dynamic|cnt_1ms [13] & (\u_seg_dynamic|cnt_1ms [15] & !\u_seg_dynamic|cnt_1ms [12])))

	.dataa(\u_seg_dynamic|cnt_1ms [14]),
	.datab(\u_seg_dynamic|cnt_1ms [13]),
	.datac(\u_seg_dynamic|cnt_1ms [15]),
	.datad(\u_seg_dynamic|cnt_1ms [12]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Equal0~0 .lut_mask = 16'h0020;
defparam \u_seg_dynamic|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N0
cycloneive_lcell_comb \u_seg_dynamic|Equal0~3 (
// Equation(s):
// \u_seg_dynamic|Equal0~3_combout  = (\u_seg_dynamic|cnt_1ms [3] & (\u_seg_dynamic|binary_8421_inst|cnt_shift [0] & \u_seg_dynamic|cnt_1ms [2]))

	.dataa(\u_seg_dynamic|cnt_1ms [3]),
	.datab(gnd),
	.datac(\u_seg_dynamic|binary_8421_inst|cnt_shift [0]),
	.datad(\u_seg_dynamic|cnt_1ms [2]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Equal0~3 .lut_mask = 16'hA000;
defparam \u_seg_dynamic|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N26
cycloneive_lcell_comb \u_seg_dynamic|Equal0~4 (
// Equation(s):
// \u_seg_dynamic|Equal0~4_combout  = (\u_seg_dynamic|Equal0~2_combout  & (\u_seg_dynamic|Equal0~1_combout  & (\u_seg_dynamic|Equal0~0_combout  & \u_seg_dynamic|Equal0~3_combout )))

	.dataa(\u_seg_dynamic|Equal0~2_combout ),
	.datab(\u_seg_dynamic|Equal0~1_combout ),
	.datac(\u_seg_dynamic|Equal0~0_combout ),
	.datad(\u_seg_dynamic|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Equal0~4 .lut_mask = 16'h8000;
defparam \u_seg_dynamic|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N24
cycloneive_lcell_comb \u_seg_dynamic|Equal1~0 (
// Equation(s):
// \u_seg_dynamic|Equal1~0_combout  = (\u_seg_dynamic|Equal0~4_combout  & !\u_seg_dynamic|cnt_1ms [0])

	.dataa(\u_seg_dynamic|Equal0~4_combout ),
	.datab(gnd),
	.datac(\u_seg_dynamic|cnt_1ms [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_dynamic|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Equal1~0 .lut_mask = 16'h0A0A;
defparam \u_seg_dynamic|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y2_N25
dffeas \u_seg_dynamic|flag_1ms (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|flag_1ms~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|flag_1ms .is_wysiwyg = "true";
defparam \u_seg_dynamic|flag_1ms .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N1
dffeas \u_seg_dynamic|SEL_NUM[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|SEL_NUM[0]~2_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|flag_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|SEL_NUM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|SEL_NUM[0] .is_wysiwyg = "true";
defparam \u_seg_dynamic|SEL_NUM[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N18
cycloneive_lcell_comb \u_seg_dynamic|SEL_NUM~1 (
// Equation(s):
// \u_seg_dynamic|SEL_NUM~1_combout  = (\u_seg_dynamic|SEL_NUM [0] & (\u_seg_dynamic|SEL_NUM [1] & !\u_seg_dynamic|SEL_NUM [2])) # (!\u_seg_dynamic|SEL_NUM [0] & ((\u_seg_dynamic|SEL_NUM [2])))

	.dataa(\u_seg_dynamic|SEL_NUM [1]),
	.datab(\u_seg_dynamic|SEL_NUM [0]),
	.datac(\u_seg_dynamic|SEL_NUM [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_dynamic|SEL_NUM~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|SEL_NUM~1 .lut_mask = 16'h3838;
defparam \u_seg_dynamic|SEL_NUM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N19
dffeas \u_seg_dynamic|SEL_NUM[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|SEL_NUM~1_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|flag_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|SEL_NUM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|SEL_NUM[2] .is_wysiwyg = "true";
defparam \u_seg_dynamic|SEL_NUM[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N30
cycloneive_lcell_comb \u_seg_dynamic|SEL_NUM~0 (
// Equation(s):
// \u_seg_dynamic|SEL_NUM~0_combout  = (\u_seg_dynamic|SEL_NUM [0] & (!\u_seg_dynamic|SEL_NUM [1] & !\u_seg_dynamic|SEL_NUM [2])) # (!\u_seg_dynamic|SEL_NUM [0] & (\u_seg_dynamic|SEL_NUM [1]))

	.dataa(gnd),
	.datab(\u_seg_dynamic|SEL_NUM [0]),
	.datac(\u_seg_dynamic|SEL_NUM [1]),
	.datad(\u_seg_dynamic|SEL_NUM [2]),
	.cin(gnd),
	.combout(\u_seg_dynamic|SEL_NUM~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|SEL_NUM~0 .lut_mask = 16'h303C;
defparam \u_seg_dynamic|SEL_NUM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N31
dffeas \u_seg_dynamic|SEL_NUM[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|SEL_NUM~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|flag_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|SEL_NUM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|SEL_NUM[1] .is_wysiwyg = "true";
defparam \u_seg_dynamic|SEL_NUM[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N6
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|Add0~2 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|Add0~2_combout  = (\u_seg_dynamic|binary_8421_inst|cnt_shift [1] & (!\u_seg_dynamic|binary_8421_inst|Add0~1 )) # (!\u_seg_dynamic|binary_8421_inst|cnt_shift [1] & ((\u_seg_dynamic|binary_8421_inst|Add0~1 ) # (GND)))
// \u_seg_dynamic|binary_8421_inst|Add0~3  = CARRY((!\u_seg_dynamic|binary_8421_inst|Add0~1 ) # (!\u_seg_dynamic|binary_8421_inst|cnt_shift [1]))

	.dataa(gnd),
	.datab(\u_seg_dynamic|binary_8421_inst|cnt_shift [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|binary_8421_inst|Add0~1 ),
	.combout(\u_seg_dynamic|binary_8421_inst|Add0~2_combout ),
	.cout(\u_seg_dynamic|binary_8421_inst|Add0~3 ));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \u_seg_dynamic|binary_8421_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N28
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|cnt_shift~0 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|cnt_shift~0_combout  = (\u_seg_dynamic|binary_8421_inst|Add0~2_combout  & ((!\u_seg_dynamic|cnt_1ms [0]) # (!\u_seg_dynamic|binary_8421_inst|Equal1~0_combout )))

	.dataa(\u_seg_dynamic|binary_8421_inst|Add0~2_combout ),
	.datab(gnd),
	.datac(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.datad(\u_seg_dynamic|cnt_1ms [0]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|cnt_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift~0 .lut_mask = 16'h0AAA;
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y2_N29
dffeas \u_seg_dynamic|binary_8421_inst|cnt_shift[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|cnt_shift~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|cnt_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift[1] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N14
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|Equal0~0 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|Equal0~0_combout  = (!\u_seg_dynamic|binary_8421_inst|cnt_shift [3] & !\u_seg_dynamic|binary_8421_inst|cnt_shift [1])

	.dataa(\u_seg_dynamic|binary_8421_inst|cnt_shift [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|cnt_shift [1]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|Equal0~0 .lut_mask = 16'h0055;
defparam \u_seg_dynamic|binary_8421_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N10
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|Add0~6 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|Add0~6_combout  = (\u_seg_dynamic|binary_8421_inst|cnt_shift [3] & (!\u_seg_dynamic|binary_8421_inst|Add0~5 )) # (!\u_seg_dynamic|binary_8421_inst|cnt_shift [3] & ((\u_seg_dynamic|binary_8421_inst|Add0~5 ) # (GND)))
// \u_seg_dynamic|binary_8421_inst|Add0~7  = CARRY((!\u_seg_dynamic|binary_8421_inst|Add0~5 ) # (!\u_seg_dynamic|binary_8421_inst|cnt_shift [3]))

	.dataa(\u_seg_dynamic|binary_8421_inst|cnt_shift [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|binary_8421_inst|Add0~5 ),
	.combout(\u_seg_dynamic|binary_8421_inst|Add0~6_combout ),
	.cout(\u_seg_dynamic|binary_8421_inst|Add0~7 ));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \u_seg_dynamic|binary_8421_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N12
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|Add0~8 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|Add0~8_combout  = \u_seg_dynamic|binary_8421_inst|Add0~7  $ (!\u_seg_dynamic|binary_8421_inst|cnt_shift [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|cnt_shift [4]),
	.cin(\u_seg_dynamic|binary_8421_inst|Add0~7 ),
	.combout(\u_seg_dynamic|binary_8421_inst|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|Add0~8 .lut_mask = 16'hF00F;
defparam \u_seg_dynamic|binary_8421_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N2
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|cnt_shift~1 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|cnt_shift~1_combout  = (\u_seg_dynamic|binary_8421_inst|Add0~8_combout  & ((!\u_seg_dynamic|cnt_1ms [0]) # (!\u_seg_dynamic|binary_8421_inst|Equal1~0_combout )))

	.dataa(\u_seg_dynamic|binary_8421_inst|Add0~8_combout ),
	.datab(gnd),
	.datac(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.datad(\u_seg_dynamic|cnt_1ms [0]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|cnt_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift~1 .lut_mask = 16'h0AAA;
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y2_N3
dffeas \u_seg_dynamic|binary_8421_inst|cnt_shift[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|cnt_shift~1_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|cnt_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift[4] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N30
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|Equal1~0 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|Equal1~0_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~0_combout  & (\u_seg_dynamic|binary_8421_inst|cnt_shift [2] & (\u_seg_dynamic|binary_8421_inst|cnt_shift [0] & \u_seg_dynamic|binary_8421_inst|cnt_shift [4])))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|cnt_shift [2]),
	.datac(\u_seg_dynamic|binary_8421_inst|cnt_shift [0]),
	.datad(\u_seg_dynamic|binary_8421_inst|cnt_shift [4]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|Equal1~0 .lut_mask = 16'h8000;
defparam \u_seg_dynamic|binary_8421_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N8
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|Add0~4 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|Add0~4_combout  = (\u_seg_dynamic|binary_8421_inst|cnt_shift [2] & (\u_seg_dynamic|binary_8421_inst|Add0~3  $ (GND))) # (!\u_seg_dynamic|binary_8421_inst|cnt_shift [2] & (!\u_seg_dynamic|binary_8421_inst|Add0~3  & VCC))
// \u_seg_dynamic|binary_8421_inst|Add0~5  = CARRY((\u_seg_dynamic|binary_8421_inst|cnt_shift [2] & !\u_seg_dynamic|binary_8421_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\u_seg_dynamic|binary_8421_inst|cnt_shift [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_dynamic|binary_8421_inst|Add0~3 ),
	.combout(\u_seg_dynamic|binary_8421_inst|Add0~4_combout ),
	.cout(\u_seg_dynamic|binary_8421_inst|Add0~5 ));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \u_seg_dynamic|binary_8421_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N24
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|cnt_shift~2 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|cnt_shift~2_combout  = (\u_seg_dynamic|binary_8421_inst|Add0~4_combout  & ((!\u_seg_dynamic|cnt_1ms [0]) # (!\u_seg_dynamic|binary_8421_inst|Equal1~0_combout )))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.datab(gnd),
	.datac(\u_seg_dynamic|binary_8421_inst|Add0~4_combout ),
	.datad(\u_seg_dynamic|cnt_1ms [0]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|cnt_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift~2 .lut_mask = 16'h50F0;
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y2_N25
dffeas \u_seg_dynamic|binary_8421_inst|cnt_shift[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|cnt_shift~2_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|cnt_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift[2] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y2_N11
dffeas \u_seg_dynamic|binary_8421_inst|cnt_shift[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|cnt_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift[3] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|cnt_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N0
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|LessThan6~0 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|LessThan6~0_combout  = (\u_seg_dynamic|binary_8421_inst|cnt_shift [3]) # ((\u_seg_dynamic|binary_8421_inst|cnt_shift [2] & ((\u_seg_dynamic|binary_8421_inst|cnt_shift [0]) # (\u_seg_dynamic|binary_8421_inst|cnt_shift 
// [1]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|cnt_shift [3]),
	.datab(\u_seg_dynamic|binary_8421_inst|cnt_shift [2]),
	.datac(\u_seg_dynamic|binary_8421_inst|cnt_shift [0]),
	.datad(\u_seg_dynamic|binary_8421_inst|cnt_shift [1]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|LessThan6~0 .lut_mask = 16'hEEEA;
defparam \u_seg_dynamic|binary_8421_inst|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N0
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|always1~0 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|always1~0_combout  = (\u_seg_dynamic|cnt_1ms [0]) # ((\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout  & \u_seg_dynamic|binary_8421_inst|cnt_shift [4]))

	.dataa(\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ),
	.datab(gnd),
	.datac(\u_seg_dynamic|binary_8421_inst|cnt_shift [4]),
	.datad(\u_seg_dynamic|cnt_1ms [0]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|always1~0 .lut_mask = 16'hFFA0;
defparam \u_seg_dynamic|binary_8421_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N22
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|Equal0~1 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|Equal0~1_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~0_combout  & (!\u_seg_dynamic|binary_8421_inst|cnt_shift [2] & (!\u_seg_dynamic|binary_8421_inst|cnt_shift [0] & !\u_seg_dynamic|binary_8421_inst|cnt_shift [4])))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|cnt_shift [2]),
	.datac(\u_seg_dynamic|binary_8421_inst|cnt_shift [0]),
	.datad(\u_seg_dynamic|binary_8421_inst|cnt_shift [4]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|Equal0~1 .lut_mask = 16'h0002;
defparam \u_seg_dynamic|binary_8421_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N20
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[19]~51 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[19]~51_combout  = ((\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout  & \u_seg_dynamic|binary_8421_inst|cnt_shift [4])) # (!\u_seg_dynamic|cnt_1ms [0])

	.dataa(\u_seg_dynamic|cnt_1ms [0]),
	.datab(\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|cnt_shift [4]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[19]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[19]~51 .lut_mask = 16'hDD55;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[19]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N16
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~69 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~69_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_key|key_value [1])) # (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [1] & 
// \u_seg_dynamic|binary_8421_inst|data_shift[19]~51_combout ))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_key|key_value [1]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [1]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift[19]~51_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~69_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~69 .lut_mask = 16'hD888;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y2_N17
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~69_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[1] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N18
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~68 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~68_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_key|key_value [2]))) # (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [1]))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [1]),
	.datac(\u_key|key_value [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~68_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~68 .lut_mask = 16'hE4E4;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N26
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[19]~70 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ) # ((\u_seg_dynamic|cnt_1ms [0] & ((!\u_seg_dynamic|binary_8421_inst|cnt_shift [4]) # (!\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout 
// ))))

	.dataa(\u_seg_dynamic|cnt_1ms [0]),
	.datab(\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datad(\u_seg_dynamic|binary_8421_inst|cnt_shift [4]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[19]~70 .lut_mask = 16'hF2FA;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[19]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y2_N19
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~68_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[2] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N18
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~67 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~67_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_key|key_value [3])) # (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|data_shift [2])))

	.dataa(gnd),
	.datab(\u_key|key_value [3]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [2]),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~67_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~67 .lut_mask = 16'hCCF0;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N19
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~67_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[3] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N4
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~66 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~66_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_key|key_value [4]))) # (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [3]))

	.dataa(gnd),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [3]),
	.datac(\u_key|key_value [4]),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~66_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~66 .lut_mask = 16'hF0CC;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N5
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~66_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[4] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N22
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~65 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~65_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_key|key_value [5])) # (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|data_shift [4])))

	.dataa(gnd),
	.datab(\u_key|key_value [5]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [4]),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~65_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~65 .lut_mask = 16'hCCF0;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N23
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~65_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[5] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N12
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~64 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~64_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_key|key_value [6])) # (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|data_shift [5])))

	.dataa(\u_key|key_value [6]),
	.datab(gnd),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [5]),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~64_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~64 .lut_mask = 16'hAAF0;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N13
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~64_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[6] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N26
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~63 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~63_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_key|key_value [7]))) # (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [6]))

	.dataa(\u_seg_dynamic|binary_8421_inst|data_shift [6]),
	.datab(gnd),
	.datac(\u_key|key_value [7]),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~63_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~63 .lut_mask = 16'hF0AA;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N27
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~63_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[7] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N0
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~62 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~62_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_key|key_value [8])) # (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|data_shift [7])))

	.dataa(gnd),
	.datab(\u_key|key_value [8]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [7]),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~62_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~62 .lut_mask = 16'hCCF0;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~62_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[8] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N14
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~61 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~61_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_key|key_value [9])) # (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|data_shift [8])))

	.dataa(\u_key|key_value [9]),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [8]),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~61_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~61 .lut_mask = 16'hAACC;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N15
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~61_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[9] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N8
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~60 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~60_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_key|key_value [10])) # (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|data_shift [9])))

	.dataa(gnd),
	.datab(\u_key|key_value [10]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [9]),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~60_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~60 .lut_mask = 16'hCCF0;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N9
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~60_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[10] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N6
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~59 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~59_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift [10] & !\u_seg_dynamic|binary_8421_inst|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [10]),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~59_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~59 .lut_mask = 16'h00F0;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N7
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~59_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[11] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N16
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~58 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~58_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift [11] & !\u_seg_dynamic|binary_8421_inst|Equal0~1_combout )

	.dataa(\u_seg_dynamic|binary_8421_inst|data_shift [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~58_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~58 .lut_mask = 16'h00AA;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N17
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~58_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[12] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N10
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~57 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~57_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift [12] & !\u_seg_dynamic|binary_8421_inst|Equal0~1_combout )

	.dataa(gnd),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [12]),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~57_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~57 .lut_mask = 16'h00CC;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N11
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~57_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[13] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~56 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~56_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift [13] & !\u_seg_dynamic|binary_8421_inst|Equal0~1_combout )

	.dataa(\u_seg_dynamic|binary_8421_inst|data_shift [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~56_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~56 .lut_mask = 16'h00AA;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N25
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~56_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[14] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~55 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~55_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift [14] & !\u_seg_dynamic|binary_8421_inst|Equal0~1_combout )

	.dataa(gnd),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [14]),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~55_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~55 .lut_mask = 16'h00CC;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N25
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~55_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[15] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N2
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~54 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~54_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift [15] & !\u_seg_dynamic|binary_8421_inst|Equal0~1_combout )

	.dataa(gnd),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [15]),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~54_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~54 .lut_mask = 16'h00CC;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N3
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~54_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[16] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N20
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~53 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~53_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift [16] & !\u_seg_dynamic|binary_8421_inst|Equal0~1_combout )

	.dataa(gnd),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [16]),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~53_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~53 .lut_mask = 16'h00CC;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N21
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~53_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[17] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N30
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~52 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~52_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift [17] & !\u_seg_dynamic|binary_8421_inst|Equal0~1_combout )

	.dataa(gnd),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [17]),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~52_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~52 .lut_mask = 16'h00CC;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N31
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~52_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[18] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N28
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~50 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~50_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift [18] & !\u_seg_dynamic|binary_8421_inst|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [18]),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~50_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~50 .lut_mask = 16'h00F0;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N29
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~50_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[19]~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[19] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N12
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~8 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~8_combout  = (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [19])) # 
// (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & ((!\u_seg_dynamic|binary_8421_inst|data_shift [20])))))

	.dataa(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [19]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [20]),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~8 .lut_mask = 16'h008D;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N6
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~22 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~22_combout  = (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [20] $ (((!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// !\u_seg_dynamic|binary_8421_inst|data_shift [21])))))

	.dataa(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [21]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [20]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~22 .lut_mask = 16'h3201;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N7
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~22_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[21]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[21] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N28
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[22]~30 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[22]~30_combout  = (\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [21])) # (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// (\u_seg_dynamic|binary_8421_inst|data_shift [22] $ (((\u_seg_dynamic|binary_8421_inst|data_shift [21]) # (\u_seg_dynamic|binary_8421_inst|data_shift [20])))))

	.dataa(\u_seg_dynamic|binary_8421_inst|data_shift [21]),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [22]),
	.datac(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [20]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[22]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[22]~30 .lut_mask = 16'hA3A6;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[22]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N8
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[22]~31 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[22]~31_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift[21]~10_combout  & (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift[22]~30_combout ))) # 
// (!\u_seg_dynamic|binary_8421_inst|data_shift[21]~10_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [22]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift[22]~30_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [22]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift[21]~10_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[22]~31 .lut_mask = 16'h44F0;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N9
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift[22]~31_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[22] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N14
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|LessThan0~0 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|LessThan0~0_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift [22] & ((\u_seg_dynamic|binary_8421_inst|data_shift [21]) # (\u_seg_dynamic|binary_8421_inst|data_shift [20])))

	.dataa(\u_seg_dynamic|binary_8421_inst|data_shift [21]),
	.datab(gnd),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [22]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [20]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|LessThan0~0 .lut_mask = 16'hF0A0;
defparam \u_seg_dynamic|binary_8421_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N8
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[23]~42 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[23]~42_combout  = (\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [22])))) # (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// (\u_seg_dynamic|binary_8421_inst|LessThan0~0_combout  $ ((\u_seg_dynamic|binary_8421_inst|data_shift [23]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|LessThan0~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [23]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [22]),
	.datad(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[23]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[23]~42 .lut_mask = 16'hF066;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[23]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N0
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[23]~43 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[23]~43_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift[21]~10_combout  & (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift[23]~42_combout ))) # 
// (!\u_seg_dynamic|binary_8421_inst|data_shift[21]~10_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [23]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift[23]~42_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [23]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift[21]~10_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[23]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[23]~43 .lut_mask = 16'h44F0;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[23]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N1
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift[23]~43_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[23] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N4
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[21]~9 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[21]~9_combout  = (!\u_seg_dynamic|binary_8421_inst|LessThan0~0_combout  & (!\u_seg_dynamic|cnt_1ms [0] & !\u_seg_dynamic|binary_8421_inst|data_shift [23]))

	.dataa(\u_seg_dynamic|binary_8421_inst|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\u_seg_dynamic|cnt_1ms [0]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [23]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[21]~9 .lut_mask = 16'h0005;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N26
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[21]~10 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[21]~10_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ) # ((!\u_seg_dynamic|binary_8421_inst|data_shift[21]~9_combout  & ((!\u_seg_dynamic|binary_8421_inst|cnt_shift [4]) # 
// (!\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift[21]~9_combout ),
	.datad(\u_seg_dynamic|binary_8421_inst|cnt_shift [4]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[21]~10 .lut_mask = 16'hABAF;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N13
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~8_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[21]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[20] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N21
dffeas \u_seg_dynamic|binary_8421_inst|unit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|binary_8421_inst|data_shift [20]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|unit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|unit[0] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|unit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N16
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~5 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~5_combout  = (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [23])) # 
// (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & ((!\u_seg_dynamic|binary_8421_inst|data_shift [24])))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [23]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [24]),
	.datad(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~5 .lut_mask = 16'h4405;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N6
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~21 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~21_combout  = (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [24] $ (((!\u_seg_dynamic|binary_8421_inst|data_shift [25] & 
// !\u_seg_dynamic|binary_8421_inst|always1~0_combout )))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [24]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [25]),
	.datad(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~21 .lut_mask = 16'h4441;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N7
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~21_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[26]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[25] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N12
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[26]~28 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[26]~28_combout  = (\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [25])) # (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// (\u_seg_dynamic|binary_8421_inst|data_shift [26] $ (((\u_seg_dynamic|binary_8421_inst|data_shift [25]) # (\u_seg_dynamic|binary_8421_inst|data_shift [24])))))

	.dataa(\u_seg_dynamic|binary_8421_inst|data_shift [25]),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [24]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [26]),
	.datad(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[26]~28 .lut_mask = 16'hAA1E;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N24
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[26]~29 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[26]~29_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift[26]~7_combout  & (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|data_shift[26]~28_combout )))) # 
// (!\u_seg_dynamic|binary_8421_inst|data_shift[26]~7_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [26]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift[26]~7_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [26]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift[26]~28_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[26]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[26]~29 .lut_mask = 16'h7430;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[26]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N25
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift[26]~29_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[26] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N10
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|LessThan1~0 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|LessThan1~0_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift [26] & ((\u_seg_dynamic|binary_8421_inst|data_shift [25]) # (\u_seg_dynamic|binary_8421_inst|data_shift [24])))

	.dataa(\u_seg_dynamic|binary_8421_inst|data_shift [25]),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [26]),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [24]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|LessThan1~0 .lut_mask = 16'hCC88;
defparam \u_seg_dynamic|binary_8421_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N18
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[27]~40 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[27]~40_combout  = (\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [26])))) # (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// (\u_seg_dynamic|binary_8421_inst|LessThan1~0_combout  $ (((\u_seg_dynamic|binary_8421_inst|data_shift [27])))))

	.dataa(\u_seg_dynamic|binary_8421_inst|LessThan1~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [26]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [27]),
	.datad(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[27]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[27]~40 .lut_mask = 16'hCC5A;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[27]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N22
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[27]~41 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[27]~41_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift[26]~7_combout  & (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|data_shift[27]~40_combout )))) # 
// (!\u_seg_dynamic|binary_8421_inst|data_shift[26]~7_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [27]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift[26]~7_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [27]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift[27]~40_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[27]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[27]~41 .lut_mask = 16'h7430;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[27]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N23
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift[27]~41_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[27] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N28
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[26]~6 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[26]~6_combout  = (!\u_seg_dynamic|binary_8421_inst|LessThan1~0_combout  & (!\u_seg_dynamic|cnt_1ms [0] & !\u_seg_dynamic|binary_8421_inst|data_shift [27]))

	.dataa(\u_seg_dynamic|binary_8421_inst|LessThan1~0_combout ),
	.datab(\u_seg_dynamic|cnt_1ms [0]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[26]~6 .lut_mask = 16'h0101;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N30
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[26]~7 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[26]~7_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ) # ((!\u_seg_dynamic|binary_8421_inst|data_shift[26]~6_combout  & ((!\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ) # 
// (!\u_seg_dynamic|binary_8421_inst|cnt_shift [4]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|cnt_shift [4]),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift[26]~6_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datad(\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[26]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[26]~7 .lut_mask = 16'hF1F3;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[26]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N17
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~5_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[26]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[24] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N6
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|ten[0]~feeder (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|ten[0]~feeder_combout  = \u_seg_dynamic|binary_8421_inst|data_shift [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [24]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|ten[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|ten[0]~feeder .lut_mask = 16'hFF00;
defparam \u_seg_dynamic|binary_8421_inst|ten[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N7
dffeas \u_seg_dynamic|binary_8421_inst|ten[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|ten[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|ten [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|ten[0] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|ten[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N20
cycloneive_lcell_comb \u_seg_dynamic|Mux4~0 (
// Equation(s):
// \u_seg_dynamic|Mux4~0_combout  = (\u_seg_dynamic|SEL_NUM [1] & (\u_seg_dynamic|SEL_NUM [0])) # (!\u_seg_dynamic|SEL_NUM [1] & ((\u_seg_dynamic|SEL_NUM [0] & ((\u_seg_dynamic|binary_8421_inst|ten [0]))) # (!\u_seg_dynamic|SEL_NUM [0] & 
// (\u_seg_dynamic|binary_8421_inst|unit [0]))))

	.dataa(\u_seg_dynamic|SEL_NUM [1]),
	.datab(\u_seg_dynamic|SEL_NUM [0]),
	.datac(\u_seg_dynamic|binary_8421_inst|unit [0]),
	.datad(\u_seg_dynamic|binary_8421_inst|ten [0]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux4~0 .lut_mask = 16'hDC98;
defparam \u_seg_dynamic|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N24
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~2 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~2_combout  = (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|always1~0_combout  & ((\u_seg_dynamic|binary_8421_inst|data_shift [27]))) # 
// (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (!\u_seg_dynamic|binary_8421_inst|data_shift [28]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [28]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [27]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~2 .lut_mask = 16'h2301;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y3_N25
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~2_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[28] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N26
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~20 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~20_combout  = (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [28] $ (((!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// !\u_seg_dynamic|binary_8421_inst|data_shift [29])))))

	.dataa(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [29]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [28]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~20 .lut_mask = 16'h3201;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y3_N27
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~20_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[29] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N0
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[30]~26 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[30]~26_combout  = (\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [29])))) # (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// (\u_seg_dynamic|binary_8421_inst|data_shift [30] $ (((\u_seg_dynamic|binary_8421_inst|data_shift [28]) # (\u_seg_dynamic|binary_8421_inst|data_shift [29])))))

	.dataa(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [28]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [29]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [30]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[30]~26 .lut_mask = 16'hA1F4;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N12
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[30]~27 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[30]~27_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift[30]~4_combout  & (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|data_shift[30]~26_combout )))) # 
// (!\u_seg_dynamic|binary_8421_inst|data_shift[30]~4_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [30]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift[30]~4_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [30]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift[30]~26_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[30]~27 .lut_mask = 16'h7430;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y3_N13
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift[30]~27_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[30] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N8
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|LessThan2~0 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|LessThan2~0_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift [30] & ((\u_seg_dynamic|binary_8421_inst|data_shift [29]) # (\u_seg_dynamic|binary_8421_inst|data_shift [28])))

	.dataa(\u_seg_dynamic|binary_8421_inst|data_shift [30]),
	.datab(gnd),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [29]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [28]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|LessThan2~0 .lut_mask = 16'hAAA0;
defparam \u_seg_dynamic|binary_8421_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N10
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[30]~3 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[30]~3_combout  = (!\u_seg_dynamic|binary_8421_inst|data_shift [31] & (!\u_seg_dynamic|binary_8421_inst|LessThan2~0_combout  & !\u_seg_dynamic|cnt_1ms [0]))

	.dataa(gnd),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [31]),
	.datac(\u_seg_dynamic|binary_8421_inst|LessThan2~0_combout ),
	.datad(\u_seg_dynamic|cnt_1ms [0]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[30]~3 .lut_mask = 16'h0003;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N4
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[30]~4 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[30]~4_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ) # ((!\u_seg_dynamic|binary_8421_inst|data_shift[30]~3_combout  & ((!\u_seg_dynamic|binary_8421_inst|cnt_shift [4]) # 
// (!\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ))))

	.dataa(\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|cnt_shift [4]),
	.datac(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift[30]~3_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[30]~4 .lut_mask = 16'hF0F7;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N20
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[31]~38 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[31]~38_combout  = (\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [30])) # (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// ((\u_seg_dynamic|binary_8421_inst|LessThan2~0_combout  $ (\u_seg_dynamic|binary_8421_inst|data_shift [31]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|data_shift [30]),
	.datab(\u_seg_dynamic|binary_8421_inst|LessThan2~0_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [31]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[31]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[31]~38 .lut_mask = 16'hA3AC;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[31]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N28
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[31]~39 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[31]~39_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift[30]~4_combout  & (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|data_shift[31]~38_combout )))) # 
// (!\u_seg_dynamic|binary_8421_inst|data_shift[30]~4_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [31]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift[30]~4_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [31]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift[31]~38_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[31]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[31]~39 .lut_mask = 16'h7430;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[31]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y3_N29
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift[31]~39_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[31] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N4
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~11 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~11_combout  = (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [31])) # 
// (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & ((!\u_seg_dynamic|binary_8421_inst|data_shift [32])))))

	.dataa(\u_seg_dynamic|binary_8421_inst|data_shift [31]),
	.datab(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [32]),
	.datad(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~11 .lut_mask = 16'h008B;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N10
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~23 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~23_combout  = (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [32] $ (((!\u_seg_dynamic|binary_8421_inst|data_shift [33] & 
// !\u_seg_dynamic|binary_8421_inst|always1~0_combout )))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [32]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [33]),
	.datad(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~23 .lut_mask = 16'h4441;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N11
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[33] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~23_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[33]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[33] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N14
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[34]~32 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[34]~32_combout  = (\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [33])))) # (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// (\u_seg_dynamic|binary_8421_inst|data_shift [34] $ (((\u_seg_dynamic|binary_8421_inst|data_shift [33]) # (\u_seg_dynamic|binary_8421_inst|data_shift [32])))))

	.dataa(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [34]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [33]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [32]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[34]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[34]~32 .lut_mask = 16'hB1B4;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[34]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N18
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[34]~33 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[34]~33_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift[33]~13_combout  & (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift[34]~32_combout ))) # 
// (!\u_seg_dynamic|binary_8421_inst|data_shift[33]~13_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [34]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift[34]~32_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [34]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift[33]~13_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[34]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[34]~33 .lut_mask = 16'h44F0;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[34]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y3_N19
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[34] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift[34]~33_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[34] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N22
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|LessThan3~0 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|LessThan3~0_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift [34] & ((\u_seg_dynamic|binary_8421_inst|data_shift [33]) # (\u_seg_dynamic|binary_8421_inst|data_shift [32])))

	.dataa(gnd),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [34]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [33]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [32]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|LessThan3~0 .lut_mask = 16'hCCC0;
defparam \u_seg_dynamic|binary_8421_inst|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N2
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[35]~44 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[35]~44_combout  = (\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [34])))) # (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// (\u_seg_dynamic|binary_8421_inst|LessThan3~0_combout  $ ((\u_seg_dynamic|binary_8421_inst|data_shift [35]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|LessThan3~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [35]),
	.datac(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [34]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[35]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[35]~44 .lut_mask = 16'hF606;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[35]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N30
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[35]~45 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[35]~45_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift[33]~13_combout  & (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift[35]~44_combout ))) # 
// (!\u_seg_dynamic|binary_8421_inst|data_shift[33]~13_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [35]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift[35]~44_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [35]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift[33]~13_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[35]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[35]~45 .lut_mask = 16'h44F0;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[35]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y3_N31
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[35] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift[35]~45_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[35] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N16
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[33]~12 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[33]~12_combout  = (!\u_seg_dynamic|binary_8421_inst|data_shift [35] & (!\u_seg_dynamic|binary_8421_inst|LessThan3~0_combout  & !\u_seg_dynamic|cnt_1ms [0]))

	.dataa(\u_seg_dynamic|binary_8421_inst|data_shift [35]),
	.datab(gnd),
	.datac(\u_seg_dynamic|binary_8421_inst|LessThan3~0_combout ),
	.datad(\u_seg_dynamic|cnt_1ms [0]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[33]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[33]~12 .lut_mask = 16'h0005;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[33]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N6
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[33]~13 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[33]~13_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ) # ((!\u_seg_dynamic|binary_8421_inst|data_shift[33]~12_combout  & ((!\u_seg_dynamic|binary_8421_inst|cnt_shift [4]) # 
// (!\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ))))

	.dataa(\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|cnt_shift [4]),
	.datac(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift[33]~12_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[33]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[33]~13 .lut_mask = 16'hF0F7;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[33]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N5
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~11_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[33]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[32] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N19
dffeas \u_seg_dynamic|binary_8421_inst|tho[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|binary_8421_inst|data_shift [32]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|tho [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|tho[0] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|tho[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N28
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|hun[0]~feeder (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|hun[0]~feeder_combout  = \u_seg_dynamic|binary_8421_inst|data_shift [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [28]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|hun[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|hun[0]~feeder .lut_mask = 16'hFF00;
defparam \u_seg_dynamic|binary_8421_inst|hun[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N29
dffeas \u_seg_dynamic|binary_8421_inst|hun[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|hun[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|hun [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|hun[0] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|hun[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N18
cycloneive_lcell_comb \u_seg_dynamic|Mux4~1 (
// Equation(s):
// \u_seg_dynamic|Mux4~1_combout  = (\u_seg_dynamic|SEL_NUM [1] & ((\u_seg_dynamic|Mux4~0_combout  & (\u_seg_dynamic|binary_8421_inst|tho [0])) # (!\u_seg_dynamic|Mux4~0_combout  & ((\u_seg_dynamic|binary_8421_inst|hun [0]))))) # (!\u_seg_dynamic|SEL_NUM [1] 
// & (\u_seg_dynamic|Mux4~0_combout ))

	.dataa(\u_seg_dynamic|SEL_NUM [1]),
	.datab(\u_seg_dynamic|Mux4~0_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|tho [0]),
	.datad(\u_seg_dynamic|binary_8421_inst|hun [0]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux4~1 .lut_mask = 16'hE6C4;
defparam \u_seg_dynamic|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N16
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~17 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~17_combout  = (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [35])) # 
// (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & ((!\u_seg_dynamic|binary_8421_inst|data_shift [36])))))

	.dataa(\u_seg_dynamic|binary_8421_inst|data_shift [35]),
	.datab(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [36]),
	.datad(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~17 .lut_mask = 16'h2203;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N4
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[38]~18 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[38]~18_combout  = (!\u_seg_dynamic|binary_8421_inst|LessThan4~0_combout  & (!\u_seg_dynamic|cnt_1ms [0] & !\u_seg_dynamic|binary_8421_inst|data_shift [39]))

	.dataa(\u_seg_dynamic|binary_8421_inst|LessThan4~0_combout ),
	.datab(gnd),
	.datac(\u_seg_dynamic|cnt_1ms [0]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [39]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[38]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[38]~18 .lut_mask = 16'h0005;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[38]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N18
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[38]~19 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[38]~19_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ) # ((!\u_seg_dynamic|binary_8421_inst|data_shift[38]~18_combout  & ((!\u_seg_dynamic|binary_8421_inst|cnt_shift [4]) # 
// (!\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ))))

	.dataa(\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift[38]~18_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datad(\u_seg_dynamic|binary_8421_inst|cnt_shift [4]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[38]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[38]~19 .lut_mask = 16'hF1F3;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[38]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y2_N17
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[36] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~17_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[38]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[36] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N14
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~25 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~25_combout  = (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [36] $ (((!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// !\u_seg_dynamic|binary_8421_inst|data_shift [37])))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [37]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [36]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~25 .lut_mask = 16'h5401;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y2_N15
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[37] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~25_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[38]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[37] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N22
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[38]~36 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[38]~36_combout  = (\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [37])))) # (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// (\u_seg_dynamic|binary_8421_inst|data_shift [38] $ (((\u_seg_dynamic|binary_8421_inst|data_shift [36]) # (\u_seg_dynamic|binary_8421_inst|data_shift [37])))))

	.dataa(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [38]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [36]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [37]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[38]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[38]~36 .lut_mask = 16'hBB14;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[38]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N6
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[38]~37 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[38]~37_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift[38]~19_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift[38]~36_combout  & (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ))) # 
// (!\u_seg_dynamic|binary_8421_inst|data_shift[38]~19_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [38]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|data_shift[38]~36_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [38]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift[38]~19_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[38]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[38]~37 .lut_mask = 16'h22F0;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[38]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y2_N7
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[38] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift[38]~37_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [38]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[38] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N10
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|LessThan4~0 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|LessThan4~0_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift [38] & ((\u_seg_dynamic|binary_8421_inst|data_shift [37]) # (\u_seg_dynamic|binary_8421_inst|data_shift [36])))

	.dataa(\u_seg_dynamic|binary_8421_inst|data_shift [37]),
	.datab(gnd),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [36]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [38]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|LessThan4~0 .lut_mask = 16'hFA00;
defparam \u_seg_dynamic|binary_8421_inst|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N14
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[39]~48 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[39]~48_combout  = (\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [38])))) # (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// (\u_seg_dynamic|binary_8421_inst|LessThan4~0_combout  $ ((\u_seg_dynamic|binary_8421_inst|data_shift [39]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|LessThan4~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [39]),
	.datac(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [38]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[39]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[39]~48 .lut_mask = 16'hF606;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[39]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N30
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[39]~49 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[39]~49_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift[38]~19_combout  & (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift[39]~48_combout ))) # 
// (!\u_seg_dynamic|binary_8421_inst|data_shift[38]~19_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [39]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift[39]~48_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [39]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift[38]~19_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[39]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[39]~49 .lut_mask = 16'h44F0;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[39]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y2_N31
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[39] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift[39]~49_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [39]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[39] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N24
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~14 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~14_combout  = (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|always1~0_combout  & ((\u_seg_dynamic|binary_8421_inst|data_shift [39]))) # 
// (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (!\u_seg_dynamic|binary_8421_inst|data_shift [40]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [40]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [39]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~14 .lut_mask = 16'h2301;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N2
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift~24 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift~24_combout  = (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & (\u_seg_dynamic|binary_8421_inst|data_shift [40] $ (((!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// !\u_seg_dynamic|binary_8421_inst|data_shift [41])))))

	.dataa(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [41]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [40]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift~24 .lut_mask = 16'h3201;
defparam \u_seg_dynamic|binary_8421_inst|data_shift~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y2_N3
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[41] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~24_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[40]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [41]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[41] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N20
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[42]~34 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[42]~34_combout  = (\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [41])))) # (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// (\u_seg_dynamic|binary_8421_inst|data_shift [42] $ (((\u_seg_dynamic|binary_8421_inst|data_shift [40]) # (\u_seg_dynamic|binary_8421_inst|data_shift [41])))))

	.dataa(\u_seg_dynamic|binary_8421_inst|data_shift [40]),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [41]),
	.datac(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [42]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[42]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[42]~34 .lut_mask = 16'hC1CE;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[42]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N0
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[42]~35 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[42]~35_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift[40]~16_combout  & (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|data_shift[42]~34_combout )))) # 
// (!\u_seg_dynamic|binary_8421_inst|data_shift[40]~16_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [42]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift[40]~16_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [42]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift[42]~34_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[42]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[42]~35 .lut_mask = 16'h7430;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[42]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y2_N1
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[42] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift[42]~35_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [42]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[42] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N12
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|LessThan5~0 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|LessThan5~0_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift [42] & ((\u_seg_dynamic|binary_8421_inst|data_shift [41]) # (\u_seg_dynamic|binary_8421_inst|data_shift [40])))

	.dataa(gnd),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [41]),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [40]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [42]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|LessThan5~0 .lut_mask = 16'hFC00;
defparam \u_seg_dynamic|binary_8421_inst|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N16
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[43]~46 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[43]~46_combout  = (\u_seg_dynamic|binary_8421_inst|always1~0_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [42])))) # (!\u_seg_dynamic|binary_8421_inst|always1~0_combout  & 
// (\u_seg_dynamic|binary_8421_inst|LessThan5~0_combout  $ ((\u_seg_dynamic|binary_8421_inst|data_shift [43]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|LessThan5~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift [43]),
	.datac(\u_seg_dynamic|binary_8421_inst|always1~0_combout ),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [42]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[43]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[43]~46 .lut_mask = 16'hF606;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[43]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N28
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[43]~47 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[43]~47_combout  = (\u_seg_dynamic|binary_8421_inst|data_shift[40]~16_combout  & (!\u_seg_dynamic|binary_8421_inst|Equal0~1_combout  & ((\u_seg_dynamic|binary_8421_inst|data_shift[43]~46_combout )))) # 
// (!\u_seg_dynamic|binary_8421_inst|data_shift[40]~16_combout  & (((\u_seg_dynamic|binary_8421_inst|data_shift [43]))))

	.dataa(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|data_shift[40]~16_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift [43]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift[43]~46_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[43]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[43]~47 .lut_mask = 16'h7430;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[43]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y2_N29
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[43] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift[43]~47_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [43]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[43] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N26
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[40]~15 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[40]~15_combout  = (!\u_seg_dynamic|binary_8421_inst|LessThan5~0_combout  & (!\u_seg_dynamic|cnt_1ms [0] & !\u_seg_dynamic|binary_8421_inst|data_shift [43]))

	.dataa(\u_seg_dynamic|binary_8421_inst|LessThan5~0_combout ),
	.datab(gnd),
	.datac(\u_seg_dynamic|cnt_1ms [0]),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [43]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[40]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[40]~15 .lut_mask = 16'h0005;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[40]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N8
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|data_shift[40]~16 (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|data_shift[40]~16_combout  = (\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ) # ((!\u_seg_dynamic|binary_8421_inst|data_shift[40]~15_combout  & ((!\u_seg_dynamic|binary_8421_inst|cnt_shift [4]) # 
// (!\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ))))

	.dataa(\u_seg_dynamic|binary_8421_inst|LessThan6~0_combout ),
	.datab(\u_seg_dynamic|binary_8421_inst|Equal0~1_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|data_shift[40]~15_combout ),
	.datad(\u_seg_dynamic|binary_8421_inst|cnt_shift [4]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|data_shift[40]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[40]~16 .lut_mask = 16'hCDCF;
defparam \u_seg_dynamic|binary_8421_inst|data_shift[40]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y2_N25
dffeas \u_seg_dynamic|binary_8421_inst|data_shift[40] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|data_shift~14_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|data_shift[40]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|data_shift [40]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|data_shift[40] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|data_shift[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N8
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|h_hun[0]~feeder (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|h_hun[0]~feeder_combout  = \u_seg_dynamic|binary_8421_inst|data_shift [40]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [40]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|h_hun[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|h_hun[0]~feeder .lut_mask = 16'hFF00;
defparam \u_seg_dynamic|binary_8421_inst|h_hun[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N9
dffeas \u_seg_dynamic|binary_8421_inst|h_hun[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|h_hun[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|h_hun [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|h_hun[0] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|h_hun[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N27
dffeas \u_seg_dynamic|binary_8421_inst|t_tho[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|binary_8421_inst|data_shift [36]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|t_tho [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|t_tho[0] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|t_tho[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N26
cycloneive_lcell_comb \u_seg_dynamic|Mux4~2 (
// Equation(s):
// \u_seg_dynamic|Mux4~2_combout  = (\u_seg_dynamic|SEL_NUM [0] & (\u_seg_dynamic|binary_8421_inst|h_hun [0])) # (!\u_seg_dynamic|SEL_NUM [0] & ((\u_seg_dynamic|binary_8421_inst|t_tho [0])))

	.dataa(gnd),
	.datab(\u_seg_dynamic|binary_8421_inst|h_hun [0]),
	.datac(\u_seg_dynamic|binary_8421_inst|t_tho [0]),
	.datad(\u_seg_dynamic|SEL_NUM [0]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux4~2 .lut_mask = 16'hCCF0;
defparam \u_seg_dynamic|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N0
cycloneive_lcell_comb \u_seg_dynamic|Mux4~3 (
// Equation(s):
// \u_seg_dynamic|Mux4~3_combout  = (\u_seg_dynamic|SEL_NUM [2] & (!\u_seg_dynamic|SEL_NUM [1] & ((\u_seg_dynamic|Mux4~2_combout )))) # (!\u_seg_dynamic|SEL_NUM [2] & (((\u_seg_dynamic|Mux4~1_combout ))))

	.dataa(\u_seg_dynamic|SEL_NUM [1]),
	.datab(\u_seg_dynamic|Mux4~1_combout ),
	.datac(\u_seg_dynamic|Mux4~2_combout ),
	.datad(\u_seg_dynamic|SEL_NUM [2]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux4~3 .lut_mask = 16'h50CC;
defparam \u_seg_dynamic|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N1
dffeas \u_seg_dynamic|DIG_NUM[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|DIG_NUM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|DIG_NUM[0] .is_wysiwyg = "true";
defparam \u_seg_dynamic|DIG_NUM[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N23
dffeas \u_seg_dynamic|binary_8421_inst|t_tho[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|binary_8421_inst|data_shift [38]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|t_tho [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|t_tho[2] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|t_tho[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N1
dffeas \u_seg_dynamic|binary_8421_inst|h_hun[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|binary_8421_inst|data_shift [42]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|h_hun [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|h_hun[2] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|h_hun[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N22
cycloneive_lcell_comb \u_seg_dynamic|Mux2~2 (
// Equation(s):
// \u_seg_dynamic|Mux2~2_combout  = (\u_seg_dynamic|SEL_NUM [0] & ((\u_seg_dynamic|binary_8421_inst|h_hun [2]))) # (!\u_seg_dynamic|SEL_NUM [0] & (\u_seg_dynamic|binary_8421_inst|t_tho [2]))

	.dataa(gnd),
	.datab(\u_seg_dynamic|SEL_NUM [0]),
	.datac(\u_seg_dynamic|binary_8421_inst|t_tho [2]),
	.datad(\u_seg_dynamic|binary_8421_inst|h_hun [2]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux2~2 .lut_mask = 16'hFC30;
defparam \u_seg_dynamic|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N28
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|hun[2]~feeder (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|hun[2]~feeder_combout  = \u_seg_dynamic|binary_8421_inst|data_shift [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [30]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|hun[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|hun[2]~feeder .lut_mask = 16'hFF00;
defparam \u_seg_dynamic|binary_8421_inst|hun[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N29
dffeas \u_seg_dynamic|binary_8421_inst|hun[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|hun[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|hun [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|hun[2] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|hun[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N19
dffeas \u_seg_dynamic|binary_8421_inst|tho[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|binary_8421_inst|data_shift [34]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|tho [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|tho[2] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|tho[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N16
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|ten[2]~feeder (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|ten[2]~feeder_combout  = \u_seg_dynamic|binary_8421_inst|data_shift [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [26]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|ten[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|ten[2]~feeder .lut_mask = 16'hFF00;
defparam \u_seg_dynamic|binary_8421_inst|ten[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N17
dffeas \u_seg_dynamic|binary_8421_inst|ten[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|ten[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|ten [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|ten[2] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|ten[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N23
dffeas \u_seg_dynamic|binary_8421_inst|unit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|binary_8421_inst|data_shift [22]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|unit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|unit[2] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|unit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N22
cycloneive_lcell_comb \u_seg_dynamic|Mux2~0 (
// Equation(s):
// \u_seg_dynamic|Mux2~0_combout  = (\u_seg_dynamic|SEL_NUM [1] & (((\u_seg_dynamic|SEL_NUM [0])))) # (!\u_seg_dynamic|SEL_NUM [1] & ((\u_seg_dynamic|SEL_NUM [0] & (\u_seg_dynamic|binary_8421_inst|ten [2])) # (!\u_seg_dynamic|SEL_NUM [0] & 
// ((\u_seg_dynamic|binary_8421_inst|unit [2])))))

	.dataa(\u_seg_dynamic|SEL_NUM [1]),
	.datab(\u_seg_dynamic|binary_8421_inst|ten [2]),
	.datac(\u_seg_dynamic|binary_8421_inst|unit [2]),
	.datad(\u_seg_dynamic|SEL_NUM [0]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux2~0 .lut_mask = 16'hEE50;
defparam \u_seg_dynamic|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N18
cycloneive_lcell_comb \u_seg_dynamic|Mux2~1 (
// Equation(s):
// \u_seg_dynamic|Mux2~1_combout  = (\u_seg_dynamic|SEL_NUM [1] & ((\u_seg_dynamic|Mux2~0_combout  & ((\u_seg_dynamic|binary_8421_inst|tho [2]))) # (!\u_seg_dynamic|Mux2~0_combout  & (\u_seg_dynamic|binary_8421_inst|hun [2])))) # (!\u_seg_dynamic|SEL_NUM [1] 
// & (((\u_seg_dynamic|Mux2~0_combout ))))

	.dataa(\u_seg_dynamic|SEL_NUM [1]),
	.datab(\u_seg_dynamic|binary_8421_inst|hun [2]),
	.datac(\u_seg_dynamic|binary_8421_inst|tho [2]),
	.datad(\u_seg_dynamic|Mux2~0_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux2~1 .lut_mask = 16'hF588;
defparam \u_seg_dynamic|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N24
cycloneive_lcell_comb \u_seg_dynamic|Mux2~3 (
// Equation(s):
// \u_seg_dynamic|Mux2~3_combout  = (\u_seg_dynamic|SEL_NUM [2] & (\u_seg_dynamic|Mux2~2_combout  & (!\u_seg_dynamic|SEL_NUM [1]))) # (!\u_seg_dynamic|SEL_NUM [2] & (((\u_seg_dynamic|Mux2~1_combout ))))

	.dataa(\u_seg_dynamic|SEL_NUM [2]),
	.datab(\u_seg_dynamic|Mux2~2_combout ),
	.datac(\u_seg_dynamic|SEL_NUM [1]),
	.datad(\u_seg_dynamic|Mux2~1_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux2~3 .lut_mask = 16'h5D08;
defparam \u_seg_dynamic|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N25
dffeas \u_seg_dynamic|DIG_NUM[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|DIG_NUM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|DIG_NUM[2] .is_wysiwyg = "true";
defparam \u_seg_dynamic|DIG_NUM[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N24
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|h_hun[1]~feeder (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|h_hun[1]~feeder_combout  = \u_seg_dynamic|binary_8421_inst|data_shift [41]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [41]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|h_hun[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|h_hun[1]~feeder .lut_mask = 16'hFF00;
defparam \u_seg_dynamic|binary_8421_inst|h_hun[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N25
dffeas \u_seg_dynamic|binary_8421_inst|h_hun[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|h_hun[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|h_hun [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|h_hun[1] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|h_hun[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N31
dffeas \u_seg_dynamic|binary_8421_inst|t_tho[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|binary_8421_inst|data_shift [37]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|t_tho [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|t_tho[1] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|t_tho[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N30
cycloneive_lcell_comb \u_seg_dynamic|Mux3~2 (
// Equation(s):
// \u_seg_dynamic|Mux3~2_combout  = (\u_seg_dynamic|SEL_NUM [0] & (\u_seg_dynamic|binary_8421_inst|h_hun [1])) # (!\u_seg_dynamic|SEL_NUM [0] & ((\u_seg_dynamic|binary_8421_inst|t_tho [1])))

	.dataa(gnd),
	.datab(\u_seg_dynamic|binary_8421_inst|h_hun [1]),
	.datac(\u_seg_dynamic|binary_8421_inst|t_tho [1]),
	.datad(\u_seg_dynamic|SEL_NUM [0]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux3~2 .lut_mask = 16'hCCF0;
defparam \u_seg_dynamic|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N5
dffeas \u_seg_dynamic|binary_8421_inst|hun[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|binary_8421_inst|data_shift [29]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|hun [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|hun[1] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|hun[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N3
dffeas \u_seg_dynamic|binary_8421_inst|tho[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|binary_8421_inst|data_shift [33]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|tho [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|tho[1] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|tho[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N13
dffeas \u_seg_dynamic|binary_8421_inst|unit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|binary_8421_inst|data_shift [21]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|unit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|unit[1] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|unit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N10
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|ten[1]~feeder (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|ten[1]~feeder_combout  = \u_seg_dynamic|binary_8421_inst|data_shift [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [25]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|ten[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|ten[1]~feeder .lut_mask = 16'hFF00;
defparam \u_seg_dynamic|binary_8421_inst|ten[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N11
dffeas \u_seg_dynamic|binary_8421_inst|ten[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|ten[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|ten [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|ten[1] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|ten[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N12
cycloneive_lcell_comb \u_seg_dynamic|Mux3~0 (
// Equation(s):
// \u_seg_dynamic|Mux3~0_combout  = (\u_seg_dynamic|SEL_NUM [1] & (\u_seg_dynamic|SEL_NUM [0])) # (!\u_seg_dynamic|SEL_NUM [1] & ((\u_seg_dynamic|SEL_NUM [0] & ((\u_seg_dynamic|binary_8421_inst|ten [1]))) # (!\u_seg_dynamic|SEL_NUM [0] & 
// (\u_seg_dynamic|binary_8421_inst|unit [1]))))

	.dataa(\u_seg_dynamic|SEL_NUM [1]),
	.datab(\u_seg_dynamic|SEL_NUM [0]),
	.datac(\u_seg_dynamic|binary_8421_inst|unit [1]),
	.datad(\u_seg_dynamic|binary_8421_inst|ten [1]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux3~0 .lut_mask = 16'hDC98;
defparam \u_seg_dynamic|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N2
cycloneive_lcell_comb \u_seg_dynamic|Mux3~1 (
// Equation(s):
// \u_seg_dynamic|Mux3~1_combout  = (\u_seg_dynamic|SEL_NUM [1] & ((\u_seg_dynamic|Mux3~0_combout  & ((\u_seg_dynamic|binary_8421_inst|tho [1]))) # (!\u_seg_dynamic|Mux3~0_combout  & (\u_seg_dynamic|binary_8421_inst|hun [1])))) # (!\u_seg_dynamic|SEL_NUM [1] 
// & (((\u_seg_dynamic|Mux3~0_combout ))))

	.dataa(\u_seg_dynamic|SEL_NUM [1]),
	.datab(\u_seg_dynamic|binary_8421_inst|hun [1]),
	.datac(\u_seg_dynamic|binary_8421_inst|tho [1]),
	.datad(\u_seg_dynamic|Mux3~0_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux3~1 .lut_mask = 16'hF588;
defparam \u_seg_dynamic|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N14
cycloneive_lcell_comb \u_seg_dynamic|Mux3~3 (
// Equation(s):
// \u_seg_dynamic|Mux3~3_combout  = (\u_seg_dynamic|SEL_NUM [2] & (\u_seg_dynamic|Mux3~2_combout  & ((!\u_seg_dynamic|SEL_NUM [1])))) # (!\u_seg_dynamic|SEL_NUM [2] & (((\u_seg_dynamic|Mux3~1_combout ))))

	.dataa(\u_seg_dynamic|Mux3~2_combout ),
	.datab(\u_seg_dynamic|Mux3~1_combout ),
	.datac(\u_seg_dynamic|SEL_NUM [1]),
	.datad(\u_seg_dynamic|SEL_NUM [2]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux3~3 .lut_mask = 16'h0ACC;
defparam \u_seg_dynamic|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N15
dffeas \u_seg_dynamic|DIG_NUM[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|DIG_NUM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|DIG_NUM[1] .is_wysiwyg = "true";
defparam \u_seg_dynamic|DIG_NUM[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N25
dffeas \u_seg_dynamic|binary_8421_inst|unit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|binary_8421_inst|data_shift [23]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|unit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|unit[3] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|unit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N2
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|ten[3]~feeder (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|ten[3]~feeder_combout  = \u_seg_dynamic|binary_8421_inst|data_shift [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [27]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|ten[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|ten[3]~feeder .lut_mask = 16'hFF00;
defparam \u_seg_dynamic|binary_8421_inst|ten[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N3
dffeas \u_seg_dynamic|binary_8421_inst|ten[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|ten[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|ten [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|ten[3] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|ten[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N24
cycloneive_lcell_comb \u_seg_dynamic|Mux1~0 (
// Equation(s):
// \u_seg_dynamic|Mux1~0_combout  = (\u_seg_dynamic|SEL_NUM [1] & (\u_seg_dynamic|SEL_NUM [0])) # (!\u_seg_dynamic|SEL_NUM [1] & ((\u_seg_dynamic|SEL_NUM [0] & ((\u_seg_dynamic|binary_8421_inst|ten [3]))) # (!\u_seg_dynamic|SEL_NUM [0] & 
// (\u_seg_dynamic|binary_8421_inst|unit [3]))))

	.dataa(\u_seg_dynamic|SEL_NUM [1]),
	.datab(\u_seg_dynamic|SEL_NUM [0]),
	.datac(\u_seg_dynamic|binary_8421_inst|unit [3]),
	.datad(\u_seg_dynamic|binary_8421_inst|ten [3]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux1~0 .lut_mask = 16'hDC98;
defparam \u_seg_dynamic|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N7
dffeas \u_seg_dynamic|binary_8421_inst|tho[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|binary_8421_inst|data_shift [35]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|tho [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|tho[3] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|tho[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N17
dffeas \u_seg_dynamic|binary_8421_inst|hun[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|binary_8421_inst|data_shift [31]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|hun [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|hun[3] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|hun[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N6
cycloneive_lcell_comb \u_seg_dynamic|Mux1~1 (
// Equation(s):
// \u_seg_dynamic|Mux1~1_combout  = (\u_seg_dynamic|SEL_NUM [1] & ((\u_seg_dynamic|Mux1~0_combout  & (\u_seg_dynamic|binary_8421_inst|tho [3])) # (!\u_seg_dynamic|Mux1~0_combout  & ((\u_seg_dynamic|binary_8421_inst|hun [3]))))) # (!\u_seg_dynamic|SEL_NUM [1] 
// & (\u_seg_dynamic|Mux1~0_combout ))

	.dataa(\u_seg_dynamic|SEL_NUM [1]),
	.datab(\u_seg_dynamic|Mux1~0_combout ),
	.datac(\u_seg_dynamic|binary_8421_inst|tho [3]),
	.datad(\u_seg_dynamic|binary_8421_inst|hun [3]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux1~1 .lut_mask = 16'hE6C4;
defparam \u_seg_dynamic|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N15
dffeas \u_seg_dynamic|binary_8421_inst|t_tho[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|binary_8421_inst|data_shift [39]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|t_tho [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|t_tho[3] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|t_tho[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N20
cycloneive_lcell_comb \u_seg_dynamic|binary_8421_inst|h_hun[3]~feeder (
// Equation(s):
// \u_seg_dynamic|binary_8421_inst|h_hun[3]~feeder_combout  = \u_seg_dynamic|binary_8421_inst|data_shift [43]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|binary_8421_inst|data_shift [43]),
	.cin(gnd),
	.combout(\u_seg_dynamic|binary_8421_inst|h_hun[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|h_hun[3]~feeder .lut_mask = 16'hFF00;
defparam \u_seg_dynamic|binary_8421_inst|h_hun[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N21
dffeas \u_seg_dynamic|binary_8421_inst|h_hun[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|binary_8421_inst|h_hun[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_dynamic|binary_8421_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|binary_8421_inst|h_hun [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|binary_8421_inst|h_hun[3] .is_wysiwyg = "true";
defparam \u_seg_dynamic|binary_8421_inst|h_hun[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N14
cycloneive_lcell_comb \u_seg_dynamic|Mux1~2 (
// Equation(s):
// \u_seg_dynamic|Mux1~2_combout  = (\u_seg_dynamic|SEL_NUM [0] & ((\u_seg_dynamic|binary_8421_inst|h_hun [3]))) # (!\u_seg_dynamic|SEL_NUM [0] & (\u_seg_dynamic|binary_8421_inst|t_tho [3]))

	.dataa(gnd),
	.datab(\u_seg_dynamic|SEL_NUM [0]),
	.datac(\u_seg_dynamic|binary_8421_inst|t_tho [3]),
	.datad(\u_seg_dynamic|binary_8421_inst|h_hun [3]),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux1~2 .lut_mask = 16'hFC30;
defparam \u_seg_dynamic|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N12
cycloneive_lcell_comb \u_seg_dynamic|Mux1~3 (
// Equation(s):
// \u_seg_dynamic|Mux1~3_combout  = (\u_seg_dynamic|SEL_NUM [2] & (((!\u_seg_dynamic|SEL_NUM [1] & \u_seg_dynamic|Mux1~2_combout )))) # (!\u_seg_dynamic|SEL_NUM [2] & (\u_seg_dynamic|Mux1~1_combout ))

	.dataa(\u_seg_dynamic|SEL_NUM [2]),
	.datab(\u_seg_dynamic|Mux1~1_combout ),
	.datac(\u_seg_dynamic|SEL_NUM [1]),
	.datad(\u_seg_dynamic|Mux1~2_combout ),
	.cin(gnd),
	.combout(\u_seg_dynamic|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Mux1~3 .lut_mask = 16'h4E44;
defparam \u_seg_dynamic|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N13
dffeas \u_seg_dynamic|DIG_NUM[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|DIG_NUM [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|DIG_NUM[3] .is_wysiwyg = "true";
defparam \u_seg_dynamic|DIG_NUM[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N24
cycloneive_lcell_comb \u_seg_dynamic|WideOr8~0 (
// Equation(s):
// \u_seg_dynamic|WideOr8~0_combout  = (\u_seg_dynamic|DIG_NUM [1] & (((\u_seg_dynamic|DIG_NUM [2]) # (!\u_seg_dynamic|DIG_NUM [3])))) # (!\u_seg_dynamic|DIG_NUM [1] & ((\u_seg_dynamic|DIG_NUM [3]) # (\u_seg_dynamic|DIG_NUM [0] $ (!\u_seg_dynamic|DIG_NUM 
// [2]))))

	.dataa(\u_seg_dynamic|DIG_NUM [0]),
	.datab(\u_seg_dynamic|DIG_NUM [2]),
	.datac(\u_seg_dynamic|DIG_NUM [1]),
	.datad(\u_seg_dynamic|DIG_NUM [3]),
	.cin(gnd),
	.combout(\u_seg_dynamic|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|WideOr8~0 .lut_mask = 16'hCFF9;
defparam \u_seg_dynamic|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N25
dffeas \u_seg_dynamic|seg_d0[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|seg_d0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|seg_d0[0] .is_wysiwyg = "true";
defparam \u_seg_dynamic|seg_d0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N2
cycloneive_lcell_comb \u_seg_dynamic|WideOr7~0 (
// Equation(s):
// \u_seg_dynamic|WideOr7~0_combout  = (\u_seg_dynamic|DIG_NUM [2] & ((\u_seg_dynamic|DIG_NUM [3]) # (\u_seg_dynamic|DIG_NUM [0] $ (!\u_seg_dynamic|DIG_NUM [1])))) # (!\u_seg_dynamic|DIG_NUM [2] & (((!\u_seg_dynamic|DIG_NUM [3]) # (!\u_seg_dynamic|DIG_NUM 
// [1]))))

	.dataa(\u_seg_dynamic|DIG_NUM [0]),
	.datab(\u_seg_dynamic|DIG_NUM [2]),
	.datac(\u_seg_dynamic|DIG_NUM [1]),
	.datad(\u_seg_dynamic|DIG_NUM [3]),
	.cin(gnd),
	.combout(\u_seg_dynamic|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|WideOr7~0 .lut_mask = 16'hCFB7;
defparam \u_seg_dynamic|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N3
dffeas \u_seg_dynamic|seg_d0[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|seg_d0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|seg_d0[1] .is_wysiwyg = "true";
defparam \u_seg_dynamic|seg_d0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N4
cycloneive_lcell_comb \u_seg_dynamic|WideOr6~0 (
// Equation(s):
// \u_seg_dynamic|WideOr6~0_combout  = (\u_seg_dynamic|DIG_NUM [2]) # (((\u_seg_dynamic|DIG_NUM [0] & !\u_seg_dynamic|DIG_NUM [3])) # (!\u_seg_dynamic|DIG_NUM [1]))

	.dataa(\u_seg_dynamic|DIG_NUM [0]),
	.datab(\u_seg_dynamic|DIG_NUM [2]),
	.datac(\u_seg_dynamic|DIG_NUM [1]),
	.datad(\u_seg_dynamic|DIG_NUM [3]),
	.cin(gnd),
	.combout(\u_seg_dynamic|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|WideOr6~0 .lut_mask = 16'hCFEF;
defparam \u_seg_dynamic|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N5
dffeas \u_seg_dynamic|seg_d0[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|seg_d0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|seg_d0[2] .is_wysiwyg = "true";
defparam \u_seg_dynamic|seg_d0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N6
cycloneive_lcell_comb \u_seg_dynamic|WideOr5~0 (
// Equation(s):
// \u_seg_dynamic|WideOr5~0_combout  = (\u_seg_dynamic|DIG_NUM [2] & ((\u_seg_dynamic|DIG_NUM [3]) # (\u_seg_dynamic|DIG_NUM [0] $ (\u_seg_dynamic|DIG_NUM [1])))) # (!\u_seg_dynamic|DIG_NUM [2] & ((\u_seg_dynamic|DIG_NUM [1] & ((!\u_seg_dynamic|DIG_NUM 
// [3]))) # (!\u_seg_dynamic|DIG_NUM [1] & ((\u_seg_dynamic|DIG_NUM [3]) # (!\u_seg_dynamic|DIG_NUM [0])))))

	.dataa(\u_seg_dynamic|DIG_NUM [0]),
	.datab(\u_seg_dynamic|DIG_NUM [2]),
	.datac(\u_seg_dynamic|DIG_NUM [1]),
	.datad(\u_seg_dynamic|DIG_NUM [3]),
	.cin(gnd),
	.combout(\u_seg_dynamic|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|WideOr5~0 .lut_mask = 16'hCF79;
defparam \u_seg_dynamic|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N7
dffeas \u_seg_dynamic|seg_d0[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|seg_d0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|seg_d0[3] .is_wysiwyg = "true";
defparam \u_seg_dynamic|seg_d0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N0
cycloneive_lcell_comb \u_seg_dynamic|WideOr4~0 (
// Equation(s):
// \u_seg_dynamic|WideOr4~0_combout  = (\u_seg_dynamic|DIG_NUM [2] & ((\u_seg_dynamic|DIG_NUM [3]) # ((!\u_seg_dynamic|DIG_NUM [0] & \u_seg_dynamic|DIG_NUM [1])))) # (!\u_seg_dynamic|DIG_NUM [2] & (!\u_seg_dynamic|DIG_NUM [0] & ((!\u_seg_dynamic|DIG_NUM [3]) 
// # (!\u_seg_dynamic|DIG_NUM [1]))))

	.dataa(\u_seg_dynamic|DIG_NUM [0]),
	.datab(\u_seg_dynamic|DIG_NUM [2]),
	.datac(\u_seg_dynamic|DIG_NUM [1]),
	.datad(\u_seg_dynamic|DIG_NUM [3]),
	.cin(gnd),
	.combout(\u_seg_dynamic|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|WideOr4~0 .lut_mask = 16'hCD51;
defparam \u_seg_dynamic|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N1
dffeas \u_seg_dynamic|seg_d0[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|seg_d0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|seg_d0[4] .is_wysiwyg = "true";
defparam \u_seg_dynamic|seg_d0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N26
cycloneive_lcell_comb \u_seg_dynamic|WideOr3~0 (
// Equation(s):
// \u_seg_dynamic|WideOr3~0_combout  = (\u_seg_dynamic|DIG_NUM [2] & (((\u_seg_dynamic|DIG_NUM [3]) # (!\u_seg_dynamic|DIG_NUM [1])) # (!\u_seg_dynamic|DIG_NUM [0]))) # (!\u_seg_dynamic|DIG_NUM [2] & (!\u_seg_dynamic|DIG_NUM [1] & ((\u_seg_dynamic|DIG_NUM 
// [3]) # (!\u_seg_dynamic|DIG_NUM [0]))))

	.dataa(\u_seg_dynamic|DIG_NUM [0]),
	.datab(\u_seg_dynamic|DIG_NUM [2]),
	.datac(\u_seg_dynamic|DIG_NUM [1]),
	.datad(\u_seg_dynamic|DIG_NUM [3]),
	.cin(gnd),
	.combout(\u_seg_dynamic|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|WideOr3~0 .lut_mask = 16'hCF4D;
defparam \u_seg_dynamic|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N27
dffeas \u_seg_dynamic|seg_d0[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|seg_d0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|seg_d0[5] .is_wysiwyg = "true";
defparam \u_seg_dynamic|seg_d0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N28
cycloneive_lcell_comb \u_seg_dynamic|WideOr2~0 (
// Equation(s):
// \u_seg_dynamic|WideOr2~0_combout  = (\u_seg_dynamic|DIG_NUM [2] & (!\u_seg_dynamic|DIG_NUM [3] & ((!\u_seg_dynamic|DIG_NUM [1]) # (!\u_seg_dynamic|DIG_NUM [0])))) # (!\u_seg_dynamic|DIG_NUM [2] & ((\u_seg_dynamic|DIG_NUM [1] & ((!\u_seg_dynamic|DIG_NUM 
// [3]) # (!\u_seg_dynamic|DIG_NUM [0]))) # (!\u_seg_dynamic|DIG_NUM [1] & ((\u_seg_dynamic|DIG_NUM [3])))))

	.dataa(\u_seg_dynamic|DIG_NUM [0]),
	.datab(\u_seg_dynamic|DIG_NUM [2]),
	.datac(\u_seg_dynamic|DIG_NUM [1]),
	.datad(\u_seg_dynamic|DIG_NUM [3]),
	.cin(gnd),
	.combout(\u_seg_dynamic|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|WideOr2~0 .lut_mask = 16'h137C;
defparam \u_seg_dynamic|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N29
dffeas \u_seg_dynamic|seg_d0[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|seg_d0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|seg_d0[6] .is_wysiwyg = "true";
defparam \u_seg_dynamic|seg_d0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N18
cycloneive_lcell_comb \u_seg_dynamic|dot_disp~feeder (
// Equation(s):
// \u_seg_dynamic|dot_disp~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_dynamic|dot_disp~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|dot_disp~feeder .lut_mask = 16'hFFFF;
defparam \u_seg_dynamic|dot_disp~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N19
dffeas \u_seg_dynamic|dot_disp (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|dot_disp~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|dot_disp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|dot_disp .is_wysiwyg = "true";
defparam \u_seg_dynamic|dot_disp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N22
cycloneive_lcell_comb \u_seg_dynamic|seg_d0~0 (
// Equation(s):
// \u_seg_dynamic|seg_d0~0_combout  = (!\u_seg_dynamic|dot_disp~q  & (((!\u_seg_dynamic|DIG_NUM [2] & !\u_seg_dynamic|DIG_NUM [1])) # (!\u_seg_dynamic|DIG_NUM [3])))

	.dataa(\u_seg_dynamic|DIG_NUM [3]),
	.datab(\u_seg_dynamic|DIG_NUM [2]),
	.datac(\u_seg_dynamic|DIG_NUM [1]),
	.datad(\u_seg_dynamic|dot_disp~q ),
	.cin(gnd),
	.combout(\u_seg_dynamic|seg_d0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|seg_d0~0 .lut_mask = 16'h0057;
defparam \u_seg_dynamic|seg_d0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N23
dffeas \u_seg_dynamic|seg_d0[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|seg_d0~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|seg_d0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|seg_d0[7] .is_wysiwyg = "true";
defparam \u_seg_dynamic|seg_d0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N13
dffeas \u_seg_dynamic|SEL_NUM_d1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_dynamic|SEL_NUM [1]),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|SEL_NUM_d1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|SEL_NUM_d1[1] .is_wysiwyg = "true";
defparam \u_seg_dynamic|SEL_NUM_d1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N4
cycloneive_lcell_comb \u_seg_dynamic|SEL_NUM_d1[0]~feeder (
// Equation(s):
// \u_seg_dynamic|SEL_NUM_d1[0]~feeder_combout  = \u_seg_dynamic|SEL_NUM [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|SEL_NUM [0]),
	.cin(gnd),
	.combout(\u_seg_dynamic|SEL_NUM_d1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|SEL_NUM_d1[0]~feeder .lut_mask = 16'hFF00;
defparam \u_seg_dynamic|SEL_NUM_d1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N5
dffeas \u_seg_dynamic|SEL_NUM_d1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|SEL_NUM_d1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|SEL_NUM_d1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|SEL_NUM_d1[0] .is_wysiwyg = "true";
defparam \u_seg_dynamic|SEL_NUM_d1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N22
cycloneive_lcell_comb \u_seg_dynamic|SEL_NUM_d1[2]~feeder (
// Equation(s):
// \u_seg_dynamic|SEL_NUM_d1[2]~feeder_combout  = \u_seg_dynamic|SEL_NUM [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_dynamic|SEL_NUM [2]),
	.cin(gnd),
	.combout(\u_seg_dynamic|SEL_NUM_d1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|SEL_NUM_d1[2]~feeder .lut_mask = 16'hFF00;
defparam \u_seg_dynamic|SEL_NUM_d1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N23
dffeas \u_seg_dynamic|SEL_NUM_d1[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|SEL_NUM_d1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|SEL_NUM_d1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|SEL_NUM_d1[2] .is_wysiwyg = "true";
defparam \u_seg_dynamic|SEL_NUM_d1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N24
cycloneive_lcell_comb \u_seg_dynamic|WideOr0~0 (
// Equation(s):
// \u_seg_dynamic|WideOr0~0_combout  = (\u_seg_dynamic|SEL_NUM_d1 [1] & ((!\u_seg_dynamic|SEL_NUM_d1 [2]))) # (!\u_seg_dynamic|SEL_NUM_d1 [1] & ((\u_seg_dynamic|SEL_NUM_d1 [0]) # (\u_seg_dynamic|SEL_NUM_d1 [2])))

	.dataa(\u_seg_dynamic|SEL_NUM_d1 [1]),
	.datab(\u_seg_dynamic|SEL_NUM_d1 [0]),
	.datac(\u_seg_dynamic|SEL_NUM_d1 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_dynamic|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|WideOr0~0 .lut_mask = 16'h5E5E;
defparam \u_seg_dynamic|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N25
dffeas \u_seg_dynamic|sel_d0[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|sel_d0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|sel_d0[0] .is_wysiwyg = "true";
defparam \u_seg_dynamic|sel_d0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N26
cycloneive_lcell_comb \u_seg_dynamic|Decoder0~0 (
// Equation(s):
// \u_seg_dynamic|Decoder0~0_combout  = (\u_seg_dynamic|SEL_NUM_d1 [1]) # ((\u_seg_dynamic|SEL_NUM_d1 [2]) # (!\u_seg_dynamic|SEL_NUM_d1 [0]))

	.dataa(\u_seg_dynamic|SEL_NUM_d1 [1]),
	.datab(\u_seg_dynamic|SEL_NUM_d1 [0]),
	.datac(\u_seg_dynamic|SEL_NUM_d1 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_dynamic|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Decoder0~0 .lut_mask = 16'hFBFB;
defparam \u_seg_dynamic|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N27
dffeas \u_seg_dynamic|sel_d0[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|sel_d0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|sel_d0[1] .is_wysiwyg = "true";
defparam \u_seg_dynamic|sel_d0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N28
cycloneive_lcell_comb \u_seg_dynamic|Decoder0~1 (
// Equation(s):
// \u_seg_dynamic|Decoder0~1_combout  = ((\u_seg_dynamic|SEL_NUM_d1 [0]) # (\u_seg_dynamic|SEL_NUM_d1 [2])) # (!\u_seg_dynamic|SEL_NUM_d1 [1])

	.dataa(\u_seg_dynamic|SEL_NUM_d1 [1]),
	.datab(\u_seg_dynamic|SEL_NUM_d1 [0]),
	.datac(\u_seg_dynamic|SEL_NUM_d1 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_dynamic|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Decoder0~1 .lut_mask = 16'hFDFD;
defparam \u_seg_dynamic|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N29
dffeas \u_seg_dynamic|sel_d0[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|sel_d0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|sel_d0[2] .is_wysiwyg = "true";
defparam \u_seg_dynamic|sel_d0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N10
cycloneive_lcell_comb \u_seg_dynamic|Decoder0~2 (
// Equation(s):
// \u_seg_dynamic|Decoder0~2_combout  = ((\u_seg_dynamic|SEL_NUM_d1 [2]) # (!\u_seg_dynamic|SEL_NUM_d1 [0])) # (!\u_seg_dynamic|SEL_NUM_d1 [1])

	.dataa(\u_seg_dynamic|SEL_NUM_d1 [1]),
	.datab(\u_seg_dynamic|SEL_NUM_d1 [0]),
	.datac(\u_seg_dynamic|SEL_NUM_d1 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_dynamic|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Decoder0~2 .lut_mask = 16'hF7F7;
defparam \u_seg_dynamic|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N11
dffeas \u_seg_dynamic|sel_d0[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|sel_d0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|sel_d0[3] .is_wysiwyg = "true";
defparam \u_seg_dynamic|sel_d0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N8
cycloneive_lcell_comb \u_seg_dynamic|Decoder0~3 (
// Equation(s):
// \u_seg_dynamic|Decoder0~3_combout  = (\u_seg_dynamic|SEL_NUM_d1 [1]) # ((\u_seg_dynamic|SEL_NUM_d1 [0]) # (!\u_seg_dynamic|SEL_NUM_d1 [2]))

	.dataa(\u_seg_dynamic|SEL_NUM_d1 [1]),
	.datab(\u_seg_dynamic|SEL_NUM_d1 [0]),
	.datac(\u_seg_dynamic|SEL_NUM_d1 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_dynamic|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Decoder0~3 .lut_mask = 16'hEFEF;
defparam \u_seg_dynamic|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N9
dffeas \u_seg_dynamic|sel_d0[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|sel_d0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|sel_d0[4] .is_wysiwyg = "true";
defparam \u_seg_dynamic|sel_d0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N2
cycloneive_lcell_comb \u_seg_dynamic|Decoder0~4 (
// Equation(s):
// \u_seg_dynamic|Decoder0~4_combout  = (\u_seg_dynamic|SEL_NUM_d1 [1]) # ((!\u_seg_dynamic|SEL_NUM_d1 [2]) # (!\u_seg_dynamic|SEL_NUM_d1 [0]))

	.dataa(\u_seg_dynamic|SEL_NUM_d1 [1]),
	.datab(\u_seg_dynamic|SEL_NUM_d1 [0]),
	.datac(\u_seg_dynamic|SEL_NUM_d1 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_dynamic|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_dynamic|Decoder0~4 .lut_mask = 16'hBFBF;
defparam \u_seg_dynamic|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y2_N3
dffeas \u_seg_dynamic|sel_d0[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\u_seg_dynamic|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_dynamic|sel_d0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_dynamic|sel_d0[5] .is_wysiwyg = "true";
defparam \u_seg_dynamic|sel_d0[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneive_io_ibuf \CMOS1_SDA~input (
	.i(CMOS1_SDA),
	.ibar(gnd),
	.o(\CMOS1_SDA~input_o ));
// synopsys translate_off
defparam \CMOS1_SDA~input .bus_hold = "false";
defparam \CMOS1_SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \CMOS2_SDA~input (
	.i(CMOS2_SDA),
	.ibar(gnd),
	.o(\CMOS2_SDA~input_o ));
// synopsys translate_off
defparam \CMOS2_SDA~input .bus_hold = "false";
defparam \CMOS2_SDA~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
