`include "standard.v"

// vi: syntax=verilog
// This file is automatically generated by wrap_verilog_modules_to_hacprsim.awk, maintained by David Fang.

module HAC_AND2;
	parameter prsim_name="";
// need not be reg with acc: wn:*
	wire A1;
	wire A2;
	wire Z;
	integer i;
	reg [64*8:1] verilog_name, tmp;
	AND2 dummy (
		A1,
		A2,
		Z
	);
initial begin
#0	// happens *after* initial
	if (prsim_name != "") begin
	$sformat(verilog_name, "%m");
	$from_prsim({prsim_name, ".A1"}, {verilog_name, ".A1"});
	$from_prsim({prsim_name, ".A2"}, {verilog_name, ".A2"});
	$to_prsim({verilog_name, ".Z"}, {prsim_name, ".Z"});
	end // end if
end // end initial
endmodule

module HAC_AND_N;
	parameter input_size = 2;
	parameter prsim_name="";
// need not be reg with acc: wn:*
	wire [input_size-1:0] A;
	wire Z;
	integer i;
	reg [64*8:1] verilog_name, tmp;
	AND_N #(input_size)
	dummy (
		A,
		Z
	);
initial begin
#0	// happens *after* initial
	if (prsim_name != "") begin
	$sformat(verilog_name, "%m");
	for (i=0; i<=input_size-1; i=i+1) begin
		$sformat(tmp, ".A[%d]", i);
		$from_prsim({prsim_name, tmp}, {verilog_name, tmp});
	end // end for
	$to_prsim({verilog_name, ".Z"}, {prsim_name, ".Z"});
	end // end if
end // end initial
endmodule

module HAC_OR2;
	parameter prsim_name="";
// need not be reg with acc: wn:*
	wire A1;
	wire A2;
	wire Z;
	integer i;
	reg [64*8:1] verilog_name, tmp;
	OR2 dummy (
		A1,
		A2,
		Z
	);
initial begin
#0	// happens *after* initial
	if (prsim_name != "") begin
	$sformat(verilog_name, "%m");
	$from_prsim({prsim_name, ".A1"}, {verilog_name, ".A1"});
	$from_prsim({prsim_name, ".A2"}, {verilog_name, ".A2"});
	$to_prsim({verilog_name, ".Z"}, {prsim_name, ".Z"});
	end // end if
end // end initial
endmodule

module HAC_bus_array_test;
	parameter prsim_name="";
// need not be reg with acc: wn:*
	wire CLK;
	wire A;
	wire [3:0] B;
	wire [7:0] C;
	wire [31:0] D;
	wire E;
	wire [3:0] F;
	wire [7:0] G;
	wire [31:0] H;
	integer i;
	reg [64*8:1] verilog_name, tmp;
	bus_array_test dummy (
		CLK,
		A,
		B,
		C,
		D,
		E,
		F,
		G,
		H
	);
initial begin
#0	// happens *after* initial
	if (prsim_name != "") begin
	$sformat(verilog_name, "%m");
	$from_prsim({prsim_name, ".CLK"}, {verilog_name, ".CLK"});
	$from_prsim({prsim_name, ".A"}, {verilog_name, ".A"});
	for (i=0; i<=3; i=i+1) begin
		$sformat(tmp, ".B[%d]", i);
		$from_prsim({prsim_name, tmp}, {verilog_name, tmp});
	end // end for
	for (i=0; i<=7; i=i+1) begin
		$sformat(tmp, ".C[%d]", i);
		$from_prsim({prsim_name, tmp}, {verilog_name, tmp});
	end // end for
	for (i=0; i<=31; i=i+1) begin
		$sformat(tmp, ".D[%d]", i);
		$from_prsim({prsim_name, tmp}, {verilog_name, tmp});
	end // end for
	$to_prsim({verilog_name, ".E"}, {prsim_name, ".E"});
	for (i=0; i<=3; i=i+1) begin
		$sformat(tmp, ".F[%d]", i);
		$to_prsim({verilog_name, tmp}, {prsim_name, tmp});
	end // end for
	for (i=0; i<=7; i=i+1) begin
		$sformat(tmp, ".G[%d]", i);
		$to_prsim({verilog_name, tmp}, {prsim_name, tmp});
	end // end for
	for (i=0; i<=31; i=i+1) begin
		$sformat(tmp, ".H[%d]", i);
		$to_prsim({verilog_name, tmp}, {prsim_name, tmp});
	end // end for
	end // end if
end // end initial
endmodule

module HAC_wire_port_test;
	parameter prsim_name="";
// need not be reg with acc: wn:*
	wire in_a;
	wire [3:0] in_b;
	wire [3:0] out_x;
	integer i;
	reg [64*8:1] verilog_name, tmp;
	wire_port_test dummy (
		in_a,
		in_b,
		out_x
	);
initial begin
#0	// happens *after* initial
	if (prsim_name != "") begin
	$sformat(verilog_name, "%m");
	$from_prsim({prsim_name, ".in_a"}, {verilog_name, ".in_a"});
	for (i=0; i<=3; i=i+1) begin
		$sformat(tmp, ".in_b[%d]", i);
		$from_prsim({prsim_name, tmp}, {verilog_name, tmp});
	end // end for
	for (i=0; i<=3; i=i+1) begin
		$sformat(tmp, ".out_x[%d]", i);
		$to_prsim({verilog_name, tmp}, {prsim_name, tmp});
	end // end for
	end // end if
end // end initial
endmodule

