/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LED1 */
#define LED1__0__INTTYPE CYREG_PICU4_INTTYPE1
#define LED1__0__MASK 0x02u
#define LED1__0__PC CYREG_PRT4_PC1
#define LED1__0__PORT 4u
#define LED1__0__SHIFT 1u
#define LED1__AG CYREG_PRT4_AG
#define LED1__AMUX CYREG_PRT4_AMUX
#define LED1__BIE CYREG_PRT4_BIE
#define LED1__BIT_MASK CYREG_PRT4_BIT_MASK
#define LED1__BYP CYREG_PRT4_BYP
#define LED1__CTL CYREG_PRT4_CTL
#define LED1__DM0 CYREG_PRT4_DM0
#define LED1__DM1 CYREG_PRT4_DM1
#define LED1__DM2 CYREG_PRT4_DM2
#define LED1__DR CYREG_PRT4_DR
#define LED1__INP_DIS CYREG_PRT4_INP_DIS
#define LED1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define LED1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LED1__LCD_EN CYREG_PRT4_LCD_EN
#define LED1__MASK 0x02u
#define LED1__PORT 4u
#define LED1__PRT CYREG_PRT4_PRT
#define LED1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LED1__PS CYREG_PRT4_PS
#define LED1__SHIFT 1u
#define LED1__SLW CYREG_PRT4_SLW

/* LED2 */
#define LED2__0__INTTYPE CYREG_PICU12_INTTYPE1
#define LED2__0__MASK 0x02u
#define LED2__0__PC CYREG_PRT12_PC1
#define LED2__0__PORT 12u
#define LED2__0__SHIFT 1u
#define LED2__AG CYREG_PRT12_AG
#define LED2__BIE CYREG_PRT12_BIE
#define LED2__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED2__BYP CYREG_PRT12_BYP
#define LED2__DM0 CYREG_PRT12_DM0
#define LED2__DM1 CYREG_PRT12_DM1
#define LED2__DM2 CYREG_PRT12_DM2
#define LED2__DR CYREG_PRT12_DR
#define LED2__INP_DIS CYREG_PRT12_INP_DIS
#define LED2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED2__MASK 0x02u
#define LED2__PORT 12u
#define LED2__PRT CYREG_PRT12_PRT
#define LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED2__PS CYREG_PRT12_PS
#define LED2__SHIFT 1u
#define LED2__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED2__SLW CYREG_PRT12_SLW

/* LED3 */
#define LED3__0__INTTYPE CYREG_PICU12_INTTYPE0
#define LED3__0__MASK 0x01u
#define LED3__0__PC CYREG_PRT12_PC0
#define LED3__0__PORT 12u
#define LED3__0__SHIFT 0u
#define LED3__AG CYREG_PRT12_AG
#define LED3__BIE CYREG_PRT12_BIE
#define LED3__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED3__BYP CYREG_PRT12_BYP
#define LED3__DM0 CYREG_PRT12_DM0
#define LED3__DM1 CYREG_PRT12_DM1
#define LED3__DM2 CYREG_PRT12_DM2
#define LED3__DR CYREG_PRT12_DR
#define LED3__INP_DIS CYREG_PRT12_INP_DIS
#define LED3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED3__MASK 0x01u
#define LED3__PORT 12u
#define LED3__PRT CYREG_PRT12_PRT
#define LED3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED3__PS CYREG_PRT12_PS
#define LED3__SHIFT 0u
#define LED3__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED3__SLW CYREG_PRT12_SLW

/* LED4 */
#define LED4__0__INTTYPE CYREG_PICU3_INTTYPE7
#define LED4__0__MASK 0x80u
#define LED4__0__PC CYREG_PRT3_PC7
#define LED4__0__PORT 3u
#define LED4__0__SHIFT 7u
#define LED4__AG CYREG_PRT3_AG
#define LED4__AMUX CYREG_PRT3_AMUX
#define LED4__BIE CYREG_PRT3_BIE
#define LED4__BIT_MASK CYREG_PRT3_BIT_MASK
#define LED4__BYP CYREG_PRT3_BYP
#define LED4__CTL CYREG_PRT3_CTL
#define LED4__DM0 CYREG_PRT3_DM0
#define LED4__DM1 CYREG_PRT3_DM1
#define LED4__DM2 CYREG_PRT3_DM2
#define LED4__DR CYREG_PRT3_DR
#define LED4__INP_DIS CYREG_PRT3_INP_DIS
#define LED4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LED4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LED4__LCD_EN CYREG_PRT3_LCD_EN
#define LED4__MASK 0x80u
#define LED4__PORT 3u
#define LED4__PRT CYREG_PRT3_PRT
#define LED4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LED4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LED4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LED4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LED4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LED4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LED4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LED4__PS CYREG_PRT3_PS
#define LED4__SHIFT 7u
#define LED4__SLW CYREG_PRT3_SLW

/* SS_1 */
#define SS_1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define SS_1__0__MASK 0x02u
#define SS_1__0__PC CYREG_PRT3_PC1
#define SS_1__0__PORT 3u
#define SS_1__0__SHIFT 1u
#define SS_1__AG CYREG_PRT3_AG
#define SS_1__AMUX CYREG_PRT3_AMUX
#define SS_1__BIE CYREG_PRT3_BIE
#define SS_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define SS_1__BYP CYREG_PRT3_BYP
#define SS_1__CTL CYREG_PRT3_CTL
#define SS_1__DM0 CYREG_PRT3_DM0
#define SS_1__DM1 CYREG_PRT3_DM1
#define SS_1__DM2 CYREG_PRT3_DM2
#define SS_1__DR CYREG_PRT3_DR
#define SS_1__INP_DIS CYREG_PRT3_INP_DIS
#define SS_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SS_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SS_1__LCD_EN CYREG_PRT3_LCD_EN
#define SS_1__MASK 0x02u
#define SS_1__PORT 3u
#define SS_1__PRT CYREG_PRT3_PRT
#define SS_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SS_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SS_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SS_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SS_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SS_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SS_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SS_1__PS CYREG_PRT3_PS
#define SS_1__SHIFT 1u
#define SS_1__SLW CYREG_PRT3_SLW

/* MISO_1 */
#define MISO_1__0__INTTYPE CYREG_PICU15_INTTYPE0
#define MISO_1__0__MASK 0x01u
#define MISO_1__0__PC CYREG_IO_PC_PRT15_PC0
#define MISO_1__0__PORT 15u
#define MISO_1__0__SHIFT 0u
#define MISO_1__AG CYREG_PRT15_AG
#define MISO_1__AMUX CYREG_PRT15_AMUX
#define MISO_1__BIE CYREG_PRT15_BIE
#define MISO_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define MISO_1__BYP CYREG_PRT15_BYP
#define MISO_1__CTL CYREG_PRT15_CTL
#define MISO_1__DM0 CYREG_PRT15_DM0
#define MISO_1__DM1 CYREG_PRT15_DM1
#define MISO_1__DM2 CYREG_PRT15_DM2
#define MISO_1__DR CYREG_PRT15_DR
#define MISO_1__INP_DIS CYREG_PRT15_INP_DIS
#define MISO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MISO_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MISO_1__LCD_EN CYREG_PRT15_LCD_EN
#define MISO_1__MASK 0x01u
#define MISO_1__PORT 15u
#define MISO_1__PRT CYREG_PRT15_PRT
#define MISO_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MISO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MISO_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MISO_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MISO_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MISO_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MISO_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MISO_1__PS CYREG_PRT15_PS
#define MISO_1__SHIFT 0u
#define MISO_1__SLW CYREG_PRT15_SLW

/* MOSI_1 */
#define MOSI_1__0__INTTYPE CYREG_PICU15_INTTYPE1
#define MOSI_1__0__MASK 0x02u
#define MOSI_1__0__PC CYREG_IO_PC_PRT15_PC1
#define MOSI_1__0__PORT 15u
#define MOSI_1__0__SHIFT 1u
#define MOSI_1__AG CYREG_PRT15_AG
#define MOSI_1__AMUX CYREG_PRT15_AMUX
#define MOSI_1__BIE CYREG_PRT15_BIE
#define MOSI_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define MOSI_1__BYP CYREG_PRT15_BYP
#define MOSI_1__CTL CYREG_PRT15_CTL
#define MOSI_1__DM0 CYREG_PRT15_DM0
#define MOSI_1__DM1 CYREG_PRT15_DM1
#define MOSI_1__DM2 CYREG_PRT15_DM2
#define MOSI_1__DR CYREG_PRT15_DR
#define MOSI_1__INP_DIS CYREG_PRT15_INP_DIS
#define MOSI_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MOSI_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MOSI_1__LCD_EN CYREG_PRT15_LCD_EN
#define MOSI_1__MASK 0x02u
#define MOSI_1__PORT 15u
#define MOSI_1__PRT CYREG_PRT15_PRT
#define MOSI_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MOSI_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MOSI_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MOSI_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MOSI_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MOSI_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MOSI_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MOSI_1__PS CYREG_PRT15_PS
#define MOSI_1__SHIFT 1u
#define MOSI_1__SLW CYREG_PRT15_SLW

/* RedLED */
#define RedLED__0__INTTYPE CYREG_PICU12_INTTYPE3
#define RedLED__0__MASK 0x08u
#define RedLED__0__PC CYREG_PRT12_PC3
#define RedLED__0__PORT 12u
#define RedLED__0__SHIFT 3u
#define RedLED__AG CYREG_PRT12_AG
#define RedLED__BIE CYREG_PRT12_BIE
#define RedLED__BIT_MASK CYREG_PRT12_BIT_MASK
#define RedLED__BYP CYREG_PRT12_BYP
#define RedLED__DM0 CYREG_PRT12_DM0
#define RedLED__DM1 CYREG_PRT12_DM1
#define RedLED__DM2 CYREG_PRT12_DM2
#define RedLED__DR CYREG_PRT12_DR
#define RedLED__INP_DIS CYREG_PRT12_INP_DIS
#define RedLED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RedLED__MASK 0x08u
#define RedLED__PORT 12u
#define RedLED__PRT CYREG_PRT12_PRT
#define RedLED__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RedLED__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RedLED__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RedLED__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RedLED__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RedLED__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RedLED__PS CYREG_PRT12_PS
#define RedLED__SHIFT 3u
#define RedLED__SIO_CFG CYREG_PRT12_SIO_CFG
#define RedLED__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RedLED__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RedLED__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RedLED__SLW CYREG_PRT12_SLW

/* SCLK_1 */
#define SCLK_1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define SCLK_1__0__MASK 0x01u
#define SCLK_1__0__PC CYREG_PRT3_PC0
#define SCLK_1__0__PORT 3u
#define SCLK_1__0__SHIFT 0u
#define SCLK_1__AG CYREG_PRT3_AG
#define SCLK_1__AMUX CYREG_PRT3_AMUX
#define SCLK_1__BIE CYREG_PRT3_BIE
#define SCLK_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define SCLK_1__BYP CYREG_PRT3_BYP
#define SCLK_1__CTL CYREG_PRT3_CTL
#define SCLK_1__DM0 CYREG_PRT3_DM0
#define SCLK_1__DM1 CYREG_PRT3_DM1
#define SCLK_1__DM2 CYREG_PRT3_DM2
#define SCLK_1__DR CYREG_PRT3_DR
#define SCLK_1__INP_DIS CYREG_PRT3_INP_DIS
#define SCLK_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SCLK_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SCLK_1__LCD_EN CYREG_PRT3_LCD_EN
#define SCLK_1__MASK 0x01u
#define SCLK_1__PORT 3u
#define SCLK_1__PRT CYREG_PRT3_PRT
#define SCLK_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SCLK_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SCLK_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SCLK_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SCLK_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SCLK_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SCLK_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SCLK_1__PS CYREG_PRT3_PS
#define SCLK_1__SHIFT 0u
#define SCLK_1__SLW CYREG_PRT3_SLW

/* SPIM_1 */
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB06_CTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB06_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB06_MSK
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SPIM_1_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB06_MSK
#define SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB06_ST
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define SPIM_1_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_RxStsReg__4__POS 4
#define SPIM_1_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_1_BSPIM_RxStsReg__5__POS 5
#define SPIM_1_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_1_BSPIM_RxStsReg__6__POS 6
#define SPIM_1_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_1_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB04_MSK
#define SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB04_ST
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB06_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB06_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB06_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB06_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB06_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB06_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_1_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_1_BSPIM_TxStsReg__0__POS 0
#define SPIM_1_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_1_BSPIM_TxStsReg__1__POS 1
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SPIM_1_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_1_BSPIM_TxStsReg__2__POS 2
#define SPIM_1_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_1_BSPIM_TxStsReg__3__POS 3
#define SPIM_1_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_TxStsReg__4__POS 4
#define SPIM_1_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_1_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB05_MSK
#define SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_1_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB05_ST
#define SPIM_1_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPIM_1_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPIM_1_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPIM_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_1_IntClock__INDEX 0x00u
#define SPIM_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_1_IntClock__PM_ACT_MSK 0x01u
#define SPIM_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_1_IntClock__PM_STBY_MSK 0x01u
#define SPIM_1_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_1_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_1_RxInternalInterrupt__INTC_MASK 0x01u
#define SPIM_1_RxInternalInterrupt__INTC_NUMBER 0u
#define SPIM_1_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIM_1_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define SPIM_1_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_1_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define SPIM_1_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_1_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_1_TxInternalInterrupt__INTC_MASK 0x02u
#define SPIM_1_TxInternalInterrupt__INTC_NUMBER 1u
#define SPIM_1_TxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIM_1_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define SPIM_1_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_1_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* RedLED2 */
#define RedLED2__0__INTTYPE CYREG_PICU3_INTTYPE6
#define RedLED2__0__MASK 0x40u
#define RedLED2__0__PC CYREG_PRT3_PC6
#define RedLED2__0__PORT 3u
#define RedLED2__0__SHIFT 6u
#define RedLED2__AG CYREG_PRT3_AG
#define RedLED2__AMUX CYREG_PRT3_AMUX
#define RedLED2__BIE CYREG_PRT3_BIE
#define RedLED2__BIT_MASK CYREG_PRT3_BIT_MASK
#define RedLED2__BYP CYREG_PRT3_BYP
#define RedLED2__CTL CYREG_PRT3_CTL
#define RedLED2__DM0 CYREG_PRT3_DM0
#define RedLED2__DM1 CYREG_PRT3_DM1
#define RedLED2__DM2 CYREG_PRT3_DM2
#define RedLED2__DR CYREG_PRT3_DR
#define RedLED2__INP_DIS CYREG_PRT3_INP_DIS
#define RedLED2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RedLED2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RedLED2__LCD_EN CYREG_PRT3_LCD_EN
#define RedLED2__MASK 0x40u
#define RedLED2__PORT 3u
#define RedLED2__PRT CYREG_PRT3_PRT
#define RedLED2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RedLED2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RedLED2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RedLED2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RedLED2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RedLED2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RedLED2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RedLED2__PS CYREG_PRT3_PS
#define RedLED2__SHIFT 6u
#define RedLED2__SLW CYREG_PRT3_SLW

/* GreenLED */
#define GreenLED__0__INTTYPE CYREG_PICU12_INTTYPE2
#define GreenLED__0__MASK 0x04u
#define GreenLED__0__PC CYREG_PRT12_PC2
#define GreenLED__0__PORT 12u
#define GreenLED__0__SHIFT 2u
#define GreenLED__AG CYREG_PRT12_AG
#define GreenLED__BIE CYREG_PRT12_BIE
#define GreenLED__BIT_MASK CYREG_PRT12_BIT_MASK
#define GreenLED__BYP CYREG_PRT12_BYP
#define GreenLED__DM0 CYREG_PRT12_DM0
#define GreenLED__DM1 CYREG_PRT12_DM1
#define GreenLED__DM2 CYREG_PRT12_DM2
#define GreenLED__DR CYREG_PRT12_DR
#define GreenLED__INP_DIS CYREG_PRT12_INP_DIS
#define GreenLED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define GreenLED__MASK 0x04u
#define GreenLED__PORT 12u
#define GreenLED__PRT CYREG_PRT12_PRT
#define GreenLED__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define GreenLED__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define GreenLED__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define GreenLED__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define GreenLED__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define GreenLED__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define GreenLED__PS CYREG_PRT12_PS
#define GreenLED__SHIFT 2u
#define GreenLED__SIO_CFG CYREG_PRT12_SIO_CFG
#define GreenLED__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define GreenLED__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define GreenLED__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define GreenLED__SLW CYREG_PRT12_SLW

/* GreenLED2 */
#define GreenLED2__0__INTTYPE CYREG_PICU4_INTTYPE0
#define GreenLED2__0__MASK 0x01u
#define GreenLED2__0__PC CYREG_PRT4_PC0
#define GreenLED2__0__PORT 4u
#define GreenLED2__0__SHIFT 0u
#define GreenLED2__AG CYREG_PRT4_AG
#define GreenLED2__AMUX CYREG_PRT4_AMUX
#define GreenLED2__BIE CYREG_PRT4_BIE
#define GreenLED2__BIT_MASK CYREG_PRT4_BIT_MASK
#define GreenLED2__BYP CYREG_PRT4_BYP
#define GreenLED2__CTL CYREG_PRT4_CTL
#define GreenLED2__DM0 CYREG_PRT4_DM0
#define GreenLED2__DM1 CYREG_PRT4_DM1
#define GreenLED2__DM2 CYREG_PRT4_DM2
#define GreenLED2__DR CYREG_PRT4_DR
#define GreenLED2__INP_DIS CYREG_PRT4_INP_DIS
#define GreenLED2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define GreenLED2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define GreenLED2__LCD_EN CYREG_PRT4_LCD_EN
#define GreenLED2__MASK 0x01u
#define GreenLED2__PORT 4u
#define GreenLED2__PRT CYREG_PRT4_PRT
#define GreenLED2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define GreenLED2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define GreenLED2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define GreenLED2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define GreenLED2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define GreenLED2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define GreenLED2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define GreenLED2__PS CYREG_PRT4_PS
#define GreenLED2__SHIFT 0u
#define GreenLED2__SLW CYREG_PRT4_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "bootloader_electrosteel_PSOC"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BOOTLOADER_APPLICATIONS 1u
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define CYDEV_BOOTLOADER_IO_COMP CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY 1
#define CyBtldr_LAUNCHER_ONLY CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E160069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 1
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 1

#endif /* INCLUDED_CYFITTER_H */
