
---------- Begin Simulation Statistics ----------
final_tick                               15747680569320                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 171803                       # Simulator instruction rate (inst/s)
host_mem_usage                               17618620                       # Number of bytes of host memory used
host_op_rate                                   283624                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5820.26                       # Real time elapsed on the host
host_tick_rate                               16566884                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999935569                       # Number of instructions simulated
sim_ops                                    1650763090                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.096423                       # Number of seconds simulated
sim_ticks                                 96423491988                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2574846                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         6233                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5019556                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         6233                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu0.num_fp_insts                           12                       # number of float instructions
system.cpu0.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu0.num_int_insts                          16                       # number of integer instructions
system.cpu0.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        23                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2574734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         6170                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5019391                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         6170                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu1.num_fp_insts                           12                       # number of float instructions
system.cpu1.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu1.num_int_insts                          16                       # number of integer instructions
system.cpu1.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         14                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2573814                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         5773                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5018194                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         5773                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu2.num_int_insts                          16                       # number of integer instructions
system.cpu2.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                            7                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         14                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      2573885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         5768                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      5018400                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         5768                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu3.num_int_insts                          16                       # number of integer instructions
system.cpu3.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            7                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      7480883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       15025508                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4723485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9518282                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        130716304                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        97931683                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            412717679                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.158240                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.158240                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        302028290                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       159571242                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 104545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts        19000                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        28475748                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.426717                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            96922278                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          27538836                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       60401741                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     69427812                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          523                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     27595293                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    413427520                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     69383442                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        56194                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    413120266                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        148233                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     25723071                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles         20808                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     25989336                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2273                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         6325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        12675                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        507966975                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            413077523                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.602668                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        306135379                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.426570                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             413096420                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       405482256                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190914980                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.863379                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.863379                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass        11923      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    221793538     53.68%     53.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        17894      0.00%     53.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     12497650      3.02%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      8957195      2.17%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      5331530      1.29%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     30064244      7.28%     67.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      6594440      1.60%     69.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      3034038      0.73%     69.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27037184      6.54%     76.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt       506044      0.12%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     26779160      6.48%     83.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     13501423      3.27%     86.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     42622623     10.32%     96.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     14050745      3.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     413176463                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      187494913                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    373076943                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    185534240                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    185989446                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            6577370                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015919                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        2870110     43.64%     43.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd          484      0.01%     43.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        117228      1.78%     45.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       162573      2.47%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt          523      0.01%     47.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        19512      0.30%     48.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     48.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       238323      3.62%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt          547      0.01%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1294580     19.68%     71.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       548235      8.34%     79.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1033885     15.72%     95.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       291370      4.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     232246997                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    749323897                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    227543283                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    228150085                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         413427511                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        413176463                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       709761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        15087                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      1102900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    289455460                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.427427                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.621253                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    211280165     72.99%     72.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5944066      2.05%     75.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      6015776      2.08%     77.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6445144      2.23%     79.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9588977      3.31%     82.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10776141      3.72%     86.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10017986      3.46%     89.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     11576756      4.00%     93.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17810449      6.15%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    289455460                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.426911                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      1682707                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1403845                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     69427812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     27595293                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      170970341                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               289560005                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        130716238                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        97931629                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249999943                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            412717577                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.158240                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.158240                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        302027954                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       159570972                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 114019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts        18988                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        28475706                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.426714                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            96921779                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          27538729                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       60317629                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     69427561                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          569                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     27595174                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    413426313                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     69383050                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        56049                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    413119392                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        148902                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     25780724                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles         20793                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     26047033                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2267                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         6313                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect        12675                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        507943840                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            413076947                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.602687                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        306130977                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.426568                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             413095740                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       405480914                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190914705                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.863379                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.863379                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        11908      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    221793221     53.68%     53.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        17897      0.00%     53.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     12497644      3.02%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      8957111      2.17%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      5331549      1.29%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     30064221      7.28%     67.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      6594479      1.60%     69.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      3034038      0.73%     69.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     27037121      6.54%     76.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       506044      0.12%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26779137      6.48%     83.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     13501313      3.27%     86.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     42622190     10.32%     96.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     14050743      3.40%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     413175448                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      187497373                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    373078803                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    185534052                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    185987495                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            6581187                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015928                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2870041     43.61%     43.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     43.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     43.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd          484      0.01%     43.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        118663      1.80%     45.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     45.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     45.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     45.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     45.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     45.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     45.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     45.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     45.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     45.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       163153      2.48%     47.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt          531      0.01%     47.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        19566      0.30%     48.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       238653      3.63%     51.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt          548      0.01%     51.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1294957     19.68%     71.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       548720      8.34%     79.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1034842     15.72%     95.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       291029      4.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     232247354                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    749314436                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    227542895                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    228149704                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         413426304                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        413175448                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       708647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        15177                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined      1101055                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    289445986                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.427470                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.621127                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    211252005     72.98%     72.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5956516      2.06%     75.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      6025071      2.08%     77.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6443803      2.23%     79.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9595397      3.32%     82.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     10767974      3.72%     86.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10027197      3.46%     89.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     11571443      4.00%     93.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     17806580      6.15%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    289445986                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.426908                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1683340                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1401287                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     69427561                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     27595174                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      170969697                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               289560005                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        130698290                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        97920619                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249967754                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            412663827                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.158389                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.158389                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        301988976                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       159549592                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 104292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        18975                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        28472192                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.426527                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            96907562                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          27534895                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       60637453                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     69417167                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          587                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     27591378                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    413371244                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     69372667                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        56240                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    413065239                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        150145                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     25727757                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         20766                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     25996260                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2239                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         6301                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        12674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        507885503                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            413022900                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.602679                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        306091829                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.426381                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             413041736                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       405426467                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190890461                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.863268                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.863268                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        11959      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    221766089     53.68%     53.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        17903      0.00%     53.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     12495284      3.02%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      8955897      2.17%     58.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      5330852      1.29%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     30060157      7.28%     67.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      6593427      1.60%     69.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      3034001      0.73%     69.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     27033826      6.54%     76.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt       506008      0.12%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26774405      6.48%     83.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     13499186      3.27%     86.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     42616634     10.32%     96.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     14049027      3.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     413121487                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      187470730                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    373027356                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    185509234                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    185961974                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            6576992                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015920                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        2869691     43.63%     43.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     43.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     43.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd          484      0.01%     43.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     43.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        117618      1.79%     45.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     45.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       163349      2.48%     47.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     47.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          509      0.01%     47.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        19316      0.29%     48.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       238064      3.62%     51.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt          527      0.01%     51.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1293459     19.67%     71.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       548263      8.34%     79.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1034846     15.73%     95.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       290866      4.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     232215790                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    749263704                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    227513666                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    228118848                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         413371235                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        413121487                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined       707364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        15389                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      1098069                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    289455713                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.427236                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.620981                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    211270116     72.99%     72.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5957490      2.06%     75.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6022638      2.08%     77.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6448839      2.23%     79.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9592822      3.31%     82.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     10764370      3.72%     86.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10024891      3.46%     89.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     11566656      4.00%     93.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     17807891      6.15%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    289455713                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.426722                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1680807                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1401008                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     69417167                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     27591378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      170946029                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               289560005                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        130698595                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        97920855                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249967816                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            412663915                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.158389                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.158389                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        301988916                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       159549589                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 107693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        18969                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        28472234                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.426530                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            96907856                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          27535058                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       60447086                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     69417492                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          543                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     27591663                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    413372729                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     69372798                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        56335                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    413065910                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        148942                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     25721419                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         20766                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     25988026                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2246                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         6295                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        12674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        507882947                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            413023648                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.602692                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        306097001                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.426384                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             413042455                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       405427437                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      190890930                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.863268                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.863268                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        11959      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    221766519     53.68%     53.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        17901      0.00%     53.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     12495287      3.02%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      8955905      2.17%     58.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      5330850      1.29%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     30060115      7.28%     67.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      6593476      1.60%     69.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      3034002      0.73%     69.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     27033769      6.54%     76.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       506008      0.12%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     26774569      6.48%     83.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     13499353      3.27%     86.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     42616564     10.32%     96.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     14049140      3.40%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     413122249                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      187473366                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    373030015                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    185509399                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    185962903                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            6580126                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015928                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        2868303     43.59%     43.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     43.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     43.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd          484      0.01%     43.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     43.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     43.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     43.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     43.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     43.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     43.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     43.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     43.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     43.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        118207      1.80%     45.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     45.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     45.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     45.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     45.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     45.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     45.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     45.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     45.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     45.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       162885      2.48%     47.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     47.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     47.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt          517      0.01%     47.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        19434      0.30%     48.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       238941      3.63%     51.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt          496      0.01%     51.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1294917     19.68%     71.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       548725      8.34%     79.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1036494     15.75%     95.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       290723      4.42%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     232217050                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    749262338                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    227514249                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    228120809                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         413372720                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        413122249                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       708762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        15421                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      1100840                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    289452312                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.427255                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.621131                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    211283041     72.99%     72.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5945775      2.05%     75.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      6020914      2.08%     77.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6440016      2.22%     79.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9594349      3.31%     82.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10762504      3.72%     86.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     10025720      3.46%     89.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     11569582      4.00%     93.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     17810411      6.15%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    289452312                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.426724                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1682503                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1402454                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     69417492                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     27591663                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      170946501                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               289560005                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    349                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     84372894                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        84372895                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     86430595                       # number of overall hits
system.cpu0.dcache.overall_hits::total       86430596                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      4498421                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4498427                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      6106701                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6106707                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 442444628817                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 442444628817                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 442444628817                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 442444628817                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     88871315                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     88871322                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     92537296                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     92537303                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.050617                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.050617                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.065992                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065992                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 98355.540492                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98355.409306                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 72452.315713                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72452.244527                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          147                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          235                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.593750                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          235                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2443669                       # number of writebacks
system.cpu0.dcache.writebacks::total          2443669                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      2634369                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2634369                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      2634369                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2634369                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1864052                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1864052                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2572052                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2572052                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 167254050861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 167254050861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 248016524211                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 248016524211                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.020975                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020975                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.027795                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027795                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 89726.064971                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89726.064971                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 96427.492217                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96427.492217                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2443669                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     57520385                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57520386                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3861506                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3861511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 390033962280                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 390033962280                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     61381891                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     61381897                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.062910                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062910                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 101005.660040                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 101005.529255                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      2547334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2547334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1314172                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1314172                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 122631189723                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 122631189723                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.021410                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.021410                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 93314.413732                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93314.413732                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     26852509                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      26852509                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       636915                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       636916                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  52410666537                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  52410666537                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     27489424                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27489425                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.023169                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023169                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 82288.321891                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82288.192693                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        87035                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        87035                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       549880                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       549880                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  44622861138                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  44622861138                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.020003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 81150.180290                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81150.180290                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      2057701                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      2057701                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1608280                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1608280                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      3665981                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      3665981                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.438704                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.438704                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       708000                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       708000                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  80762473350                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  80762473350                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.193127                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.193127                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 114071.290042                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 114071.290042                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.932964                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89067588                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2444181                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            36.440668                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.004191                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.928773                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000008                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999861                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999869                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        742742605                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       742742605                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     30572854                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30572872                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     30572854                       # number of overall hits
system.cpu0.icache.overall_hits::total       30572872                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          606                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           609                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          606                       # number of overall misses
system.cpu0.icache.overall_misses::total          609                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     84112803                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     84112803                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     84112803                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     84112803                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     30573460                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     30573481                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     30573460                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     30573481                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142857                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000020                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142857                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000020                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 138800.004950                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 138116.261084                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 138800.004950                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 138116.261084                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           39                       # number of writebacks
system.cpu0.icache.writebacks::total               39                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           89                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           89                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          517                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          517                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          517                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          517                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     74211381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     74211381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     74211381                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     74211381                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 143542.323017                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 143542.323017                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 143542.323017                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 143542.323017                       # average overall mshr miss latency
system.cpu0.icache.replacements                    39                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     30572854                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30572872                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          606                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          609                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     84112803                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     84112803                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     30573460                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     30573481                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 138800.004950                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 138116.261084                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           89                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          517                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          517                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     74211381                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     74211381                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 143542.323017                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 143542.323017                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          275.837650                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           30573392                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              520                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         58794.984615                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   272.837650                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.532886                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.538745                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        244588368                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       244588368                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2022697                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2003142                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      2304933                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       130926                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       130926                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        422004                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       422004                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2022697                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1079                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      7593883                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            7594962                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        35776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    312822400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           312858176                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1864367                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              119319488                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4440005                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001405                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.037450                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4433769     99.86%     99.86% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                6236      0.14%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4440005                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3299084873                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         516483                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2485329183                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       583972                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         583972                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       583972                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        583972                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          517                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1860203                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1860729                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          517                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1860203                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1860729                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     73857069                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 243158342242                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 243232199311                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     73857069                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 243158342242                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 243232199311                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          517                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2444175                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2444701                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          517                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2444175                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2444701                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.761076                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.761127                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.761076                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.761127                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst       142857                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 130716.025209                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 130718.766307                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst       142857                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 130716.025209                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 130718.766307                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1864364                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1864364                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          517                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1860203                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1860720                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          517                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1860203                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1860720                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     73684908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 242538894643                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 242612579551                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     73684908                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 242538894643                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 242612579551                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.761076                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.761124                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.761076                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.761124                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst       142524                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 130383.025209                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 130386.398572                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst       142524                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 130383.025209                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 130386.398572                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1864364                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1040991                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1040991                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1040991                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1040991                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1402712                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1402712                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1402712                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1402712                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       130750                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       130750                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data          176                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          176                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data       100899                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total       100899                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       130926                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       130926                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.001344                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.001344                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data   573.289773                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total   573.289773                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data          176                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          176                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      3228768                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      3228768                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.001344                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.001344                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18345.272727                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18345.272727                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data         2282                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         2282                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       419721                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       419722                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  43607891124                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  43607891124                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       422003                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       422004                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.994592                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.994592                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 103897.329712                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 103897.082173                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       419721                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       419721                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  43468124031                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  43468124031                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.994592                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.994590                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 103564.329712                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 103564.329712                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       581690                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       581690                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          517                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1440482                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1441007                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     73857069                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 199550451118                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 199624308187                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          517                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2022172                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2022697                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.712344                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.712419                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst       142857                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 138530.332984                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 138531.116217                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          517                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1440482                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1440999                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     73684908                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 199070770612                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 199144455520                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.712344                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.712415                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst       142524                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 138197.332984                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 138198.885301                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2100.859408                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5019159                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1866592                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.688943                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     5.355447                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.004158                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.005214                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    39.315225                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2056.179364                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001307                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.009598                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.501997                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.512905                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2228                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1506                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        82175904                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       82175904                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257087332                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  96423481988                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29510.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29510.numOps                      0                       # Number of Ops committed
system.cpu0.thread29510.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     84373938                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        84373939                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     86443358                       # number of overall hits
system.cpu1.dcache.overall_hits::total       86443359                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4498009                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4498015                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      6094511                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6094517                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 440172048672                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 440172048672                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 440172048672                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 440172048672                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     88871947                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     88871954                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     92537869                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     92537876                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.050612                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.050612                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.065860                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.065860                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 97859.308123                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97859.177587                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 72224.342309                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72224.271205                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          168                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          227                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          227                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2443621                       # number of writebacks
system.cpu1.dcache.writebacks::total          2443621                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      2634008                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2634008                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      2634008                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2634008                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1864001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1864001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2571944                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2571944                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 166420517229                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 166420517229                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 247204826721                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 247204826721                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.020974                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.020974                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.027793                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.027793                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 89281.345465                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89281.345465                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 96115.944484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96115.944484                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2443621                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     57518595                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       57518596                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3863938                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3863943                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 387802734075                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 387802734075                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     61382533                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     61382539                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.062948                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.062949                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 100364.636823                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100364.506949                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      2549755                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2549755                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1314183                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1314183                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 121820147910                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 121820147910                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.021410                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.021410                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 92696.487407                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92696.487407                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     26855343                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      26855343                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       634071                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       634072                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  52369314597                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  52369314597                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     27489414                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     27489415                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.023066                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.023066                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 82592.193299                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82592.063042                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data        84253                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        84253                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       549818                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       549818                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  44600369319                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  44600369319                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.020001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.020001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 81118.423404                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81118.423404                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      2069420                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      2069420                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1596502                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1596502                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      3665922                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      3665922                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.435498                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.435498                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       707943                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       707943                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  80784309492                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  80784309492                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.193115                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.193115                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 114111.318979                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 114111.318979                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.933338                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           89080462                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2444133                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            36.446651                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.004189                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.929149                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000008                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999862                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999870                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        742747141                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       742747141                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     30572751                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        30572769                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     30572751                       # number of overall hits
system.cpu1.icache.overall_hits::total       30572769                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          606                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           609                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          606                       # number of overall misses
system.cpu1.icache.overall_misses::total          609                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     93765807                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     93765807                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     93765807                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     93765807                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           21                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     30573357                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     30573378                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           21                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     30573357                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     30573378                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.142857                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000020                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.142857                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000020                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 154729.054455                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153966.842365                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 154729.054455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153966.842365                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu1.icache.writebacks::total               38                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           90                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           90                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          516                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          516                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     81538713                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     81538713                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     81538713                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     81538713                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 158020.761628                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158020.761628                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 158020.761628                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158020.761628                       # average overall mshr miss latency
system.cpu1.icache.replacements                    38                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     30572751                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       30572769                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          606                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          609                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     93765807                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     93765807                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     30573357                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     30573378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 154729.054455                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153966.842365                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           90                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          516                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     81538713                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     81538713                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 158020.761628                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158020.761628                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          275.610950                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           30573288                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              519                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         58908.069364                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   272.610951                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.532443                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.538303                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        244587543                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       244587543                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2022650                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2003004                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2304751                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       130859                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       130859                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        422002                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       422002                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2022650                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1076                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7593605                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7594681                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        35648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    312816256                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           312851904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1864096                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              119302144                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       4439618                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001390                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.037263                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             4433445     99.86%     99.86% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                6173      0.14%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         4439618                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3299001523                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         515484                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2485258920                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       584131                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         584131                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       584131                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        584131                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          516                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1859996                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1860521                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          516                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1859996                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1860521                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     81184734                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 242347894166                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 242429078900                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     81184734                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 242347894166                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 242429078900                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          516                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2444127                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2444652                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          516                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2444127                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2444652                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.761006                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.761058                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.761006                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.761058                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 157334.755814                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 130294.846960                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 130301.715971                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 157334.755814                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 130294.846960                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 130301.715971                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1864095                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1864095                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          516                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1859996                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1860512                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          516                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1859996                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1860512                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     81012906                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 241728515498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 241809528404                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     81012906                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 241728515498                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 241809528404                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.761006                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.761054                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.761006                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.761054                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 157001.755814                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 129961.846960                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 129969.346290                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 157001.755814                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 129961.846960                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 129969.346290                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1864095                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1041138                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1041138                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1041138                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1041138                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1402517                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1402517                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1402517                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1402517                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       130718                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       130718                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data          141                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total          141                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data       109890                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total       109890                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       130859                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       130859                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.001077                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.001077                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data   779.361702                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total   779.361702                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data          141                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total          141                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      2592072                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total      2592072                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.001077                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.001077                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 18383.489362                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18383.489362                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         2275                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         2275                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       419726                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       419727                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  43587155547                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  43587155547                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       422001                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       422002                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.994609                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.994609                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 103846.689381                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 103846.441966                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       419726                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       419726                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  43447386789                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  43447386789                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.994609                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.994607                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 103513.689381                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 103513.689381                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       581856                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       581856                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          516                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1440270                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1440794                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     81184734                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 198760738619                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 198841923353                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          516                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2022126                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2022650                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.712255                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.712330                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 157334.755814                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 138002.415255                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 138008.572602                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          516                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1440270                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1440786                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     81012906                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 198281128709                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 198362141615                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.712255                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.712326                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 157001.755814                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 137669.415255                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 137676.338898                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2100.447639                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5019031                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1866323                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.689262                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     5.259494                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.002085                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.006082                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    39.383109                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2055.796869                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001284                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.009615                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.501904                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.512805                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2228                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1503                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        82172995                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       82172995                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257087332                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  96423481988                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29249.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29249.numOps                      0                       # Number of Ops committed
system.cpu1.thread29249.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     84364679                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        84364680                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     86435089                       # number of overall hits
system.cpu2.dcache.overall_hits::total       86435090                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      4495091                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4495097                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      6089942                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6089948                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 441315000908                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 441315000908                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 441315000908                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 441315000908                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     88859770                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     88859777                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     92525031                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     92525038                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.857143                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.050586                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.050586                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.857143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.065819                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.065819                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 98177.100510                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98176.969464                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 72466.207545                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 72466.136149                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          267                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         1933                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     7.852941                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   193.300000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2443350                       # number of writebacks
system.cpu2.dcache.writebacks::total          2443350                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      2631756                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2631756                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      2631756                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2631756                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1863335                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1863335                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2571090                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2571090                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 166601077820                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 166601077820                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 247288574222                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 247288574222                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.020969                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.020969                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.027788                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.027788                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 89410.158571                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89410.158571                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 96180.442622                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96180.442622                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2443350                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     57512233                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57512234                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3861960                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3861965                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 388915469892                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 388915469892                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     61374193                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     61374199                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.062925                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.062925                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 100704.168322                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100704.037942                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      2547864                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2547864                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1314096                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1314096                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 122010514686                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 122010514686                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.021411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.021411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 92847.489594                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92847.489594                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     26852446                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      26852446                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       633131                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       633132                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  52399531016                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  52399531016                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     27485577                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27485578                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.023035                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.023035                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 82762.542058                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82762.411339                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data        83892                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        83892                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       549239                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       549239                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  44590563134                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  44590563134                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.019983                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.019983                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 81186.083170                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 81186.083170                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      2070410                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      2070410                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      1594851                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      1594851                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      3665261                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      3665261                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.435126                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.435126                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       707755                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       707755                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  80687496402                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  80687496402                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.193098                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.193098                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 114004.841226                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 114004.841226                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.933720                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           89070883                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2443862                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            36.446773                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.004186                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.929535                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999862                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999871                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        742644166                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       742644166                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     30568676                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30568694                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     30568676                       # number of overall hits
system.cpu2.icache.overall_hits::total       30568694                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          600                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           603                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          600                       # number of overall misses
system.cpu2.icache.overall_misses::total          603                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     93454452                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     93454452                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     93454452                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     93454452                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           21                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     30569276                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     30569297                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           21                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     30569276                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     30569297                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.142857                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000020                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.142857                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000020                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 155757.420000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154982.507463                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 155757.420000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154982.507463                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu2.icache.writebacks::total               37                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           86                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          514                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          514                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     79689897                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     79689897                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     79689897                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     79689897                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 155038.710117                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155038.710117                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 155038.710117                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155038.710117                       # average overall mshr miss latency
system.cpu2.icache.replacements                    37                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     30568676                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30568694                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          600                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          603                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     93454452                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     93454452                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     30569276                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     30569297                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 155757.420000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154982.507463                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           86                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          514                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     79689897                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     79689897                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 155038.710117                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155038.710117                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          274.876314                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           30569211                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              517                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         59128.067698                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   271.876314                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.531008                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.536868                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        244554893                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       244554893                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2022372                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2002446                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2302091                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       130262                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       130262                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        422007                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       422007                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2022373                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1071                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7591599                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7592670                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        35456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    312781568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           312817024                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1861150                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              119113600                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       4435795                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001302                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.036058                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             4430020     99.87%     99.87% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                5775      0.13%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         4435795                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3298402670                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         513486                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2484789390                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.6                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       586346                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         586347                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       586346                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        586347                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          513                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1857511                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1858033                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          513                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1857511                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1858033                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     79333587                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 242429501483                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 242508835070                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     79333587                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 242429501483                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 242508835070                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          514                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2443857                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2444380                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          514                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2443857                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2444380                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.998054                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.760074                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.760124                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.998054                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.760074                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.760124                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 154646.368421                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 130513.090627                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 130519.121603                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 154646.368421                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 130513.090627                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 130519.121603                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1861149                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1861149                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          513                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1857511                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1858024                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          513                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1857511                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1858024                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     79162758                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 241810950653                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 241890113411                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     79162758                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 241810950653                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 241890113411                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.998054                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.760074                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.760121                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.998054                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.760074                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.760121                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 154313.368421                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 130180.090806                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 130186.753998                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 154313.368421                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 130180.090806                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 130186.753998                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1861149                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1042421                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1042421                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1042421                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1042421                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1400963                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1400963                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1400963                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1400963                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       130260                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       130260                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       130262                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       130262                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000015                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000015                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data  9157.500000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        45288                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        45288                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        22644                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        22644                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         2490                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         2490                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       419516                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       419517                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  43582643730                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  43582643730                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       422006                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       422007                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.994100                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.994100                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 103887.917815                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 103887.670178                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       419516                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       419516                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  43442944902                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  43442944902                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.994100                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.994097                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 103554.917815                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 103554.917815                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       583856                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       583857                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          513                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1437995                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1438516                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     79333587                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 198846857753                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 198926191340                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2021851                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2022373                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.998054                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.711227                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.711301                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 154646.368421                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 138280.632237                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 138285.699526                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          513                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1437995                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1438508                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     79162758                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 198368005751                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 198447168509                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.998054                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.711227                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.711297                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 154313.368421                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 137947.632468                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 137953.468809                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2238.531737                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5018024                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1863453                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.692863                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     4.469229                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.004640                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   144.877764                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2085.180104                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.001091                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000245                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.035371                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.509077                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.546517                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2304                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1512                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        82151885                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       82151885                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257087332                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  96423481988                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29249.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29249.numOps                      0                       # Number of Ops committed
system.cpu2.thread29249.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     84370338                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        84370339                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     86440430                       # number of overall hits
system.cpu3.dcache.overall_hits::total       86440431                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      4490727                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4490733                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      6085878                       # number of overall misses
system.cpu3.dcache.overall_misses::total      6085884                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 442732352804                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 442732352804                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 442732352804                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 442732352804                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     88861065                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     88861072                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     92526308                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     92526315                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.050536                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.050537                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.065775                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.065775                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 98588.124552                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98587.992830                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 72747.490634                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 72747.418913                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          268                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1797                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     9.571429                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   179.700000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2443478                       # number of writebacks
system.cpu3.dcache.writebacks::total          2443478                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      2627349                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2627349                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      2627349                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2627349                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1863378                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1863378                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2571164                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2571164                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 167120680031                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 167120680031                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 247809151790                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 247809151790                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.020970                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.020970                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.027788                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.027788                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 89686.944909                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89686.944909                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 96380.142142                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 96380.142142                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2443478                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     57517718                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       57517719                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3857764                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3857769                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 390325076541                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 390325076541                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     61375482                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     61375488                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.062855                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.062855                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 101179.096632                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101178.965496                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      2543565                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2543565                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1314199                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1314199                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 122534568774                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 122534568774                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.021412                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021412                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 93238.975813                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93238.975813                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     26852620                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      26852620                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       632963                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       632964                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  52407276263                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  52407276263                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     27485583                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     27485584                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.023029                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.023029                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 82796.745249                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82796.614441                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data        83784                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        83784                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       549179                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       549179                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  44586111257                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  44586111257                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.019981                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.019981                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 81186.846651                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 81186.846651                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      2070092                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      2070092                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1595151                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1595151                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      3665243                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      3665243                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.435210                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.435210                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       707786                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       707786                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  80688471759                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  80688471759                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.193108                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.193108                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 114001.226019                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 114001.226019                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.934048                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           89076373                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2443990                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            36.447110                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.004183                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.929865                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000008                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999863                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999871                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        742654510                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       742654510                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     30568850                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30568868                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     30568850                       # number of overall hits
system.cpu3.icache.overall_hits::total       30568868                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          600                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           603                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          600                       # number of overall misses
system.cpu3.icache.overall_misses::total          603                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     93419487                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     93419487                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     93419487                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     93419487                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           21                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     30569450                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     30569471                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           21                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     30569450                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     30569471                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.142857                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000020                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.142857                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000020                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 155699.145000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 154924.522388                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 155699.145000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 154924.522388                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu3.icache.writebacks::total               37                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           85                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           85                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          515                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          515                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     80127459                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     80127459                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     80127459                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     80127459                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 155587.299029                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 155587.299029                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 155587.299029                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 155587.299029                       # average overall mshr miss latency
system.cpu3.icache.replacements                    37                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     30568850                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30568868                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          600                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          603                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     93419487                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     93419487                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     30569450                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     30569471                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 155699.145000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 154924.522388                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           85                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          515                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     80127459                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     80127459                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 155587.299029                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 155587.299029                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          274.975531                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           30569386                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              518                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         59014.258687                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   271.975531                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.531202                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.537062                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        244556286                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       244556286                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        2022506                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      2002582                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      2302082                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       130210                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       130210                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        422002                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       422002                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      2022508                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1073                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      7591880                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            7592953                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        35520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    312797952                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           312833472                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1861149                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              119113536                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       4435877                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001301                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.036043                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             4430107     99.87%     99.87% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                5770      0.13%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         4435877                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      3298555386                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         514485                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     2484899946                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.6                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       586471                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         586472                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       586471                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        586472                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          514                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1857515                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1858038                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          514                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1857515                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1858038                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     79770816                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 242948754224                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 243028525040                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     79770816                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 242948754224                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 243028525040                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          515                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      2443986                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2444510                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          515                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      2443986                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2444510                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.998058                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.760035                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.760086                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.998058                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.760035                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.760086                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 155196.140078                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 130792.351192                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 130798.468621                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 155196.140078                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 130792.351192                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 130798.468621                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1861148                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1861148                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          514                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1857515                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1858029                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          514                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1857515                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1858029                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     79599654                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 242330202062                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 242409801716                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     79599654                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 242330202062                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 242409801716                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.998058                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.760035                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.760082                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.998058                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.760035                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.760082                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 154863.140078                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 130459.351371                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 130466.102368                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 154863.140078                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 130459.351371                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 130466.102368                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1861148                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1042432                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1042432                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1042432                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1042432                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1401080                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1401080                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1401080                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1401080                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       130208                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       130208                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       130210                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       130210                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000015                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000015                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        45288                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        45288                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        22644                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        22644                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         2488                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         2488                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       419513                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       419514                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  43578493884                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  43578493884                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       422001                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       422002                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.994104                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.994104                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 103878.768677                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 103878.521060                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       419513                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       419513                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  43438796055                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  43438796055                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.994104                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.994102                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 103545.768677                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 103545.768677                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       583983                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       583984                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          514                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      1438002                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      1438524                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     79770816                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 199370260340                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 199450031156                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          515                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      2021985                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2022508                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.998058                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.711183                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.711258                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 155196.140078                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 138643.938145                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 138649.081389                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          514                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      1438002                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      1438516                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     79599654                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 198891406007                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 198971005661                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.998058                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.711183                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.711254                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 154863.140078                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 138310.938376                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 138316.852688                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2238.005485                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5018230                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1863452                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.692975                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     4.522201                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.004639                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   144.369413                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2085.109232                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001104                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000245                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.035246                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.509060                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.546388                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2304                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1513                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        82155180                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       82155180                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257087332                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  96423481988                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             5758839                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       5545956                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       3583014                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           3020709                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               321                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              321                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            1678480                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           1678480                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        5758841                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      5580144                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      5579420                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5571452                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      5571466                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                22302482                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    238020032                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    237991488                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    237658560                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    237659136                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                951329216                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           4722479                       # Total snoops (count)
system.l3bus.snoopTraffic                   108913280                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           12267434                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000000                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.000699                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 12267428    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        6      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total             12267434                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           7522446007                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                7.8                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          1245292594                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          1244922278                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          1243389363                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          1243515510                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       661811                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       661886                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       659350                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       659471                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             2642518                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       661811                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       661886                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       659350                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       659471                       # number of overall hits
system.l3cache.overall_hits::total            2642518                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          517                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1198392                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          516                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      1198110                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          513                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      1198161                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          514                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      1198044                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           4794803                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          517                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1198392                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          516                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      1198110                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          513                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      1198161                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          514                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      1198044                       # number of overall misses
system.l3cache.overall_misses::total          4794803                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     71599662                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 225429005284                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     78932987                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 224620571434                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     77053863                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 224746181642                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     77514406                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 225260585352                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 900361444630                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     71599662                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 225429005284                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     78932987                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 224620571434                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     77053863                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 224746181642                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     77514406                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 225260585352                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 900361444630                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          517                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1860203                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          516                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1859996                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          513                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1857511                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          514                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1857515                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         7437321                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          517                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1860203                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          516                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1859996                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          513                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1857511                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          514                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1857515                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        7437321                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.644226                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.644147                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.645036                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.644971                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.644695                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.644226                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.644147                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.645036                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.644971                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.644695                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 138490.642166                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 188109.571229                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 152970.905039                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 187479.089094                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 150202.461988                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 187575.944837                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 150806.237354                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 188023.632982                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 187778.610431                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 138490.642166                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 188109.571229                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 152970.905039                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 187479.089094                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 150202.461988                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 187575.944837                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 150806.237354                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 188023.632982                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 187778.610431                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1701770                       # number of writebacks
system.l3cache.writebacks::total              1701770                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          517                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1198392                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          516                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      1198110                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          513                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      1198161                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          514                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      1198044                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      4794767                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          517                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1198392                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          516                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      1198110                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          513                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      1198161                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          514                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      1198044                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      4794767                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     68156442                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 217447714564                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     75496427                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 216641158834                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     73637283                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 216766429382                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     74091166                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 217281612312                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 868428296410                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     68156442                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 217447714564                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     75496427                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 216641158834                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     73637283                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 216766429382                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     74091166                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 217281612312                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 868428296410                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.644226                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.644147                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.645036                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.644971                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.644690                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.644226                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.644147                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.645036                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.644971                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.644690                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 131830.642166                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 181449.571229                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 146310.905039                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 180819.089094                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 143542.461988                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 180915.944837                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 144146.237354                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 181363.632982                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 181120.020308                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 131830.642166                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 181449.571229                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 146310.905039                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 180819.089094                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 143542.461988                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 180915.944837                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 144146.237354                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 181363.632982                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 181120.020308                       # average overall mshr miss latency
system.l3cache.replacements                   4722479                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3844186                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3844186                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3844186                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3844186                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      3583014                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      3583014                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      3583014                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      3583014                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data          173                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data          140                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             315                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus0.data            3                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             6                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data          176                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data          141                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          321                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.017045                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.007092                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.018692                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus0.data            3                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            6                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        49950                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        99900                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.017045                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.007092                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.018692                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data       195343                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       195524                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       195166                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       195229                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           781262                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data       224378                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data       224202                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data       224350                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       224284                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         897218                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data  39020308759                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data  39001709375                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data  39000583748                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  38994072808                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 156016674690                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       419721                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       419726                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       419516                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       419513                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      1678480                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.534588                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.534163                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.534783                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.534629                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.534542                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 173904.343380                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 173957.901245                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 173838.126802                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 173860.252216                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 173889.372137                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data       224378                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data       224202                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data       224350                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       224284                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       897214                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  37525951279                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  37508524055                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  37506412748                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  37500341368                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 150041229450                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.534588                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.534163                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.534783                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.534629                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.534540                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 167244.343380                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 167297.901245                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 167178.126802                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 167200.252216                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 167230.147378                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       466468                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       466362                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       464184                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       464242                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1861256                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          517                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       974014                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          516                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       973908                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          513                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       973811                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          514                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       973760                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      3897585                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     71599662                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 186408696525                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     78932987                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 185618862059                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     77053863                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 185745597894                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     77514406                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 186266512544                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 744344769940                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          517                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1440482                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          516                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1440270                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          513                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1437995                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      1438002                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      5758841                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.676172                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.676198                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.677201                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.677162                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.676800                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 138490.642166                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 191381.947821                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 152970.905039                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 190591.782857                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 150202.461988                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 190740.911629                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 150806.237354                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 191285.853336                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 190975.891466                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          517                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       974014                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          516                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       973908                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          513                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       973811                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          514                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       973760                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      3897553                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     68156442                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 179921763285                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     75496427                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 179132634779                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     73637283                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 179260016634                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     74091166                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 179781270944                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 718387066960                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.676172                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.676198                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.677201                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.677162                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.676795                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 131830.642166                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 184721.947821                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 146310.905039                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 183931.782857                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 143542.461988                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 184080.911629                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 144146.237354                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 184625.853336                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 184317.459432                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            63888.237826                       # Cycle average of tags in use
system.l3cache.tags.total_refs               10070033                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              7427143                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.355842                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651316680336                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 63888.237826                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.974857                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.974857                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        61831                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          653                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6161                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        39833                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        15184                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.943466                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            245264615                       # Number of tag accesses
system.l3cache.tags.data_accesses           245264615                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1701770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1197690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   1197367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1197497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1197381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001081477964                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       105343                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       105343                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7134881                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1625421                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4794767                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1701770                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4794767                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1701770                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2772                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      65.39                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       994                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4794767                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1701770                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  365468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  394213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  365102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  401201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  425930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  442969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  375951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  342533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  311237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  279949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 236392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 197118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 150882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 121999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  99050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  80562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  61125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  50195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  41181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  30770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   8404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   4626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   2271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   1371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                    171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  20451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  28674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  37780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  46895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  56066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  64992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  73455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  81906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  90763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  99240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 106886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 114499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 119285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 117628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  53904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  42185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  33994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  27823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  23193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  19482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  16373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  14337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  12664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  11403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  10475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   9675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   9091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   8624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   7990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   7680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   7336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   7011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   6801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   6459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   6554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   6545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   6581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   6500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   6525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   6591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   6584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   6762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   7436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   8297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   9146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  10059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  11153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  12320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 13530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 14304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 14860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 15313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 15337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 15464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 15371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 15708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 15608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 11006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  6489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  3954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  2467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                   110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                  1142                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       105343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.480003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    202.557594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       105225     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           90      0.09%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           22      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60416-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        105343                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       105343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.154040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.095957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.178276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        105206     99.87%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            83      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            21      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            13      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1424-1439            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        105343                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  177408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               306865088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            108913280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3182.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1129.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   96422282532                       # Total gap between requests
system.mem_ctrls.avgGap                      14842.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        33088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     76652160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        33024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     76631488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        32832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     76639808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        32896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     76632384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    108909760                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 343152.890626672539                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 794953163.587348937988                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 342489.151960083225                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 794738775.998040676117                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 340497.935960315284                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 794825062.024697303772                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 341161.674626904598                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 794748068.339372873306                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1129494045.015025138855                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          517                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1198392                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          516                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      1198110                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          513                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      1198161                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          514                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      1198044                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1701770                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     48749873                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 172452385030                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     56131584                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 171658979433                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     54386699                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 171774234309                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     54800761                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 172295078087                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6191665624962                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     94293.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    143903.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst    108782.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    143274.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    106016.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    143364.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    106616.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    143813.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3638368.07                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          2719400                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              23796                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    60132                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 169705                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           17                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            5                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            3                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            2                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            2                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        33088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     76697088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        33024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     76679040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        32832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     76682304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        32896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     76674816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     306867392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        32832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       132608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    108913280                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    108913280                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          517                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1198392                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          516                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      1198110                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          513                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      1198161                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      1198044                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        4794803                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1701770                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1701770                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         3982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         3982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         1991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         3982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         3982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       343153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    795419108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       342489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    795231934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       340498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    795265784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       341162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    795188127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3182496150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         1991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       343153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       342489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       340498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       341162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1375267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1129530551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1129530551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1129530551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         3982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         3982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         1991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         3982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         3982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       343153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    795419108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       342489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    795231934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       340498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    795265784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       341162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    795188127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4312026700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              4791995                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1701715                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       147204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       147650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       154705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       154720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       139657                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       139682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       153985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       153869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       148945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       148852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       145063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       145137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       147866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       147912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       157702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       157690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       148357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       147746                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       152217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       152256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       155876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       155902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       147967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       147994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       145620                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       145642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       151415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       151479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       147924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       147998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       151505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       151458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        56968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        57052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        48720                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        48743                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        56984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        56985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        47353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        47364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        59295                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        59279                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        47043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        47083                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        57951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        57952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        47619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        47584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        58813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        58712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        48948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        48970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        62089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        62140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        45357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        45351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        59010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        59024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        46449                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        46434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        57766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        57808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        50429                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        50440                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            604573169236                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           15966927340                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       688394745776                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               126163.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          143655.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3162239                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             612071                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           35.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      2719400                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   152.826888                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.276532                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   196.937876                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1537592     56.54%     56.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       814397     29.95%     86.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       126289      4.64%     91.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        61820      2.27%     93.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        38617      1.42%     94.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        28081      1.03%     95.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        23179      0.85%     96.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        19037      0.70%     97.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        70388      2.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      2719400                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             306687680                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          108909760                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3180.632372                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1129.494045                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   22.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               16.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    8481134188.800004                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    11275559171.520201                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   20156649074.015896                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  6395889020.640285                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 34376760441.349541                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 80250386588.165314                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1283951269.978047                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  162220329754.459442                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1682.373521                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1224015455                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8684784068                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  86514682465                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3897585                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1701770                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3020709                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq            897218                       # Transaction distribution
system.membus.trans_dist::ReadExResp           897218                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3897585                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     14312091                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     14312091                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               14312091                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    415780672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    415780672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               415780672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4794809                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4794809    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4794809                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          5436551528                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               5.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8738044192                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       28545831                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     20485567                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        19025                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      9265794                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        9265339                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.995089                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        2181075                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2306196                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2305399                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          797                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           76                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       710836                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts        18911                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    289356756                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.426328                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.864827                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    217448002     75.15%     75.15% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     11964627      4.13%     79.28% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      4549381      1.57%     80.86% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5272018      1.82%     82.68% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3246714      1.12%     83.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2152895      0.74%     84.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1650534      0.57%     85.11% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2396979      0.83%     85.94% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     40675606     14.06%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    289356756                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     412717679                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           96736356                       # Number of memory references committed
system.switch_cpus0.commit.loads             69246928                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          28461171                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         185446628                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          289170682                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2180881                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    221582672     53.69%     53.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        17855      0.00%     53.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     12496965      3.03%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      8951516      2.17%     58.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      5331025      1.29%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     30057628      7.28%     67.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      6587619      1.60%     69.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      3034034      0.74%     69.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     27027711      6.55%     76.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       506044      0.12%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     26698899      6.47%     83.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     13453253      3.26%     86.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     42548029     10.31%     96.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     14036175      3.40%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    412717679                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     40675606                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         4118831                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    225528177                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         54245975                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      5541658                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles         20808                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      9251184                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     413725318                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          633                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           69383333                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           27538836                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1092545                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                14186                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        74887                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             250969772                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           28545831                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     13751813                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            289359539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          41870                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           85                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         30573460                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          228                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    289455460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     1.430704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.877373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       222743944     76.95%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         5815076      2.01%     78.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2613746      0.90%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         6774454      2.34%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2485486      0.86%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3034517      1.05%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3386007      1.17%     85.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3489144      1.21%     86.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        39113086     13.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    289455460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.098583                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.866728                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           30573475                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   40                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            4330111                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         180877                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2273                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        105856                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache            25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  96423491988                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles         20808                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         6388790                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       90196708                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         57418889                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    135430254                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     413597807                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       132076                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       7281290                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      32272222                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      98215972                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    448922468                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1010649699                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       406080540                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        302445736                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    448024495                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          897881                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         27915734                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               662109665                       # The number of ROB reads
system.switch_cpus0.rob.writes              826955935                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          412717679                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       28545855                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20485534                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        19019                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      9265781                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        9265327                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.995100                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        2181076                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2306235                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2305388                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          847                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           72                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       709722                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts        18894                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    289347437                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.426374                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.864766                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    217434264     75.15%     75.15% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     11963733      4.13%     79.28% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4549769      1.57%     80.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5274665      1.82%     82.68% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3250355      1.12%     83.80% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2155915      0.75%     84.54% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1650609      0.57%     85.12% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2399354      0.83%     85.94% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     40668773     14.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    289347437                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249999943                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     412717577                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           96736340                       # Number of memory references committed
system.switch_cpus1.commit.loads             69246917                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          28461164                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         185446582                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          289170610                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2180881                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    221582608     53.69%     53.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        17855      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     12496956      3.03%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      8951514      2.17%     58.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      5331023      1.29%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     30057622      7.28%     67.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      6587618      1.60%     69.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      3034034      0.74%     69.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     27027709      6.55%     76.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       506044      0.12%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     26698899      6.47%     83.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     13453251      3.26%     86.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     42548018     10.31%     96.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     14036172      3.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    412717577                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     40668773                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         4131448                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    225506111                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         54241165                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      5546458                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles         20793                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      9251158                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     413724154                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          635                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           69382943                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           27538729                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              1092534                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                14186                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        86746                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             250968960                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           28545855                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13751791                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            289338296                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          41840                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         30573357                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          229                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    289445986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.430749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.877410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0       222734253     76.95%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5815558      2.01%     78.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2613917      0.90%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         6775789      2.34%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         2484311      0.86%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3031456      1.05%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3387667      1.17%     85.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3491095      1.21%     86.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        39111940     13.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    289445986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.098584                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.866725                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           30573361                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   29                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4329138                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         180637                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2267                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        105746                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            27                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  96423491988                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles         20793                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         6403490                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       90295152                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         57416646                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    135309894                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     413596474                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       131542                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       7358659                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      32267079                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      98094096                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    448921210                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1010645846                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       406079839                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        302443610                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    448024383                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          896706                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         27953282                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               662105963                       # The number of ROB reads
system.switch_cpus1.rob.writes              826953351                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249999943                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          412717577                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       28542247                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     20482589                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        19005                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      9264918                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        9264464                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.995100                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2180844                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2306184                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2305243                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          941                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           72                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       708436                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts        18890                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    289357433                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.426139                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.864618                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    217454233     75.15%     75.15% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     11963398      4.13%     79.29% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      4550049      1.57%     80.86% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5272499      1.82%     82.68% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3247955      1.12%     83.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2153852      0.74%     84.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1651612      0.57%     85.12% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2398598      0.83%     85.95% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     40665237     14.05%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    289357433                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249967754                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     412663827                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           96722610                       # Number of memory references committed
system.switch_cpus2.commit.loads             69237033                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          28457707                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         185421365                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          289134043                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2180660                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    221555535     53.69%     53.69% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        17849      0.00%     53.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     12494619      3.03%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      8950338      2.17%     58.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      5330363      1.29%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     30053499      7.28%     67.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      6586516      1.60%     69.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      3033997      0.74%     69.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     27024239      6.55%     76.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       506008      0.12%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     26694723      6.47%     83.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     13451071      3.26%     86.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     42542310     10.31%     96.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     14034506      3.40%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    412663827                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     40665237                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         4133029                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    225520477                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         54236019                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      5545411                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         20766                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      9250448                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          129                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     413670019                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          657                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           69372501                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           27534895                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              1092128                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                14184                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        88360                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             250933534                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           28542247                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13750551                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            289346368                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          41786                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           13                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         30569276                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          221                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    289455713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     1.430500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.877244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       222753420     76.96%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5816735      2.01%     78.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2613430      0.90%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         6774003      2.34%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         2481549      0.86%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3030550      1.05%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3387507      1.17%     85.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3491363      1.21%     86.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        39107156     13.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    289455713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.098571                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.866603                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           30569290                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   39                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            4327644                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         180118                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2239                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        105794                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            43                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  96423491988                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         20766                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         6402594                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       90629313                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         57411543                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    134991486                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     413542523                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       135371                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       7384235                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      32268270                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      97768716                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    448863613                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1010512016                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       406025881                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        302404138                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    447968305                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          895197                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         27943234                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               662064459                       # The number of ROB reads
system.switch_cpus2.rob.writes              826842979                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249967754                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          412663827                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       28542353                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     20482613                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        19006                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      9264985                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        9264533                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.995121                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2180843                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2306231                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2305251                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          980                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           74                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       709694                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts        18881                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    289353880                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.426156                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.864552                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    217444553     75.15%     75.15% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     11966011      4.14%     79.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4550737      1.57%     80.86% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5273873      1.82%     82.68% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3251418      1.12%     83.80% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2156076      0.75%     84.55% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1649882      0.57%     85.12% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2401173      0.83%     85.95% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     40660157     14.05%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    289353880                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249967816                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     412663915                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           96722647                       # Number of memory references committed
system.switch_cpus3.commit.loads             69237062                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          28457711                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         185421392                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          289134113                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2180660                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    221555569     53.69%     53.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        17849      0.00%     53.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     12494619      3.03%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      8950340      2.17%     58.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      5330363      1.29%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     30053502      7.28%     67.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      6586520      1.60%     69.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      3033997      0.74%     69.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     27024247      6.55%     76.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       506008      0.12%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     26694744      6.47%     83.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     13451078      3.26%     86.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     42542318     10.31%     96.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     14034507      3.40%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    412663915                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     40660157                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         4133002                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    225513786                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         54246762                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5537985                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         20766                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      9250525                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          129                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     413671549                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          657                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           69372645                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           27535058                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              1092131                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                14184                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        90944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             250934061                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           28542353                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13750627                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            289340451                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          41786                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         30569450                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          222                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    289452312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     1.430520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.877264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0       222750911     76.96%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         5815028      2.01%     78.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2614044      0.90%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         6773059      2.34%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         2483488      0.86%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3031369      1.05%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3385017      1.17%     85.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3491001      1.21%     86.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        39108395     13.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    289452312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.098571                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.866605                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           30569454                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   29                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15747680569320                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            4326528                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         180425                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2246                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        106057                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            37                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  96423491988                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         20766                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         6400422                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       90432027                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         57418293                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    135180793                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     413544044                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       135422                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       7330273                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      32381815                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      97859050                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    448864880                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1010516476                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       406028000                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        302404702                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    447968428                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          896410                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         27903418                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               662067332                       # The number of ROB reads
system.switch_cpus3.rob.writes              826845815                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249967816                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          412663915                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
