Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 00:39:46 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/pipelined_input_18_1_16/post_route_timing.rpt
| Design       : pipelined_input_18_1_16
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
i_data_0_0[9]                  pipeline_0_0_reg[9]/D          inf           
i_data_0_13[9]                 pipeline_0_13_reg[9]/D         inf           
i_data_0_14[5]                 pipeline_0_14_reg[5]/D         inf           
i_data_0_14[7]                 pipeline_0_14_reg[7]/D         inf           
i_data_0_2[15]                 pipeline_0_2_reg[15]/D         inf           
i_data_0_4[1]                  pipeline_0_4_reg[1]/D          inf           
i_data_0_5[1]                  pipeline_0_5_reg[1]/D          inf           
i_data_0_5[3]                  pipeline_0_5_reg[3]/D          inf           
i_data_0_5[9]                  pipeline_0_5_reg[9]/D          inf           
i_data_0_7[15]                 pipeline_0_7_reg[15]/D         inf           
i_data_0_8[17]                 pipeline_0_8_reg[17]/D         inf           
i_data_0_8[5]                  pipeline_0_8_reg[5]/D          inf           
i_data_0_8[9]                  pipeline_0_8_reg[9]/D          inf           
i_data_0_0[17]                 pipeline_0_0_reg[17]/D         inf           
i_data_0_0[7]                  pipeline_0_0_reg[7]/D          inf           
i_data_0_11[13]                pipeline_0_11_reg[13]/D        inf           
load_input                     pipeline_0_11_reg[7]/D         inf           
load_input                     pipeline_0_12_reg[11]/D        inf           
load_input                     pipeline_0_13_reg[17]/D        inf           
i_data_0_13[7]                 pipeline_0_13_reg[7]/D         inf           
i_data_0_14[11]                pipeline_0_14_reg[11]/D        inf           
i_data_0_14[3]                 pipeline_0_14_reg[3]/D         inf           
i_data_0_15[11]                pipeline_0_15_reg[11]/D        inf           
i_data_0_15[15]                pipeline_0_15_reg[15]/D        inf           
load_input                     pipeline_0_15_reg[9]/D         inf           
load_input                     pipeline_0_1_reg[15]/D         inf           
load_input                     pipeline_0_1_reg[1]/D          inf           
load_input                     pipeline_0_1_reg[9]/D          inf           
load_input                     pipeline_0_2_reg[3]/D          inf           
load_input                     pipeline_0_2_reg[7]/D          inf           
i_data_0_3[17]                 pipeline_0_3_reg[17]/D         inf           
load_input                     pipeline_0_3_reg[1]/D          inf           
i_data_0_3[5]                  pipeline_0_3_reg[5]/D          inf           
load_input                     pipeline_0_4_reg[13]/D         inf           
i_data_0_4[9]                  pipeline_0_4_reg[9]/D          inf           
load_input                     pipeline_0_5_reg[13]/D         inf           
i_data_0_5[17]                 pipeline_0_5_reg[17]/D         inf           
i_data_0_5[5]                  pipeline_0_5_reg[5]/D          inf           
load_input                     pipeline_0_6_reg[13]/D         inf           
load_input                     pipeline_0_6_reg[3]/D          inf           
load_input                     pipeline_0_7_reg[1]/D          inf           
i_data_0_7[3]                  pipeline_0_7_reg[3]/D          inf           
load_input                     pipeline_0_7_reg[7]/D          inf           
i_data_0_8[15]                 pipeline_0_8_reg[15]/D         inf           
i_data_0_8[3]                  pipeline_0_8_reg[3]/D          inf           
load_input                     pipeline_0_9_reg[13]/D         inf           
load_input                     pipeline_0_9_reg[1]/D          inf           
load_input                     pipeline_0_9_reg[7]/D          inf           
load_input                     pipeline_0_0_reg[11]/D         inf           
i_data_0_0[13]                 pipeline_0_0_reg[13]/D         inf           
i_data_0_0[15]                 pipeline_0_0_reg[15]/D         inf           
load_input                     pipeline_0_0_reg[1]/D          inf           
i_data_0_0[3]                  pipeline_0_0_reg[3]/D          inf           
i_data_0_0[5]                  pipeline_0_0_reg[5]/D          inf           
load_input                     pipeline_0_10_reg[11]/D        inf           
i_data_0_10[13]                pipeline_0_10_reg[13]/D        inf           
i_data_0_10[15]                pipeline_0_10_reg[15]/D        inf           
load_input                     pipeline_0_10_reg[17]/D        inf           
i_data_0_10[1]                 pipeline_0_10_reg[1]/D         inf           
i_data_0_10[3]                 pipeline_0_10_reg[3]/D         inf           
i_data_0_10[5]                 pipeline_0_10_reg[5]/D         inf           
load_input                     pipeline_0_10_reg[7]/D         inf           
i_data_0_10[9]                 pipeline_0_10_reg[9]/D         inf           
i_data_0_11[11]                pipeline_0_11_reg[11]/D        inf           
i_data_0_11[15]                pipeline_0_11_reg[15]/D        inf           
i_data_0_11[17]                pipeline_0_11_reg[17]/D        inf           
i_data_0_11[1]                 pipeline_0_11_reg[1]/D         inf           
load_input                     pipeline_0_11_reg[3]/D         inf           
load_input                     pipeline_0_11_reg[5]/D         inf           
load_input                     pipeline_0_12_reg[13]/D        inf           
i_data_0_12[15]                pipeline_0_12_reg[15]/D        inf           
load_input                     pipeline_0_12_reg[1]/D         inf           
i_data_0_12[3]                 pipeline_0_12_reg[3]/D         inf           
load_input                     pipeline_0_12_reg[5]/D         inf           
i_data_0_12[7]                 pipeline_0_12_reg[7]/D         inf           
i_data_0_12[9]                 pipeline_0_12_reg[9]/D         inf           
i_data_0_13[11]                pipeline_0_13_reg[11]/D        inf           
load_input                     pipeline_0_13_reg[13]/D        inf           
load_input                     pipeline_0_13_reg[15]/D        inf           
i_data_0_13[1]                 pipeline_0_13_reg[1]/D         inf           
i_data_0_13[3]                 pipeline_0_13_reg[3]/D         inf           
i_data_0_13[5]                 pipeline_0_13_reg[5]/D         inf           
i_data_0_14[13]                pipeline_0_14_reg[13]/D        inf           
i_data_0_14[15]                pipeline_0_14_reg[15]/D        inf           
i_data_0_14[17]                pipeline_0_14_reg[17]/D        inf           
i_data_0_14[1]                 pipeline_0_14_reg[1]/D         inf           
i_data_0_14[9]                 pipeline_0_14_reg[9]/D         inf           
load_input                     pipeline_0_15_reg[13]/D        inf           
load_input                     pipeline_0_15_reg[17]/D        inf           
i_data_0_15[1]                 pipeline_0_15_reg[1]/D         inf           
i_data_0_15[3]                 pipeline_0_15_reg[3]/D         inf           
i_data_0_15[5]                 pipeline_0_15_reg[5]/D         inf           
load_input                     pipeline_0_15_reg[7]/D         inf           
load_input                     pipeline_0_1_reg[11]/D         inf           
load_input                     pipeline_0_1_reg[13]/D         inf           
load_input                     pipeline_0_1_reg[5]/D          inf           
load_input                     pipeline_0_1_reg[7]/D          inf           
load_input                     pipeline_0_2_reg[11]/D         inf           
load_input                     pipeline_0_2_reg[13]/D         inf           
load_input                     pipeline_0_2_reg[17]/D         inf           



