
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000864                       # Number of seconds simulated
sim_ticks                                   864493500                       # Number of ticks simulated
final_tick                                  864493500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122094                       # Simulator instruction rate (inst/s)
host_op_rate                                   190383                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31436170                       # Simulator tick rate (ticks/s)
host_mem_usage                                4309080                       # Number of bytes of host memory used
host_seconds                                    27.50                       # Real time elapsed on the host
sim_insts                                     3357536                       # Number of instructions simulated
sim_ops                                       5235503                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           42816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          172864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             215680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3370                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           49527267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          199959861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             249487127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      49527267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         49527267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          49527267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         199959861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            249487127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3370                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3370                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 215680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  215680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     864405000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3370                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    472.300221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   300.224547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   400.435226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           71     15.67%     15.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          169     37.31%     52.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      5.52%     58.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      3.53%     62.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      1.99%     64.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      1.77%     65.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.99%     67.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      2.21%     69.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          136     30.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          453                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     38519000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               101706500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16850000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11429.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30179.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       249.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    249.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2909                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     256500.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1820700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   960135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12987660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             30185490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1438560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       205870890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        13623840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         74376540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              385517895                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            445.946551                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            794494000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1013500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18726000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    307600500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     35462500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      50207750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    451483250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1470840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   759000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                11074140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25085700                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1523040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       183818730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        13058400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         89519880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              366261330                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            423.671583                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            805553500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1548500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      16912000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    368398000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     34002000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      40479500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    403153500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  240318                       # Number of BP lookups
system.cpu.branchPred.condPredicted            240318                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1164                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               239782                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     425                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                151                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          239782                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             156638                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            83144                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          946                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1015716                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      314210                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           167                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            70                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      393729                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           309                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       864493500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1728988                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             415274                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3378232                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      240318                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             157063                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1258802                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2796                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  246                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1430                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    393472                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   635                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1677169                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.145472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.586452                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   889526     53.04%     53.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      325      0.02%     53.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    77043      4.59%     57.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      859      0.05%     57.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1731      0.10%     57.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    78294      4.67%     62.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   154871      9.23%     71.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5280      0.31%     72.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   469240     27.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1677169                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.138993                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.953878                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   424549                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                471985                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    726087                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 53150                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1398                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5270223                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   1398                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   450652                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   15649                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1673                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    753054                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                454743                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5266664                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2509                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   8820                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   2463                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 417769                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             7994702                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              12499089                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          9257239                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1686                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7961821                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    32881                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 71                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             71                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    271397                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1016743                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              315179                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            183616                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            77854                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5259983                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 107                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5329232                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               261                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           24586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        29598                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             94                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1677169                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.177516                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.420810                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              405016     24.15%     24.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               51271      3.06%     27.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              263433     15.71%     42.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              181321     10.81%     53.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              228690     13.64%     67.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              208036     12.40%     79.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              194633     11.60%     91.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               73758      4.40%     95.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               71011      4.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1677169                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   10235     73.34%     73.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     73.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     73.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     9      0.06%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     73.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3671     26.30%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    18      0.13%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 8      0.06%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               15      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1321      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3843327     72.12%     72.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                77866      1.46%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    36      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 599      0.01%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1091493     20.48%     94.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              313877      5.89%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             148      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            565      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5329232                       # Type of FU issued
system.cpu.iq.rate                           3.082284                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       13956                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002619                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           12346875                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           5282926                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5248828                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                2975                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1774                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1375                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5340371                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    1496                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   5329493                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads           467191                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads            0                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2980                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1875                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            56                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1398                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    7216                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2356                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5260090                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               112                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1016743                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               315179                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 54                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1230                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1121                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            236                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1541                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1777                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5251461                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1015709                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2277                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1329916                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   236964                       # Number of branches executed
system.cpu.iew.exec_stores                     314207                       # Number of stores executed
system.cpu.iew.exec_rate                     3.037303                       # Inst execution rate
system.cpu.iew.wb_sent                        5250883                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5250203                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4687830                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7053445                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.036576                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.664616                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           24588                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1377                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                 20                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts          118                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples      1672951                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.129502                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.273972                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       423576     25.32%     25.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       471480     28.18%     53.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       148131      8.85%     62.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         4893      0.29%     62.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        81008      4.84%     67.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        72099      4.31%     71.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          249      0.01%     71.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5059      0.30%     72.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       466456     27.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1672951                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3357536                       # Number of instructions committed
system.cpu.commit.committedOps                5235503                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1327067                       # Number of memory references committed
system.cpu.commit.loads                       1013763                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     235742                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1264                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   5234649                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  183                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          337      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3829665     73.15%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           77857      1.49%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               35      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            542      0.01%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1013685     19.36%     94.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         312809      5.97%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           78      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          495      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5235503                       # Class of committed instruction
system.cpu.commit.bw_lim_events                466456                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6466586                       # The number of ROB reads
system.cpu.rob.rob_writes                    10524459                       # The number of ROB writes
system.cpu.timesIdled                             399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           51819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3357536                       # Number of Instructions Simulated
system.cpu.committedOps                       5235503                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.514957                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.514957                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.941908                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.941908                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  9231428                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4775473                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      1569                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      784                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1416269                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3200955                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1805912                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              2930                       # number of replacements
system.cpu.dcache.tags.tagsinuse           899.687644                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              173271                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2930                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.136860                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            182500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   899.687644                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.878601                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.878601                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          366                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          616                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1727204                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1727204                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       544317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          544317                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       310739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310739                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        855056                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           855056                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       855056                       # number of overall hits
system.cpu.dcache.overall_hits::total          855056                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4001                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4001                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2568                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         6569                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6569                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         6569                       # number of overall misses
system.cpu.dcache.overall_misses::total          6569                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     60039000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     60039000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    211025000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    211025000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    271064000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    271064000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    271064000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    271064000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       548318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       548318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       313307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       313307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       861625                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       861625                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       861625                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       861625                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007297                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007297                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008196                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007624                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007624                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007624                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007624                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15005.998500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15005.998500                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 82174.844237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82174.844237                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41264.119348                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41264.119348                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41264.119348                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41264.119348                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          731                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.611111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2844                       # number of writebacks
system.cpu.dcache.writebacks::total              2844                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         2612                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2612                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2615                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2615                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2615                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2615                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1389                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1389                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2565                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2565                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3954                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3954                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3954                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3954                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     27787500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27787500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    208288000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    208288000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    236075500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    236075500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    236075500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    236075500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004589                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004589                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004589                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004589                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20005.399568                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20005.399568                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81203.898635                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81203.898635                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 59705.488113                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59705.488113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 59705.488113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59705.488113                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               299                       # number of replacements
system.cpu.icache.tags.tagsinuse           361.861227                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              312342                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               299                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1044.622074                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   361.861227                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.706760                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.706760                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            787666                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           787666                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       392560                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          392560                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        392560                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           392560                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       392560                       # number of overall hits
system.cpu.icache.overall_hits::total          392560                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          911                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           911                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          911                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            911                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          911                       # number of overall misses
system.cpu.icache.overall_misses::total           911                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     73161500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73161500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     73161500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73161500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     73161500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73161500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       393471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       393471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       393471                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       393471                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       393471                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       393471                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002315                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002315                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002315                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002315                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002315                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002315                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80309.001098                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80309.001098                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80309.001098                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80309.001098                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80309.001098                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80309.001098                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          645                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.615385                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          299                       # number of writebacks
system.cpu.icache.writebacks::total               299                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          186                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          186                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          725                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          725                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          725                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          725                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          725                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          725                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     58468000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58468000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     58468000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58468000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     58468000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58468000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001843                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001843                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001843                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001843                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 80645.517241                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80645.517241                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 80645.517241                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80645.517241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 80645.517241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80645.517241                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2321.589234                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        474.378632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1847.210602                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.014477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.056372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.070849                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3144                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.102844                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     66634                       # Number of tag accesses
system.l2.tags.data_accesses                    66634                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         2844                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2844                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          299                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              299                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 55                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           1246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1246                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  1253                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1308                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   55                       # number of overall hits
system.l2.overall_hits::cpu.data                 1253                       # number of overall hits
system.l2.overall_hits::total                    1308                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             2558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2558                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              670                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             143                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 670                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2701                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3371                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                670                       # number of overall misses
system.l2.overall_misses::cpu.data               2701                       # number of overall misses
system.l2.overall_misses::total                  3371                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    204365000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     204365000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     56791000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56791000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     12611000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12611000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      56791000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     216976000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        273767000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     56791000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    216976000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       273767000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         2844                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2844                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          299                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          299                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           2565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         1389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               725                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              3954                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4679                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              725                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             3954                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4679                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.997271                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997271                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.924138                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.924138                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.102952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102952                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.924138                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.683106                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.720453                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.924138                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.683106                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.720453                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79892.494136                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79892.494136                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84762.686567                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84762.686567                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88188.811189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88188.811189                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84762.686567                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 80331.728989                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81212.399881                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84762.686567                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 80331.728989                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81212.399881                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data         2558                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2558                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          143                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3371                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3371                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    178785000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    178785000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     50101000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50101000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     11181000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11181000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     50101000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    189966000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    240067000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     50101000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    189966000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    240067000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.997271                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997271                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.924138                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.924138                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.102952                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102952                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.924138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.683106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.720453                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.924138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.683106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.720453                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69892.494136                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69892.494136                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74777.611940                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74777.611940                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78188.811189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78188.811189                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74777.611940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 70331.728989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71215.366360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74777.611940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 70331.728989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71215.366360                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3370                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                812                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2558                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2558                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           812                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       215680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       215680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  215680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3370                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3370                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4200500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17804000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7908                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         3229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    864493500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2113                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2844                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          299                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              86                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2565                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2565                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           725                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1389                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        10838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        65472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       435072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 500544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4679                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4679    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4679                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7097000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1086000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5931499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
