// Seed: 255481508
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wand id_10,
    output wire id_11,
    output uwire id_12,
    input uwire id_13,
    input tri0 id_14,
    input wor id_15,
    input tri1 id_16
);
  assign id_12 = id_13;
  wire id_18;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4,
    output supply0 id_5,
    output wire id_6,
    input logic id_7,
    output logic id_8
);
  id_10 :
  assert property (@(posedge id_10++) id_3 * id_3 * 1)
  else id_2 = id_3;
  wire id_11;
  always @(posedge id_11) begin
    id_2 <= 1;
  end
  assign id_5 = 1'b0;
  module_0(
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_5,
      id_5,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign id_8 = (1 - 1 ? id_4 : {{id_7, id_4, id_4}, id_10});
  assign id_2 = id_10;
endmodule
