<stg><name>get_delta_matrix_wei</name>


<trans_list>

<trans id="447" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="2" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="19" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %v2_63_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_63_read)

]]></Node>
<StgValue><ssdm name="v2_63_read_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %v2_62_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_62_read)

]]></Node>
<StgValue><ssdm name="v2_62_read_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v2_61_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_61_read)

]]></Node>
<StgValue><ssdm name="v2_61_read_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v2_60_read64 = call double @_ssdm_op_Read.ap_auto.double(double %v2_60_read)

]]></Node>
<StgValue><ssdm name="v2_60_read64"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v2_59_read63 = call double @_ssdm_op_Read.ap_auto.double(double %v2_59_read)

]]></Node>
<StgValue><ssdm name="v2_59_read63"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %v2_58_read62 = call double @_ssdm_op_Read.ap_auto.double(double %v2_58_read)

]]></Node>
<StgValue><ssdm name="v2_58_read62"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %v2_57_read61 = call double @_ssdm_op_Read.ap_auto.double(double %v2_57_read)

]]></Node>
<StgValue><ssdm name="v2_57_read61"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %v2_56_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_56_read)

]]></Node>
<StgValue><ssdm name="v2_56_read_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v2_55_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_55_read)

]]></Node>
<StgValue><ssdm name="v2_55_read_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v2_54_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_54_read)

]]></Node>
<StgValue><ssdm name="v2_54_read_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v2_53_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_53_read)

]]></Node>
<StgValue><ssdm name="v2_53_read_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %v2_52_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_52_read)

]]></Node>
<StgValue><ssdm name="v2_52_read_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %v2_51_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_51_read)

]]></Node>
<StgValue><ssdm name="v2_51_read_5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %v2_50_read54 = call double @_ssdm_op_Read.ap_auto.double(double %v2_50_read)

]]></Node>
<StgValue><ssdm name="v2_50_read54"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %v2_49_read53 = call double @_ssdm_op_Read.ap_auto.double(double %v2_49_read)

]]></Node>
<StgValue><ssdm name="v2_49_read53"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %v2_48_read52 = call double @_ssdm_op_Read.ap_auto.double(double %v2_48_read)

]]></Node>
<StgValue><ssdm name="v2_48_read52"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %v2_47_read51 = call double @_ssdm_op_Read.ap_auto.double(double %v2_47_read)

]]></Node>
<StgValue><ssdm name="v2_47_read51"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %v2_46_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_46_read)

]]></Node>
<StgValue><ssdm name="v2_46_read_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %v2_45_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_45_read)

]]></Node>
<StgValue><ssdm name="v2_45_read_5"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %v2_44_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_44_read)

]]></Node>
<StgValue><ssdm name="v2_44_read_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %v2_43_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_43_read)

]]></Node>
<StgValue><ssdm name="v2_43_read_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %v2_42_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_42_read)

]]></Node>
<StgValue><ssdm name="v2_42_read_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %v2_41_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_41_read)

]]></Node>
<StgValue><ssdm name="v2_41_read_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %v2_40_read44 = call double @_ssdm_op_Read.ap_auto.double(double %v2_40_read)

]]></Node>
<StgValue><ssdm name="v2_40_read44"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %v2_39_read43 = call double @_ssdm_op_Read.ap_auto.double(double %v2_39_read)

]]></Node>
<StgValue><ssdm name="v2_39_read43"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %v2_38_read42 = call double @_ssdm_op_Read.ap_auto.double(double %v2_38_read)

]]></Node>
<StgValue><ssdm name="v2_38_read42"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %v2_37_read41 = call double @_ssdm_op_Read.ap_auto.double(double %v2_37_read)

]]></Node>
<StgValue><ssdm name="v2_37_read41"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %v2_36_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_36_read)

]]></Node>
<StgValue><ssdm name="v2_36_read_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %v2_35_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_35_read)

]]></Node>
<StgValue><ssdm name="v2_35_read_5"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29  %v2_34_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_34_read)

]]></Node>
<StgValue><ssdm name="v2_34_read_5"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %v2_33_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_33_read)

]]></Node>
<StgValue><ssdm name="v2_33_read_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:31  %v2_32_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_32_read)

]]></Node>
<StgValue><ssdm name="v2_32_read_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %v2_31_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_31_read)

]]></Node>
<StgValue><ssdm name="v2_31_read_5"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:33  %v2_30_read34 = call double @_ssdm_op_Read.ap_auto.double(double %v2_30_read)

]]></Node>
<StgValue><ssdm name="v2_30_read34"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %v2_29_read33 = call double @_ssdm_op_Read.ap_auto.double(double %v2_29_read)

]]></Node>
<StgValue><ssdm name="v2_29_read33"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %v2_28_read32 = call double @_ssdm_op_Read.ap_auto.double(double %v2_28_read)

]]></Node>
<StgValue><ssdm name="v2_28_read32"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %v2_27_read31 = call double @_ssdm_op_Read.ap_auto.double(double %v2_27_read)

]]></Node>
<StgValue><ssdm name="v2_27_read31"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %v2_26_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_26_read)

]]></Node>
<StgValue><ssdm name="v2_26_read_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %v2_25_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_25_read)

]]></Node>
<StgValue><ssdm name="v2_25_read_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %v2_24_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_24_read)

]]></Node>
<StgValue><ssdm name="v2_24_read_5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %v2_23_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_23_read)

]]></Node>
<StgValue><ssdm name="v2_23_read_4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %v2_22_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_22_read)

]]></Node>
<StgValue><ssdm name="v2_22_read_4"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %v2_21_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_21_read)

]]></Node>
<StgValue><ssdm name="v2_21_read_5"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:43  %v2_20_read24 = call double @_ssdm_op_Read.ap_auto.double(double %v2_20_read)

]]></Node>
<StgValue><ssdm name="v2_20_read24"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %v2_19_read23 = call double @_ssdm_op_Read.ap_auto.double(double %v2_19_read)

]]></Node>
<StgValue><ssdm name="v2_19_read23"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45  %v2_18_read22 = call double @_ssdm_op_Read.ap_auto.double(double %v2_18_read)

]]></Node>
<StgValue><ssdm name="v2_18_read22"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %v2_17_read21 = call double @_ssdm_op_Read.ap_auto.double(double %v2_17_read)

]]></Node>
<StgValue><ssdm name="v2_17_read21"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  %v2_16_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_16_read)

]]></Node>
<StgValue><ssdm name="v2_16_read_3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %v2_15_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_15_read)

]]></Node>
<StgValue><ssdm name="v2_15_read_5"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %v2_14_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_14_read)

]]></Node>
<StgValue><ssdm name="v2_14_read_5"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:50  %v2_13_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_13_read)

]]></Node>
<StgValue><ssdm name="v2_13_read_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:51  %v2_12_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_12_read)

]]></Node>
<StgValue><ssdm name="v2_12_read_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:52  %v2_11_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_11_read)

]]></Node>
<StgValue><ssdm name="v2_11_read_5"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:53  %v2_10_read14 = call double @_ssdm_op_Read.ap_auto.double(double %v2_10_read)

]]></Node>
<StgValue><ssdm name="v2_10_read14"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:54  %v2_9_read13 = call double @_ssdm_op_Read.ap_auto.double(double %v2_9_read)

]]></Node>
<StgValue><ssdm name="v2_9_read13"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:55  %v2_8_read12 = call double @_ssdm_op_Read.ap_auto.double(double %v2_8_read)

]]></Node>
<StgValue><ssdm name="v2_8_read12"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56  %v2_7_read11 = call double @_ssdm_op_Read.ap_auto.double(double %v2_7_read)

]]></Node>
<StgValue><ssdm name="v2_7_read11"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57  %v2_6_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v2_6_read)

]]></Node>
<StgValue><ssdm name="v2_6_read_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:58  %v2_5_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_5_read)

]]></Node>
<StgValue><ssdm name="v2_5_read_5"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:59  %v2_4_read_5 = call double @_ssdm_op_Read.ap_auto.double(double %v2_4_read)

]]></Node>
<StgValue><ssdm name="v2_4_read_5"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:60  %v2_3_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_3_read)

]]></Node>
<StgValue><ssdm name="v2_3_read_4"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61  %v2_2_read_4 = call double @_ssdm_op_Read.ap_auto.double(double %v2_2_read)

]]></Node>
<StgValue><ssdm name="v2_2_read_4"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62  %v2_1_read_6 = call double @_ssdm_op_Read.ap_auto.double(double %v2_1_read)

]]></Node>
<StgValue><ssdm name="v2_1_read_6"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63  %v2_0_read_6 = call double @_ssdm_op_Read.ap_auto.double(double %v2_0_read)

]]></Node>
<StgValue><ssdm name="v2_0_read_6"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:64  %v1_2_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v1_2_read)

]]></Node>
<StgValue><ssdm name="v1_2_read_3"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:65  %v1_1_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v1_1_read)

]]></Node>
<StgValue><ssdm name="v1_1_read_3"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:66  %v1_0_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v1_0_read)

]]></Node>
<StgValue><ssdm name="v1_0_read_3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:67  br label %1

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %v3_0 = phi i4 [ 0, %0 ], [ %v3, %hls_label_6_end ]

]]></Node>
<StgValue><ssdm name="v3_0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln171 = icmp eq i4 %v3_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %v3 = add i4 %v3_0, 1

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln171, label %2, label %hls_label_6_begin

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="4">
<![CDATA[
hls_label_6_begin:2  %trunc_ln174 = trunc i4 %v3_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln174"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_6_begin:3  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln174, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
hls_label_6_begin:9  switch i3 %trunc_ln174, label %branch1528 [
    i3 0, label %hls_label_6_end
    i3 1, label %branch1480
    i3 2, label %branch1488
    i3 3, label %branch1496
    i3 -4, label %branch1504
    i3 -3, label %branch1512
    i3 -2, label %branch1520
  ]

]]></Node>
<StgValue><ssdm name="switch_ln176"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="trunc_ln174" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
branch1520:0  br label %hls_label_6_end

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="trunc_ln174" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch1512:0  br label %hls_label_6_end

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="trunc_ln174" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch1504:0  br label %hls_label_6_end

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="trunc_ln174" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch1496:0  br label %hls_label_6_end

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="trunc_ln174" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch1488:0  br label %hls_label_6_end

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch1480:0  br label %hls_label_6_end

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="trunc_ln174" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch1528:0  br label %hls_label_6_end

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_end:5  %icmp_ln176 = icmp eq i6 %shl_ln, 0

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:6  %select_ln176 = select i1 %icmp_ln176, double %v2_0_read_6, double %v2_56_read_3

]]></Node>
<StgValue><ssdm name="select_ln176"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_end:7  %icmp_ln176_1 = icmp eq i6 %shl_ln, 8

]]></Node>
<StgValue><ssdm name="icmp_ln176_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:8  %select_ln176_1 = select i1 %icmp_ln176_1, double %v2_8_read12, double %select_ln176

]]></Node>
<StgValue><ssdm name="select_ln176_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_end:9  %icmp_ln176_2 = icmp eq i6 %shl_ln, 16

]]></Node>
<StgValue><ssdm name="icmp_ln176_2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:10  %select_ln176_2 = select i1 %icmp_ln176_2, double %v2_16_read_3, double %select_ln176_1

]]></Node>
<StgValue><ssdm name="select_ln176_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_end:11  %icmp_ln176_3 = icmp eq i6 %shl_ln, 24

]]></Node>
<StgValue><ssdm name="icmp_ln176_3"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:12  %select_ln176_3 = select i1 %icmp_ln176_3, double %v2_24_read_5, double %select_ln176_2

]]></Node>
<StgValue><ssdm name="select_ln176_3"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_end:13  %icmp_ln176_4 = icmp eq i6 %shl_ln, -32

]]></Node>
<StgValue><ssdm name="icmp_ln176_4"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:14  %select_ln176_4 = select i1 %icmp_ln176_4, double %v2_32_read_4, double %select_ln176_3

]]></Node>
<StgValue><ssdm name="select_ln176_4"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_end:15  %icmp_ln176_5 = icmp eq i6 %shl_ln, -24

]]></Node>
<StgValue><ssdm name="icmp_ln176_5"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:16  %select_ln176_5 = select i1 %icmp_ln176_5, double %v2_40_read44, double %select_ln176_4

]]></Node>
<StgValue><ssdm name="select_ln176_5"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_end:17  %icmp_ln176_6 = icmp eq i6 %shl_ln, -16

]]></Node>
<StgValue><ssdm name="icmp_ln176_6"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:18  %select_ln176_6 = select i1 %icmp_ln176_6, double %v2_48_read52, double %select_ln176_5

]]></Node>
<StgValue><ssdm name="select_ln176_6"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_6_end:36  %icmp_ln176_7 = icmp eq i3 %trunc_ln174, 0

]]></Node>
<StgValue><ssdm name="icmp_ln176_7"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:37  %select_ln176_7 = select i1 %icmp_ln176_7, double %v2_1_read_6, double %v2_57_read61

]]></Node>
<StgValue><ssdm name="select_ln176_7"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_6_end:38  %icmp_ln176_8 = icmp eq i3 %trunc_ln174, 1

]]></Node>
<StgValue><ssdm name="icmp_ln176_8"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:39  %select_ln176_8 = select i1 %icmp_ln176_8, double %v2_9_read13, double %select_ln176_7

]]></Node>
<StgValue><ssdm name="select_ln176_8"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_6_end:40  %icmp_ln176_9 = icmp eq i3 %trunc_ln174, 2

]]></Node>
<StgValue><ssdm name="icmp_ln176_9"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:41  %select_ln176_9 = select i1 %icmp_ln176_9, double %v2_17_read21, double %select_ln176_8

]]></Node>
<StgValue><ssdm name="select_ln176_9"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_6_end:42  %icmp_ln176_10 = icmp eq i3 %trunc_ln174, 3

]]></Node>
<StgValue><ssdm name="icmp_ln176_10"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:43  %select_ln176_10 = select i1 %icmp_ln176_10, double %v2_25_read_5, double %select_ln176_9

]]></Node>
<StgValue><ssdm name="select_ln176_10"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_6_end:44  %icmp_ln176_11 = icmp eq i3 %trunc_ln174, -4

]]></Node>
<StgValue><ssdm name="icmp_ln176_11"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:45  %select_ln176_11 = select i1 %icmp_ln176_11, double %v2_33_read_4, double %select_ln176_10

]]></Node>
<StgValue><ssdm name="select_ln176_11"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_6_end:46  %icmp_ln176_12 = icmp eq i3 %trunc_ln174, -3

]]></Node>
<StgValue><ssdm name="icmp_ln176_12"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:47  %select_ln176_12 = select i1 %icmp_ln176_12, double %v2_41_read_5, double %select_ln176_11

]]></Node>
<StgValue><ssdm name="select_ln176_12"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_6_end:48  %icmp_ln176_13 = icmp eq i3 %trunc_ln174, -2

]]></Node>
<StgValue><ssdm name="icmp_ln176_13"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:49  %select_ln176_13 = select i1 %icmp_ln176_13, double %v2_49_read53, double %select_ln176_12

]]></Node>
<StgValue><ssdm name="select_ln176_13"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:72  %select_ln176_14 = select i1 %icmp_ln176_7, double %v2_2_read_4, double %v2_58_read62

]]></Node>
<StgValue><ssdm name="select_ln176_14"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:73  %select_ln176_15 = select i1 %icmp_ln176_8, double %v2_10_read14, double %select_ln176_14

]]></Node>
<StgValue><ssdm name="select_ln176_15"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:74  %select_ln176_16 = select i1 %icmp_ln176_9, double %v2_18_read22, double %select_ln176_15

]]></Node>
<StgValue><ssdm name="select_ln176_16"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:75  %select_ln176_17 = select i1 %icmp_ln176_10, double %v2_26_read_3, double %select_ln176_16

]]></Node>
<StgValue><ssdm name="select_ln176_17"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:76  %select_ln176_18 = select i1 %icmp_ln176_11, double %v2_34_read_5, double %select_ln176_17

]]></Node>
<StgValue><ssdm name="select_ln176_18"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:77  %select_ln176_19 = select i1 %icmp_ln176_12, double %v2_42_read_4, double %select_ln176_18

]]></Node>
<StgValue><ssdm name="select_ln176_19"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:78  %select_ln176_20 = select i1 %icmp_ln176_13, double %v2_50_read54, double %select_ln176_19

]]></Node>
<StgValue><ssdm name="select_ln176_20"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:100  %select_ln176_21 = select i1 %icmp_ln176_7, double %v2_3_read_4, double %v2_59_read63

]]></Node>
<StgValue><ssdm name="select_ln176_21"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:101  %select_ln176_22 = select i1 %icmp_ln176_8, double %v2_11_read_5, double %select_ln176_21

]]></Node>
<StgValue><ssdm name="select_ln176_22"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:102  %select_ln176_23 = select i1 %icmp_ln176_9, double %v2_19_read23, double %select_ln176_22

]]></Node>
<StgValue><ssdm name="select_ln176_23"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:103  %select_ln176_24 = select i1 %icmp_ln176_10, double %v2_27_read31, double %select_ln176_23

]]></Node>
<StgValue><ssdm name="select_ln176_24"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:104  %select_ln176_25 = select i1 %icmp_ln176_11, double %v2_35_read_5, double %select_ln176_24

]]></Node>
<StgValue><ssdm name="select_ln176_25"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:105  %select_ln176_26 = select i1 %icmp_ln176_12, double %v2_43_read_4, double %select_ln176_25

]]></Node>
<StgValue><ssdm name="select_ln176_26"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:106  %select_ln176_27 = select i1 %icmp_ln176_13, double %v2_51_read_5, double %select_ln176_26

]]></Node>
<StgValue><ssdm name="select_ln176_27"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:129  %select_ln176_28 = select i1 %icmp_ln176_7, double %v2_4_read_5, double %v2_60_read64

]]></Node>
<StgValue><ssdm name="select_ln176_28"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:130  %select_ln176_29 = select i1 %icmp_ln176_8, double %v2_12_read_4, double %select_ln176_28

]]></Node>
<StgValue><ssdm name="select_ln176_29"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:131  %select_ln176_30 = select i1 %icmp_ln176_9, double %v2_20_read24, double %select_ln176_29

]]></Node>
<StgValue><ssdm name="select_ln176_30"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:132  %select_ln176_31 = select i1 %icmp_ln176_10, double %v2_28_read32, double %select_ln176_30

]]></Node>
<StgValue><ssdm name="select_ln176_31"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:133  %select_ln176_32 = select i1 %icmp_ln176_11, double %v2_36_read_3, double %select_ln176_31

]]></Node>
<StgValue><ssdm name="select_ln176_32"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:134  %select_ln176_33 = select i1 %icmp_ln176_12, double %v2_44_read_5, double %select_ln176_32

]]></Node>
<StgValue><ssdm name="select_ln176_33"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:135  %select_ln176_34 = select i1 %icmp_ln176_13, double %v2_52_read_4, double %select_ln176_33

]]></Node>
<StgValue><ssdm name="select_ln176_34"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:157  %select_ln176_35 = select i1 %icmp_ln176_7, double %v2_5_read_5, double %v2_61_read_5

]]></Node>
<StgValue><ssdm name="select_ln176_35"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:158  %select_ln176_36 = select i1 %icmp_ln176_8, double %v2_13_read_4, double %select_ln176_35

]]></Node>
<StgValue><ssdm name="select_ln176_36"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:159  %select_ln176_37 = select i1 %icmp_ln176_9, double %v2_21_read_5, double %select_ln176_36

]]></Node>
<StgValue><ssdm name="select_ln176_37"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:160  %select_ln176_38 = select i1 %icmp_ln176_10, double %v2_29_read33, double %select_ln176_37

]]></Node>
<StgValue><ssdm name="select_ln176_38"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:161  %select_ln176_39 = select i1 %icmp_ln176_11, double %v2_37_read41, double %select_ln176_38

]]></Node>
<StgValue><ssdm name="select_ln176_39"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:162  %select_ln176_40 = select i1 %icmp_ln176_12, double %v2_45_read_5, double %select_ln176_39

]]></Node>
<StgValue><ssdm name="select_ln176_40"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:163  %select_ln176_41 = select i1 %icmp_ln176_13, double %v2_53_read_4, double %select_ln176_40

]]></Node>
<StgValue><ssdm name="select_ln176_41"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:186  %select_ln176_42 = select i1 %icmp_ln176_7, double %v2_6_read_3, double %v2_62_read_4

]]></Node>
<StgValue><ssdm name="select_ln176_42"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:187  %select_ln176_43 = select i1 %icmp_ln176_8, double %v2_14_read_5, double %select_ln176_42

]]></Node>
<StgValue><ssdm name="select_ln176_43"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:188  %select_ln176_44 = select i1 %icmp_ln176_9, double %v2_22_read_4, double %select_ln176_43

]]></Node>
<StgValue><ssdm name="select_ln176_44"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:189  %select_ln176_45 = select i1 %icmp_ln176_10, double %v2_30_read34, double %select_ln176_44

]]></Node>
<StgValue><ssdm name="select_ln176_45"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:190  %select_ln176_46 = select i1 %icmp_ln176_11, double %v2_38_read42, double %select_ln176_45

]]></Node>
<StgValue><ssdm name="select_ln176_46"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:191  %select_ln176_47 = select i1 %icmp_ln176_12, double %v2_46_read_3, double %select_ln176_46

]]></Node>
<StgValue><ssdm name="select_ln176_47"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:192  %select_ln176_48 = select i1 %icmp_ln176_13, double %v2_54_read_5, double %select_ln176_47

]]></Node>
<StgValue><ssdm name="select_ln176_48"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:214  %select_ln176_49 = select i1 %icmp_ln176_7, double %v2_7_read11, double %v2_63_read_4

]]></Node>
<StgValue><ssdm name="select_ln176_49"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:215  %select_ln176_50 = select i1 %icmp_ln176_8, double %v2_15_read_5, double %select_ln176_49

]]></Node>
<StgValue><ssdm name="select_ln176_50"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:216  %select_ln176_51 = select i1 %icmp_ln176_9, double %v2_23_read_4, double %select_ln176_50

]]></Node>
<StgValue><ssdm name="select_ln176_51"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:217  %select_ln176_52 = select i1 %icmp_ln176_10, double %v2_31_read_5, double %select_ln176_51

]]></Node>
<StgValue><ssdm name="select_ln176_52"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:218  %select_ln176_53 = select i1 %icmp_ln176_11, double %v2_39_read43, double %select_ln176_52

]]></Node>
<StgValue><ssdm name="select_ln176_53"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:219  %select_ln176_54 = select i1 %icmp_ln176_12, double %v2_47_read51, double %select_ln176_53

]]></Node>
<StgValue><ssdm name="select_ln176_54"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:220  %select_ln176_55 = select i1 %icmp_ln176_13, double %v2_55_read_5, double %select_ln176_54

]]></Node>
<StgValue><ssdm name="select_ln176_55"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0">
<![CDATA[
hls_label_6_end:0  %phi_ln176 = phi double [ %v2_8_read12, %branch1480 ], [ %v2_16_read_3, %branch1488 ], [ %v2_24_read_5, %branch1496 ], [ %v2_32_read_4, %branch1504 ], [ %v2_40_read44, %branch1512 ], [ %v2_48_read52, %branch1520 ], [ %v2_56_read_3, %branch1528 ], [ %v2_0_read_6, %hls_label_6_begin ]

]]></Node>
<StgValue><ssdm name="phi_ln176"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:1  %v9 = fmul double %phi_ln176, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:19  %v9_0_1 = fmul double %select_ln176_6, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_0_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="177" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:1  %v9 = fmul double %phi_ln176, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:19  %v9_0_1 = fmul double %select_ln176_6, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_0_1"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:24  %v9_0_2 = fmul double %select_ln176_6, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_0_2"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:50  %v9_1 = fmul double %select_ln176_13, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="181" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:1  %v9 = fmul double %phi_ln176, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:19  %v9_0_1 = fmul double %select_ln176_6, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_0_1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:24  %v9_0_2 = fmul double %select_ln176_6, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_0_2"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:50  %v9_1 = fmul double %select_ln176_13, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_1"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:54  %v9_1_1 = fmul double %select_ln176_13, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_1_1"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:60  %v9_1_2 = fmul double %select_ln176_13, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_1_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="187" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:1  %v9 = fmul double %phi_ln176, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:19  %v9_0_1 = fmul double %select_ln176_6, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_0_1"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:24  %v9_0_2 = fmul double %select_ln176_6, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_0_2"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:50  %v9_1 = fmul double %select_ln176_13, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_1"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:54  %v9_1_1 = fmul double %select_ln176_13, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_1_1"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:60  %v9_1_2 = fmul double %select_ln176_13, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_1_2"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:79  %v9_2 = fmul double %select_ln176_20, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_2"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:83  %v9_2_1 = fmul double %select_ln176_20, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_2_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="195" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:1  %v9 = fmul double %phi_ln176, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:19  %v9_0_1 = fmul double %select_ln176_6, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_0_1"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:24  %v9_0_2 = fmul double %select_ln176_6, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_0_2"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:50  %v9_1 = fmul double %select_ln176_13, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_1"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:54  %v9_1_1 = fmul double %select_ln176_13, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_1_1"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:60  %v9_1_2 = fmul double %select_ln176_13, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_1_2"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:79  %v9_2 = fmul double %select_ln176_20, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_2"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:83  %v9_2_1 = fmul double %select_ln176_20, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_2_1"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:88  %v9_2_2 = fmul double %select_ln176_20, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_2_2"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:107  %v9_3 = fmul double %select_ln176_27, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_6_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln172"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="6">
<![CDATA[
hls_label_6_begin:4  %zext_ln174 = zext i6 %shl_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
hls_label_6_begin:5  %shl_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %trunc_ln174, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6_begin:6  %zext_ln179_24 = zext i8 %shl_ln1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln179_24"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_begin:7  %sub_ln179 = sub i9 %zext_ln179_24, %zext_ln174

]]></Node>
<StgValue><ssdm name="sub_ln179"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_begin:8  %sext_ln179 = sext i9 %sub_ln179 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:2  %zext_ln179 = zext i32 %sext_ln179 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:3  %v0_addr = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="v0_addr"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:4  store double %v9, double* %v0_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6_end:20  %or_ln179 = or i32 %sext_ln179, 1

]]></Node>
<StgValue><ssdm name="or_ln179"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:21  %zext_ln179_1 = zext i32 %or_ln179 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_1"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:22  %v0_addr_1 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_1

]]></Node>
<StgValue><ssdm name="v0_addr_1"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:23  store double %v9_0_1, double* %v0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:24  %v9_0_2 = fmul double %select_ln176_6, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_0_2"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:50  %v9_1 = fmul double %select_ln176_13, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_1"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:54  %v9_1_1 = fmul double %select_ln176_13, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_1_1"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:60  %v9_1_2 = fmul double %select_ln176_13, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_1_2"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:79  %v9_2 = fmul double %select_ln176_20, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_2"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:83  %v9_2_1 = fmul double %select_ln176_20, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_2_1"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:88  %v9_2_2 = fmul double %select_ln176_20, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_2_2"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:107  %v9_3 = fmul double %select_ln176_27, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_3"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:111  %v9_3_1 = fmul double %select_ln176_27, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_3_1"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:117  %v9_3_2 = fmul double %select_ln176_27, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_3_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:25  %or_ln179_1 = or i9 %sub_ln179, 2

]]></Node>
<StgValue><ssdm name="or_ln179_1"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:26  %sext_ln179_1 = sext i9 %or_ln179_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_1"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:27  %zext_ln179_2 = zext i32 %sext_ln179_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_2"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:28  %v0_addr_2 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_2

]]></Node>
<StgValue><ssdm name="v0_addr_2"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:29  store double %v9_0_2, double* %v0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_end:30  %or_ln174 = or i6 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln174"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="6">
<![CDATA[
hls_label_6_end:31  %zext_ln174_1 = zext i6 %or_ln174 to i9

]]></Node>
<StgValue><ssdm name="zext_ln174_1"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_6_end:32  %shl_ln179_1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %or_ln174, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln179_1"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6_end:33  %zext_ln179_25 = zext i8 %shl_ln179_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln179_25"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:34  %sub_ln179_1 = sub i9 %zext_ln179_25, %zext_ln174_1

]]></Node>
<StgValue><ssdm name="sub_ln179_1"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:35  %sext_ln179_2 = sext i9 %sub_ln179_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_2"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:51  %zext_ln179_3 = zext i32 %sext_ln179_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_3"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:52  %v0_addr_3 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_3

]]></Node>
<StgValue><ssdm name="v0_addr_3"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:53  store double %v9_1, double* %v0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:54  %v9_1_1 = fmul double %select_ln176_13, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_1_1"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:60  %v9_1_2 = fmul double %select_ln176_13, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_1_2"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:79  %v9_2 = fmul double %select_ln176_20, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_2"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:83  %v9_2_1 = fmul double %select_ln176_20, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_2_1"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:88  %v9_2_2 = fmul double %select_ln176_20, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_2_2"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:107  %v9_3 = fmul double %select_ln176_27, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_3"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:111  %v9_3_1 = fmul double %select_ln176_27, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_3_1"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:117  %v9_3_2 = fmul double %select_ln176_27, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_3_2"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:136  %v9_4 = fmul double %select_ln176_34, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_4"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:140  %v9_4_1 = fmul double %select_ln176_34, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_4_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="253" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:55  %add_ln179 = add i9 %sub_ln179_1, 1

]]></Node>
<StgValue><ssdm name="add_ln179"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:56  %sext_ln179_3 = sext i9 %add_ln179 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_3"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:57  %zext_ln179_4 = zext i32 %sext_ln179_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_4"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:58  %v0_addr_4 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_4

]]></Node>
<StgValue><ssdm name="v0_addr_4"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:59  store double %v9_1_1, double* %v0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:61  %add_ln179_1 = add i9 %sub_ln179_1, 2

]]></Node>
<StgValue><ssdm name="add_ln179_1"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:62  %sext_ln179_4 = sext i9 %add_ln179_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_4"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:63  %zext_ln179_5 = zext i32 %sext_ln179_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_5"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:64  %v0_addr_5 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_5

]]></Node>
<StgValue><ssdm name="v0_addr_5"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:65  store double %v9_1_2, double* %v0_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:79  %v9_2 = fmul double %select_ln176_20, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_2"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:83  %v9_2_1 = fmul double %select_ln176_20, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_2_1"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:88  %v9_2_2 = fmul double %select_ln176_20, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_2_2"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:107  %v9_3 = fmul double %select_ln176_27, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_3"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:111  %v9_3_1 = fmul double %select_ln176_27, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_3_1"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:117  %v9_3_2 = fmul double %select_ln176_27, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_3_2"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:136  %v9_4 = fmul double %select_ln176_34, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_4"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:140  %v9_4_1 = fmul double %select_ln176_34, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_4_1"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:145  %v9_4_2 = fmul double %select_ln176_34, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_4_2"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:164  %v9_5 = fmul double %select_ln176_41, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_end:66  %or_ln174_1 = or i6 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln174_1"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="6">
<![CDATA[
hls_label_6_end:67  %zext_ln174_2 = zext i6 %or_ln174_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln174_2"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_6_end:68  %shl_ln179_2 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %or_ln174_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln179_2"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6_end:69  %zext_ln179_26 = zext i8 %shl_ln179_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln179_26"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:70  %sub_ln179_2 = sub i9 %zext_ln179_26, %zext_ln174_2

]]></Node>
<StgValue><ssdm name="sub_ln179_2"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:71  %sext_ln179_5 = sext i9 %sub_ln179_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_5"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:80  %zext_ln179_6 = zext i32 %sext_ln179_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_6"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:81  %v0_addr_6 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_6

]]></Node>
<StgValue><ssdm name="v0_addr_6"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:82  store double %v9_2, double* %v0_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6_end:84  %or_ln179_2 = or i32 %sext_ln179_5, 1

]]></Node>
<StgValue><ssdm name="or_ln179_2"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:85  %zext_ln179_7 = zext i32 %or_ln179_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_7"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:86  %v0_addr_7 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_7

]]></Node>
<StgValue><ssdm name="v0_addr_7"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:87  store double %v9_2_1, double* %v0_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:88  %v9_2_2 = fmul double %select_ln176_20, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_2_2"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:107  %v9_3 = fmul double %select_ln176_27, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_3"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:111  %v9_3_1 = fmul double %select_ln176_27, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_3_1"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:117  %v9_3_2 = fmul double %select_ln176_27, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_3_2"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:136  %v9_4 = fmul double %select_ln176_34, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_4"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:140  %v9_4_1 = fmul double %select_ln176_34, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_4_1"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:145  %v9_4_2 = fmul double %select_ln176_34, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_4_2"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:164  %v9_5 = fmul double %select_ln176_41, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_5"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:168  %v9_5_1 = fmul double %select_ln176_41, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_5_1"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:174  %v9_5_2 = fmul double %select_ln176_41, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_5_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="296" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:89  %add_ln179_2 = add i9 %sub_ln179_2, 2

]]></Node>
<StgValue><ssdm name="add_ln179_2"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:90  %sext_ln179_6 = sext i9 %add_ln179_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_6"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:91  %zext_ln179_8 = zext i32 %sext_ln179_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_8"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:92  %v0_addr_8 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_8

]]></Node>
<StgValue><ssdm name="v0_addr_8"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:93  store double %v9_2_2, double* %v0_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_end:94  %or_ln174_2 = or i6 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln174_2"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="6">
<![CDATA[
hls_label_6_end:95  %zext_ln174_3 = zext i6 %or_ln174_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln174_3"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_6_end:96  %shl_ln179_3 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %or_ln174_2, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln179_3"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6_end:97  %zext_ln179_27 = zext i8 %shl_ln179_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln179_27"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:98  %sub_ln179_3 = sub i9 %zext_ln179_27, %zext_ln174_3

]]></Node>
<StgValue><ssdm name="sub_ln179_3"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:99  %sext_ln179_7 = sext i9 %sub_ln179_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_7"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:108  %zext_ln179_9 = zext i32 %sext_ln179_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_9"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:109  %v0_addr_9 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_9

]]></Node>
<StgValue><ssdm name="v0_addr_9"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:110  store double %v9_3, double* %v0_addr_9, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:111  %v9_3_1 = fmul double %select_ln176_27, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_3_1"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:117  %v9_3_2 = fmul double %select_ln176_27, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_3_2"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:136  %v9_4 = fmul double %select_ln176_34, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_4"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:140  %v9_4_1 = fmul double %select_ln176_34, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_4_1"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:145  %v9_4_2 = fmul double %select_ln176_34, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_4_2"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:164  %v9_5 = fmul double %select_ln176_41, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_5"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:168  %v9_5_1 = fmul double %select_ln176_41, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_5_1"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:174  %v9_5_2 = fmul double %select_ln176_41, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_5_2"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:193  %v9_6 = fmul double %select_ln176_48, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_6"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:197  %v9_6_1 = fmul double %select_ln176_48, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_6_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="320" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:112  %add_ln179_3 = add i9 %sub_ln179_3, 1

]]></Node>
<StgValue><ssdm name="add_ln179_3"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:113  %sext_ln179_8 = sext i9 %add_ln179_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_8"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:114  %zext_ln179_10 = zext i32 %sext_ln179_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_10"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:115  %v0_addr_10 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_10

]]></Node>
<StgValue><ssdm name="v0_addr_10"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:116  store double %v9_3_1, double* %v0_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:118  %add_ln179_4 = add i9 %sub_ln179_3, 2

]]></Node>
<StgValue><ssdm name="add_ln179_4"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:119  %sext_ln179_9 = sext i9 %add_ln179_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_9"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:120  %zext_ln179_11 = zext i32 %sext_ln179_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_11"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:121  %v0_addr_11 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_11

]]></Node>
<StgValue><ssdm name="v0_addr_11"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:122  store double %v9_3_2, double* %v0_addr_11, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:136  %v9_4 = fmul double %select_ln176_34, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_4"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:140  %v9_4_1 = fmul double %select_ln176_34, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_4_1"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:145  %v9_4_2 = fmul double %select_ln176_34, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_4_2"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:164  %v9_5 = fmul double %select_ln176_41, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_5"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:168  %v9_5_1 = fmul double %select_ln176_41, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_5_1"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:174  %v9_5_2 = fmul double %select_ln176_41, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_5_2"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:193  %v9_6 = fmul double %select_ln176_48, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_6"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:197  %v9_6_1 = fmul double %select_ln176_48, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_6_1"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:202  %v9_6_2 = fmul double %select_ln176_48, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_6_2"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:221  %v9_7 = fmul double %select_ln176_55, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="340" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_end:123  %or_ln174_3 = or i6 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln174_3"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="6">
<![CDATA[
hls_label_6_end:124  %zext_ln174_4 = zext i6 %or_ln174_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln174_4"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_6_end:125  %shl_ln179_4 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %or_ln174_3, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln179_4"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6_end:126  %zext_ln179_28 = zext i8 %shl_ln179_4 to i9

]]></Node>
<StgValue><ssdm name="zext_ln179_28"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:127  %sub_ln179_4 = sub i9 %zext_ln179_28, %zext_ln174_4

]]></Node>
<StgValue><ssdm name="sub_ln179_4"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:128  %sext_ln179_10 = sext i9 %sub_ln179_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_10"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:137  %zext_ln179_12 = zext i32 %sext_ln179_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_12"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:138  %v0_addr_12 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_12

]]></Node>
<StgValue><ssdm name="v0_addr_12"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:139  store double %v9_4, double* %v0_addr_12, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6_end:141  %or_ln179_3 = or i32 %sext_ln179_10, 1

]]></Node>
<StgValue><ssdm name="or_ln179_3"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:142  %zext_ln179_13 = zext i32 %or_ln179_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_13"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:143  %v0_addr_13 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_13

]]></Node>
<StgValue><ssdm name="v0_addr_13"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:144  store double %v9_4_1, double* %v0_addr_13, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:145  %v9_4_2 = fmul double %select_ln176_34, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_4_2"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:164  %v9_5 = fmul double %select_ln176_41, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_5"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:168  %v9_5_1 = fmul double %select_ln176_41, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_5_1"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:174  %v9_5_2 = fmul double %select_ln176_41, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_5_2"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:193  %v9_6 = fmul double %select_ln176_48, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_6"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:197  %v9_6_1 = fmul double %select_ln176_48, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_6_1"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:202  %v9_6_2 = fmul double %select_ln176_48, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_6_2"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:221  %v9_7 = fmul double %select_ln176_55, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_7"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:225  %v9_7_1 = fmul double %select_ln176_55, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_7_1"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:231  %v9_7_2 = fmul double %select_ln176_55, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_7_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="363" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:146  %or_ln179_4 = or i9 %sub_ln179_4, 2

]]></Node>
<StgValue><ssdm name="or_ln179_4"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:147  %sext_ln179_11 = sext i9 %or_ln179_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_11"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:148  %zext_ln179_14 = zext i32 %sext_ln179_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_14"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:149  %v0_addr_14 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_14

]]></Node>
<StgValue><ssdm name="v0_addr_14"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:150  store double %v9_4_2, double* %v0_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_end:151  %or_ln174_4 = or i6 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln174_4"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="6">
<![CDATA[
hls_label_6_end:152  %zext_ln174_5 = zext i6 %or_ln174_4 to i9

]]></Node>
<StgValue><ssdm name="zext_ln174_5"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_6_end:153  %shl_ln179_5 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %or_ln174_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln179_5"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6_end:154  %zext_ln179_29 = zext i8 %shl_ln179_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln179_29"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:155  %sub_ln179_5 = sub i9 %zext_ln179_29, %zext_ln174_5

]]></Node>
<StgValue><ssdm name="sub_ln179_5"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:156  %sext_ln179_12 = sext i9 %sub_ln179_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_12"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:165  %zext_ln179_15 = zext i32 %sext_ln179_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_15"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:166  %v0_addr_15 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_15

]]></Node>
<StgValue><ssdm name="v0_addr_15"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:167  store double %v9_5, double* %v0_addr_15, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:168  %v9_5_1 = fmul double %select_ln176_41, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_5_1"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:174  %v9_5_2 = fmul double %select_ln176_41, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_5_2"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:193  %v9_6 = fmul double %select_ln176_48, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_6"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:197  %v9_6_1 = fmul double %select_ln176_48, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_6_1"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:202  %v9_6_2 = fmul double %select_ln176_48, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_6_2"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:221  %v9_7 = fmul double %select_ln176_55, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_7"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:225  %v9_7_1 = fmul double %select_ln176_55, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_7_1"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:231  %v9_7_2 = fmul double %select_ln176_55, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_7_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="385" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:169  %add_ln179_5 = add i9 %sub_ln179_5, 1

]]></Node>
<StgValue><ssdm name="add_ln179_5"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:170  %sext_ln179_13 = sext i9 %add_ln179_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_13"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:171  %zext_ln179_16 = zext i32 %sext_ln179_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_16"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:172  %v0_addr_16 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_16

]]></Node>
<StgValue><ssdm name="v0_addr_16"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:173  store double %v9_5_1, double* %v0_addr_16, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:175  %add_ln179_6 = add i9 %sub_ln179_5, 2

]]></Node>
<StgValue><ssdm name="add_ln179_6"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:176  %sext_ln179_14 = sext i9 %add_ln179_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_14"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:177  %zext_ln179_17 = zext i32 %sext_ln179_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_17"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:178  %v0_addr_17 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_17

]]></Node>
<StgValue><ssdm name="v0_addr_17"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:179  store double %v9_5_2, double* %v0_addr_17, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:193  %v9_6 = fmul double %select_ln176_48, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_6"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:197  %v9_6_1 = fmul double %select_ln176_48, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_6_1"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:202  %v9_6_2 = fmul double %select_ln176_48, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_6_2"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:221  %v9_7 = fmul double %select_ln176_55, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_7"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:225  %v9_7_1 = fmul double %select_ln176_55, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_7_1"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:231  %v9_7_2 = fmul double %select_ln176_55, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_7_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="401" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_end:180  %or_ln174_5 = or i6 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln174_5"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="6">
<![CDATA[
hls_label_6_end:181  %zext_ln174_6 = zext i6 %or_ln174_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln174_6"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_6_end:182  %shl_ln179_6 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %or_ln174_5, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln179_6"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6_end:183  %zext_ln179_30 = zext i8 %shl_ln179_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln179_30"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:184  %sub_ln179_6 = sub i9 %zext_ln179_30, %zext_ln174_6

]]></Node>
<StgValue><ssdm name="sub_ln179_6"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:185  %sext_ln179_15 = sext i9 %sub_ln179_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_15"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:194  %zext_ln179_18 = zext i32 %sext_ln179_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_18"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:195  %v0_addr_18 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_18

]]></Node>
<StgValue><ssdm name="v0_addr_18"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:196  store double %v9_6, double* %v0_addr_18, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6_end:198  %or_ln179_5 = or i32 %sext_ln179_15, 1

]]></Node>
<StgValue><ssdm name="or_ln179_5"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:199  %zext_ln179_19 = zext i32 %or_ln179_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_19"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:200  %v0_addr_19 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_19

]]></Node>
<StgValue><ssdm name="v0_addr_19"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:201  store double %v9_6_1, double* %v0_addr_19, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:202  %v9_6_2 = fmul double %select_ln176_48, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_6_2"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:221  %v9_7 = fmul double %select_ln176_55, %v1_0_read_3

]]></Node>
<StgValue><ssdm name="v9_7"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:225  %v9_7_1 = fmul double %select_ln176_55, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_7_1"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:231  %v9_7_2 = fmul double %select_ln176_55, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_7_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="418" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:203  %add_ln179_7 = add i9 %sub_ln179_6, 2

]]></Node>
<StgValue><ssdm name="add_ln179_7"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:204  %sext_ln179_16 = sext i9 %add_ln179_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_16"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:205  %zext_ln179_20 = zext i32 %sext_ln179_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_20"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:206  %v0_addr_20 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_20

]]></Node>
<StgValue><ssdm name="v0_addr_20"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:207  store double %v9_6_2, double* %v0_addr_20, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6_end:208  %or_ln174_6 = or i6 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln174_6"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="6">
<![CDATA[
hls_label_6_end:209  %zext_ln174_7 = zext i6 %or_ln174_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln174_7"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_6_end:210  %shl_ln179_7 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %or_ln174_6, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln179_7"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6_end:211  %zext_ln179_31 = zext i8 %shl_ln179_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln179_31"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:212  %sub_ln179_7 = sub i9 %zext_ln179_31, %zext_ln174_7

]]></Node>
<StgValue><ssdm name="sub_ln179_7"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:213  %sext_ln179_17 = sext i9 %sub_ln179_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_17"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:222  %zext_ln179_21 = zext i32 %sext_ln179_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_21"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:223  %v0_addr_21 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_21

]]></Node>
<StgValue><ssdm name="v0_addr_21"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:224  store double %v9_7, double* %v0_addr_21, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:225  %v9_7_1 = fmul double %select_ln176_55, %v1_1_read_3

]]></Node>
<StgValue><ssdm name="v9_7_1"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_6_end:231  %v9_7_2 = fmul double %select_ln176_55, %v1_2_read_3

]]></Node>
<StgValue><ssdm name="v9_7_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="434" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:226  %add_ln179_8 = add i9 %sub_ln179_7, 1

]]></Node>
<StgValue><ssdm name="add_ln179_8"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:227  %sext_ln179_18 = sext i9 %add_ln179_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_18"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:228  %zext_ln179_22 = zext i32 %sext_ln179_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_22"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:229  %v0_addr_22 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_22

]]></Node>
<StgValue><ssdm name="v0_addr_22"/></StgValue>
</operation>

<operation id="438" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:230  store double %v9_7_1, double* %v0_addr_22, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="439" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6_end:232  %add_ln179_9 = add i9 %sub_ln179_7, 2

]]></Node>
<StgValue><ssdm name="add_ln179_9"/></StgValue>
</operation>

<operation id="440" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6_end:233  %sext_ln179_19 = sext i9 %add_ln179_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln179_19"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="32">
<![CDATA[
hls_label_6_end:234  %zext_ln179_23 = zext i32 %sext_ln179_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_23"/></StgValue>
</operation>

<operation id="442" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6_end:235  %v0_addr_23 = getelementptr [192 x double]* %v0, i64 0, i64 %zext_ln179_23

]]></Node>
<StgValue><ssdm name="v0_addr_23"/></StgValue>
</operation>

<operation id="443" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
hls_label_6_end:236  store double %v9_7_2, double* %v0_addr_23, align 8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6_end:237  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6_end:238  br label %1

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="446" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln183"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
