<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>xdev: third_party/XRT/src/runtime_src/driver/include/xcl_axi_checker_codes.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">xdev
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_96d8dc89d3373e1ceb2c32ea80965edd.html">XRT</a></li><li class="navelem"><a class="el" href="dir_924f2ce82d88e0e63ca0b971eb7c1116.html">src</a></li><li class="navelem"><a class="el" href="dir_3314c1129e21dd60d6e091710003a2ba.html">runtime_src</a></li><li class="navelem"><a class="el" href="dir_8565220f315509cd8a47aabb5f9b7c9b.html">driver</a></li><li class="navelem"><a class="el" href="dir_a553df6267690d96d8bf008a520c70b4.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">xcl_axi_checker_codes.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef _AXICHECKERCODES_H_</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define _AXICHECKERCODES_H_</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classxclAXICheckerCodes.html">   36</a></span>&#160;<span class="keyword">class </span><a class="code" href="classxclAXICheckerCodes.html">xclAXICheckerCodes</a> {</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keyword">enum class</span> AXICheckerCodes {</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    AXI_ERRM_AWADDR_BOUNDARY,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    AXI_ERRM_AWADDR_WRAP_ALIGN,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    AXI_ERRM_AWBURST,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    AXI_ERRM_AWLEN_LOCK,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    AXI_ERRM_AWCACHE,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    AXI_ERRM_AWLEN_FIXED,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    AXI_ERRM_AWLEN_WRAP,</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    AXI_ERRM_AWSIZE,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    AXI_ERRM_AWVALID_RESET,</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    AXI_ERRM_AWADDR_STABLE,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    AXI_ERRM_AWBURST_STABLE,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    AXI_ERRM_AWCACHE_STABLE,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    AXI_ERRM_AWID_STABLE,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    AXI_ERRM_AWLEN_STABLE,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    AXI_ERRM_AWLOCK_STABLE,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    AXI_ERRM_AWPROT_STABLE,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    AXI_ERRM_AWSIZE_STABLE,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    AXI_ERRM_AWQOS_STABLE,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    AXI_ERRM_AWREGION_STABLE,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    AXI_ERRM_AWVALID_STABLE,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    AXI_RECS_AWREADY_MAX_WAIT,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    AXI_ERRM_WDATA_NUM,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    AXI_ERRM_WSTRB,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    AXI_ERRM_WVALID_RESET,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    AXI_ERRM_WDATA_STABLE,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    AXI_ERRM_WLAST_STABLE,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    AXI_ERRM_WSTRB_STABLE,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    AXI_ERRM_WVALID_STABLE,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    AXI_RECS_WREADY_MAX_WAIT,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    AXI_ERRS_BRESP_WLAST,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    AXI_ERRS_BRESP_EXOKAY,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    AXI_ERRS_BVALID_RESET,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    AXI_ERRS_BRESP_AW,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    AXI_ERRS_BID_STABLE,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    AXI_ERRS_BRESP_STABLE,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    AXI_ERRS_BVALID_STABLE,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    AXI_RECM_BREADY_MAX_WAIT,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    AXI_ERRM_ARADDR_BOUNDARY,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    AXI_ERRM_ARADDR_WRAP_ALIGN,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    AXI_ERRM_ARBURST,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    AXI_ERRM_ARLEN_LOCK,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    AXI_ERRM_ARCACHE,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    AXI_ERRM_ARLEN_FIXED,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    AXI_ERRM_ARLEN_WRAP,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    AXI_ERRM_ARSIZE,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    AXI_ERRM_ARVALID_RESET,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    AXI_ERRM_ARADDR_STABLE,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    AXI_ERRM_ARBURST_STABLE,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    AXI_ERRM_ARCACHE_STABLE,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    AXI_ERRM_ARID_STABLE,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    AXI_ERRM_ARLEN_STABLE,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    AXI_ERRM_ARLOCK_STABLE,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    AXI_ERRM_ARPROT_STABLE,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    AXI_ERRM_ARSIZE_STABLE,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    AXI_ERRM_ARQOS_STABLE,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    AXI_ERRM_ARREGION_STABLE,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    AXI_ERRM_ARVALID_STABLE,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    AXI_RECS_ARREADY_MAX_WAIT,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    AXI_ERRS_RDATA_NUM,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    AXI_ERRS_RID,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    AXI_ERRS_RRESP_EXOKAY,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    AXI_ERRS_RVALID_RESET,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    AXI_ERRS_RDATA_STABLE,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    AXI_ERRS_RID_STABLE,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    AXI_ERRS_RLAST_STABLE,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    AXI_ERRS_RRESP_STABLE,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    AXI_ERRS_RVALID_STABLE,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    AXI_RECM_RREADY_MAX_WAIT,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    AXI_ERRM_EXCL_ALIGN,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    AXI_ERRM_EXCL_LEN,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    AXI_RECM_EXCL_MATCH,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    AXI_ERRM_EXCL_MAX,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    AXI_RECM_EXCL_PAIR,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    AXI_ERRM_AWUSER_STABLE,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    AXI_ERRM_WUSER_STABLE,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    AXI_ERRS_BUSER_STABLE,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    AXI_ERRM_ARUSER_STABLE,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    AXI_ERRS_RUSER_STABLE,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    AXI_AUXM_RCAM_OVERFLOW,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    AXI_AUXM_RCAM_UNDERFLOW,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    AXI_AUXM_WCAM_OVERFLOW,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    AXI_AUXM_WCAM_UNDERFLOW,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    AXI_AUXM_EXCL_OVERFLOW,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    AXI4LITE_ERRS_BRESP_EXOKAY,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    AXI4LITE_ERRS_RRESP_EXOKAY,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    AXI4LITE_AUXM_DATA_WIDTH,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    XILINX_AW_SUPPORTS_NARROW_BURST,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    XILINX_AR_SUPPORTS_NARROW_BURST,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    XILINX_AW_SUPPORTS_NARROW_CACHE,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    XILINX_AR_SUPPORTS_NARROW_CACHE,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    XILINX_AW_MAX_BURST,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    XILINX_AR_MAX_BURST,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    XILINX_AWVALID_RESET,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    XILINX_WVALID_RESET,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    XILINX_BVALID_RESET,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    XILINX_ARVALID_RESET,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    XILINX_RVALID_RESET,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    RECS_CONTINUOUS_RTRANSFERS_MAX_WAIT,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    RECM_CONTINUOUS_WTRANSFERS_MAX_WAIT,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    RECM_WLAST_TO_AWVALID_MAX_WAIT,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    RECS_WRITE_TO_BVALID_MAX_WAIT</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  };</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> isValidAXICheckerCodes(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> aOverallStatus, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> aSnapshot[4], <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> aCumulative[4]) {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">//Validate the codes read from the device.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">//overallstatus could be 0 or 1</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">if</span> (aOverallStatus &gt; 1) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">//There are 101 possible codes and hence there cannot be any bits set beyond bit-100</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">if</span> (aSnapshot[3]&gt;&gt;5 != 0) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="comment">//There should be only 1 bit set in Snapshot</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordtype">int</span> nonzero_snapshots = 0;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i=0; i&lt;4; ++i) {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      <span class="keywordflow">if</span> (aSnapshot[i]!=0) {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="keywordflow">if</span> ((aSnapshot[i] &amp; (aSnapshot[i]-1)) != 0) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <span class="keywordflow">if</span> (nonzero_snapshots) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        ++nonzero_snapshots;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="comment">//Bit set in snapshot must also be set in cumulative</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="keywordflow">if</span> ((aSnapshot[i] &amp; aCumulative[i]) == 0) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      }</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    }</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">//if snapshot is all zero then overallstatus and cumulative should be zero</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">if</span> (!nonzero_snapshots) {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      <span class="keywordflow">if</span> (aOverallStatus) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i=0; i&lt;4; ++i) {</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <span class="keywordflow">if</span> (aCumulative[i]) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      }</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keyword">static</span> std::string decodeAXICheckerCodes(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> aWord[4]) {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span>* AXICheckerStrings [101] = {</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWADDR_BOUNDARY&quot;</span>,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWADDR_WRAP_ALIGN&quot;</span>,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWBURST&quot;</span>,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWLEN_LOCK&quot;</span>,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWCACHE&quot;</span>,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWLEN_FIXED&quot;</span>,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWLEN_WRAP&quot;</span>,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWSIZE&quot;</span>,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWVALID_RESET&quot;</span>,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWADDR_STABLE&quot;</span>,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWBURST_STABLE&quot;</span>,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWCACHE_STABLE&quot;</span>,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWID_STABLE&quot;</span>,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWLEN_STABLE&quot;</span>,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWLOCK_STABLE&quot;</span>,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWPROT_STABLE&quot;</span>,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWSIZE_STABLE&quot;</span>,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWQOS_STABLE&quot;</span>,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWREGION_STABLE&quot;</span>,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWVALID_STABLE&quot;</span>,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="stringliteral">&quot;AXI_RECS_AWREADY_MAX_WAIT&quot;</span>,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_WDATA_NUM&quot;</span>,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_WSTRB&quot;</span>,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_WVALID_RESET&quot;</span>,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_WDATA_STABLE&quot;</span>,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_WLAST_STABLE&quot;</span>,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_WSTRB_STABLE&quot;</span>,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_WVALID_STABLE&quot;</span>,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="stringliteral">&quot;AXI_RECS_WREADY_MAX_WAIT&quot;</span>,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_BRESP_WLAST&quot;</span>,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_BRESP_EXOKAY&quot;</span>,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_BVALID_RESET&quot;</span>,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_BRESP_AW&quot;</span>,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_BID_STABLE&quot;</span>,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_BRESP_STABLE&quot;</span>,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_BVALID_STABLE&quot;</span>,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="stringliteral">&quot;AXI_RECM_BREADY_MAX_WAIT&quot;</span>,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARADDR_BOUNDARY&quot;</span>,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARADDR_WRAP_ALIGN&quot;</span>,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARBURST&quot;</span>,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARLEN_LOCK&quot;</span>,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARCACHE&quot;</span>,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARLEN_FIXED&quot;</span>,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARLEN_WRAP&quot;</span>,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARSIZE&quot;</span>,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARVALID_RESET&quot;</span>,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARADDR_STABLE&quot;</span>,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARBURST_STABLE&quot;</span>,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARCACHE_STABLE&quot;</span>,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARID_STABLE&quot;</span>,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARLEN_STABLE&quot;</span>,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARLOCK_STABLE&quot;</span>,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARPROT_STABLE&quot;</span>,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARSIZE_STABLE&quot;</span>,</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARQOS_STABLE&quot;</span>,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARREGION_STABLE&quot;</span>,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARVALID_STABLE&quot;</span>,</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="stringliteral">&quot;AXI_RECS_ARREADY_MAX_WAIT&quot;</span>,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_RDATA_NUM&quot;</span>,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_RID&quot;</span>,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_RRESP_EXOKAY&quot;</span>,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_RVALID_RESET&quot;</span>,</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_RDATA_STABLE&quot;</span>,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_RID_STABLE&quot;</span>,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_RLAST_STABLE&quot;</span>,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_RRESP_STABLE&quot;</span>,</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_RVALID_STABLE&quot;</span>,</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="stringliteral">&quot;AXI_RECM_RREADY_MAX_WAIT&quot;</span>,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_EXCL_ALIGN&quot;</span>,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_EXCL_LEN&quot;</span>,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="stringliteral">&quot;AXI_RECM_EXCL_MATCH&quot;</span>,</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_EXCL_MAX&quot;</span>,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="stringliteral">&quot;AXI_RECM_EXCL_PAIR&quot;</span>,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_AWUSER_STABLE&quot;</span>,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_WUSER_STABLE&quot;</span>,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_BUSER_STABLE&quot;</span>,</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="stringliteral">&quot;AXI_ERRM_ARUSER_STABLE&quot;</span>,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="stringliteral">&quot;AXI_ERRS_RUSER_STABLE&quot;</span>,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="stringliteral">&quot;AXI_AUXM_RCAM_OVERFLOW&quot;</span>,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="stringliteral">&quot;AXI_AUXM_RCAM_UNDERFLOW&quot;</span>,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="stringliteral">&quot;AXI_AUXM_WCAM_OVERFLOW&quot;</span>,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="stringliteral">&quot;AXI_AUXM_WCAM_UNDERFLOW&quot;</span>,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="stringliteral">&quot;AXI_AUXM_EXCL_OVERFLOW&quot;</span>,</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="stringliteral">&quot;AXI4LITE_ERRS_BRESP_EXOKAY&quot;</span>,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="stringliteral">&quot;AXI4LITE_ERRS_RRESP_EXOKAY&quot;</span>,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="stringliteral">&quot;AXI4LITE_AUXM_DATA_WIDTH&quot;</span>,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="stringliteral">&quot;XILINX_AW_SUPPORTS_NARROW_BURST&quot;</span>,</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="stringliteral">&quot;XILINX_AR_SUPPORTS_NARROW_BURST&quot;</span>,</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="stringliteral">&quot;XILINX_AW_SUPPORTS_NARROW_CACHE&quot;</span>,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="stringliteral">&quot;XILINX_AR_SUPPORTS_NARROW_CACHE&quot;</span>,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="stringliteral">&quot;XILINX_AW_MAX_BURST&quot;</span>,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="stringliteral">&quot;XILINX_AR_MAX_BURST&quot;</span>,</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="stringliteral">&quot;XILINX_AWVALID_RESET&quot;</span>,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="stringliteral">&quot;XILINX_WVALID_RESET&quot;</span>,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="stringliteral">&quot;XILINX_BVALID_RESET&quot;</span>,</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="stringliteral">&quot;XILINX_ARVALID_RESET&quot;</span>,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="stringliteral">&quot;XILINX_RVALID_RESET&quot;</span>,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="stringliteral">&quot;RECS_CONTINUOUS_RTRANSFERS_MAX_WAIT&quot;</span>,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="stringliteral">&quot;RECM_CONTINUOUS_WTRANSFERS_MAX_WAIT&quot;</span>,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="stringliteral">&quot;RECM_WLAST_TO_AWVALID_MAX_WAIT&quot;</span>,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="stringliteral">&quot;RECS_WRITE_TO_BVALID_MAX_WAIT&quot;</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  };</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span>* AXICheckerExplanations [101] = {</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="stringliteral">&quot;A write burst cannot cross a 4KB boundary&quot;</span>,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="stringliteral">&quot;A write transaction with burst type WRAP has an aligned address&quot;</span>,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="stringliteral">&quot;A value of 2&#39;b11 on AWBURST is not permitted when AWVALID is High&quot;</span>,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="stringliteral">&quot;Exclusive access transactions cannot have a length greater than 16 beats. This check is not implemented&quot;</span>,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="stringliteral">&quot;If not cacheable (AWCACHE[1] == 1&#39;b0), AWCACHE = 2&#39;b00&quot;</span>,</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="stringliteral">&quot;Transactions of burst type FIXED cannot have a length greater than 16 beats&quot;</span>,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="stringliteral">&quot;A write transaction with burst type WRAP has a length of 2, 4, 8, or 16&quot;</span>,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="stringliteral">&quot;The size of a write transfer does not exceed the width of the data interface&quot;</span>,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="stringliteral">&quot;AWVALID is Low for the first cycle after ARESETn goes High&quot;</span>,</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: AWADDR must remain stable when AWVALID is asserted and AWREADY Low&quot;</span>,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: AWBURST must remain stable when AWVALID is asserted and AWREADY Low&quot;</span>,</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: AWCACHE must remain stable when AWVALID is asserted and AWREADY Low&quot;</span>,</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: AWID must remain stable when AWVALID is asserted and AWREADY Low&quot;</span>,</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: AWLEN must remain stable when AWVALID is asserted and AWREADY Low&quot;</span>,</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: AWLOCK must remain stable when AWVALID is asserted and AWREADY Low. This check is not implemented&quot;</span>,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: AWPROT must remain stable when AWVALID is asserted and AWREADY Low&quot;</span>,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: AWSIZE must remain stable when AWVALID is asserted and AWREADY Low&quot;</span>,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: AWQOS must remain stable when AWVALID is asserted and AWREADY Low&quot;</span>,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: AWREGION must remain stable when ARVALID is asserted and AWREADY Low&quot;</span>,</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: Once AWVALID is asserted, it must remain asserted until AWREADY is High&quot;</span>,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="stringliteral">&quot;Recommended that AWREADY is asserted within MAXWAITS cycles of AWVALID being asserted&quot;</span>,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="stringliteral">&quot;The number of write data items matches AWLEN for the corresponding address. This is triggered when any of the following occurs: a) Write data arrives, WLAST is set, and the WDATA count is not equal to AWLEN. b) Write data arrives, WLAST is not set, and the WDATA count is equal to AWLEN. c) ADDR arrives, WLAST is already received, and the WDATA count is not equal to AWLEN&quot;</span>,</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="stringliteral">&quot;Write strobes must only be asserted for the correct byte lanes as determined from the: Start Address, Transfer Size and Beat Number&quot;</span>,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="stringliteral">&quot;WVALID is LOW for the first cycle after ARESETn goes High&quot;</span>,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: WDATA must remain stable when WVALID is asserted and WREADY Low&quot;</span>,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: WLAST must remain stable when WVALID is asserted and WREADY Low&quot;</span>,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: WSTRB must remain stable when WVALID is asserted and WREADY Low&quot;</span>,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: Once WVALID is asserted, it must remain asserted until WREADY is High&quot;</span>,</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="stringliteral">&quot;Recommended that WREADY is asserted within MAXWAITS cycles of WVALID being asserted&quot;</span>,</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="stringliteral">&quot;A slave must not take BVALID HIGH until after the last write data handshake is complete&quot;</span>,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="stringliteral">&quot;An EXOKAY write response can only be given to an exclusive write access. This check is not implemented&quot;</span>,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="stringliteral">&quot;BVALID is Low for the first cycle after ARESETn goes High&quot;</span>,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="stringliteral">&quot;A slave must not take BVALID HIGH until after the write address handshake is complete&quot;</span>,</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="stringliteral">&quot;Handshake Checks: BID must remain stable when BVALID is asserted and BREADY Low &quot;</span>,</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="stringliteral">&quot;Checks BRESP must remain stable when BVALID is asserted and BREADY Low&quot;</span>,</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="stringliteral">&quot;Once BVALID is asserted, it must remain asserted until BREADY is High&quot;</span>,</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="stringliteral">&quot;Recommended that BREADY is asserted within MAXWAITS cycles of BVALID being asserted&quot;</span>,</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="stringliteral">&quot;A read burst cannot cross a 4KB boundary&quot;</span>,</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="stringliteral">&quot;A read transaction with a burst type of WRAP must have an aligned address&quot;</span>,</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="stringliteral">&quot;A value of 2&#39;b11 on ARBURST is not permitted when ARVALID is High&quot;</span>,</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="stringliteral">&quot;Exclusive access transactions cannot have a length greater than 16 beats. This check is not implemented&quot;</span>,</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="stringliteral">&quot;When ARVALID is HIGH, if ARCACHE[1] is LOW, then ARCACHE[3:2] must also be Low&quot;</span>,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="stringliteral">&quot;Transactions of burst type FIXED cannot have a length greater than 16 beats&quot;</span>,</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="stringliteral">&quot;A read transaction with burst type of WRAP must have a length of 2, 4, 8, or 16&quot;</span>,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="stringliteral">&quot;The size of a read transfer must not exceed the width of the data interface&quot;</span>,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="stringliteral">&quot;ARVALID is Low for the first cycle after ARESETn goes High&quot;</span>,</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="stringliteral">&quot;ARADDR must remain stable when ARVALID is asserted and ARREADY Low&quot;</span>,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="stringliteral">&quot;ARBURST must remain stable when ARVALID is asserted and ARREADY Low&quot;</span>,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="stringliteral">&quot;ARCACHE must remain stable when ARVALID is asserted and ARREADY Low&quot;</span>,</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="stringliteral">&quot;ARID must remain stable when ARVALID is asserted and ARREADY Low&quot;</span>,</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="stringliteral">&quot;ARLEN must remain stable when ARVALID is asserted and ARREADY Low&quot;</span>,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="stringliteral">&quot;ARLOCK must remain stable when ARVALID is asserted and ARREADY Low. This check is not implemented&quot;</span>,</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="stringliteral">&quot;ARPROT must remain stable when ARVALID is asserted and ARREADY Low&quot;</span>,</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="stringliteral">&quot;ARSIZE must remain stable when ARVALID is asserted and ARREADY Low&quot;</span>,</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="stringliteral">&quot;ARQOS must remain stable when ARVALID is asserted and ARREADY Low&quot;</span>,</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="stringliteral">&quot;ARREGION must remain stable when ARVALID is asserted and ARREADY Low&quot;</span>,</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="stringliteral">&quot;Once ARVALID is asserted, it must remain asserted until ARREADY is High&quot;</span>,</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="stringliteral">&quot;Recommended that ARREADY is asserted within MAXWAITS cycles of ARVALID being asserted&quot;</span>,</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="stringliteral">&quot;The number of read data items must match the corresponding ARLEN&quot;</span>,</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="stringliteral">&quot;The read data must always follow the address that it relates to. If IDs are used, RID must also match ARID of an outstanding address read transaction. This violation can also occur when RVALID is asserted with no preceding AR transfer&quot;</span>,</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="stringliteral">&quot;An EXOKAY write response can only be given to an exclusive read access. This check is not implemented&quot;</span>,</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="stringliteral">&quot;RVALID is Low for the first cycle after ARESETn goes High&quot;</span>,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="stringliteral">&quot;RDATA must remain stable when RVALID is asserted and RREADY Low&quot;</span>,</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="stringliteral">&quot;RID must remain stable when RVALID is asserted and RREADY Low&quot;</span>,</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="stringliteral">&quot;RLAST must remain stable when RVALID is asserted and RREADY Low&quot;</span>,</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="stringliteral">&quot;RRESP must remain stable when RVALID is asserted and RREADY Low&quot;</span>,</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="stringliteral">&quot;Once RVALID is asserted, it must remain asserted until RREADY is High&quot;</span>,</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="stringliteral">&quot;Recommended that RREADY is asserted within MAXWAITS cycles of RVALID being asserted&quot;</span>,</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="stringliteral">&quot;The address of an exclusive access is aligned to the total number of bytes in the transaction. This check is not implemented&quot;</span>,</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="stringliteral">&quot;The number of bytes to be transferred in an exclusive access burst is a power of 2, that is, 1, 2, 4, 8, 16, 32, 64, or 128 bytes. This check is not implemented&quot;</span>,</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="stringliteral">&quot;Recommended that the address, size, and length of an exclusive write with a given ID is the same as the address, size, and length of the preceding exclusive read with the same ID. This check is not implemented&quot;</span>,</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="stringliteral">&quot;128 is the maximum number of bytes that can be transferred in an exclusive burst. This check is not implemented&quot;</span>,</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="stringliteral">&quot;Recommended that every exclusive write has an earlier outstanding exclusive read with the same ID. This check is not implemented&quot;</span>,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="stringliteral">&quot;AWUSER must remain stable when AWVALID is asserted and AWREADY Low&quot;</span>,</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="stringliteral">&quot;WUSER must remain stable when WVALID is asserted and WREADY Low&quot;</span>,</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="stringliteral">&quot;BUSER must remain stable when BVALID is asserted and BREADY Low&quot;</span>,</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="stringliteral">&quot;ARUSER must remain stable when ARVALID is asserted and ARREADY Low&quot;</span>,</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="stringliteral">&quot;RUSER must remain stable when RVALID is asserted and RREADY Low&quot;</span>,</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="stringliteral">&quot;Read CAM overflow, increase MAXRBURSTS parameter&quot;</span>,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="stringliteral">&quot;Read CAM underflow&quot;</span>,</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="stringliteral">&quot;Write CAM overflow, increase MAXWBURSTS parameter&quot;</span>,</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="stringliteral">&quot;Write CAM underflow&quot;</span>,</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="stringliteral">&quot;Exclusive access monitor overflow&quot;</span>,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="stringliteral">&quot;A slave must not give an EXOKAY response on an AXI4-Lite interface&quot;</span>,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="stringliteral">&quot;A slave must not give an EXOKAY response on an AXI4-Lite interface&quot;</span>,</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="stringliteral">&quot;DATA_WIDTH parameter is 32 or 64&quot;</span>,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="stringliteral">&quot;When the connection does not support narrow transfers, the AW Master cannot issue a transfer with AWLEN &gt; 0 and AWSIZE is less than the defined interface DATA_WIDTH&quot;</span>,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="stringliteral">&quot;When the connection does not support narrow transfers, the AR Master cannot issue a transfer with ARLEN &gt; 0 and ARSIZE is less than the defined interface DATA_WIDTH&quot;</span>,</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="stringliteral">&quot;When the connection does not support narrow transfers, the AW Master cannot issue a transfer with AWLEN &gt; 0 and AWCACHE modifiable bit is not asserted&quot;</span>,</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="stringliteral">&quot;When the connection does not support narrow transfers, the AR Master cannot issue a transfer with ARLEN &gt; 0 and ARCACHE modifiable bit is not asserted&quot;</span>,</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="stringliteral">&quot;AW Master cannot issue AWLEN greater than the configured maximum burst length&quot;</span>,</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="stringliteral">&quot;AR Master cannot issue ARLEN greater than the configured maximum burst length&quot;</span>,</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="stringliteral">&quot;AWREADY is Low for the first cycle after ARESETn goes High&quot;</span>,</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="stringliteral">&quot;WREADY is Low for the first cycle after ARESETn goes High&quot;</span>,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="stringliteral">&quot;BREADY is Low for the first cycle after ARESETn goes High&quot;</span>,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="stringliteral">&quot;ARREADY is Low for the first cycle after ARESETn goes High&quot;</span>,</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="stringliteral">&quot;RREADY is Low for the first cycle after ARESETn goes High&quot;</span>,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="stringliteral">&quot;RVALID should be asserted within MAXWAITS cycles of either AR command transfer or previous R transfer while there are outstanding AR commands.&quot;</span>,</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="stringliteral">&quot;WVALID should be asserted within MAXWAITS cycles of either AW command transfer or previous W transfer while there are outstanding AW commands.&quot;</span>,</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="stringliteral">&quot;AWVALID should be asserted within MAXWAITS cycles of WLAST transfer or previous AW transfer if there are yet more WLAST transfers outstanding.&quot;</span>,</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="stringliteral">&quot;BVALID should be asserted within MAXWAITS cycles of AW command transfer or WLAST transfer (whichever is later), or previous B transfer if there are yet more AW and WLAST transfers outstanding.&quot;</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  };</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    std::string s;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> j = 0; j&lt;4; ++j) {</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> i = 0;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;      <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> w = aWord[j];</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;      <span class="keywordflow">while</span> (w) {</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        <span class="keywordflow">if</span> (w &amp; ((<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>)0x1)) {</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;          s.append(AXICheckerStrings[j*32+i]).append(<span class="stringliteral">&quot;:&quot;</span>).append(AXICheckerExplanations[j*32+i]).append(<span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        }</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        w = w&gt;&gt;1;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        ++i;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;      }</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    }</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keywordflow">return</span> s;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  }</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;};</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classxclAXICheckerCodes_html"><div class="ttname"><a href="classxclAXICheckerCodes.html">xclAXICheckerCodes</a></div><div class="ttdef"><b>Definition:</b> xcl_axi_checker_codes.h:36</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
