<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1612" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1612{left:399px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_1612{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1612{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1612{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1612{left:69px;bottom:1083px;letter-spacing:0.15px;}
#t6_1612{left:359px;bottom:829px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1612{left:69px;bottom:745px;letter-spacing:-0.13px;}
#t8_1612{left:69px;bottom:722px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_1612{left:69px;bottom:705px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#ta_1612{left:69px;bottom:688px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_1612{left:69px;bottom:672px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tc_1612{left:69px;bottom:649px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#td_1612{left:69px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_1612{left:69px;bottom:615px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_1612{left:69px;bottom:592px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_1612{left:69px;bottom:569px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_1612{left:69px;bottom:534px;letter-spacing:-0.13px;}
#ti_1612{left:69px;bottom:510px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tj_1612{left:69px;bottom:491px;letter-spacing:-0.11px;}
#tk_1612{left:90px;bottom:473px;letter-spacing:-0.14px;}
#tl_1612{left:117px;bottom:455px;letter-spacing:-0.14px;}
#tm_1612{left:90px;bottom:436px;letter-spacing:-0.09px;}
#tn_1612{left:117px;bottom:418px;letter-spacing:-0.14px;}
#to_1612{left:69px;bottom:400px;letter-spacing:-0.11px;}
#tp_1612{left:69px;bottom:381px;letter-spacing:-0.12px;}
#tq_1612{left:69px;bottom:363px;letter-spacing:-0.16px;}
#tr_1612{left:90px;bottom:345px;letter-spacing:-0.12px;}
#ts_1612{left:69px;bottom:326px;letter-spacing:-0.15px;}
#tt_1612{left:90px;bottom:308px;letter-spacing:-0.12px;}
#tu_1612{left:69px;bottom:290px;letter-spacing:-0.11px;}
#tv_1612{left:69px;bottom:271px;letter-spacing:-0.12px;}
#tw_1612{left:69px;bottom:253px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#tx_1612{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#ty_1612{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#tz_1612{left:336px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-1.84px;}
#t10_1612{left:336px;bottom:1050px;letter-spacing:-0.18px;}
#t11_1612{left:379px;bottom:1065px;letter-spacing:-0.14px;}
#t12_1612{left:379px;bottom:1050px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t13_1612{left:379px;bottom:1034px;letter-spacing:-0.13px;}
#t14_1612{left:454px;bottom:1065px;letter-spacing:-0.12px;}
#t15_1612{left:454px;bottom:1050px;letter-spacing:-0.12px;}
#t16_1612{left:454px;bottom:1034px;letter-spacing:-0.12px;}
#t17_1612{left:535px;bottom:1065px;letter-spacing:-0.13px;}
#t18_1612{left:78px;bottom:1011px;letter-spacing:-0.12px;}
#t19_1612{left:78px;bottom:995px;letter-spacing:-0.14px;}
#t1a_1612{left:336px;bottom:1011px;}
#t1b_1612{left:379px;bottom:1011px;letter-spacing:-0.17px;}
#t1c_1612{left:454px;bottom:1011px;letter-spacing:-0.16px;}
#t1d_1612{left:534px;bottom:1011px;letter-spacing:-0.12px;}
#t1e_1612{left:535px;bottom:995px;letter-spacing:-0.11px;}
#t1f_1612{left:535px;bottom:978px;letter-spacing:-0.15px;}
#t1g_1612{left:78px;bottom:955px;letter-spacing:-0.12px;}
#t1h_1612{left:78px;bottom:938px;letter-spacing:-0.13px;}
#t1i_1612{left:336px;bottom:955px;}
#t1j_1612{left:379px;bottom:955px;letter-spacing:-0.12px;}
#t1k_1612{left:414px;bottom:961px;}
#t1l_1612{left:70px;bottom:909px;letter-spacing:-0.14px;}
#t1m_1612{left:69px;bottom:890px;letter-spacing:-0.11px;}
#t1n_1612{left:454px;bottom:955px;letter-spacing:-0.16px;}
#t1o_1612{left:534px;bottom:955px;letter-spacing:-0.12px;}
#t1p_1612{left:535px;bottom:938px;letter-spacing:-0.11px;}
#t1q_1612{left:79px;bottom:808px;letter-spacing:-0.15px;}
#t1r_1612{left:142px;bottom:808px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1s_1612{left:272px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1t_1612{left:428px;bottom:808px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1u_1612{left:584px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1v_1612{left:738px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1w_1612{left:94px;bottom:783px;}
#t1x_1612{left:137px;bottom:783px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_1612{left:261px;bottom:783px;letter-spacing:-0.13px;}
#t1z_1612{left:421px;bottom:783px;letter-spacing:-0.12px;}
#t20_1612{left:575px;bottom:783px;letter-spacing:-0.12px;}
#t21_1612{left:759px;bottom:783px;letter-spacing:-0.13px;}

.s1_1612{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1612{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1612{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1612{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1612{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1612{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_1612{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_1612{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_1612{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1612" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1612Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1612" style="-webkit-user-select: none;"><object width="935" height="1210" data="1612/1612.svg" type="image/svg+xml" id="pdf1612" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1612" class="t s1_1612">VCVTUSI2SD—Convert Unsigned Integer to Scalar Double Precision Floating-Point Value </span>
<span id="t2_1612" class="t s2_1612">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1612" class="t s1_1612">5-136 </span><span id="t4_1612" class="t s1_1612">Vol. 2C </span>
<span id="t5_1612" class="t s3_1612">VCVTUSI2SD—Convert Unsigned Integer to Scalar Double Precision Floating-Point Value </span>
<span id="t6_1612" class="t s4_1612">Instruction Operand Encoding </span>
<span id="t7_1612" class="t s5_1612">Description </span>
<span id="t8_1612" class="t s6_1612">Converts an unsigned doubleword integer (or unsigned quadword integer if operand size is 64 bits) in the second </span>
<span id="t9_1612" class="t s6_1612">source operand to a double precision floating-point value in the destination operand. The result is stored in the low </span>
<span id="ta_1612" class="t s6_1612">quadword of the destination operand. When conversion is inexact, the value returned is rounded according to the </span>
<span id="tb_1612" class="t s6_1612">rounding control bits in the MXCSR register. </span>
<span id="tc_1612" class="t s6_1612">The second source operand can be a general-purpose register or a 32/64-bit memory location. The first source and </span>
<span id="td_1612" class="t s6_1612">destination operands are XMM registers. Bits (127:64) of the XMM register destination are copied from corre- </span>
<span id="te_1612" class="t s6_1612">sponding bits in the first source operand. Bits (MAXVL-1:128) of the destination register are zeroed. </span>
<span id="tf_1612" class="t s6_1612">EVEX.W1 version: promotes the instruction to use 64-bit input value in 64-bit mode. </span>
<span id="tg_1612" class="t s6_1612">EVEX.W0 version: attempt to encode this instruction with EVEX embedded rounding is ignored. </span>
<span id="th_1612" class="t s5_1612">Operation </span>
<span id="ti_1612" class="t s7_1612">VCVTUSI2SD (EVEX Encoded Version) </span>
<span id="tj_1612" class="t s8_1612">IF (SRC2 *is register*) AND (EVEX.b = 1) </span>
<span id="tk_1612" class="t s8_1612">THEN </span>
<span id="tl_1612" class="t s8_1612">SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(EVEX.RC); </span>
<span id="tm_1612" class="t s8_1612">ELSE </span>
<span id="tn_1612" class="t s8_1612">SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(MXCSR.RC); </span>
<span id="to_1612" class="t s8_1612">FI; </span>
<span id="tp_1612" class="t s8_1612">IF 64-Bit Mode And OperandSize = 64 </span>
<span id="tq_1612" class="t s8_1612">THEN </span>
<span id="tr_1612" class="t s8_1612">DEST[63:0] := Convert_UInteger_To_Double_Precision_Floating_Point(SRC2[63:0]); </span>
<span id="ts_1612" class="t s8_1612">ELSE </span>
<span id="tt_1612" class="t s8_1612">DEST[63:0] := Convert_UInteger_To_Double_Precision_Floating_Point(SRC2[31:0]); </span>
<span id="tu_1612" class="t s8_1612">FI; </span>
<span id="tv_1612" class="t s8_1612">DEST[127:64] := SRC1[127:64] </span>
<span id="tw_1612" class="t s8_1612">DEST[MAXVL-1:128] := 0 </span>
<span id="tx_1612" class="t s7_1612">Opcode/ </span>
<span id="ty_1612" class="t s7_1612">Instruction </span>
<span id="tz_1612" class="t s7_1612">Op / </span>
<span id="t10_1612" class="t s7_1612">En </span>
<span id="t11_1612" class="t s7_1612">64/32 </span>
<span id="t12_1612" class="t s7_1612">bit Mode </span>
<span id="t13_1612" class="t s7_1612">Support </span>
<span id="t14_1612" class="t s7_1612">CPUID </span>
<span id="t15_1612" class="t s7_1612">Feature </span>
<span id="t16_1612" class="t s7_1612">Flag </span>
<span id="t17_1612" class="t s7_1612">Description </span>
<span id="t18_1612" class="t s8_1612">EVEX.LLIG.F2.0F.W0 7B /r </span>
<span id="t19_1612" class="t s8_1612">VCVTUSI2SD xmm1, xmm2, r/m32 </span>
<span id="t1a_1612" class="t s8_1612">A </span><span id="t1b_1612" class="t s8_1612">V/V </span><span id="t1c_1612" class="t s8_1612">AVX512F </span><span id="t1d_1612" class="t s8_1612">Convert one unsigned doubleword integer from </span>
<span id="t1e_1612" class="t s8_1612">r/m32 to one double precision floating-point value in </span>
<span id="t1f_1612" class="t s8_1612">xmm1. </span>
<span id="t1g_1612" class="t s8_1612">EVEX.LLIG.F2.0F.W1 7B /r </span>
<span id="t1h_1612" class="t s8_1612">VCVTUSI2SD xmm1, xmm2, r/m64{er} </span>
<span id="t1i_1612" class="t s8_1612">A </span><span id="t1j_1612" class="t s8_1612">V/N.E. </span>
<span id="t1k_1612" class="t s9_1612">1 </span>
<span id="t1l_1612" class="t s5_1612">NOTES: </span>
<span id="t1m_1612" class="t s8_1612">1. For this specific instruction, EVEX.W in non-64 bit is ignored; the instruction behaves as if the W0 version is used. </span>
<span id="t1n_1612" class="t s8_1612">AVX512F </span><span id="t1o_1612" class="t s8_1612">Convert one unsigned quadword integer from r/m64 </span>
<span id="t1p_1612" class="t s8_1612">to one double precision floating-point value in xmm1. </span>
<span id="t1q_1612" class="t s7_1612">Op/En </span><span id="t1r_1612" class="t s7_1612">Tuple Type </span><span id="t1s_1612" class="t s7_1612">Operand 1 </span><span id="t1t_1612" class="t s7_1612">Operand 2 </span><span id="t1u_1612" class="t s7_1612">Operand 3 </span><span id="t1v_1612" class="t s7_1612">Operand 4 </span>
<span id="t1w_1612" class="t s8_1612">A </span><span id="t1x_1612" class="t s8_1612">Tuple1 Scalar </span><span id="t1y_1612" class="t s8_1612">ModRM:reg (w) </span><span id="t1z_1612" class="t s8_1612">EVEX.vvvv (r) </span><span id="t20_1612" class="t s8_1612">ModRM:r/m (r) </span><span id="t21_1612" class="t s8_1612">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
