// Seed: 3311022476
module module_0 (
    input wor  id_0,
    input tri1 id_1,
    input tri0 id_2
);
  integer id_4 = id_2;
  tri0 id_5;
  assign module_1.id_8 = 0;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input logic id_2,
    input supply0 id_3,
    input uwire id_4,
    output wire id_5,
    input wor id_6,
    input supply1 id_7,
    output wire id_8,
    inout wand id_9
);
  always assign id_9 = id_2;
  assign id_9 = id_1;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_9
  );
  wire id_13;
endmodule
