
<!DOCTYPE HTML>

<html lang="en">

<head>
  <meta charset="utf-8">
  <title>IBM RS&#47;6000 and PowerPC Options - GCC 4 - W3cubDocs</title>
  
  <meta name="description" content=" These ‘-m’ options are defined for the IBM RS&#47;6000 and PowerPC&#58; ">
  <meta name="keywords" content="ibm, rs, and, powerpc, options, -, gcc, gcc~4">
  <meta name="HandheldFriendly" content="True">
  <meta name="MobileOptimized" content="320">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <meta name="mobile-web-app-capable" content="yes">
  
  <link rel="canonical" href="http://docs.w3cub.com/gcc~4/rs_002f6000-and-powerpc-options/">
  <link href="/favicon.png" rel="icon">
  <link type="text/css" rel="stylesheet" href="/assets/application-50364fff564ce3b6327021805f3f00e2957b441cf27f576a7dd4ff63bbc47047.css">
  <script type="text/javascript" src="/assets/application-db64bfd54ceb42be11af7995804cf4902548419ceb79d509b0b7d62c22d98e6f.js"></script>
  <script src="/json/gcc~4.js"></script>
  
  <script type="text/javascript">
    var _gaq = _gaq || [];
    _gaq.push(['_setAccount', 'UA-71174418-1']);
    _gaq.push(['_trackPageview']);

    (function() {
      var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
      ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
      var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
    })();
  </script>


</head>

<body>
	<div class="_app">
	<header class="_header">
  
  <form class="_search">
    <input type="search" class="_search-input" placeholder="Search&hellip;" autocomplete="off" autocapitalize="off" autocorrect="off" spellcheck="false" maxlength="20">
    <a class="_search-clear"></a>
    <div class="_search-tag"></div>
  </form>
  
  <a class="_home-link" href="/" ></a>
  <a class="_menu-link"></a>
  <h1 class="_logo">
    <a href="/" class="_nav-link" title="API Documentation Browser">W3cubDocs</a>
  </h1>
  
  <span class="_logo-sub-nav">/</span><span class="_logo-sub-nav"><a href="/gcc~4/" class="_nav-link" title="" style="margin-left:0;">GCC 4</a></span>
  
  <nav class="_nav">
    <a href="/app/" class="_nav-link ">App</a>
    <a href="/about/" class="_nav-link ">About</a>
  </nav>
</header>
	<section class="_sidebar">
		<div class="_list">
			
		</div>
	</section>
	<section class="_container ">
		<div class="_content">
			<div class="_page _gnu">
				
<h1 class="subsection" id="RS_002f6000-and-PowerPC-Options">3.17.38 IBM RS/6000 and PowerPC Options</h1> <p> These ‘<code>-m</code>’ options are defined for the IBM RS/6000 and PowerPC: </p>
<dl> <dt>
<code>-mpowerpc-gpopt</code><dt>
<code>-mno-powerpc-gpopt</code><dt>
<code>-mpowerpc-gfxopt</code><dt>
<code>-mno-powerpc-gfxopt</code><dt>
<code>-mpowerpc64</code><dt>
<code>-mno-powerpc64</code><dt>
<code>-mmfcrf</code><dt>
<code>-mno-mfcrf</code><dt>
<code>-mpopcntb</code><dt>
<code>-mno-popcntb</code><dt>
<code>-mpopcntd</code><dt>
<code>-mno-popcntd</code><dt>
<code>-mfprnd</code><dt>
<code>-mno-fprnd</code><dt>
<code>-mcmpb</code><dt>
<code>-mno-cmpb</code><dt>
<code>-mmfpgpr</code><dt>
<code>-mno-mfpgpr</code><dt>
<code>-mhard-dfp</code><dt><code>-mno-hard-dfp</code></dt>
</dt>
</dt>
</dt>
</dt>
</dt>
</dt>
</dt>
</dt>
</dt>
</dt>
</dt>
</dt>
</dt>
</dt>
</dt>
</dt>
</dt>
</dt>
</dt>
<dd>
You use these options to specify which instructions are available on the processor you are using. The default value of these options is determined when configuring GCC. Specifying the <samp><span class="option">-mcpu=</span><var>cpu_type</var></samp> overrides the specification of these options. We recommend you use the <samp><span class="option">-mcpu=</span><var>cpu_type</var></samp> option rather than the options listed above. <p>Specifying <code>-mpowerpc-gpopt</code> allows GCC to use the optional PowerPC architecture instructions in the General Purpose group, including floating-point square root. Specifying <code>-mpowerpc-gfxopt</code> allows GCC to use the optional PowerPC architecture instructions in the Graphics group, including floating-point select. </p>
<p>The <code>-mmfcrf</code> option allows GCC to generate the move from condition register field instruction implemented on the POWER4 processor and other processors that support the PowerPC V2.01 architecture. The <code>-mpopcntb</code> option allows GCC to generate the popcount and double-precision FP reciprocal estimate instruction implemented on the POWER5 processor and other processors that support the PowerPC V2.02 architecture. The <code>-mpopcntd</code> option allows GCC to generate the popcount instruction implemented on the POWER7 processor and other processors that support the PowerPC V2.06 architecture. The <code>-mfprnd</code> option allows GCC to generate the FP round to integer instructions implemented on the POWER5+ processor and other processors that support the PowerPC V2.03 architecture. The <code>-mcmpb</code> option allows GCC to generate the compare bytes instruction implemented on the POWER6 processor and other processors that support the PowerPC V2.05 architecture. The <code>-mmfpgpr</code> option allows GCC to generate the FP move to/from general-purpose register instructions implemented on the POWER6X processor and other processors that support the extended PowerPC V2.05 architecture. The <code>-mhard-dfp</code> option allows GCC to generate the decimal floating-point instructions implemented on some POWER processors. </p>
<p>The <code>-mpowerpc64</code> option allows GCC to generate the additional 64-bit instructions that are found in the full PowerPC64 architecture and to treat GPRs as 64-bit, doubleword quantities. GCC defaults to <code>-mno-powerpc64</code>. </p>
</dd>
<dt>
<code>-mcpu=</code><var>cpu_type</var>
</dt>
<dd>
Set architecture type, register usage, and instruction scheduling parameters for machine type <var>cpu_type</var>. Supported values for <var>cpu_type</var> are ‘<code>401</code>’, ‘<code>403</code>’, ‘<code>405</code>’, ‘<code>405fp</code>’, ‘<code>440</code>’, ‘<code>440fp</code>’, ‘<code>464</code>’, ‘<code>464fp</code>’, ‘<code>476</code>’, ‘<code>476fp</code>’, ‘<code>505</code>’, ‘<code>601</code>’, ‘<code>602</code>’, ‘<code>603</code>’, ‘<code>603e</code>’, ‘<code>604</code>’, ‘<code>604e</code>’, ‘<code>620</code>’, ‘<code>630</code>’, ‘<code>740</code>’, ‘<code>7400</code>’, ‘<code>7450</code>’, ‘<code>750</code>’, ‘<code>801</code>’, ‘<code>821</code>’, ‘<code>823</code>’, ‘<code>860</code>’, ‘<code>970</code>’, ‘<code>8540</code>’, ‘<code>a2</code>’, ‘<code>e300c2</code>’, ‘<code>e300c3</code>’, ‘<code>e500mc</code>’, ‘<code>e500mc64</code>’, ‘<code>e5500</code>’, ‘<code>e6500</code>’, ‘<code>ec603e</code>’, ‘<code>G3</code>’, ‘<code>G4</code>’, ‘<code>G5</code>’, ‘<code>titan</code>’, ‘<code>power3</code>’, ‘<code>power4</code>’, ‘<code>power5</code>’, ‘<code>power5+</code>’, ‘<code>power6</code>’, ‘<code>power6x</code>’, ‘<code>power7</code>’, ‘<code>power8</code>’, ‘<code>powerpc</code>’, ‘<code>powerpc64</code>’, ‘<code>powerpc64le</code>’, and ‘<code>rs64</code>’. <p><code>-mcpu=powerpc</code>, <code>-mcpu=powerpc64</code>, and <code>-mcpu=powerpc64le</code> specify pure 32-bit PowerPC (either endian), 64-bit big endian PowerPC and 64-bit little endian PowerPC architecture machine types, with an appropriate, generic processor model assumed for scheduling purposes. </p>
<p>The other options specify a specific processor. Code generated under those options runs best on that processor, and may not run at all on others. </p>
<p>The <code>-mcpu</code> options automatically enable or disable the following options: </p>
<pre class="smallexample">-maltivec  -mfprnd  -mhard-float  -mmfcrf  -mmultiple 
-mpopcntb -mpopcntd  -mpowerpc64 
-mpowerpc-gpopt  -mpowerpc-gfxopt  -msingle-float -mdouble-float 
-msimple-fpu -mstring  -mmulhw  -mdlmzb  -mmfpgpr -mvsx 
-mcrypto -mdirect-move -mpower8-fusion -mpower8-vector 
-mquad-memory -mquad-memory-atomic</pre> <p>The particular options set for any particular CPU varies between compiler versions, depending on what setting seems to produce optimal code for that CPU; it doesn't necessarily reflect the actual hardware's capabilities. If you wish to set an individual option to a particular value, you may specify it after the <code>-mcpu</code> option, like <code>-mcpu=970 -mno-altivec</code>. </p>
<p>On AIX, the <code>-maltivec</code> and <code>-mpowerpc64</code> options are not enabled or disabled by the <code>-mcpu</code> option at present because AIX does not have full support for these options. You may still enable or disable them individually if you're sure it'll work in your environment. </p>
</dd>
<dt>
<code>-mtune=</code><var>cpu_type</var>
</dt>
<dd>
Set the instruction scheduling parameters for machine type <var>cpu_type</var>, but do not set the architecture type or register usage, as <samp><span class="option">-mcpu=</span><var>cpu_type</var></samp> does. The same values for <var>cpu_type</var> are used for <code>-mtune</code> as for <code>-mcpu</code>. If both are specified, the code generated uses the architecture and registers set by <code>-mcpu</code>, but the scheduling parameters set by <code>-mtune</code>. </dd>
<dt><code>-mcmodel=small</code></dt>
<dd>
Generate PowerPC64 code for the small model: The TOC is limited to 64k. </dd>
<dt><code>-mcmodel=medium</code></dt>
<dd>
Generate PowerPC64 code for the medium model: The TOC and other static data may be up to a total of 4G in size. </dd>
<dt><code>-mcmodel=large</code></dt>
<dd>
Generate PowerPC64 code for the large model: The TOC may be up to 4G in size. Other data and code is only limited by the 64-bit address space. </dd>
<dt>
<code>-maltivec</code><dt><code>-mno-altivec</code></dt>
</dt>
<dd>
Generate code that uses (does not use) AltiVec instructions, and also enable the use of built-in functions that allow more direct access to the AltiVec instruction set. You may also need to set <code>-mabi=altivec</code> to adjust the current ABI with AltiVec ABI enhancements. <p>When <code>-maltivec</code> is used, rather than <code>-maltivec=le</code> or <code>-maltivec=be</code>, the element order for Altivec intrinsics such as <code>vec_splat</code>, <code>vec_extract</code>, and <code>vec_insert</code> will match array element order corresponding to the endianness of the target. That is, element zero identifies the leftmost element in a vector register when targeting a big-endian platform, and identifies the rightmost element in a vector register when targeting a little-endian platform. </p>
</dd>
<dt><code>-maltivec=be</code></dt>
<dd>
Generate Altivec instructions using big-endian element order, regardless of whether the target is big- or little-endian. This is the default when targeting a big-endian platform. <p>The element order is used to interpret element numbers in Altivec intrinsics such as <code>vec_splat</code>, <code>vec_extract</code>, and <code>vec_insert</code>. By default, these will match array element order corresponding to the endianness for the target. </p>
</dd>
<dt><code>-maltivec=le</code></dt>
<dd>
Generate Altivec instructions using little-endian element order, regardless of whether the target is big- or little-endian. This is the default when targeting a little-endian platform. This option is currently ignored when targeting a big-endian platform. <p>The element order is used to interpret element numbers in Altivec intrinsics such as <code>vec_splat</code>, <code>vec_extract</code>, and <code>vec_insert</code>. By default, these will match array element order corresponding to the endianness for the target. </p>
</dd>
<dt>
<code>-mvrsave</code><dt><code>-mno-vrsave</code></dt>
</dt>
<dd>
Generate VRSAVE instructions when generating AltiVec code. </dd>
<dt><code>-mgen-cell-microcode</code></dt>
<dd>
Generate Cell microcode instructions. </dd>
<dt><code>-mwarn-cell-microcode</code></dt>
<dd>
Warn when a Cell microcode instruction is emitted. An example of a Cell microcode instruction is a variable shift. </dd>
<dt><code>-msecure-plt</code></dt>
<dd>
Generate code that allows <code>ld</code> and <code>ld.so</code> to build executables and shared libraries with non-executable <code>.plt</code> and <code>.got</code> sections. This is a PowerPC 32-bit SYSV ABI option. </dd>
<dt><code>-mbss-plt</code></dt>
<dd>
Generate code that uses a BSS <code>.plt</code> section that <code>ld.so</code> fills in, and requires <code>.plt</code> and <code>.got</code> sections that are both writable and executable. This is a PowerPC 32-bit SYSV ABI option. </dd>
<dt>
<code>-misel</code><dt><code>-mno-isel</code></dt>
</dt>
<dd>
This switch enables or disables the generation of ISEL instructions. </dd>
<dt>
<code>-misel=</code><var>yes/no</var>
</dt>
<dd>This switch has been deprecated. Use <code>-misel</code> and <code>-mno-isel</code> instead. </dd>
<dt>
<code>-mspe</code><dt><code>-mno-spe</code></dt>
</dt>
<dd>
This switch enables or disables the generation of SPE simd instructions. </dd>
<dt>
<code>-mpaired</code><dt><code>-mno-paired</code></dt>
</dt>
<dd>
This switch enables or disables the generation of PAIRED simd instructions. </dd>
<dt>
<code>-mspe=</code><var>yes/no</var>
</dt>
<dd>This option has been deprecated. Use <code>-mspe</code> and <code>-mno-spe</code> instead. </dd>
<dt>
<code>-mvsx</code><dt><code>-mno-vsx</code></dt>
</dt>
<dd>
Generate code that uses (does not use) vector/scalar (VSX) instructions, and also enable the use of built-in functions that allow more direct access to the VSX instruction set. </dd>
<dt>
<code>-mcrypto</code><dt><code>-mno-crypto</code></dt>
</dt>
<dd>
Enable the use (disable) of the built-in functions that allow direct access to the cryptographic instructions that were added in version 2.07 of the PowerPC ISA. </dd>
<dt>
<code>-mdirect-move</code><dt><code>-mno-direct-move</code></dt>
</dt>
<dd>
Generate code that uses (does not use) the instructions to move data between the general purpose registers and the vector/scalar (VSX) registers that were added in version 2.07 of the PowerPC ISA. </dd>
<dt>
<code>-mpower8-fusion</code><dt><code>-mno-power8-fusion</code></dt>
</dt>
<dd>
Generate code that keeps (does not keeps) some integer operations adjacent so that the instructions can be fused together on power8 and later processors. </dd>
<dt>
<code>-mpower8-vector</code><dt><code>-mno-power8-vector</code></dt>
</dt>
<dd>
Generate code that uses (does not use) the vector and scalar instructions that were added in version 2.07 of the PowerPC ISA. Also enable the use of built-in functions that allow more direct access to the vector instructions. </dd>
<dt>
<code>-mquad-memory</code><dt><code>-mno-quad-memory</code></dt>
</dt>
<dd>
Generate code that uses (does not use) the non-atomic quad word memory instructions. The <code>-mquad-memory</code> option requires use of 64-bit mode. </dd>
<dt>
<code>-mquad-memory-atomic</code><dt><code>-mno-quad-memory-atomic</code></dt>
</dt>
<dd>
Generate code that uses (does not use) the atomic quad word memory instructions. The <code>-mquad-memory-atomic</code> option requires use of 64-bit mode. </dd>
<dt>
<code>-mfloat-gprs=</code><var>yes/single/double/no</var><dt><code>-mfloat-gprs</code></dt>
</dt>
<dd>
This switch enables or disables the generation of floating-point operations on the general-purpose registers for architectures that support it. <p>The argument <var>yes</var> or <var>single</var> enables the use of single-precision floating-point operations. </p>
<p>The argument <var>double</var> enables the use of single and double-precision floating-point operations. </p>
<p>The argument <var>no</var> disables floating-point operations on the general-purpose registers. </p>
<p>This option is currently only available on the MPC854x. </p>
</dd>
<dt>
<code>-m32</code><dt><code>-m64</code></dt>
</dt>
<dd>
Generate code for 32-bit or 64-bit environments of Darwin and SVR4 targets (including GNU/Linux). The 32-bit environment sets int, long and pointer to 32 bits and generates code that runs on any PowerPC variant. The 64-bit environment sets int to 32 bits and long and pointer to 64 bits, and generates code for PowerPC64, as for <code>-mpowerpc64</code>. </dd>
<dt>
<code>-mfull-toc</code><dt>
<code>-mno-fp-in-toc</code><dt>
<code>-mno-sum-in-toc</code><dt><code>-mminimal-toc</code></dt>
</dt>
</dt>
</dt>
<dd>
Modify generation of the TOC (Table Of Contents), which is created for every executable file. The <code>-mfull-toc</code> option is selected by default. In that case, GCC allocates at least one TOC entry for each unique non-automatic variable reference in your program. GCC also places floating-point constants in the TOC. However, only 16,384 entries are available in the TOC. <p>If you receive a linker error message that saying you have overflowed the available TOC space, you can reduce the amount of TOC space used with the <code>-mno-fp-in-toc</code> and <code>-mno-sum-in-toc</code> options. <code>-mno-fp-in-toc</code> prevents GCC from putting floating-point constants in the TOC and <code>-mno-sum-in-toc</code> forces GCC to generate code to calculate the sum of an address and a constant at run time instead of putting that sum into the TOC. You may specify one or both of these options. Each causes GCC to produce very slightly slower and larger code at the expense of conserving TOC space. </p>
<p>If you still run out of space in the TOC even when you specify both of these options, specify <code>-mminimal-toc</code> instead. This option causes GCC to make only one TOC entry for every file. When you specify this option, GCC produces code that is slower and larger but which uses extremely little TOC space. You may wish to use this option only on files that contain less frequently-executed code. </p>
</dd>
<dt>
<code>-maix64</code><dt><code>-maix32</code></dt>
</dt>
<dd>
Enable 64-bit AIX ABI and calling convention: 64-bit pointers, 64-bit <code>long</code> type, and the infrastructure needed to support them. Specifying <code>-maix64</code> implies <code>-mpowerpc64</code>, while <code>-maix32</code> disables the 64-bit ABI and implies <code>-mno-powerpc64</code>. GCC defaults to <code>-maix32</code>. </dd>
<dt>
<code>-mxl-compat</code><dt><code>-mno-xl-compat</code></dt>
</dt>
<dd>
Produce code that conforms more closely to IBM XL compiler semantics when using AIX-compatible ABI. Pass floating-point arguments to prototyped functions beyond the register save area (RSA) on the stack in addition to argument FPRs. Do not assume that most significant double in 128-bit long double value is properly rounded when comparing values and converting to double. Use XL symbol names for long double support routines. <p>The AIX calling convention was extended but not initially documented to handle an obscure K&amp;R C case of calling a function that takes the address of its arguments with fewer arguments than declared. IBM XL compilers access floating-point arguments that do not fit in the RSA from the stack when a subroutine is compiled without optimization. Because always storing floating-point arguments on the stack is inefficient and rarely needed, this option is not enabled by default and only is necessary when calling subroutines compiled by IBM XL compilers without optimization. </p>
</dd>
<dt><code>-mpe</code></dt>
<dd>
Support IBM RS/6000 SP Parallel Environment (PE). Link an application written to use message passing with special startup code to enable the application to run. The system must have PE installed in the standard location (<code>/usr/lpp/ppe.poe/</code>), or the <code>specs</code> file must be overridden with the <code>-specs=</code> option to specify the appropriate directory location. The Parallel Environment does not support threads, so the <code>-mpe</code> option and the <code>-pthread</code> option are incompatible. </dd>
<dt>
<code>-malign-natural</code><dt><code>-malign-power</code></dt>
</dt>
<dd>
On AIX, 32-bit Darwin, and 64-bit PowerPC GNU/Linux, the option <code>-malign-natural</code> overrides the ABI-defined alignment of larger types, such as floating-point doubles, on their natural size-based boundary. The option <code>-malign-power</code> instructs GCC to follow the ABI-specified alignment rules. GCC defaults to the standard alignment defined in the ABI. <p>On 64-bit Darwin, natural alignment is the default, and <code>-malign-power</code> is not supported. </p>
</dd>
<dt>
<code>-msoft-float</code><dt><code>-mhard-float</code></dt>
</dt>
<dd>
Generate code that does not use (uses) the floating-point register set. Software floating-point emulation is provided if you use the <code>-msoft-float</code> option, and pass the option to GCC when linking. </dd>
<dt>
<code>-msingle-float</code><dt><code>-mdouble-float</code></dt>
</dt>
<dd>
Generate code for single- or double-precision floating-point operations. <code>-mdouble-float</code> implies <code>-msingle-float</code>. </dd>
<dt><code>-msimple-fpu</code></dt>
<dd>
Do not generate <code>sqrt</code> and <code>div</code> instructions for hardware floating-point unit. </dd>
<dt>
<code>-mfpu=</code><var>name</var>
</dt>
<dd>
Specify type of floating-point unit. Valid values for <var>name</var> are ‘<code>sp_lite</code>’ (equivalent to <code>-msingle-float -msimple-fpu</code>), ‘<code>dp_lite</code>’ (equivalent to <code>-mdouble-float -msimple-fpu</code>), ‘<code>sp_full</code>’ (equivalent to <code>-msingle-float</code>), and ‘<code>dp_full</code>’ (equivalent to <code>-mdouble-float</code>). </dd>
<dt><code>-mxilinx-fpu</code></dt>
<dd>
Perform optimizations for the floating-point unit on Xilinx PPC 405/440. </dd>
<dt>
<code>-mmultiple</code><dt><code>-mno-multiple</code></dt>
</dt>
<dd>
Generate code that uses (does not use) the load multiple word instructions and the store multiple word instructions. These instructions are generated by default on POWER systems, and not generated on PowerPC systems. Do not use <code>-mmultiple</code> on little-endian PowerPC systems, since those instructions do not work when the processor is in little-endian mode. The exceptions are PPC740 and PPC750 which permit these instructions in little-endian mode. </dd>
<dt>
<code>-mstring</code><dt><code>-mno-string</code></dt>
</dt>
<dd>
Generate code that uses (does not use) the load string instructions and the store string word instructions to save multiple registers and do small block moves. These instructions are generated by default on POWER systems, and not generated on PowerPC systems. Do not use <code>-mstring</code> on little-endian PowerPC systems, since those instructions do not work when the processor is in little-endian mode. The exceptions are PPC740 and PPC750 which permit these instructions in little-endian mode. </dd>
<dt>
<code>-mupdate</code><dt><code>-mno-update</code></dt>
</dt>
<dd>
Generate code that uses (does not use) the load or store instructions that update the base register to the address of the calculated memory location. These instructions are generated by default. If you use <code>-mno-update</code>, there is a small window between the time that the stack pointer is updated and the address of the previous frame is stored, which means code that walks the stack frame across interrupts or signals may get corrupted data. </dd>
<dt>
<code>-mavoid-indexed-addresses</code><dt><code>-mno-avoid-indexed-addresses</code></dt>
</dt>
<dd>
Generate code that tries to avoid (not avoid) the use of indexed load or store instructions. These instructions can incur a performance penalty on Power6 processors in certain situations, such as when stepping through large arrays that cross a 16M boundary. This option is enabled by default when targeting Power6 and disabled otherwise. </dd>
<dt>
<code>-mfused-madd</code><dt><code>-mno-fused-madd</code></dt>
</dt>
<dd>
Generate code that uses (does not use) the floating-point multiply and accumulate instructions. These instructions are generated by default if hardware floating point is used. The machine-dependent <code>-mfused-madd</code> option is now mapped to the machine-independent <code>-ffp-contract=fast</code> option, and <code>-mno-fused-madd</code> is mapped to <code>-ffp-contract=off</code>. </dd>
<dt>
<code>-mmulhw</code><dt><code>-mno-mulhw</code></dt>
</dt>
<dd>
Generate code that uses (does not use) the half-word multiply and multiply-accumulate instructions on the IBM 405, 440, 464 and 476 processors. These instructions are generated by default when targeting those processors. </dd>
<dt>
<code>-mdlmzb</code><dt><code>-mno-dlmzb</code></dt>
</dt>
<dd>
Generate code that uses (does not use) the string-search ‘<code>dlmzb</code>’ instruction on the IBM 405, 440, 464 and 476 processors. This instruction is generated by default when targeting those processors. </dd>
<dt>
<code>-mno-bit-align</code><dt><code>-mbit-align</code></dt>
</dt>
<dd>
On System V.4 and embedded PowerPC systems do not (do) force structures and unions that contain bit-fields to be aligned to the base type of the bit-field. <p>For example, by default a structure containing nothing but 8 <code>unsigned</code> bit-fields of length 1 is aligned to a 4-byte boundary and has a size of 4 bytes. By using <code>-mno-bit-align</code>, the structure is aligned to a 1-byte boundary and is 1 byte in size. </p>
</dd>
<dt>
<code>-mno-strict-align</code><dt><code>-mstrict-align</code></dt>
</dt>
<dd>
On System V.4 and embedded PowerPC systems do not (do) assume that unaligned memory references are handled by the system. </dd>
<dt>
<code>-mrelocatable</code><dt><code>-mno-relocatable</code></dt>
</dt>
<dd>
Generate code that allows (does not allow) a static executable to be relocated to a different address at run time. A simple embedded PowerPC system loader should relocate the entire contents of <code>.got2</code> and 4-byte locations listed in the <code>.fixup</code> section, a table of 32-bit addresses generated by this option. For this to work, all objects linked together must be compiled with <code>-mrelocatable</code> or <code>-mrelocatable-lib</code>. <code>-mrelocatable</code> code aligns the stack to an 8-byte boundary. </dd>
<dt>
<code>-mrelocatable-lib</code><dt><code>-mno-relocatable-lib</code></dt>
</dt>
<dd>
Like <code>-mrelocatable</code>, <code>-mrelocatable-lib</code> generates a <code>.fixup</code> section to allow static executables to be relocated at run time, but <code>-mrelocatable-lib</code> does not use the smaller stack alignment of <code>-mrelocatable</code>. Objects compiled with <code>-mrelocatable-lib</code> may be linked with objects compiled with any combination of the <code>-mrelocatable</code> options. </dd>
<dt>
<code>-mno-toc</code><dt><code>-mtoc</code></dt>
</dt>
<dd>
On System V.4 and embedded PowerPC systems do not (do) assume that register 2 contains a pointer to a global area pointing to the addresses used in the program. </dd>
<dt>
<code>-mlittle</code><dt><code>-mlittle-endian</code></dt>
</dt>
<dd>
On System V.4 and embedded PowerPC systems compile code for the processor in little-endian mode. The <code>-mlittle-endian</code> option is the same as <code>-mlittle</code>. </dd>
<dt>
<code>-mbig</code><dt><code>-mbig-endian</code></dt>
</dt>
<dd>
On System V.4 and embedded PowerPC systems compile code for the processor in big-endian mode. The <code>-mbig-endian</code> option is the same as <code>-mbig</code>. </dd>
<dt><code>-mdynamic-no-pic</code></dt>
<dd>
On Darwin and Mac OS X systems, compile code so that it is not relocatable, but that its external references are relocatable. The resulting code is suitable for applications, but not shared libraries. </dd>
<dt><code>-msingle-pic-base</code></dt>
<dd>
Treat the register used for PIC addressing as read-only, rather than loading it in the prologue for each function. The runtime system is responsible for initializing this register with an appropriate value before execution begins. </dd>
<dt>
<code>-mprioritize-restricted-insns=</code><var>priority</var>
</dt>
<dd>
This option controls the priority that is assigned to dispatch-slot restricted instructions during the second scheduling pass. The argument <var>priority</var> takes the value ‘<code>0</code>’, ‘<code>1</code>’, or ‘<code>2</code>’ to assign no, highest, or second-highest (respectively) priority to dispatch-slot restricted instructions. </dd>
<dt>
<code>-msched-costly-dep=</code><var>dependence_type</var>
</dt>
<dd>
This option controls which dependences are considered costly by the target during instruction scheduling. The argument <var>dependence_type</var> takes one of the following values: <dl> <dt>‘<code>no</code>’</dt>
<dd>No dependence is costly. </dd>
<dt>‘<code>all</code>’</dt>
<dd>All dependences are costly. </dd>
<dt>‘<code>true_store_to_load</code>’</dt>
<dd>A true dependence from store to load is costly. </dd>
<dt>‘<code>store_to_load</code>’</dt>
<dd>Any dependence from store to load is costly. </dd>
<dt><var>number</var></dt>
<dd>Any dependence for which the latency is greater than or equal to <var>number</var> is costly. </dd>
</dl> </dd>
<dt>
<code>-minsert-sched-nops=</code><var>scheme</var>
</dt>
<dd>
This option controls which NOP insertion scheme is used during the second scheduling pass. The argument <var>scheme</var> takes one of the following values: <dl> <dt>‘<code>no</code>’</dt>
<dd>Don't insert NOPs. </dd>
<dt>‘<code>pad</code>’</dt>
<dd>Pad with NOPs any dispatch group that has vacant issue slots, according to the scheduler's grouping. </dd>
<dt>‘<code>regroup_exact</code>’</dt>
<dd>Insert NOPs to force costly dependent insns into separate groups. Insert exactly as many NOPs as needed to force an insn to a new group, according to the estimated processor grouping. </dd>
<dt><var>number</var></dt>
<dd>Insert NOPs to force costly dependent insns into separate groups. Insert <var>number</var> NOPs to force an insn to a new group. </dd>
</dl> </dd>
<dt><code>-mcall-sysv</code></dt>
<dd>
On System V.4 and embedded PowerPC systems compile code using calling conventions that adhere to the March 1995 draft of the System V Application Binary Interface, PowerPC processor supplement. This is the default unless you configured GCC using ‘<code>powerpc-*-eabiaix</code>’. </dd>
<dt>
<code>-mcall-sysv-eabi</code><dt><code>-mcall-eabi</code></dt>
</dt>
<dd>
Specify both <code>-mcall-sysv</code> and <code>-meabi</code> options. </dd>
<dt><code>-mcall-sysv-noeabi</code></dt>
<dd>
Specify both <code>-mcall-sysv</code> and <code>-mno-eabi</code> options. </dd>
<dt><code>-mcall-aixdesc</code></dt>
<dd>
On System V.4 and embedded PowerPC systems compile code for the AIX operating system. </dd>
<dt><code>-mcall-linux</code></dt>
<dd>
On System V.4 and embedded PowerPC systems compile code for the Linux-based GNU system. </dd>
<dt><code>-mcall-freebsd</code></dt>
<dd>
On System V.4 and embedded PowerPC systems compile code for the FreeBSD operating system. </dd>
<dt><code>-mcall-netbsd</code></dt>
<dd>
On System V.4 and embedded PowerPC systems compile code for the NetBSD operating system. </dd>
<dt><code>-mcall-openbsd</code></dt>
<dd>
On System V.4 and embedded PowerPC systems compile code for the OpenBSD operating system. </dd>
<dt><code>-maix-struct-return</code></dt>
<dd>
Return all structures in memory (as specified by the AIX ABI). </dd>
<dt><code>-msvr4-struct-return</code></dt>
<dd>
Return structures smaller than 8 bytes in registers (as specified by the SVR4 ABI). </dd>
<dt>
<code>-mabi=</code><var>abi-type</var>
</dt>
<dd>
Extend the current ABI with a particular extension, or remove such extension. Valid values are <var>altivec</var>, <var>no-altivec</var>, <var>spe</var>, <var>no-spe</var>, <var>ibmlongdouble</var>, <var>ieeelongdouble</var>, <var>elfv1</var>, <var>elfv2</var>. </dd>
<dt><code>-mabi=spe</code></dt>
<dd>
Extend the current ABI with SPE ABI extensions. This does not change the default ABI, instead it adds the SPE ABI extensions to the current ABI. </dd>
<dt><code>-mabi=no-spe</code></dt>
<dd>
Disable Book-E SPE ABI extensions for the current ABI. </dd>
<dt><code>-mabi=ibmlongdouble</code></dt>
<dd>
Change the current ABI to use IBM extended-precision long double. This is a PowerPC 32-bit SYSV ABI option. </dd>
<dt><code>-mabi=ieeelongdouble</code></dt>
<dd>
Change the current ABI to use IEEE extended-precision long double. This is a PowerPC 32-bit Linux ABI option. </dd>
<dt><code>-mabi=elfv1</code></dt>
<dd>
Change the current ABI to use the ELFv1 ABI. This is the default ABI for big-endian PowerPC 64-bit Linux. Overriding the default ABI requires special system support and is likely to fail in spectacular ways. </dd>
<dt><code>-mabi=elfv2</code></dt>
<dd>
Change the current ABI to use the ELFv2 ABI. This is the default ABI for little-endian PowerPC 64-bit Linux. Overriding the default ABI requires special system support and is likely to fail in spectacular ways. </dd>
<dt>
<code>-mprototype</code><dt><code>-mno-prototype</code></dt>
</dt>
<dd>
On System V.4 and embedded PowerPC systems assume that all calls to variable argument functions are properly prototyped. Otherwise, the compiler must insert an instruction before every non-prototyped call to set or clear bit 6 of the condition code register (<var>CR</var>) to indicate whether floating-point values are passed in the floating-point registers in case the function takes variable arguments. With <code>-mprototype</code>, only calls to prototyped variable argument functions set or clear the bit. </dd>
<dt><code>-msim</code></dt>
<dd>
On embedded PowerPC systems, assume that the startup module is called <code>sim-crt0.o</code> and that the standard C libraries are <code>libsim.a</code> and <code>libc.a</code>. This is the default for ‘<code>powerpc-*-eabisim</code>’ configurations. </dd>
<dt><code>-mmvme</code></dt>
<dd>
On embedded PowerPC systems, assume that the startup module is called <code>crt0.o</code> and the standard C libraries are <code>libmvme.a</code> and <code>libc.a</code>. </dd>
<dt><code>-mads</code></dt>
<dd>
On embedded PowerPC systems, assume that the startup module is called <code>crt0.o</code> and the standard C libraries are <code>libads.a</code> and <code>libc.a</code>. </dd>
<dt><code>-myellowknife</code></dt>
<dd>
On embedded PowerPC systems, assume that the startup module is called <code>crt0.o</code> and the standard C libraries are <code>libyk.a</code> and <code>libc.a</code>. </dd>
<dt><code>-mvxworks</code></dt>
<dd>
On System V.4 and embedded PowerPC systems, specify that you are compiling for a VxWorks system. </dd>
<dt><code>-memb</code></dt>
<dd>
On embedded PowerPC systems, set the <var>PPC_EMB</var> bit in the ELF flags header to indicate that ‘<code>eabi</code>’ extended relocations are used. </dd>
<dt>
<code>-meabi</code><dt><code>-mno-eabi</code></dt>
</dt>
<dd>
On System V.4 and embedded PowerPC systems do (do not) adhere to the Embedded Applications Binary Interface (EABI), which is a set of modifications to the System V.4 specifications. Selecting <code>-meabi</code> means that the stack is aligned to an 8-byte boundary, a function <code>__eabi</code> is called from <code>main</code> to set up the EABI environment, and the <code>-msdata</code> option can use both <code>r2</code> and <code>r13</code> to point to two separate small data areas. Selecting <code>-mno-eabi</code> means that the stack is aligned to a 16-byte boundary, no EABI initialization function is called from <code>main</code>, and the <code>-msdata</code> option only uses <code>r13</code> to point to a single small data area. The <code>-meabi</code> option is on by default if you configured GCC using one of the ‘<code>powerpc*-*-eabi*</code>’ options. </dd>
<dt><code>-msdata=eabi</code></dt>
<dd>
On System V.4 and embedded PowerPC systems, put small initialized <code>const</code> global and static data in the ‘<code>.sdata2</code>’ section, which is pointed to by register <code>r2</code>. Put small initialized non-<code>const</code> global and static data in the ‘<code>.sdata</code>’ section, which is pointed to by register <code>r13</code>. Put small uninitialized global and static data in the ‘<code>.sbss</code>’ section, which is adjacent to the ‘<code>.sdata</code>’ section. The <code>-msdata=eabi</code> option is incompatible with the <code>-mrelocatable</code> option. The <code>-msdata=eabi</code> option also sets the <code>-memb</code> option. </dd>
<dt><code>-msdata=sysv</code></dt>
<dd>
On System V.4 and embedded PowerPC systems, put small global and static data in the ‘<code>.sdata</code>’ section, which is pointed to by register <code>r13</code>. Put small uninitialized global and static data in the ‘<code>.sbss</code>’ section, which is adjacent to the ‘<code>.sdata</code>’ section. The <code>-msdata=sysv</code> option is incompatible with the <code>-mrelocatable</code> option. </dd>
<dt>
<code>-msdata=default</code><dt><code>-msdata</code></dt>
</dt>
<dd>
On System V.4 and embedded PowerPC systems, if <code>-meabi</code> is used, compile code the same as <code>-msdata=eabi</code>, otherwise compile code the same as <code>-msdata=sysv</code>. </dd>
<dt><code>-msdata=data</code></dt>
<dd>
On System V.4 and embedded PowerPC systems, put small global data in the ‘<code>.sdata</code>’ section. Put small uninitialized global data in the ‘<code>.sbss</code>’ section. Do not use register <code>r13</code> to address small data however. This is the default behavior unless other <code>-msdata</code> options are used. </dd>
<dt>
<code>-msdata=none</code><dt><code>-mno-sdata</code></dt>
</dt>
<dd>
On embedded PowerPC systems, put all initialized global and static data in the ‘<code>.data</code>’ section, and all uninitialized data in the ‘<code>.bss</code>’ section. </dd>
<dt>
<code>-mblock-move-inline-limit=</code><var>num</var>
</dt>
<dd>
Inline all block moves (such as calls to <code>memcpy</code> or structure copies) less than or equal to <var>num</var> bytes. The minimum value for <var>num</var> is 32 bytes on 32-bit targets and 64 bytes on 64-bit targets. The default value is target-specific. </dd>
<dt>
<code>-G </code><var>num</var>
</dt>
<dd>
On embedded PowerPC systems, put global and static items less than or equal to <var>num</var> bytes into the small data or BSS sections instead of the normal data or BSS section. By default, <var>num</var> is 8. The <samp><span class="option">-G </span><var>num</var></samp> switch is also passed to the linker. All modules should be compiled with the same <samp><span class="option">-G </span><var>num</var></samp> value. </dd>
<dt>
<code>-mregnames</code><dt><code>-mno-regnames</code></dt>
</dt>
<dd>
On System V.4 and embedded PowerPC systems do (do not) emit register names in the assembly language output using symbolic forms. </dd>
<dt>
<code>-mlongcall</code><dt><code>-mno-longcall</code></dt>
</dt>
<dd>
By default assume that all calls are far away so that a longer and more expensive calling sequence is required. This is required for calls farther than 32 megabytes (33,554,432 bytes) from the current location. A short call is generated if the compiler knows the call cannot be that far away. This setting can be overridden by the <code>shortcall</code> function attribute, or by <code>#pragma
longcall(0)</code>. <p>Some linkers are capable of detecting out-of-range calls and generating glue code on the fly. On these systems, long calls are unnecessary and generate slower code. As of this writing, the AIX linker can do this, as can the GNU linker for PowerPC/64. It is planned to add this feature to the GNU linker for 32-bit PowerPC systems as well. </p>
<p>On Darwin/PPC systems, <code>#pragma longcall</code> generates <code>jbsr
callee, L42</code>, plus a branch island (glue code). The two target addresses represent the callee and the branch island. The Darwin/PPC linker prefers the first address and generates a <code>bl
callee</code> if the PPC <code>bl</code> instruction reaches the callee directly; otherwise, the linker generates <code>bl L42</code> to call the branch island. The branch island is appended to the body of the calling function; it computes the full 32-bit address of the callee and jumps to it. </p>
<p>On Mach-O (Darwin) systems, this option directs the compiler emit to the glue for every direct call, and the Darwin linker decides whether to use or discard it. </p>
<p>In the future, GCC may ignore all longcall specifications when the linker is known to generate glue. </p>
</dd>
<dt>
<code>-mtls-markers</code><dt><code>-mno-tls-markers</code></dt>
</dt>
<dd>
Mark (do not mark) calls to <code>__tls_get_addr</code> with a relocation specifying the function argument. The relocation allows the linker to reliably associate function call with argument setup instructions for TLS optimization, which in turn allows GCC to better schedule the sequence. </dd>
<dt><code>-pthread</code></dt>
<dd>
Adds support for multithreading with the pthreads library. This option sets flags for both the preprocessor and linker. </dd>
<dt>
<code>-mrecip</code><dt><code>-mno-recip</code></dt>
</dt>
<dd>
This option enables use of the reciprocal estimate and reciprocal square root estimate instructions with additional Newton-Raphson steps to increase precision instead of doing a divide or square root and divide for floating-point arguments. You should use the <code>-ffast-math</code> option when using <code>-mrecip</code> (or at least <code>-funsafe-math-optimizations</code>, <code>-finite-math-only</code>, <code>-freciprocal-math</code> and <code>-fno-trapping-math</code>). Note that while the throughput of the sequence is generally higher than the throughput of the non-reciprocal instruction, the precision of the sequence can be decreased by up to 2 ulp (i.e. the inverse of 1.0 equals 0.99999994) for reciprocal square roots. </dd>
<dt>
<code>-mrecip=</code><var>opt</var>
</dt>
<dd>
This option controls which reciprocal estimate instructions may be used. <var>opt</var> is a comma-separated list of options, which may be preceded by a <code>!</code> to invert the option: <code>all</code>: enable all estimate instructions, <code>default</code>: enable the default instructions, equivalent to <code>-mrecip</code>, <code>none</code>: disable all estimate instructions, equivalent to <code>-mno-recip</code>; <code>div</code>: enable the reciprocal approximation instructions for both single and double precision; <code>divf</code>: enable the single-precision reciprocal approximation instructions; <code>divd</code>: enable the double-precision reciprocal approximation instructions; <code>rsqrt</code>: enable the reciprocal square root approximation instructions for both single and double precision; <code>rsqrtf</code>: enable the single-precision reciprocal square root approximation instructions; <code>rsqrtd</code>: enable the double-precision reciprocal square root approximation instructions; <p>So, for example, <code>-mrecip=all,!rsqrtd</code> enables all of the reciprocal estimate instructions, except for the <code>FRSQRTE</code>, <code>XSRSQRTEDP</code>, and <code>XVRSQRTEDP</code> instructions which handle the double-precision reciprocal square root calculations. </p>
</dd>
<dt>
<code>-mrecip-precision</code><dt><code>-mno-recip-precision</code></dt>
</dt>
<dd>
Assume (do not assume) that the reciprocal estimate instructions provide higher-precision estimates than is mandated by the PowerPC ABI. Selecting <code>-mcpu=power6</code>, <code>-mcpu=power7</code> or <code>-mcpu=power8</code> automatically selects <code>-mrecip-precision</code>. The double-precision square root estimate instructions are not generated by default on low-precision machines, since they do not provide an estimate that converges after three steps. </dd>
<dt>
<code>-mveclibabi=</code><var>type</var>
</dt>
<dd>
Specifies the ABI type to use for vectorizing intrinsics using an external library. The only type supported at present is <code>mass</code>, which specifies to use IBM's Mathematical Acceleration Subsystem (MASS) libraries for vectorizing intrinsics using external libraries. GCC currently emits calls to <code>acosd2</code>, <code>acosf4</code>, <code>acoshd2</code>, <code>acoshf4</code>, <code>asind2</code>, <code>asinf4</code>, <code>asinhd2</code>, <code>asinhf4</code>, <code>atan2d2</code>, <code>atan2f4</code>, <code>atand2</code>, <code>atanf4</code>, <code>atanhd2</code>, <code>atanhf4</code>, <code>cbrtd2</code>, <code>cbrtf4</code>, <code>cosd2</code>, <code>cosf4</code>, <code>coshd2</code>, <code>coshf4</code>, <code>erfcd2</code>, <code>erfcf4</code>, <code>erfd2</code>, <code>erff4</code>, <code>exp2d2</code>, <code>exp2f4</code>, <code>expd2</code>, <code>expf4</code>, <code>expm1d2</code>, <code>expm1f4</code>, <code>hypotd2</code>, <code>hypotf4</code>, <code>lgammad2</code>, <code>lgammaf4</code>, <code>log10d2</code>, <code>log10f4</code>, <code>log1pd2</code>, <code>log1pf4</code>, <code>log2d2</code>, <code>log2f4</code>, <code>logd2</code>, <code>logf4</code>, <code>powd2</code>, <code>powf4</code>, <code>sind2</code>, <code>sinf4</code>, <code>sinhd2</code>, <code>sinhf4</code>, <code>sqrtd2</code>, <code>sqrtf4</code>, <code>tand2</code>, <code>tanf4</code>, <code>tanhd2</code>, and <code>tanhf4</code> when generating code for power7. Both <code>-ftree-vectorize</code> and <code>-funsafe-math-optimizations</code> must also be enabled. The MASS libraries must be specified at link time. </dd>
<dt>
<code>-mfriz</code><dt><code>-mno-friz</code></dt>
</dt>
<dd>
Generate (do not generate) the <code>friz</code> instruction when the <code>-funsafe-math-optimizations</code> option is used to optimize rounding of floating-point values to 64-bit integer and back to floating point. The <code>friz</code> instruction does not return the same value if the floating-point number is too large to fit in an integer. </dd>
<dt>
<code>-mpointers-to-nested-functions</code><dt><code>-mno-pointers-to-nested-functions</code></dt>
</dt>
<dd>
Generate (do not generate) code to load up the static chain register (<var>r11</var>) when calling through a pointer on AIX and 64-bit Linux systems where a function pointer points to a 3-word descriptor giving the function address, TOC value to be loaded in register <var>r2</var>, and static chain value to be loaded in register <var>r11</var>. The <code>-mpointers-to-nested-functions</code> is on by default. You cannot call through pointers to nested functions or pointers to functions compiled in other languages that use the static chain if you use the <code>-mno-pointers-to-nested-functions</code>. </dd>
<dt>
<code>-msave-toc-indirect</code><dt><code>-mno-save-toc-indirect</code></dt>
</dt>
<dd>
Generate (do not generate) code to save the TOC value in the reserved stack location in the function prologue if the function calls through a pointer on AIX and 64-bit Linux systems. If the TOC value is not saved in the prologue, it is saved just before the call through the pointer. The <code>-mno-save-toc-indirect</code> option is the default. </dd>
<dt>
<code>-mcompat-align-parm</code><dt><code>-mno-compat-align-parm</code></dt>
</dt>
<dd>
Generate (do not generate) code to pass structure parameters with a maximum alignment of 64 bits, for compatibility with older versions of GCC. <p>Older versions of GCC (prior to 4.9.0) incorrectly did not align a structure parameter on a 128-bit boundary when that structure contained a member requiring 128-bit alignment. This is corrected in more recent versions of GCC. This option may be used to generate code that is compatible with functions compiled with older versions of GCC. </p>
<p>The <code>-mno-compat-align-parm</code> option is the default. </p>
</dd>
</dl>
<div class="_attribution">
  <p class="_attribution-p">
    © Free Software Foundation<br>Licensed under the GNU Free Documentation License, Version 1.3.<br>
    <a href="https://gcc.gnu.org/onlinedocs/gcc-4.9.3/gcc/RS_002f6000-and-PowerPC-Options.html" class="_attribution-link" target="_blank">https://gcc.gnu.org/onlinedocs/gcc-4.9.3/gcc/RS_002f6000-and-PowerPC-Options.html</a>
  </p>
</div>

			</div>
		</div>
	</section>

	</div>
</body>
</html>
