reg  ADDR1MUX;
reg[1:0]  ADDR2MUX;
reg[15:0]  SR1, PC, instruction;
wire[15:0] result;

address address_inst(
 .SR1(SR1),.PC(PC),.instruction(instruction),.ADDR1MUX(ADDR1MUX),.ADDR2MUX(ADDR2MUX),.result(result));

initial begin
end
