[
 {
  "InstFile" : "A:/Documents/fpga_project/src/gowin_osc/gowin_osc.vhd",
  "InstLine" : 12,
  "InstName" : "Gowin_OSC",
  "ModuleFile" : "A:/Documents/fpga_project/src/gowin_osc/gowin_osc.vhd",
  "ModuleLine" : 12,
  "ModuleName" : "Gowin_OSC"
 },
 {
  "InstFile" : "A:/Documents/fpga_project/src/top_level.vhd",
  "InstLine" : 5,
  "InstName" : "top_level",
  "ModuleFile" : "A:/Documents/fpga_project/src/top_level.vhd",
  "ModuleLine" : 5,
  "ModuleName" : "top_level",
  "SubInsts" : [
   {
    "InstFile" : "A:/Documents/fpga_project/src/top_level.vhd",
    "InstLine" : 30,
    "InstName" : "pll_clock",
    "ModuleFile" : "A:/Documents/fpga_project/src/gowin_rpll/gowin_rpll.vhd",
    "ModuleLine" : 12,
    "ModuleName" : "Gowin_rPLL"
   },
   {
    "InstFile" : "A:/Documents/fpga_project/src/top_level.vhd",
    "InstLine" : 40,
    "InstName" : "display",
    "ModuleFile" : "A:/Documents/fpga_project/src/vga_controller.vhd",
    "ModuleLine" : 5,
    "ModuleName" : "vga_controller",
    "SubInsts" : [
     {
      "InstFile" : "A:/Documents/fpga_project/src/vga_controller.vhd",
      "InstLine" : 103,
      "InstName" : "dual_port_ram",
      "ModuleFile" : "A:/Documents/fpga_project/src/dual_bram/dual_bram.vhd",
      "ModuleLine" : 12,
      "ModuleName" : "dual_bram"
     }
    ]
   }
  ]
 }
]