// Seed: 128415508
module module_1 (
    input tri1 module_0
);
  tri0 id_2 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    output tri id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wire id_7,
    input tri0 id_8,
    output uwire id_9,
    output tri1 id_10,
    output tri1 id_11,
    output supply1 id_12,
    input wor id_13,
    output uwire id_14,
    input tri1 id_15
);
  tri id_17, id_18;
  module_0(
      id_4
  );
  initial id_18 = id_7;
endmodule
