{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729309682810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729309682810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 10:48:02 2024 " "Processing started: Sat Oct 19 10:48:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729309682810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309682810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309682810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729309683231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729309683231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_6_digit_7_seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_6_digit_7_seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_6_digit_7_seg_display-Behavioral " "Found design unit 1: BCD_6_digit_7_seg_display-Behavioral" {  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689310 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_6_digit_7_seg_display " "Found entity 1: BCD_6_digit_7_seg_display" {  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309689310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator-behave " "Found design unit 1: Calculator-behave" {  } { { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689310 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309689310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplication.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplication-Behave " "Found design unit 1: multiplication-Behave" {  } { { "multiplication.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/multiplication.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689310 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplication " "Found entity 1: multiplication" {  } { { "multiplication.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/multiplication.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309689310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division-Behave " "Found design unit 1: division-Behave" {  } { { "division.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/division.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689327 ""} { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/division.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309689327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_add_sub-Behave " "Found design unit 1: full_add_sub-Behave" {  } { { "full_add_sub.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_add_sub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689327 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add_sub " "Found entity 1: full_add_sub" {  } { { "full_add_sub.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309689327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-data_flow " "Found design unit 1: full_adder-data_flow" {  } { { "full_adder.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689332 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309689332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdc_to_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bdc_to_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bdc_to_7_seg-data_process " "Found design unit 1: bdc_to_7_seg-data_process" {  } { { "bdc_to_7_seg.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/bdc_to_7_seg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689334 ""} { "Info" "ISGN_ENTITY_NAME" "1 bdc_to_7_seg " "Found entity 1: bdc_to_7_seg" {  } { { "bdc_to_7_seg.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/bdc_to_7_seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309689334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_bit_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_bit_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_bit_checker-Behave " "Found design unit 1: signed_bit_checker-Behave" {  } { { "signed_bit_checker.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/signed_bit_checker.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689334 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_bit_checker " "Found entity 1: signed_bit_checker" {  } { { "signed_bit_checker.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/signed_bit_checker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309689334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statetype_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file statetype_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 statetype_package " "Found design unit 1: statetype_package" {  } { { "statetype_package.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/statetype_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 statetype_package-body " "Found design unit 2: statetype_package-body" {  } { { "statetype_package.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/statetype_package.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309689334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309689334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729309689577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "signed_bit_checker signed_bit_checker:signed_bit_check A:behave " "Elaborating entity \"signed_bit_checker\" using architecture \"A:behave\" for hierarchy \"signed_bit_checker:signed_bit_check\"" {  } { { "Calculator.vhd" "signed_bit_check" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309689608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_add_sub full_add_sub:full_adder_subtractor_componen A:behave " "Elaborating entity \"full_add_sub\" using architecture \"A:behave\" for hierarchy \"full_add_sub:full_adder_subtractor_componen\"" {  } { { "Calculator.vhd" "full_adder_subtractor_componen" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309689623 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "signed_bit full_add_sub.vhd(12) " "VHDL Signal Declaration warning at full_add_sub.vhd(12): used explicit default value for signal \"signed_bit\" because signal was never assigned a value" {  } { { "full_add_sub.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_add_sub.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1729309689623 "|Calculator|full_add_sub:full_adder_subtractor_componen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control full_add_sub.vhd(28) " "VHDL Process Statement warning at full_add_sub.vhd(28): inferring latch(es) for signal or variable \"control\", which holds its previous value in one or more paths through the process" {  } { { "full_add_sub.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_add_sub.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1729309689623 "|Calculator|full_add_sub:full_adder_subtractor_componen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control full_add_sub.vhd(28) " "Inferred latch for \"control\" at full_add_sub.vhd(28)" {  } { { "full_add_sub.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_add_sub.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309689627 "|Calculator|full_add_sub:full_adder_subtractor_componen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_adder full_add_sub:full_adder_subtractor_componen\|full_adder:\\fas:0:fadder A:data_flow " "Elaborating entity \"full_adder\" using architecture \"A:data_flow\" for hierarchy \"full_add_sub:full_adder_subtractor_componen\|full_adder:\\fas:0:fadder\"" {  } { { "full_add_sub.vhd" "\\fas:0:fadder" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_add_sub.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309689629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "multiplication multiplication:multiplication_component A:behave " "Elaborating entity \"multiplication\" using architecture \"A:behave\" for hierarchy \"multiplication:multiplication_component\"" {  } { { "Calculator.vhd" "multiplication_component" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309689639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "division division:division_component A:behave " "Elaborating entity \"division\" using architecture \"A:behave\" for hierarchy \"division:division_component\"" {  } { { "Calculator.vhd" "division_component" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 79 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309689657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD_6_digit_7_seg_display BCD_6_digit_7_seg_display:convert_binary_result A:behavioral " "Elaborating entity \"BCD_6_digit_7_seg_display\" using architecture \"A:behavioral\" for hierarchy \"BCD_6_digit_7_seg_display:convert_binary_result\"" {  } { { "Calculator.vhd" "convert_binary_result" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 90 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309689664 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_digit_6_overflow BCD_6_digit_7_seg_display.vhd(168) " "VHDL Process Statement warning at BCD_6_digit_7_seg_display.vhd(168): signal \"int_digit_6_overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1729309689672 "|Calculator|BCD_6_digit_7_seg_display:convert_binary_result"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bdc_to_7_seg bdc_to_7_seg:seven_seg_display_1 A:data_process " "Elaborating entity \"bdc_to_7_seg\" using architecture \"A:data_process\" for hierarchy \"bdc_to_7_seg:seven_seg_display_1\"" {  } { { "Calculator.vhd" "seven_seg_display_1" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309689686 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "57 " "Inferred 57 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div28\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div28" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div20\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div20" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div25\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div25" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod8\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod8" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod0\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod0" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod4\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod4" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod12\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod12" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod21\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod21" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod26\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod26" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod16\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod16" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div8\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div8" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod9\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod9" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div0\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div0" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod1\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod1" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div4\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div4" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod5\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod5" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div12\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div12" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod13\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod13" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div21\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div21" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod22\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod22" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div26\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div26" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod27\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod27" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div16\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div16" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod17\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod17" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div9\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div9" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod10\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod10" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div13\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div13" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod14\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod14" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div22\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div22" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod23\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod23" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div17\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div17" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod18\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod18" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div1\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div1" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod2\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod2" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div5\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div5" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod6\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod6" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div10\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div10" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod11\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod11" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div14\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div14" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod15\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod15" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div23\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div23" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod24\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod24" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod28\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod28" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div18\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div18" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod19\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod19" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div2\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div2" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod3\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod3" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div6\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div6" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod7\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod7" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div11\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div11" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div15\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div15" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div24\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div24" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod25\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod25" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div27\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div27" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod29\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod29" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Div19\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Div19" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_6_digit_7_seg_display:convert_binary_result\|Mod20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_6_digit_7_seg_display:convert_binary_result\|Mod20\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "Mod20" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309690163 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1729309690163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div28 " "Elaborated megafunction instantiation \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div28\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309690288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div28 " "Instantiated megafunction \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690288 ""}  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729309690288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div20 " "Elaborated megafunction instantiation \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div20\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309690492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div20 " "Instantiated megafunction \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690492 ""}  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729309690492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_7vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod8 " "Elaborated megafunction instantiation \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod8\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309690601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod8 " "Instantiated megafunction \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690601 ""}  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729309690601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4nl " "Found entity 1: lpm_divide_4nl" {  } { { "db/lpm_divide_4nl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_4nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gke " "Found entity 1: alt_u_div_gke" {  } { { "db/alt_u_div_gke.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod0\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309690711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod0 " "Instantiated megafunction \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690711 ""}  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729309690711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2nl " "Found entity 1: lpm_divide_2nl" {  } { { "db/lpm_divide_2nl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_2nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cke " "Found entity 1: alt_u_div_cke" {  } { { "db/alt_u_div_cke.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div8 " "Elaborated megafunction instantiation \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div8\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309690820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div8 " "Instantiated megafunction \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690820 ""}  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729309690820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_jtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_khe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div0\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309690931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div0 " "Instantiated megafunction \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309690931 ""}  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729309690931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_itl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309690995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309690995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div9 " "Elaborated megafunction instantiation \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div9\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309691059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div9 " "Instantiated megafunction \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691059 ""}  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729309691059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_mtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309691088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309691088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309691106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309691106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309691120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309691120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div10 " "Elaborated megafunction instantiation \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div10\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309691201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div10 " "Instantiated megafunction \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691201 ""}  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729309691201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0vl " "Found entity 1: lpm_divide_0vl" {  } { { "db/lpm_divide_0vl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_0vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309691231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309691231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_2nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309691234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309691234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eke " "Found entity 1: alt_u_div_eke" {  } { { "db/alt_u_div_eke.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_eke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309691263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309691263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div2\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309691328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div2 " "Instantiated megafunction \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691328 ""}  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729309691328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vul " "Found entity 1: lpm_divide_vul" {  } { { "db/lpm_divide_vul.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_vul.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309691357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309691357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div11 " "Elaborated megafunction instantiation \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div11\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309691388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div11 " "Instantiated megafunction \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691388 ""}  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729309691388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4vl " "Found entity 1: lpm_divide_4vl" {  } { { "db/lpm_divide_4vl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_4vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309691420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309691420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309691435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309691435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_mke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729309691466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309691466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div24 " "Elaborated megafunction instantiation \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div24\"" {  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309691500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div24 " "Instantiated megafunction \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Div24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729309691500 ""}  } { { "BCD_6_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_6_digit_7_seg_display.vhd" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729309691500 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729309693056 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729309693056 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_6\[2\] VCC " "Pin \"seven_seg_digit_6\[2\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729309712070 "|Calculator|seven_seg_digit_6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_6\[3\] VCC " "Pin \"seven_seg_digit_6\[3\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729309712070 "|Calculator|seven_seg_digit_6[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729309712070 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729309712276 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_9_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_9_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 107 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 112 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 117 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 122 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod9\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod9\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod27\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod27\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 112 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod27\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod27\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod17\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod17\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod2\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|op_8~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod2\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod6\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|op_8~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod6\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_9_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_6_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729309715201 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1729309715201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729309715941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729309715941 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15605 " "Implemented 15605 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729309716492 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729309716492 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15549 " "Implemented 15549 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729309716492 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729309716492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5011 " "Peak virtual memory: 5011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729309716524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 10:48:36 2024 " "Processing ended: Sat Oct 19 10:48:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729309716524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729309716524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729309716524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729309716524 ""}
