#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jan 30 15:58:53 2021
# Process ID: 20516
# Current directory: C:/Users/horse/Documents/Xilinx_Projects/project_6_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11376 C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.xpr
# Log file: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/vivado.log
# Journal file: C:/Users/horse/Documents/Xilinx_Projects/project_6_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/horse/Documents/Xilinx_Projects/iplocal'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_uart_axi_master_block_0_0

open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1010.027 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:module_ref:ssd:1.0 - ssd_0
Adding component instance block -- xilinx.com:user:uart_axi_master_block:1.0 - uart_axi_master_block_0
Successfully read diagram <design_1> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1010.027 ; gain = 0.000
ipx::package_project -root_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/./../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -module uart_axi_master_block -import_files
INFO: [BD 41-1662] The design 'uart_axi_master_block.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/synth/uart_axi_master_block.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/sim/uart_axi_master_block.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hdl/uart_axi_master_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hw_handoff/uart_axi_master_block.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hw_handoff/uart_axi_master_block_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/synth/uart_axi_master_block.hwdef
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1198.734 ; gain = 185.715
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
set_property  ip_repo_paths  {c:/Users/horse/Documents/Xilinx_Projects/ip_repo c:/Users/horse/AppData/Roaming/Xilinx/ip_repo c:/Users/horse/Documents/Xilinx_Projects/iplocal} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
ipx::unload_core c:/Users/horse/Documents/Xilinx_Projects/ip_repo/component.xml
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_uart_axi_master_block_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'held_data' width 128 differs from original width 32
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_uart_axi_master_block_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_uart_axi_master_block_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ssd_0/data'(32) to pin '/uart_axi_master_block_0/held_data'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ssd_0/data'(32) to pin '/uart_axi_master_block_0/held_data'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_block_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
[Sat Jan 30 16:00:52 2021] Launched design_1_uart_axi_master_block_0_0_synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_uart_axi_master_block_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design -force
update_module_reference design_1_ssd_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ssd_0_0 from ssd_v1_0 1.0 to ssd_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'data' width 128 differs from original width 32
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ssd_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_ssd_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ssd_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Jan 30 16:04:30 2021] Launched design_1_ssd_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_ssd_0_0_synth_1: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_ssd_0_0_synth_1/runme.log
synth_1: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 16:04:30 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1304.062 ; gain = 16.961
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1304.062 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E471A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2825.020 ; gain = 1520.957
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:300]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:300]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:300]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:300]
CRITICAL WARNING: [HDL 9-806] Syntax error near "b". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:300]
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd}
ipx::package_project -root_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/./../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -module uart_axi_master_block -import_files -force
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'uart_axi_master_block' - hence not re-generating.
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_uart_axi_master_block_0_0 uart_axi_master_block_uart_axi_master_0_2}] -log ip_upgrade.log
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_axi_master_block_0_0 from uart_axi_master_block_v1_0 1.0 to uart_axi_master_block_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <uart_axi_master_block> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_uart_axi_master_block_0_0 uart_axi_master_block_uart_axi_master_0_2}] -no_script -sync -force -quiet
close_bd_design [get_bd_designs uart_axi_master_block]
report_ip_status -name ip_status 
ipx::package_project -root_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/./../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -module uart_axi_master_block -import_files -force
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/synth/uart_axi_master_block.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/sim/uart_axi_master_block.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hdl/uart_axi_master_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hw_handoff/uart_axi_master_block.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hw_handoff/uart_axi_master_block_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/synth/uart_axi_master_block.hwdef
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_axi_master_block_0_0 from uart_axi_master_block_v1_0 1.0 to uart_axi_master_block_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_block_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
[Sat Jan 30 16:25:40 2021] Launched design_1_uart_axi_master_block_0_0_synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_uart_axi_master_block_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 16:28:09 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 16:28:09 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd}
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <uart_axi_master_block> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>
update_module_reference uart_axi_master_block_uart_axi_master_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
regenerate_bd_layout
validate_bd_design
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
close_bd_design [get_bd_designs uart_axi_master_block]
set_property core_revision 3 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axi_master_block_0_0 (uart_axi_master_block_v1_0 1.0) from revision 2 to revision 3
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_block_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
[Sat Jan 30 16:33:56 2021] Launched design_1_uart_axi_master_block_0_0_synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_uart_axi_master_block_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Jan 30 16:35:39 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jan 30 16:36:40 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:314]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:314]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:314]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:316]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:326]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:355]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:316]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:326]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:355]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:316]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:326]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:316]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:326]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:316]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:326]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:355]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:316]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:326]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:355]
ipx::package_project -root_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/./../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -module uart_axi_master_block -import_files -force
INFO: [BD 41-1662] The design 'uart_axi_master_block.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/synth/uart_axi_master_block.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/sim/uart_axi_master_block.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hdl/uart_axi_master_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hw_handoff/uart_axi_master_block.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hw_handoff/uart_axi_master_block_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/synth/uart_axi_master_block.hwdef
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_uart_axi_master_block_0_0 uart_axi_master_block_uart_axi_master_0_2}] -log ip_upgrade.log
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axi_master_block_0_0 (uart_axi_master_block_v1_0 1.0) from revision 3 to revision 2
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <uart_axi_master_block> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_uart_axi_master_block_0_0 uart_axi_master_block_uart_axi_master_0_2}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
set_property core_revision 3 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axi_master_block_0_0 (uart_axi_master_block_v1_0 1.0) from revision 2 to revision 3
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_block_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
[Sat Jan 30 16:42:35 2021] Launched design_1_uart_axi_master_block_0_0_synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_uart_axi_master_block_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sat Jan 30 16:44:00 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 16:44:00 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 16:46:16 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 3175.109 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E471A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6E471A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E471A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
close_bd_design [get_bd_designs uart_axi_master_block]
set_property core_revision 4 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axi_master_block_0_0 (uart_axi_master_block_v1_0 1.0) from revision 3 to revision 4
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_block_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
[Sat Jan 30 16:52:18 2021] Launched design_1_uart_axi_master_block_0_0_synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_uart_axi_master_block_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 16:53:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 16:53:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 3175.109 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E471A
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <uart_axi_master_block> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
report_ip_status -name ip_status 
close_bd_design [get_bd_designs uart_axi_master_block]
set_property core_revision 5 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axi_master_block_0_0 (uart_axi_master_block_v1_0 1.0) from revision 4 to revision 5
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_block_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
[Sat Jan 30 16:59:02 2021] Launched design_1_uart_axi_master_block_0_0_synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_uart_axi_master_block_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3175.109 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E471A
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 17:00:20 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 17:00:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3209.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 3890.391 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 3890.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3890.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 4059.352 ; gain = 884.242
set_property core_revision 6 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
close_design
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <uart_axi_master_block> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
close_bd_design [get_bd_designs uart_axi_master_block]
set_property core_revision 7 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axi_master_block_0_0 (uart_axi_master_block_v1_0 1.0) from revision 5 to revision 7
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_block_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
[Sat Jan 30 17:07:20 2021] Launched design_1_uart_axi_master_block_0_0_synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_uart_axi_master_block_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1

report_ip_status -name ip_status 
open_hw_manager
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 17:13:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 17:13:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 4144.359 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E471A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <uart_axi_master_block> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
set_property core_revision 8 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
close_bd_design [get_bd_designs uart_axi_master_block]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axi_master_block_0_0 (uart_axi_master_block_v1_0 1.0) from revision 7 to revision 8
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_block_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
[Sat Jan 30 17:22:48 2021] Launched design_1_uart_axi_master_block_0_0_synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_uart_axi_master_block_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 17:26:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 17:26:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 4144.359 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E471A
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
CRITICAL WARNING: [HDL 9-806] Syntax error near "initial". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:107]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:107]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:118]
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <uart_axi_master_block> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
report_ip_status -name ip_status 
set_property core_revision 9 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
close_bd_design [get_bd_designs uart_axi_master_block]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axi_master_block_0_0 (uart_axi_master_block_v1_0 1.0) from revision 8 to revision 9
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_block_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
[Sat Jan 30 17:53:45 2021] Launched design_1_uart_axi_master_block_0_0_synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_uart_axi_master_block_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 17:54:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 17:54:52 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 4144.359 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E471A
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd}
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <uart_axi_master_block> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>
update_module_reference uart_axi_master_block_uart_axi_master_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
close_bd_design [get_bd_designs uart_axi_master_block]
set_property core_revision 10 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axi_master_block_0_0 (uart_axi_master_block_v1_0 1.0) from revision 9 to revision 10
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_block_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
[Sat Jan 30 17:59:31 2021] Launched design_1_uart_axi_master_block_0_0_synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_uart_axi_master_block_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 18:01:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 18:01:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <uart_axi_master_block> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
report_ip_status -name ip_status 
set_property core_revision 11 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axi_master_block_0_0 (uart_axi_master_block_v1_0 1.0) from revision 10 to revision 11
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_block_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
[Sat Jan 30 18:06:06 2021] Launched design_1_uart_axi_master_block_0_0_synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_uart_axi_master_block_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 18:07:45 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 18:07:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
report_ip_status -name ip_status 
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 4144.359 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E471A
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
current_bd_design [get_bd_designs uart_axi_master_block]
close_bd_design [get_bd_designs uart_axi_master_block]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 18:14:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 18:14:52 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
update_module_reference design_1_ssd_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_ssd_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_ssd_0_0 from ssd_v1_0 1.0 to ssd_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ssd_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Jan 30 18:16:28 2021] Launched design_1_ssd_0_0_synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_ssd_0_0_synth_1/runme.log
[Sat Jan 30 18:16:28 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jan 30 18:18:07 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 18:19:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 4144.359 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E471A
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt]
connect_bd_net [get_bd_pins uart_axi_master_block_0/interrupt] [get_bd_pins axi_uartlite_0/s_axi_aresetn]
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference uart_axi_master_block_uart_axi_master_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <uart_axi_master_block> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
delete_bd_objs [get_bd_nets interrupt_1] [get_bd_ports interrupt]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
startgroup
create_bd_port -dir I -type intr interrupt
set_property CONFIG.SENSITIVITY LEVEL_LOW [get_bd_ports interrupt]
endgroup
connect_bd_net [get_bd_ports interrupt] [get_bd_pins uart_axi_master_0/interrupt]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
validate_bd_design
ERROR: [BD 41-238] Port/Pin property SENSITIVITY does not match between /uart_axi_master_0/interrupt(LEVEL_HIGH) and /interrupt(LEVEL_LOW)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property CONFIG.SENSITIVITY LEVEL_LOW [get_bd_ports interrupt]
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
validate_bd_design
ERROR: [BD 41-238] Port/Pin property SENSITIVITY does not match between /uart_axi_master_0/interrupt(LEVEL_HIGH) and /interrupt(LEVEL_LOW)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property CONFIG.SENSITIVITY LEVEL_LOW [get_bd_ports interrupt]
validate_bd_design
ERROR: [BD 41-238] Port/Pin property SENSITIVITY does not match between /uart_axi_master_0/interrupt(LEVEL_HIGH) and /interrupt(LEVEL_LOW)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
set_property CONFIG.SENSITIVITY LEVEL_HIGH [get_bd_ports interrupt]
validate_bd_design
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
set_property -dict [list CONFIG.SENSITIVITY {LEVEL_LOW}] [get_bd_pins uart_axi_master_0/interrupt]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter SENSITIVITY on /uart_axi_master_0/interrupt. It is read-only.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
set_property CONFIG.SENSITIVITY EDGE_FALLING [get_bd_ports interrupt]
set_property CONFIG.SENSITIVITY LEVEL_HIGH [get_bd_ports interrupt]
set_property CONFIG.SENSITIVITY EDGE_FALLING [get_bd_ports interrupt]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
validate_bd_design
ERROR: [BD 41-238] Port/Pin property SENSITIVITY does not match between /uart_axi_master_0/interrupt(LEVEL_HIGH) and /interrupt(EDGE_FALLING)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property CONFIG.SENSITIVITY LEVEL_HIGH [get_bd_ports interrupt]
set_property CONFIG.SENSITIVITY EDGE_FALLING [get_bd_ports interrupt]
set_property CONFIG.SENSITIVITY EDGE_RISING [get_bd_ports interrupt]
set_property CONFIG.SENSITIVITY LEVEL_HIGH [get_bd_ports interrupt]
validate_bd_design
current_bd_design [get_bd_designs design_1]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins uart_axi_master_block_0/interrupt] [get_bd_pins axi_uartlite_0/interrupt]
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
current_bd_design [get_bd_designs uart_axi_master_block]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
set_property CONFIG.SENSITIVITY EDGE_RISING [get_bd_ports interrupt]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
current_bd_design [get_bd_designs design_1]
current_bd_design [get_bd_designs uart_axi_master_block]
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter SENSITIVITY on /uart_axi_master_0/interrupt. It is read-only.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-238] Port/Pin property SENSITIVITY does not match between /uart_axi_master_0/interrupt(LEVEL_HIGH) and /interrupt(EDGE_RISING)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter SENSITIVITY on /uart_axi_master_0/interrupt. It is read-only.
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-238] Port/Pin property SENSITIVITY does not match between /uart_axi_master_0/interrupt(LEVEL_HIGH) and /interrupt(EDGE_RISING)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
update_module_reference uart_axi_master_block_uart_axi_master_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter SENSITIVITY on /uart_axi_master_0/interrupt. It is read-only.
create_bd_intf_port -mode Master -vlnv xilinx.com:signal:interrupt_rtl:1.0 intr
set_property location {-74 -20} [get_bd_intf_ports intr]
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter SENSITIVITY on /uart_axi_master_0/interrupt. It is read-only.
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "{". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter SENSITIVITY on /uart_axi_master_0/interrupt. It is read-only.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
delete_bd_objs [get_bd_intf_ports intr]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd}
delete_bd_objs [get_bd_nets interrupt_1] [get_bd_ports interrupt]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
reset_property CONFIG.SENSITIVITY [get_bd_pins interrupt]
ERROR: [Common 17-229] Tcl reset_property command for property <CONFIG.SENSITIVITY> is currently not supported.  The property <CONFIG.SENSITIVITY> cannot be reset.
ERROR: [Common 17-39] 'reset_property' failed due to earlier errors.
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter SENSITIVITY on /uart_axi_master_0/interrupt. It is read-only.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
update_module_reference uart_axi_master_block_uart_axi_master_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/uart_axi_master_0/interrupt

update_module_reference uart_axi_master_block_uart_axi_master_0_2
WARNING: [IP_Flow 19-4975] Interface 'xilinx.com:signal:interrupt_rtl:1.0' does not have a logical Port 'INTR'. Please check exact spelling to match the definition
CRITICAL WARNING: [IP_Flow 19-5381] No Valid Port Maps exist for interface 'interrupt'. It will not be created.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
WARNING: [IP_Flow 19-3160] Bus Interface 'interrupt': SENSITIVITY bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
close_bd_design [get_bd_designs uart_axi_master_block]
close_bd_design [get_bd_designs design_1]
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd}
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <uart_axi_master_block> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>
update_module_reference uart_axi_master_block_uart_axi_master_0_2
WARNING: [IP_Flow 19-4975] Interface 'xilinx.com:signal:interrupt_rtl:1.0' does not have a logical Port 'INTR'. Please check exact spelling to match the definition
CRITICAL WARNING: [IP_Flow 19-5381] No Valid Port Maps exist for interface 'interrupt'. It will not be created.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
WARNING: [IP_Flow 19-3160] Bus Interface 'interrupt': SENSITIVITY bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
startgroup
make_bd_pins_external  [get_bd_pins uart_axi_master_0/interrupt]
endgroup
set_property CONFIG.SENSITIVITY EDGE_RISING [get_bd_ports interrupt_0]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
validate_bd_design
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design -force
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
set_property core_revision 12 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
close_bd_design [get_bd_designs uart_axi_master_block]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:user:uart_axi_master_block:1.0 - uart_axi_master_block_0
Adding component instance block -- xilinx.com:module_ref:ssd:1.0 - ssd_0
Successfully read diagram <design_1> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axi_master_block_0_0 (uart_axi_master_block_v1_0 1.0) from revision 11 to revision 12
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_block_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
[Sat Jan 30 19:09:28 2021] Launched design_1_uart_axi_master_block_0_0_synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_uart_axi_master_block_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 19:11:20 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 19:11:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
WARNING: [IP_Flow 19-4975] Interface 'xilinx.com:signal:interrupt_rtl:1.0' does not have a logical Port 'INTR'. Please check exact spelling to match the definition
CRITICAL WARNING: [IP_Flow 19-5381] No Valid Port Maps exist for interface 'interrupt'. It will not be created.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
WARNING: [IP_Flow 19-3160] Bus Interface 'interrupt': SENSITIVITY bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <uart_axi_master_block> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
create_bd_port -dir I -type data interrupt
delete_bd_objs [get_bd_nets interrupt_0_1] [get_bd_ports interrupt_0]
connect_bd_net [get_bd_ports interrupt] [get_bd_pins uart_axi_master_0/interrupt]
regenerate_bd_layout -routing
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
regenerate_bd_layout
validate_bd_design
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
set_property core_revision 13 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
close_bd_design [get_bd_designs uart_axi_master_block]
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axi_master_block_0_0 (uart_axi_master_block_v1_0 1.0) from revision 12 to revision 13
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_block_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
[Sat Jan 30 19:22:35 2021] Launched design_1_uart_axi_master_block_0_0_synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_uart_axi_master_block_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 19:23:39 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 19:23:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_rready] [get_bd_pins axi_uartlite_0/s_axi_rready]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_rready> is being overridden by the user with net <uart_axi_master_block_0_s_axi_rready>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_rready> is being overridden by the user with net <uart_axi_master_block_0_s_axi_rready>. This pin will not be connected as a part of interface connection <S_AXI>.
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_rvalid] [get_bd_pins axi_uartlite_0/s_axi_rvalid]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_rvalid> is being overridden by the user with net <axi_uartlite_0_s_axi_rvalid>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_rvalid> is being overridden by the user with net <axi_uartlite_0_s_axi_rvalid>. This pin will not be connected as a part of interface connection <S_AXI>.
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_rresp] [get_bd_pins axi_uartlite_0/s_axi_rresp]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_rresp> is being overridden by the user with net <axi_uartlite_0_s_axi_rresp>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_rresp> is being overridden by the user with net <axi_uartlite_0_s_axi_rresp>. This pin will not be connected as a part of interface connection <S_AXI>.
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_rdata] [get_bd_pins axi_uartlite_0/s_axi_rdata]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_rdata> is being overridden by the user with net <axi_uartlite_0_s_axi_rdata>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_rdata> is being overridden by the user with net <axi_uartlite_0_s_axi_rdata>. This pin will not be connected as a part of interface connection <S_AXI>.
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_arready] [get_bd_pins axi_uartlite_0/s_axi_arready]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_arready> is being overridden by the user with net <axi_uartlite_0_s_axi_arready>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_arready> is being overridden by the user with net <axi_uartlite_0_s_axi_arready>. This pin will not be connected as a part of interface connection <S_AXI>.
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_arvalid] [get_bd_pins axi_uartlite_0/s_axi_arvalid]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_arvalid> is being overridden by the user with net <uart_axi_master_block_0_s_axi_arvalid>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_arvalid> is being overridden by the user with net <uart_axi_master_block_0_s_axi_arvalid>. This pin will not be connected as a part of interface connection <S_AXI>.
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_araddr] [get_bd_pins axi_uartlite_0/s_axi_araddr]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_araddr> is being overridden by the user with net <uart_axi_master_block_0_s_axi_araddr>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_araddr> is being overridden by the user with net <uart_axi_master_block_0_s_axi_araddr>. This pin will not be connected as a part of interface connection <S_AXI>.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 4201.152 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E471A
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_module_reference uart_axi_master_block_uart_axi_master_0_2
WARNING: [IP_Flow 19-4975] Interface 'xilinx.com:signal:interrupt_rtl:1.0' does not have a logical Port 'INTR'. Please check exact spelling to match the definition
CRITICAL WARNING: [IP_Flow 19-5381] No Valid Port Maps exist for interface 'interrupt'. It will not be created.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
WARNING: [IP_Flow 19-3160] Bus Interface 'interrupt': SENSITIVITY bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <uart_axi_master_block> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
current_bd_design [get_bd_designs design_1]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_bready] [get_bd_pins axi_uartlite_0/s_axi_bready]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_bready> is being overridden by the user with net <uart_axi_master_block_0_s_axi_bready>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_bready> is being overridden by the user with net <uart_axi_master_block_0_s_axi_bready>. This pin will not be connected as a part of interface connection <S_AXI>.
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_bvalid] [get_bd_pins axi_uartlite_0/s_axi_bvalid]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_bvalid> is being overridden by the user with net <axi_uartlite_0_s_axi_bvalid>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_bvalid> is being overridden by the user with net <axi_uartlite_0_s_axi_bvalid>. This pin will not be connected as a part of interface connection <S_AXI>.
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_bresp] [get_bd_pins axi_uartlite_0/s_axi_bresp]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_bresp> is being overridden by the user with net <axi_uartlite_0_s_axi_bresp>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_bresp> is being overridden by the user with net <axi_uartlite_0_s_axi_bresp>. This pin will not be connected as a part of interface connection <S_AXI>.
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_wready] [get_bd_pins axi_uartlite_0/s_axi_wready]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_wready> is being overridden by the user with net <axi_uartlite_0_s_axi_wready>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_wready> is being overridden by the user with net <axi_uartlite_0_s_axi_wready>. This pin will not be connected as a part of interface connection <S_AXI>.
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_wvalid] [get_bd_pins axi_uartlite_0/s_axi_wvalid]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_wvalid> is being overridden by the user with net <uart_axi_master_block_0_s_axi_wvalid>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_wvalid> is being overridden by the user with net <uart_axi_master_block_0_s_axi_wvalid>. This pin will not be connected as a part of interface connection <S_AXI>.
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_wstrb] [get_bd_pins axi_uartlite_0/s_axi_wstrb]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_wstrb> is being overridden by the user with net <uart_axi_master_block_0_s_axi_wstrb>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_wstrb> is being overridden by the user with net <uart_axi_master_block_0_s_axi_wstrb>. This pin will not be connected as a part of interface connection <S_AXI>.
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_wdata] [get_bd_pins axi_uartlite_0/s_axi_wdata]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_wdata> is being overridden by the user with net <uart_axi_master_block_0_s_axi_wdata>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_wdata> is being overridden by the user with net <uart_axi_master_block_0_s_axi_wdata>. This pin will not be connected as a part of interface connection <S_AXI>.
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_awready] [get_bd_pins axi_uartlite_0/s_axi_awready]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_awready> is being overridden by the user with net <axi_uartlite_0_s_axi_awready>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_awready> is being overridden by the user with net <axi_uartlite_0_s_axi_awready>. This pin will not be connected as a part of interface connection <S_AXI>.
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_awvalid] [get_bd_pins axi_uartlite_0/s_axi_awvalid]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_awvalid> is being overridden by the user with net <uart_axi_master_block_0_s_axi_awvalid>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_awvalid> is being overridden by the user with net <uart_axi_master_block_0_s_axi_awvalid>. This pin will not be connected as a part of interface connection <S_AXI>.
connect_bd_net [get_bd_pins uart_axi_master_block_0/s_axi_awaddr] [get_bd_pins axi_uartlite_0/s_axi_awaddr]
WARNING: [BD 41-1306] The connection to interface pin </uart_axi_master_block_0/s_axi_awaddr> is being overridden by the user with net <uart_axi_master_block_0_s_axi_awaddr>. This pin will not be connected as a part of interface connection <s_axi>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/s_axi_awaddr> is being overridden by the user with net <uart_axi_master_block_0_s_axi_awaddr>. This pin will not be connected as a part of interface connection <S_AXI>.
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_bready has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_wvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_rready has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_awaddr has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_wready has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_awvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_awready has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_wdata has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_wstrb has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_bresp has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_bvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_rresp has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt]
connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins uart_axi_master_block_0/interrupt]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_bready has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_wvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_rready has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_awaddr has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_wready has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_awvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_awready has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_wdata has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_wstrb has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_bresp has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_bvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_rresp has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_uartlite_0/s_axi_aresetn
/uart_axi_master_block_0/interrupt

save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design -force
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_bready has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_wvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_rready has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_awaddr has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_wready has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_awvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_awready has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_wdata has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_wstrb has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_bresp has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_bvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /uart_axi_master_block_0/s_axi_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_rdata has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_rresp has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
WARNING: [BD 41-1271] The connection to the pin: /axi_uartlite_0/s_axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: uart_axi_master_block_0_s_axi 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_uartlite_0/s_axi_aresetn
/uart_axi_master_block_0/interrupt

delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins uart_axi_master_block_0/interrupt] [get_bd_pins axi_uartlite_0/interrupt]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_intf_nets uart_axi_master_block_0_s_axi]
validate_bd_design
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
current_bd_design [get_bd_designs uart_axi_master_block]
update_module_reference uart_axi_master_block_uart_axi_master_0_2
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'OFF' is inferred to be bitString format.
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'ON' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
CRITICAL WARNING: [HDL 9-806] Syntax error near "initial". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:109]
CRITICAL WARNING: [HDL 9-806] Syntax error near "initial". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:109]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:118]
current_bd_design [get_bd_designs design_1]
close_bd_design [get_bd_designs design_1]
close_bd_design [get_bd_designs uart_axi_master_block]
update_module_reference uart_axi_master_block_uart_axi_master_0_2
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'OFF' is inferred to be bitString format.
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'ON' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <uart_axi_master_block> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
validate_bd_design
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/ui/bd_2085f9ce.ui> 
close_bd_design [get_bd_designs uart_axi_master_block]
report_ip_status -name ip_status 
set_property core_revision 14 [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:uart_axi_master_block:1.0]
update_ip_catalog -rebuild -repo_path c:/Users/horse/Documents/Xilinx_Projects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:uart_axi_master_block:1.0 [get_ips  design_1_uart_axi_master_block_0_0] -log ip_upgrade.log
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:module_ref:ssd:1.0 - ssd_0
Adding component instance block -- xilinx.com:user:uart_axi_master_block:1.0 - uart_axi_master_block_0
Successfully read diagram <design_1> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axi_master_block_0_0 (uart_axi_master_block_v1_0 1.0) from revision 13 to revision 14
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axi_master_block_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axi_master_block_0 .
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_uart_axi_master_block_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axi_master_block_0_0_synth_1 -jobs 8
[Sat Jan 30 20:15:11 2021] Launched design_1_uart_axi_master_block_0_0_synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/design_1_uart_axi_master_block_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files -ipstatic_source_dir C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/modelsim} {questa=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/questa} {riviera=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/riviera} {activehdl=C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design -force
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Jan 30 20:16:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 20:16:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 4229.426 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E471A
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_intf_net [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins uart_axi_master_block_0/s_axi]
regenerate_bd_layout -routing
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
update_module_reference design_1_ssd_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ssd_0_0 from ssd_v1_0 1.0 to ssd_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd] -top
INFO: [BD 41-1662] The design 'uart_axi_master_block.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/synth/uart_axi_master_block.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/sim/uart_axi_master_block.v
VHDL Output written to : C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hdl/uart_axi_master_block_wrapper.v
add_files -norecurse C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hdl/uart_axi_master_block_wrapper.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference uart_axi_master_block_wrapper uart_axi_master_bloc_0
CRITICAL WARNING: [IP_Flow 19-4755] Cannot add 'c:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd' to module reference 'uart_axi_master_block_wrapper' a sub-design of type 'Block Designs' in this release.  Try to replace the file sources with RTL for module reference.  Additional file types are supported via the IP Packager flow.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
connect_bd_net [get_bd_ports clk] [get_bd_pins uart_axi_master_bloc_0/clk]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins uart_axi_master_bloc_0/interrupt]
connect_bd_net [get_bd_ports BTNC] [get_bd_pins uart_axi_master_bloc_0/send_button]
delete_bd_objs [get_bd_nets uart_axi_master_block_0_held_data]
connect_bd_net [get_bd_pins uart_axi_master_bloc_0/held_data] [get_bd_pins ssd_0/data]
delete_bd_objs [get_bd_nets uart_axi_master_block_0_LED]
connect_bd_net [get_bd_ports LED] [get_bd_pins uart_axi_master_bloc_0/LED]
delete_bd_objs [get_bd_intf_nets uart_axi_master_block_0_s_axi] [get_bd_nets uart_axi_master_block_0_s_axi_araddr] [get_bd_nets uart_axi_master_block_0_s_axi_arvalid] [get_bd_nets axi_uartlite_0_s_axi_bresp] [get_bd_nets uart_axi_master_block_0_s_axi_rready] [get_bd_nets uart_axi_master_block_0_s_axi_awaddr] [get_bd_nets axi_uartlite_0_s_axi_awready] [get_bd_nets uart_axi_master_block_0_s_axi_awvalid] [get_bd_nets axi_uartlite_0_s_axi_wready] [get_bd_nets axi_uartlite_0_s_axi_arready] [get_bd_nets uart_axi_master_block_0_s_axi_bready] [get_bd_nets axi_uartlite_0_s_axi_rresp] [get_bd_nets axi_uartlite_0_s_axi_rvalid] [get_bd_nets axi_uartlite_0_s_axi_bvalid] [get_bd_nets axi_uartlite_0_s_axi_rdata] [get_bd_nets uart_axi_master_block_0_s_axi_wdata] [get_bd_nets uart_axi_master_block_0_s_axi_wstrb] [get_bd_nets uart_axi_master_block_0_s_axi_wvalid] [get_bd_cells uart_axi_master_block_0]
connect_bd_intf_net [get_bd_intf_pins uart_axi_master_bloc_0/s_axi] [get_bd_intf_pins axi_uartlite_0/S_AXI]
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </uart_axi_master_bloc_0/s_axi>. Please use Address Editor to either assign or exclude it.
ERROR: [BD 41-238] Port/Pin property SENSITIVITY does not match between /uart_axi_master_bloc_0/interrupt(LEVEL_HIGH) and /axi_uartlite_0/interrupt(EDGE_RISING)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
update_compile_order -fileset sources_1
create_bd_cell -type module -reference uart_axi_master uart_axi_master_0
delete_bd_objs [get_bd_intf_nets uart_axi_master_bloc_0_s_axi] [get_bd_nets BTNC_1] [get_bd_nets axi_uartlite_0_interrupt] [get_bd_nets uart_axi_master_bloc_0_held_data] [get_bd_nets uart_axi_master_bloc_0_LED] [get_bd_cells uart_axi_master_bloc_0]
connect_bd_net [get_bd_ports BTNC] [get_bd_pins uart_axi_master_0/send_button]
connect_bd_net [get_bd_ports clk] [get_bd_pins uart_axi_master_0/S_AXI_ACLK]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins ssd_0/data] [get_bd_pins uart_axi_master_0/held_data]
connect_bd_intf_net [get_bd_intf_pins uart_axi_master_0/s_axi] [get_bd_intf_pins axi_uartlite_0/S_AXI]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins uart_axi_master_0/interrupt]
connect_bd_net [get_bd_ports LED] [get_bd_pins uart_axi_master_0/LED]
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </uart_axi_master_0/s_axi>. Please use Address Editor to either assign or exclude it.
ERROR: [BD 41-238] Port/Pin property SENSITIVITY does not match between /uart_axi_master_0/interrupt(LEVEL_HIGH) and /axi_uartlite_0/interrupt(EDGE_RISING)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
update_compile_order -fileset sources_1
assign_bd_address -target_address_space /uart_axi_master_0/s_axi [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] -force
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/uart_axi_master_0/s_axi' at <0x0000_0000 [ 4K ]>.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hdl/uart_axi_master_block_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hdl/uart_axi_master_block_wrapper.v
file delete -force C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/hdl/uart_axi_master_block_wrapper.v
validate_bd_design
ERROR: [BD 41-238] Port/Pin property SENSITIVITY does not match between /uart_axi_master_0/interrupt(LEVEL_HIGH) and /axi_uartlite_0/interrupt(EDGE_RISING)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-238] Port/Pin property SENSITIVITY does not match between /uart_axi_master_0/interrupt(LEVEL_HIGH) and /axi_uartlite_0/interrupt(EDGE_RISING)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter SENSITIVITY on /uart_axi_master_0/interrupt. It is read-only.
update_module_reference {design_1_uart_axi_master_0_0 uart_axi_master_block_uart_axi_master_0_2}
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'OFF' is inferred to be bitString format.
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'ON' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_axi_master_0_0 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>...
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <uart_axi_master_block> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd>
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd'
INFO: [IP_Flow 19-1972] Upgraded uart_axi_master_block_uart_axi_master_0_2 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\uart_axi_master_block\uart_axi_master_block.bd> 
close_bd_design [get_bd_designs uart_axi_master_block]
export_ip_user_files -of_objects  [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd] -no_script -reset -force -quiet
remove_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block/uart_axi_master_block.bd
file delete -force C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/uart_axi_master_block
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-238] Port/Pin property SENSITIVITY does not match between /uart_axi_master_0/interrupt(LEVEL_HIGH) and /axi_uartlite_0/interrupt(EDGE_RISING)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property -dict [list CONFIG.SENSITIVITY {}] [get_bd_pins uart_axi_master_0/interrupt]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter SENSITIVITY on /uart_axi_master_0/interrupt. It is read-only.
set_property IS_GLOBAL_INCLUDE 1 [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v]
update_compile_order -fileset sources_1
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
ERROR: [BD 41-238] Port/Pin property SENSITIVITY does not match between /uart_axi_master_0/interrupt(LEVEL_HIGH) and /axi_uartlite_0/interrupt(EDGE_RISING)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter SENSITIVITY on /uart_axi_master_0/interrupt. It is read-only.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd] -fileset [get_filesets sources_1] -inst_template
ERROR: [BD 41-238] Port/Pin property SENSITIVITY does not match between /uart_axi_master_0/interrupt(LEVEL_HIGH) and /axi_uartlite_0/interrupt(EDGE_RISING)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference design_1_ssd_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ssd_0_0 from ssd_v1_0 1.0 to ssd_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_uart_axi_master_0_0
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'OFF' is inferred to be bitString format.
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'ON' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_axi_master_0_0 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_uart_axi_master_0_0
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'OFF' is inferred to be bitString format.
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'ON' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_axi_master_0_0 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt]
startgroup
make_bd_pins_external  [get_bd_pins uart_axi_master_0/interrupt]
endgroup
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_pins uart_axi_master_0/interrupt]'
INFO: [Common 17-17] undo 'startgroup'
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/interrupt]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter SENSITIVITY on /uart_axi_master_0/interrupt. It is read-only.
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/uart_axi_master_0/interrupt

regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
update_module_reference design_1_uart_axi_master_0_0
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'OFF' is inferred to be bitString format.
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'ON' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'INTR' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'INTR': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_axi_master_0_0 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'interrupt'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'INTR' (xilinx.com:signal:interrupt:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_uart_axi_master_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'interrupt'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'INTR'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_uart_axi_master_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_uart_axi_master_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins uart_axi_master_0/INTR] [get_bd_pins axi_uartlite_0/interrupt]
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/INTR]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter SENSITIVITY on /uart_axi_master_0/INTR. It is read-only.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_ssd_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ssd_0_0 from ssd_v1_0 1.0 to ssd_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "of". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "*". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "*". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "*". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "*". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "*". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "*". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "*". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "*". [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v:52]
update_module_reference design_1_uart_axi_master_0_0
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'OFF' is inferred to be bitString format.
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'ON' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 'in_interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'in_interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'INTERRUPT' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'INTERRUPT': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'in_interrupt': Added interface parameter 'SENSITIVITY' with value 'EDGE_RISING'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_axi_master_0_0 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'INTR'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'INTERRUPT' (xilinx.com:signal:interrupt:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'in_interrupt' (xilinx.com:signal:interrupt:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_uart_axi_master_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'INTR'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'INTERRUPT'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_uart_axi_master_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'INTR' is not found on the upgraded version of the cell '/uart_axi_master_0'. Its connection to the net 'axi_uartlite_0_interrupt' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_uart_axi_master_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins uart_axi_master_0/INTERRUPT] [get_bd_pins axi_uartlite_0/interrupt]
set_property -dict [list CONFIG.SENSITIVITY {EDGE_RISING}] [get_bd_pins uart_axi_master_0/INTERRUPT]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter SENSITIVITY on /uart_axi_master_0/INTERRUPT. It is read-only.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_ssd_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ssd_0_0 from ssd_v1_0 1.0 to ssd_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_uart_axi_master_0_0
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'OFF' is inferred to be bitString format.
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'ON' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'INTERRUPT' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'INTERRUPT': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_axi_master_0_0 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'in_interrupt'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_uart_axi_master_0_0'.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_uart_axi_master_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_ssd_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ssd_0_0 from ssd_v1_0 1.0 to ssd_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
create_bd_intf_port -mode Master -vlnv xilinx.com:signal:interrupt_rtl:1.0 INTERRUPT
delete_bd_objs [get_bd_intf_ports INTERRUPT]
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci] -no_script -reset -force -quiet
remove_files  -fileset axi_uartlite_0 C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci
INFO: [Project 1-386] Moving file 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci' from fileset 'axi_uartlite_0' to fileset 'sources_1'.
file delete -force C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/ip/axi_uartlite_0
file delete -force c:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/ip/axi_uartlite_0
set_property USED_IN {synthesis implementation simulation} [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
endgroup
delete_bd_objs [get_bd_cells jtag_axi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_crossbar:2.1 axi_crossbar_0
endgroup
delete_bd_objs [get_bd_intf_nets uart_axi_master_0_s_axi]
connect_bd_intf_net [get_bd_intf_pins uart_axi_master_0/s_axi] [get_bd_intf_pins axi_crossbar_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_crossbar_0/M00_AXI] [get_bd_intf_pins axi_intc_0/s_axi]
connect_bd_intf_net [get_bd_intf_pins axi_crossbar_0/M01_AXI] [get_bd_intf_pins axi_uartlite_0/S_AXI]
regenerate_bd_layout -routing
set_property location {-53 453} [get_bd_ports clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_crossbar_0/aclk]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_intc_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins axi_intc_0/intr]
connect_bd_net [get_bd_pins axi_intc_0/irq] [get_bd_pins uart_axi_master_0/INTERRUPT]
WARNING: [BD 41-1306] The connection to interface pin </axi_intc_0/irq> is being overridden by the user with net <axi_intc_0_irq>. This pin will not be connected as a part of interface connection <interrupt>.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_intc_0/S_AXI/Reg> is not assigned into address space </uart_axi_master_0/s_axi>. Please use Address Editor to either assign or exclude it.
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M01_A00_ADDR_WIDTH(M01_A00_ADDR_WIDTH)' with value '12' for BD Cell 'axi_crossbar_0'. PARAM_VALUE.M01_A00_ADDR_WIDTH must be <= crossbar global ADDR_WIDTH (4)
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_crossbar_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 57
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/s_axi_aresetn
/axi_crossbar_0/aresetn

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/uart_axi_master_0/s_axi' at <0x0000_0000 [ 4K ]>.
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/uart_axi_master_0/s_axi' at <0x0000_1000 [ 4K ]>.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with value '12' for BD Cell 'axi_crossbar_0'. PARAM_VALUE.M00_A00_ADDR_WIDTH must be <= crossbar global ADDR_WIDTH (4)
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_crossbar_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 57
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/s_axi_aresetn
/axi_crossbar_0/aresetn

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
delete_bd_objs [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_intf_nets uart_axi_master_0_s_axi] [get_bd_intf_nets axi_crossbar_0_M00_AXI] [get_bd_intf_nets axi_crossbar_0_M01_AXI] [get_bd_cells axi_crossbar_0]
connect_bd_intf_net [get_bd_intf_pins uart_axi_master_0/s_axi] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_uartlite_0/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_intc_0/s_axi]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/M01_ACLK]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/ACLK]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins axi_intc_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/M01_ARESETN]
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with value '12' for BD Cell 'axi_interconnect_0/xbar'. PARAM_VALUE.M00_A00_ADDR_WIDTH must be <= crossbar global ADDR_WIDTH (4)
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_interconnect_0/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 57
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_uartlite_0/s_axi_aresetn
/axi_intc_0/s_axi_aresetn
/axi_interconnect_0/ARESETN
/axi_interconnect_0/S00_ARESETN
/axi_interconnect_0/M00_ARESETN
/axi_interconnect_0/M01_ARESETN

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
WARNING: [BD 41-597] NET <M00_ARESETN_1> has no source
WARNING: [BD 41-597] NET <M01_ARESETN_1> has no source
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout -routing
validate_bd_design -force
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with value '12' for BD Cell 'axi_interconnect_0/xbar'. PARAM_VALUE.M00_A00_ADDR_WIDTH must be <= crossbar global ADDR_WIDTH (4)
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_interconnect_0/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 57
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_uartlite_0/s_axi_aresetn
/axi_intc_0/s_axi_aresetn
/axi_interconnect_0/ARESETN
/axi_interconnect_0/S00_ARESETN
/axi_interconnect_0/M00_ARESETN
/axi_interconnect_0/M01_ARESETN

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets uart_axi_master_0_s_axi] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_nets M00_ARESETN_1] [get_bd_nets M01_ARESETN_1] [get_bd_cells axi_interconnect_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk (100 MHz)} Clk_slave {/clk (100 MHz)} Clk_xbar {/clk (100 MHz)} Master {/uart_axi_master_0/s_axi} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
WARNING: [BD 41-1753] The name 'uart_axi_master_0_axi_periph' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk (100 MHz)} Clk_slave {/clk (100 MHz)} Clk_xbar {/clk (100 MHz)} Master {/uart_axi_master_0/s_axi} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
endgroup
regenerate_bd_layout -routing
validate_bd_design
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with value '12' for BD Cell 'uart_axi_master_0_axi_periph/xbar'. PARAM_VALUE.M00_A00_ADDR_WIDTH must be <= crossbar global ADDR_WIDTH (4)
INFO: [IP_Flow 19-3438] Customization errors found on 'uart_axi_master_0_axi_periph/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 57
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [xilinx.com:ip:proc_sys_reset:5.0-1] /rst_clk_100M Input reset pins ext_reset_in and aux_reset_in are unconnected. Core will generate resets only on POWER ON.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/rst_clk_100M/ext_reset_in

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_intf_nets uart_axi_master_0_s_axi] [get_bd_intf_nets uart_axi_master_0_axi_periph_M00_AXI] [get_bd_intf_nets uart_axi_master_0_axi_periph_M01_AXI] [get_bd_cells uart_axi_master_0_axi_periph]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0
endgroup
connect_bd_intf_net [get_bd_intf_pins uart_axi_master_0/s_axi] [get_bd_intf_pins axi_uart16550_0/S_AXI]
delete_bd_objs [get_bd_intf_nets uart_axi_master_0_s_axi] [get_bd_cells axi_uart16550_0]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt] [get_bd_nets axi_intc_0_irq] [get_bd_cells axi_intc_0]
set_property location {3 840 418} [get_bd_cells axi_uartlite_0]
connect_bd_intf_net [get_bd_intf_pins uart_axi_master_0/s_axi] [get_bd_intf_pins axi_uartlite_0/S_AXI]
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
WARNING: [xilinx.com:ip:proc_sys_reset:5.0-1] /rst_clk_100M Input reset pins ext_reset_in and aux_reset_in are unconnected. Core will generate resets only on POWER ON.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/uart_axi_master_0/INTERRUPT
/rst_clk_100M/ext_reset_in

save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_bd_design [get_bd_designs design_1]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property is_global_include false [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/uart_axi_master.v]
add_files -norecurse {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_toplevel.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_transmit.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_egress.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_ingress.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_receive.v}
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_channel.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_jtag_config_discovery_fsm.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_cypressfx3_toplevel.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_egress.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_jtag_fifo.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/debtor.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_jtag_tap.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_measure_sevensegment.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_toplevel.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_jtag_output_fsm.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_jtag_input_fsm.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_upscale.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_ingress.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_standard.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_jtag_toplevel.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr_display.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_transmit.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_downscale.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_singleclock_fwft.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/bcdcounter.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_singleclock_noc.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/creditor.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_jtag_tap_defines.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_singleclock_standard.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_fwft.sv C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/sevensegment.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_measure.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/stress_test_lfsr.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/io_stress_test.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control.v C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_receive.v}
WARNING: [filemgmt 56-12] File 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_egress.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_toplevel.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_ingress.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_transmit.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_receive.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
create_bd_design "UART_TEST_2"
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\UART_TEST_2\UART_TEST_2.bd> 
update_compile_order -fileset sources_1
update_module_reference design_1_ssd_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Adding component instance block -- xilinx.com:module_ref:ssd:1.0 - ssd_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_100M
Successfully read diagram <design_1> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ssd_0_0 from ssd_v1_0 1.0 to ssd_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_uart_axi_master_0_0
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'OFF' is inferred to be bitString format.
INFO: [IP_Flow 19-4821] For module 'uart_axi_master', parameter 'ON' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'INTERRUPT' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'INTERRUPT': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_axi_master_0_0 from uart_axi_master_v1_0 1.0 to uart_axi_master_v1_0 1.0
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_bd_design [get_bd_designs design_1]
ipx::unload_core c:/Users/horse/Documents/Xilinx_Projects/ip_repo/component.xml
create_bd_port -dir I -type data UART_TXD_IN
create_bd_port -dir O -type data UART_RXD_OUT
create_bd_port -dir I -type data UART_CTS
create_bd_port -dir O -type data UART_RTS
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\bd\UART_TEST_2\UART_TEST_2.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/UART_TEST_2/ui/bd_b351cf36.ui> 
create_bd_cell -type module -reference glip_uart_toplevel glip_uart_toplevel_0
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-5326] 'FREQ_CLK_IO' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "glip_uart_toplevel" of HDL file "c:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_toplevel.v" is not empty.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_toplevel.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_toplevel.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'glip_uart_toplevel'.
ERROR: [BD 41-1699] Unable to add reference type cell for reference-module 'glip_uart_toplevel'
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference glip_uart_toplevel -name glip_uart_toplevel_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
close [ open C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/test2_toplevel.v w ]
add_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/test2_toplevel.v
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs UART_TEST_2]
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/UART_TEST_2/ui/bd_b351cf36.ui> 
set_property top test2_toplevel [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top test2_toplevel [current_fileset]
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Jan 30 22:27:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jan 30 22:28:06 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 22:29:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 22:29:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 22:32:10 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 22:32:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
add_files -norecurse C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr.v
update_compile_order -fileset sources_1
set_property top nexys4ddr [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 22:35:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 22:35:33 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/vivado.tcl
set_property used_in_synthesis false [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
set_property used_in_implementation false [get_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 22:37:38 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 22:37:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/nexys4ddr.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 22:42:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 22:42:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
remove_files  -fileset constrs_1 C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/vivado.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 22:42:55 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 22:42:55 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/UART_TEST_2/UART_TEST_2.bd] -no_script -reset -force -quiet
remove_files  C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/UART_TEST_2/UART_TEST_2.bd
file delete -force C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/UART_TEST_2
open_bd_design {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_100M
Adding component instance block -- xilinx.com:module_ref:ssd:1.0 - ssd_0
Adding component instance block -- xilinx.com:module_ref:uart_axi_master:1.0 - uart_axi_master_0
Successfully read diagram <design_1> from block design file <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/design_1.bd>
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 23:06:56 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 23:06:56 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 30 23:53:10 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sat Jan 30 23:53:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4441.898 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E471A
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jan 31 00:07:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sun Jan 31 00:07:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jan 31 00:08:45 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sun Jan 31 00:08:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jan 31 00:18:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sun Jan 31 00:18:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jan 31 00:19:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/runme.log
[Sun Jan 31 00:19:15 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/impl_1/nexys4ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
create_project mblaze_aes C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 4449.207 ; gain = 0.000
create_bd_design "mblaze_aes"
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\mblaze_aes\mblaze_aes.srcs\sources_1\bd\mblaze_aes\mblaze_aes.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
INFO: [Common 17-365] Interrupt caught but 'apply_bd_automation' cannot be canceled. Please wait for command to finish.
create_bd_cell: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4477.402 ; gain = 0.000
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 4477.402 ; gain = 0.000
INFO: [Common 17-681] Processing pending cancel.
startgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_intf_nets microblaze_0_debug] [get_bd_intf_nets microblaze_0_dlmb_1]
delete_bd_objs [get_bd_nets microblaze_0_Clk] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_nets clk_wiz_1_locked] [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_nets mdm_1_debug_sys_rst]
delete_bd_objs [get_bd_cells microblaze_0_local_memory]
delete_bd_objs [get_bd_cells clk_wiz_1] [get_bd_cells mdm_1] [get_bd_cells microblaze_0] [get_bd_cells rst_clk_wiz_1_100M]
endgroup
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\mblaze_aes\mblaze_aes.srcs\sources_1\bd\mblaze_aes\mblaze_aes.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/ui/bd_68fe5965.ui> 
file mkdir C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/constrs_1
file mkdir C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/constrs_1/new
close [ open C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/constrs_1/new/artix7.xdc w ]
add_files -fileset constrs_1 C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/constrs_1/new/artix7.xdc
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {64KB} clk {New Clocking Wizard} cores {1} debug_module {Debug & UART} ecc {None} local_mem {64KB} preset {None}}  [get_bd_cells microblaze_0]
create_bd_cell: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4492.680 ; gain = 11.422
create_bd_cell: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4497.727 ; gain = 5.047
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 4497.727 ; gain = 20.324
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_1]
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.PRIM_IN_FREQ {50.000} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {162.035} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_bd_cells clk_wiz_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port} Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_1/resetn]
INFO: [BoardRule 102-10] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
INFO: [BoardRule 102-15] connect_bd_net /reset_rtl_0 /clk_wiz_1/resetn
INFO: [BoardRule 102-19] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_DC} Slave {/mdm_1/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_DC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_IC} Slave {/mdm_1/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_IC]
Slave segment '/mdm_1/S_AXI/Reg' is being assigned into address space '/microblaze_0/Instruction' at <0x4140_0000 [ 4K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\mblaze_aes\mblaze_aes.srcs\sources_1\bd\mblaze_aes\mblaze_aes.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/ui/bd_68fe5965.ui> 
set_property name reset_n [get_bd_ports reset_rtl_0]
set_property name clk_50 [get_bd_ports clk_100MHz]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\mblaze_aes\mblaze_aes.srcs\sources_1\bd\mblaze_aes\mblaze_aes.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/ui/bd_68fe5965.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4060_0000 [ 64K ]>.
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Instruction' at <0x4060_0000 [ 64K ]>.
apply_bd_automation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4572.645 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart_rtl_0
INFO: [BoardRule 102-9] connect_bd_intf_net /uart_rtl_0 /axi_uartlite_0/UART
endgroup
set_property name uart_rtl [get_bd_intf_ports uart_rtl_0]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\mblaze_aes\mblaze_aes.srcs\sources_1\bd\mblaze_aes\mblaze_aes.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/ui/bd_68fe5965.ui> 
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No D-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No I-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /clk_wiz_1/clk_in1(50000000) and /clk_50(100000000)
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 4579.770 ; gain = 7.125
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\mblaze_aes\mblaze_aes.srcs\sources_1\bd\mblaze_aes\mblaze_aes.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/ui/bd_68fe5965.ui> 
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports clk_50]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\mblaze_aes\mblaze_aes.srcs\sources_1\bd\mblaze_aes\mblaze_aes.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/ui/bd_68fe5965.ui> 
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No D-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No I-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 4587.184 ; gain = 7.414
startgroup
set_property -dict [list CONFIG.C_DATA_SIZE {64} CONFIG.C_AREA_OPTIMIZED {2} CONFIG.G_TEMPLATE_LIST {2} CONFIG.C_USE_MSR_INSTR {1} CONFIG.C_USE_PCMP_INSTR {1} CONFIG.C_USE_BARREL {1} CONFIG.C_USE_DIV {1} CONFIG.C_USE_HW_MUL {2} CONFIG.C_USE_FPU {2} CONFIG.C_ADDR_TAG_BITS {15} CONFIG.C_CACHE_BYTE_SIZE {32768} CONFIG.C_ICACHE_LINE_LEN {8} CONFIG.C_ICACHE_VICTIMS {8} CONFIG.C_ICACHE_STREAMS {1} CONFIG.C_DCACHE_ADDR_TAG {15} CONFIG.C_DCACHE_BYTE_SIZE {32768} CONFIG.C_DCACHE_LINE_LEN {8} CONFIG.C_DCACHE_USE_WRITEBACK {1} CONFIG.C_DCACHE_VICTIMS {8} CONFIG.C_MMU_ZONES {2} CONFIG.C_USE_BRANCH_TARGET_CACHE {1}] [get_bd_cells microblaze_0]
endgroup
validate_bd_design
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No D-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No I-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 4680.266 ; gain = 0.000
startgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DC] [get_bd_intf_nets microblaze_0_M_AXI_IC] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_intf_nets microblaze_0_axi_dp] [get_bd_intf_nets microblaze_0_debug] [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_mdm_axi] [get_bd_intf_nets axi_uartlite_0_UART]
delete_bd_objs [get_bd_nets microblaze_0_Clk] [get_bd_nets clk_100MHz_1] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_nets clk_wiz_1_locked] [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_nets mdm_1_debug_sys_rst] [get_bd_nets reset_rtl_0_1]
delete_bd_objs [get_bd_cells microblaze_0_axi_periph] [get_bd_cells microblaze_0_local_memory]
delete_bd_objs [get_bd_ports reset_n] [get_bd_ports clk_50]
delete_bd_objs [get_bd_intf_ports uart_rtl]
delete_bd_objs [get_bd_cells clk_wiz_1] [get_bd_cells mdm_1] [get_bd_cells microblaze_0] [get_bd_cells axi_uartlite_0] [get_bd_cells rst_clk_wiz_1_100M]
endgroup
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\mblaze_aes\mblaze_aes.srcs\sources_1\bd\mblaze_aes\mblaze_aes.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/ui/bd_68fe5965.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {16KB} clk {New Clocking Wizard} cores {1} debug_module {Debug & UART} ecc {None} local_mem {16KB} preset {None}}  [get_bd_cells microblaze_0]
create_bd_cell: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4680.266 ; gain = 0.000
create_bd_cell: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4680.266 ; gain = 0.000
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 4680.266 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_1]
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.PRIM_IN_FREQ {50.000} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {162.035} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_bd_cells clk_wiz_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port} Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_1/resetn]
INFO: [BoardRule 102-10] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
INFO: [BoardRule 102-15] connect_bd_net /reset_rtl_0 /clk_wiz_1/resetn
INFO: [BoardRule 102-19] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_DC} Slave {/mdm_1/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_DC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_IC} Slave {/mdm_1/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_IC]
Slave segment '/mdm_1/S_AXI/Reg' is being assigned into address space '/microblaze_0/Instruction' at <0x4140_0000 [ 4K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\mblaze_aes\mblaze_aes.srcs\sources_1\bd\mblaze_aes\mblaze_aes.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/ui/bd_68fe5965.ui> 
set_property name reset_n [get_bd_ports reset_rtl_0]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\mblaze_aes\mblaze_aes.srcs\sources_1\bd\mblaze_aes\mblaze_aes.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/ui/bd_68fe5965.ui> 
set_property name clk_50 [get_bd_ports clk_100MHz]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4060_0000 [ 64K ]>.
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Instruction' at <0x4060_0000 [ 64K ]>.
apply_bd_automation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4721.402 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart_rtl_0
INFO: [BoardRule 102-9] connect_bd_intf_net /uart_rtl_0 /axi_uartlite_0/UART
endgroup
set_property name uart_rtl [get_bd_intf_ports uart_rtl_0]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\mblaze_aes\mblaze_aes.srcs\sources_1\bd\mblaze_aes\mblaze_aes.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/ui/bd_68fe5965.ui> 
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No D-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No I-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /clk_wiz_1/clk_in1(50000000) and /clk_50(100000000)
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 4728.012 ; gain = 6.609
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\mblaze_aes\mblaze_aes.srcs\sources_1\bd\mblaze_aes\mblaze_aes.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/ui/bd_68fe5965.ui> 
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports clk_50]
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\mblaze_aes\mblaze_aes.srcs\sources_1\bd\mblaze_aes\mblaze_aes.bd> 
Wrote  : <C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/ui/bd_68fe5965.ui> 
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No D-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No I-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 4731.691 ; gain = 3.680
save_bd_design
Wrote  : <C:\Users\horse\Documents\Xilinx_Projects\mblaze_aes\mblaze_aes.srcs\sources_1\bd\mblaze_aes\mblaze_aes.bd> 
close_bd_design [get_bd_designs mblaze_aes]
make_wrapper -files [get_files C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/mblaze_aes.bd] -top
INFO: [BD 41-1662] The design 'mblaze_aes.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/synth/mblaze_aes.v
VHDL Output written to : c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/sim/mblaze_aes.v
VHDL Output written to : c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/hdl/mblaze_aes_wrapper.v
add_files -norecurse c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/hdl/mblaze_aes_wrapper.v
set_property target_language VHDL [current_project]
current_project project_6_2
current_project mblaze_aes
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\new\test2_toplevel.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\new\verilog\glip_uart_toplevel.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\new\verilog\nexys4ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\new\verilog\glip_uart_receive.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\new\test2_toplevel.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\new\verilog\glip_uart_toplevel.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\new\verilog\nexys4ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\new\verilog\glip_uart_receive.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\new\test2_toplevel.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\new\verilog\glip_uart_toplevel.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\new\verilog\nexys4ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\horse\Documents\Xilinx_Projects\project_6_2\project_6_2.srcs\sources_1\new\verilog\glip_uart_receive.v:]
ERROR: [Common 17-180] Spawn failed: No error
export_ip_user_files -of_objects  [get_files c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/hdl/mblaze_aes_wrapper.v] -no_script -reset -force -quiet
remove_files  c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/hdl/mblaze_aes_wrapper.v
file delete -force c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/hdl/mblaze_aes_wrapper.v
make_wrapper -files [get_files C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.srcs/sources_1/bd/mblaze_aes/mblaze_aes.bd] -top
INFO: [BD 41-1662] The design 'mblaze_aes.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/synth/mblaze_aes.vhd
VHDL Output written to : c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/sim/mblaze_aes.vhd
VHDL Output written to : c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/hdl/mblaze_aes_wrapper.vhd
add_files -norecurse c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/hdl/mblaze_aes_wrapper.vhd
launch_runs synth_1 -jobs 8
INFO: [BD 41-1662] The design 'mblaze_aes.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/synth/mblaze_aes.vhd
VHDL Output written to : c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/sim/mblaze_aes.vhd
VHDL Output written to : c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/hdl/mblaze_aes_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/ip/mblaze_aes_axi_uartlite_0_1/mblaze_aes_axi_uartlite_0_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/ip/mblaze_aes_auto_pc_2/mblaze_aes_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/ip/mblaze_aes_auto_pc_3/mblaze_aes_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/hw_handoff/mblaze_aes.hwh
Generated Block Design Tcl file c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/hw_handoff/mblaze_aes_bd.tcl
Generated Hardware Definition File c:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.gen/sources_1/bd/mblaze_aes/synth/mblaze_aes.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP mblaze_aes_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP mblaze_aes_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP mblaze_aes_axi_uartlite_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP mblaze_aes_clk_wiz_1_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP mblaze_aes_dlmb_bram_if_cntlr_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP mblaze_aes_dlmb_v10_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP mblaze_aes_ilmb_bram_if_cntlr_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP mblaze_aes_ilmb_v10_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP mblaze_aes_lmb_bram_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP mblaze_aes_mdm_1_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP mblaze_aes_microblaze_0_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP mblaze_aes_rst_clk_wiz_1_100M_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP mblaze_aes_xbar_1
[Sun Jan 31 11:06:35 2021] Launched mblaze_aes_auto_pc_3_synth_1, mblaze_aes_ilmb_bram_if_cntlr_2_synth_1, mblaze_aes_clk_wiz_1_2_synth_1, mblaze_aes_rst_clk_wiz_1_100M_2_synth_1, mblaze_aes_mdm_1_2_synth_1, mblaze_aes_dlmb_v10_2_synth_1, mblaze_aes_ilmb_v10_2_synth_1, mblaze_aes_axi_uartlite_0_1_synth_1, mblaze_aes_xbar_1_synth_1, mblaze_aes_lmb_bram_2_synth_1, mblaze_aes_dlmb_bram_if_cntlr_2_synth_1, mblaze_aes_microblaze_0_2_synth_1, mblaze_aes_auto_pc_2_synth_1...
Run output will be captured here:
mblaze_aes_auto_pc_3_synth_1: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/mblaze_aes_auto_pc_3_synth_1/runme.log
mblaze_aes_ilmb_bram_if_cntlr_2_synth_1: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/mblaze_aes_ilmb_bram_if_cntlr_2_synth_1/runme.log
mblaze_aes_clk_wiz_1_2_synth_1: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/mblaze_aes_clk_wiz_1_2_synth_1/runme.log
mblaze_aes_rst_clk_wiz_1_100M_2_synth_1: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/mblaze_aes_rst_clk_wiz_1_100M_2_synth_1/runme.log
mblaze_aes_mdm_1_2_synth_1: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/mblaze_aes_mdm_1_2_synth_1/runme.log
mblaze_aes_dlmb_v10_2_synth_1: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/mblaze_aes_dlmb_v10_2_synth_1/runme.log
mblaze_aes_ilmb_v10_2_synth_1: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/mblaze_aes_ilmb_v10_2_synth_1/runme.log
mblaze_aes_axi_uartlite_0_1_synth_1: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/mblaze_aes_axi_uartlite_0_1_synth_1/runme.log
mblaze_aes_xbar_1_synth_1: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/mblaze_aes_xbar_1_synth_1/runme.log
mblaze_aes_lmb_bram_2_synth_1: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/mblaze_aes_lmb_bram_2_synth_1/runme.log
mblaze_aes_dlmb_bram_if_cntlr_2_synth_1: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/mblaze_aes_dlmb_bram_if_cntlr_2_synth_1/runme.log
mblaze_aes_microblaze_0_2_synth_1: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/mblaze_aes_microblaze_0_2_synth_1/runme.log
mblaze_aes_auto_pc_2_synth_1: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/mblaze_aes_auto_pc_2_synth_1/runme.log
[Sun Jan 31 11:06:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 4734.051 ; gain = 2.359
launch_runs impl_1 -jobs 8
[Sun Jan 31 11:12:44 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jan 31 11:15:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 4847.000 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E471A
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/impl_1/mblaze_aes_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes.runs/impl_1/mblaze_aes_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
write_hw_platform -fixed -include_bit -force -file C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (F:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 2 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/horse/Documents/Xilinx_Projects/mblaze_aes/mblaze_aes_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
current_project project_6_2
close_project
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 31 11:25:23 2021...
