Analysis & Synthesis report for zhaguo
Wed Mar 15 01:07:41 2023
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod0
 14. Parameter Settings for Inferred Entity Instance: COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod1
 15. Parameter Settings for Inferred Entity Instance: COUNTER:s1|_COUNTER1:a2|lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: COUNTER:s1|_COUNTER1:a2|lpm_divide:Div1
 17. Port Connectivity Checks: "COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0"
 18. Port Connectivity Checks: "COUNTER:s1|_COUNTER1:a2|dianzhen1:c1"
 19. Port Connectivity Checks: "COUNTER:s1|_COUNTER1:a2|division:division0"
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Mar 15 01:07:41 2023    ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name               ; zhaguo                                   ;
; Top-level Entity Name       ; zhaguo                                   ;
; Family                      ; MAX II                                   ;
; Total logic elements        ; 682                                      ;
; Total pins                  ; 57                                       ;
; Total virtual pins          ; 0                                        ;
; UFM blocks                  ; 0 / 1 ( 0 % )                            ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM1270T144C5      ;                    ;
; Top-level entity name                                                      ; zhaguo             ; zhaguo             ;
; Family name                                                                ; MAX II             ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+
; zhaguo.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/新建文件夹 (2)/zhaguo.v                              ;
; COUNTER.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/新建文件夹 (2)/COUNTER.v                             ;
; debounce.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/新建文件夹 (2)/debounce.v                            ;
; dianzhen1.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/新建文件夹 (2)/dianzhen1.v                           ;
; division.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/新建文件夹 (2)/division.v                            ;
; _COUNTER1.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/新建文件夹 (2)/_COUNTER1.v                           ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/11111/altera91.zip (1)/altera/9.1/quartus/libraries/megafunctions/lpm_divide.tdf ;
; db/lpm_divide_unl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/新建文件夹 (2)/db/lpm_divide_unl.tdf                 ;
; db/sign_div_unsign_ckh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/新建文件夹 (2)/db/sign_div_unsign_ckh.tdf            ;
; db/alt_u_div_jie.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/新建文件夹 (2)/db/alt_u_div_jie.tdf                  ;
; db/add_sub_e7c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/新建文件夹 (2)/db/add_sub_e7c.tdf                    ;
; db/add_sub_f7c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/新建文件夹 (2)/db/add_sub_f7c.tdf                    ;
; db/add_sub_g7c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/新建文件夹 (2)/db/add_sub_g7c.tdf                    ;
; db/add_sub_h7c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/新建文件夹 (2)/db/add_sub_h7c.tdf                    ;
; db/add_sub_i7c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/新建文件夹 (2)/db/add_sub_i7c.tdf                    ;
; db/lpm_divide_rvl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/新建文件夹 (2)/db/lpm_divide_rvl.tdf                 ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 682   ;
;     -- Combinational with no register       ; 441   ;
;     -- Register only                        ; 41    ;
;     -- Combinational with a register        ; 200   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 145   ;
;     -- 3 input functions                    ; 116   ;
;     -- 2 input functions                    ; 290   ;
;     -- 1 input functions                    ; 89    ;
;     -- 0 input functions                    ; 1     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 430   ;
;     -- arithmetic mode                      ; 252   ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 110   ;
;     -- asynchronous clear/load mode         ; 99    ;
;                                             ;       ;
; Total registers                             ; 241   ;
; Total logic cells in carry chains           ; 305   ;
; I/O pins                                    ; 57    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 185   ;
; Total fan-out                               ; 2216  ;
; Average fan-out                             ; 3.00  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                   ; Library Name ;
+----------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |zhaguo                                      ; 682 (2)     ; 241          ; 0          ; 57   ; 0            ; 441 (1)      ; 41 (1)            ; 200 (0)          ; 305 (0)         ; 0 (0)      ; |zhaguo                                                                                                                                               ; work         ;
;    |COUNTER:s1|                              ; 556 (0)     ; 148          ; 0          ; 0    ; 0            ; 408 (0)      ; 40 (0)            ; 108 (0)          ; 221 (0)         ; 0 (0)      ; |zhaguo|COUNTER:s1                                                                                                                                    ; work         ;
;       |_COUNTER1:a2|                         ; 556 (195)   ; 148          ; 0          ; 0    ; 0            ; 408 (101)    ; 40 (10)           ; 108 (84)         ; 221 (44)        ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2                                                                                                                       ; work         ;
;          |dianzhen1:c1|                      ; 96 (31)     ; 53           ; 0          ; 0    ; 0            ; 43 (11)      ; 30 (4)            ; 23 (16)          ; 36 (4)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|dianzhen1:c1                                                                                                          ; work         ;
;             |division:division0|             ; 65 (65)     ; 33           ; 0          ; 0    ; 0            ; 32 (32)      ; 26 (26)           ; 7 (7)            ; 32 (32)         ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0                                                                                       ; work         ;
;          |division:division0|                ; 12 (12)     ; 1            ; 0          ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|division:division0                                                                                                    ; work         ;
;          |lpm_divide:Div0|                   ; 53 (0)      ; 0            ; 0          ; 0    ; 0            ; 53 (0)       ; 0 (0)             ; 0 (0)            ; 27 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div0                                                                                                       ; work         ;
;             |lpm_divide_rvl:auto_generated|  ; 53 (0)      ; 0            ; 0          ; 0    ; 0            ; 53 (0)       ; 0 (0)             ; 0 (0)            ; 27 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div0|lpm_divide_rvl:auto_generated                                                                         ; work         ;
;                |sign_div_unsign_ckh:divider| ; 53 (0)      ; 0            ; 0          ; 0    ; 0            ; 53 (0)       ; 0 (0)             ; 0 (0)            ; 27 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div0|lpm_divide_rvl:auto_generated|sign_div_unsign_ckh:divider                                             ; work         ;
;                   |alt_u_div_jie:divider|    ; 53 (26)     ; 0            ; 0          ; 0    ; 0            ; 53 (26)      ; 0 (0)             ; 0 (0)            ; 27 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div0|lpm_divide_rvl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider                       ; work         ;
;                      |add_sub_i7c:add_sub_4| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div0|lpm_divide_rvl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_4 ; work         ;
;                      |add_sub_i7c:add_sub_5| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div0|lpm_divide_rvl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_5 ; work         ;
;                      |add_sub_i7c:add_sub_6| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div0|lpm_divide_rvl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_6 ; work         ;
;                      |add_sub_i7c:add_sub_7| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div0|lpm_divide_rvl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_7 ; work         ;
;          |lpm_divide:Div1|                   ; 71 (0)      ; 0            ; 0          ; 0    ; 0            ; 71 (0)       ; 0 (0)             ; 0 (0)            ; 39 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div1                                                                                                       ; work         ;
;             |lpm_divide_rvl:auto_generated|  ; 71 (0)      ; 0            ; 0          ; 0    ; 0            ; 71 (0)       ; 0 (0)             ; 0 (0)            ; 39 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div1|lpm_divide_rvl:auto_generated                                                                         ; work         ;
;                |sign_div_unsign_ckh:divider| ; 71 (0)      ; 0            ; 0          ; 0    ; 0            ; 71 (0)       ; 0 (0)             ; 0 (0)            ; 39 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div1|lpm_divide_rvl:auto_generated|sign_div_unsign_ckh:divider                                             ; work         ;
;                   |alt_u_div_jie:divider|    ; 71 (32)     ; 0            ; 0          ; 0    ; 0            ; 71 (32)      ; 0 (0)             ; 0 (0)            ; 39 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div1|lpm_divide_rvl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider                       ; work         ;
;                      |add_sub_h7c:add_sub_3| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div1|lpm_divide_rvl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_h7c:add_sub_3 ; work         ;
;                      |add_sub_i7c:add_sub_4| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div1|lpm_divide_rvl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_4 ; work         ;
;                      |add_sub_i7c:add_sub_5| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div1|lpm_divide_rvl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_5 ; work         ;
;                      |add_sub_i7c:add_sub_6| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div1|lpm_divide_rvl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_6 ; work         ;
;                      |add_sub_i7c:add_sub_7| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div1|lpm_divide_rvl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_7 ; work         ;
;                      |add_sub_i7c:add_sub_8| ; 5 (5)       ; 0            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Div1|lpm_divide_rvl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_8 ; work         ;
;          |lpm_divide:Mod0|                   ; 58 (0)      ; 0            ; 0          ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod0                                                                                                       ; work         ;
;             |lpm_divide_unl:auto_generated|  ; 58 (0)      ; 0            ; 0          ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod0|lpm_divide_unl:auto_generated                                                                         ; work         ;
;                |sign_div_unsign_ckh:divider| ; 58 (0)      ; 0            ; 0          ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod0|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider                                             ; work         ;
;                   |alt_u_div_jie:divider|    ; 58 (24)     ; 0            ; 0          ; 0    ; 0            ; 58 (24)      ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod0|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider                       ; work         ;
;                      |add_sub_i7c:add_sub_4| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod0|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_4 ; work         ;
;                      |add_sub_i7c:add_sub_5| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod0|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_5 ; work         ;
;                      |add_sub_i7c:add_sub_6| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod0|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_6 ; work         ;
;                      |add_sub_i7c:add_sub_7| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod0|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_7 ; work         ;
;                      |add_sub_i7c:add_sub_8| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod0|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_8 ; work         ;
;          |lpm_divide:Mod1|                   ; 71 (0)      ; 0            ; 0          ; 0    ; 0            ; 71 (0)       ; 0 (0)             ; 0 (0)            ; 41 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod1                                                                                                       ; work         ;
;             |lpm_divide_unl:auto_generated|  ; 71 (0)      ; 0            ; 0          ; 0    ; 0            ; 71 (0)       ; 0 (0)             ; 0 (0)            ; 41 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod1|lpm_divide_unl:auto_generated                                                                         ; work         ;
;                |sign_div_unsign_ckh:divider| ; 71 (0)      ; 0            ; 0          ; 0    ; 0            ; 71 (0)       ; 0 (0)             ; 0 (0)            ; 41 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider                                             ; work         ;
;                   |alt_u_div_jie:divider|    ; 71 (30)     ; 0            ; 0          ; 0    ; 0            ; 71 (30)      ; 0 (0)             ; 0 (0)            ; 41 (0)          ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider                       ; work         ;
;                      |add_sub_h7c:add_sub_3| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_h7c:add_sub_3 ; work         ;
;                      |add_sub_i7c:add_sub_4| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_4 ; work         ;
;                      |add_sub_i7c:add_sub_5| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_5 ; work         ;
;                      |add_sub_i7c:add_sub_6| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_6 ; work         ;
;                      |add_sub_i7c:add_sub_7| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_7 ; work         ;
;                      |add_sub_i7c:add_sub_8| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |zhaguo|COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod1|lpm_divide_unl:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_jie:divider|add_sub_i7c:add_sub_8 ; work         ;
;    |debounce:a1|                             ; 31 (31)     ; 23           ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 23 (23)          ; 21 (21)         ; 0 (0)      ; |zhaguo|debounce:a1                                                                                                                                   ; work         ;
;    |debounce:a2|                             ; 31 (31)     ; 23           ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 23 (23)          ; 21 (21)         ; 0 (0)      ; |zhaguo|debounce:a2                                                                                                                                   ; work         ;
;    |debounce:a3|                             ; 31 (31)     ; 23           ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 23 (23)          ; 21 (21)         ; 0 (0)      ; |zhaguo|debounce:a3                                                                                                                                   ; work         ;
;    |debounce:a4|                             ; 31 (31)     ; 23           ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 23 (23)          ; 21 (21)         ; 0 (0)      ; |zhaguo|debounce:a4                                                                                                                                   ; work         ;
+----------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                 ;
+---------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                       ; Reason for Removal                                                           ;
+---------------------------------------------------------------------+------------------------------------------------------------------------------+
; COUNTER:s1|_COUNTER1:a2|jiange[6..8]                                ; Stuck at GND due to stuck port data_in                                       ;
; COUNTER:s1|_COUNTER1:a2|cat[1..3,5]                                 ; Stuck at VCC due to stuck port data_in                                       ;
; COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|CLK_div_N_2 ; Stuck at GND due to stuck port clock                                         ;
; COUNTER:s1|_COUNTER1:a2|division:division0|CLK_div_N_2              ; Stuck at GND due to stuck port clock                                         ;
; COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|gre[0,7]                       ; Stuck at GND due to stuck port data_in                                       ;
; COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|seg[0,7]                       ; Stuck at GND due to stuck port data_in                                       ;
; COUNTER:s1|_COUNTER1:a2|counter[8]                                  ; Stuck at GND due to stuck port data_in                                       ;
; COUNTER:s1|_COUNTER1:a2|jiange[5]                                   ; Stuck at GND due to stuck port data_in                                       ;
; COUNTER:s1|_COUNTER1:a2|ap[0]                                       ; Merged with COUNTER:s1|_COUNTER1:a2|x                                        ;
; COUNTER:s1|_COUNTER1:a2|seg[7]                                      ; Stuck at GND due to stuck port data_in                                       ;
; COUNTER:s1|_COUNTER1:a2|ap[1]                                       ; Stuck at GND due to stuck port data_in                                       ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[31]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[31] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[30]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[30] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[29]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[29] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[28]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[28] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[27]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[27] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[26]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[26] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[25]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[25] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[24]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[24] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[23]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[23] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[22]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[22] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[21]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[21] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[20]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[20] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[19]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[19] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[18]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[18] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[17]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[17] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[16]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[16] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[15]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[15] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[14]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[14] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[13]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[13] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[12]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[12] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[11]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[11] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[10]                 ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[10] ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[9]                  ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[9]  ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[8]                  ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[8]  ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[7]                  ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[7]  ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[6]                  ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[6]  ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[5]                  ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[5]  ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[4]                  ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[4]  ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[3]                  ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[3]  ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[2]                  ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[2]  ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[1]                  ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[1]  ;
; COUNTER:s1|_COUNTER1:a2|division:division0|cnt1[0]                  ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0|cnt1[0]  ;
; COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|gre[4]                         ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|gre[3]                      ;
; COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|seg[3..4]                      ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|gre[3]                      ;
; COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|seg[2,5]                       ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|gre[5]                      ;
; COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|seg[1,6]                       ; Merged with COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|gre[6]                      ;
; Total Number of Removed Registers = 57                              ;                                                                              ;
+---------------------------------------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                         ;
+--------------------------------------------------------+-------------------------+------------------------------------------------------------------+
; Register name                                          ; Reason for Removal      ; Registers Removed due to This Register                           ;
+--------------------------------------------------------+-------------------------+------------------------------------------------------------------+
; COUNTER:s1|_COUNTER1:a2|division:division0|CLK_div_N_2 ; Stuck at GND            ; COUNTER:s1|_COUNTER1:a2|jiange[5], COUNTER:s1|_COUNTER1:a2|ap[1] ;
;                                                        ; due to stuck port clock ;                                                                  ;
+--------------------------------------------------------+-------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 241   ;
; Number of registers using Synchronous Clear  ; 100   ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 99    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 63    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; COUNTER:s1|_COUNTER1:a2|cat[4]         ; 4       ;
; COUNTER:s1|_COUNTER1:a2|cat[6]         ; 4       ;
; COUNTER:s1|_COUNTER1:a2|cat[7]         ; 4       ;
; COUNTER:s1|_COUNTER1:a2|counters[1]    ; 1       ;
; COUNTER:s1|_COUNTER1:a2|sw[0]          ; 9       ;
; COUNTER:s1|_COUNTER1:a2|counters[3]    ; 1       ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |zhaguo|COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|gre[2]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |zhaguo|COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|counter[2] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |zhaguo|COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|ap[2]      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |zhaguo|COUNTER:s1|_COUNTER1:a2|jgs[0]                  ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |zhaguo|debounce:a2|cnt[10]                             ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |zhaguo|debounce:a1|cnt[1]                              ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |zhaguo|debounce:a3|cnt[20]                             ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |zhaguo|debounce:a4|cnt[3]                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |zhaguo|COUNTER:s1|_COUNTER1:a2|segs[5]                 ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |zhaguo|COUNTER:s1|_COUNTER1:a2|counters[0]             ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |zhaguo|COUNTER:s1|_COUNTER1:a2|seg[6]                  ;
; 16:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |zhaguo|COUNTER:s1|_COUNTER1:a2|cat[7]                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |zhaguo|COUNTER:s1|_COUNTER1:a2|counters[3]             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_unl ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_unl ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:s1|_COUNTER1:a2|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_rvl ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:s1|_COUNTER1:a2|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_rvl ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "COUNTER:s1|_COUNTER1:a2|dianzhen1:c1|division:division0"                                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK_div_N ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "COUNTER:s1|_COUNTER1:a2|dianzhen1:c1"                                                                                                                                                 ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_down ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "COUNTER:s1|_COUNTER1:a2|division:division0"                                                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK_div_N ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Mar 15 01:07:39 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zhaguo -c zhaguo
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Info: Found 1 design units, including 1 entities, in source file zhaguo.v
    Info: Found entity 1: zhaguo
Info: Found 1 design units, including 1 entities, in source file counter.v
    Info: Found entity 1: COUNTER
Info: Found 1 design units, including 1 entities, in source file debounce.v
    Info: Found entity 1: debounce
Info: Found 1 design units, including 1 entities, in source file dianzhen1.v
    Info: Found entity 1: dianzhen1
Info: Found 1 design units, including 1 entities, in source file division.v
    Info: Found entity 1: division
Info: Found 1 design units, including 1 entities, in source file _counter1.v
    Info: Found entity 1: _COUNTER1
Info: Elaborating entity "zhaguo" for the top level hierarchy
Info: Elaborating entity "debounce" for hierarchy "debounce:a1"
Info: Elaborating entity "COUNTER" for hierarchy "COUNTER:s1"
Info: Elaborating entity "_COUNTER1" for hierarchy "COUNTER:s1|_COUNTER1:a2"
Warning (10646): Verilog HDL Event Control warning at _COUNTER1.v(65): posedge or negedge of vector "cp" depends solely on its least-significant bit
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(90): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(102): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(108): truncated value with size 32 to match size of target (9)
Warning (10646): Verilog HDL Event Control warning at _COUNTER1.v(124): posedge or negedge of vector "cp" depends solely on its least-significant bit
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(135): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(142): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(154): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(163): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(168): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(179): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(180): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(181): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(182): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(254): truncated value with size 32 to match size of target (4)
Warning (10646): Verilog HDL Event Control warning at _COUNTER1.v(265): posedge or negedge of vector "cp" depends solely on its least-significant bit
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(267): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(269): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at _COUNTER1.v(269): truncated value with size 32 to match size of target (9)
Info: Elaborating entity "division" for hierarchy "COUNTER:s1|_COUNTER1:a2|division:division0"
Warning (10230): Verilog HDL assignment warning at division.v(38): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "dianzhen1" for hierarchy "COUNTER:s1|_COUNTER1:a2|dianzhen1:c1"
Warning (10646): Verilog HDL Event Control warning at dianzhen1.v(40): posedge or negedge of vector "cp" depends solely on its least-significant bit
Warning (10230): Verilog HDL assignment warning at dianzhen1.v(124): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at dianzhen1.v(170): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at dianzhen1.v(216): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at dianzhen1.v(262): truncated value with size 32 to match size of target (3)
Info: Inferred 4 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:s1|_COUNTER1:a2|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:s1|_COUNTER1:a2|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:s1|_COUNTER1:a2|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:s1|_COUNTER1:a2|Div1"
Info: Elaborated megafunction instantiation "COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod0"
Info: Instantiated megafunction "COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "9"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_unl.tdf
    Info: Found entity 1: lpm_divide_unl
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info: Found entity 1: sign_div_unsign_ckh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_jie.tdf
    Info: Found entity 1: alt_u_div_jie
Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf
    Info: Found entity 1: add_sub_e7c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf
    Info: Found entity 1: add_sub_f7c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf
    Info: Found entity 1: add_sub_g7c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf
    Info: Found entity 1: add_sub_h7c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf
    Info: Found entity 1: add_sub_i7c
Info: Elaborated megafunction instantiation "COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod1"
Info: Instantiated megafunction "COUNTER:s1|_COUNTER1:a2|lpm_divide:Mod1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "9"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Elaborated megafunction instantiation "COUNTER:s1|_COUNTER1:a2|lpm_divide:Div0"
Info: Instantiated megafunction "COUNTER:s1|_COUNTER1:a2|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "9"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_rvl.tdf
    Info: Found entity 1: lpm_divide_rvl
Info: Elaborated megafunction instantiation "COUNTER:s1|_COUNTER1:a2|lpm_divide:Div1"
Info: Instantiated megafunction "COUNTER:s1|_COUNTER1:a2|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "9"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "DISP[7]" is stuck at GND
    Warning (13410): Pin "color[0]" is stuck at GND
    Warning (13410): Pin "color[7]" is stuck at GND
    Warning (13410): Pin "cat[1]" is stuck at VCC
    Warning (13410): Pin "cat[2]" is stuck at VCC
    Warning (13410): Pin "cat[3]" is stuck at VCC
    Warning (13410): Pin "cat[5]" is stuck at VCC
    Warning (13410): Pin "green[0]" is stuck at GND
    Warning (13410): Pin "green[7]" is stuck at GND
Info: Implemented 739 device resources after synthesis - the final resource count might be different
    Info: Implemented 7 input pins
    Info: Implemented 50 output pins
    Info: Implemented 682 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 226 megabytes
    Info: Processing ended: Wed Mar 15 01:07:41 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


