# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# Loading project Lab6
# reading C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini
