Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jan 27 05:56:24 2021
| Host         : finn_dev_uma running 64-bit unknown
| Command      : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
| Design       : finn_design_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 29
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 29         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ap_rst_n relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on m_axis_0_tready relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tdata[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on s_axis_0_tvalid relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on m_axis_0_tdata[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on m_axis_0_tdata[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on m_axis_0_tdata[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on m_axis_0_tdata[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on m_axis_0_tdata[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on m_axis_0_tdata[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on m_axis_0_tdata[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on m_axis_0_tdata[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on m_axis_0_tvalid relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on s_axis_0_tready relative to clock(s) ap_clk
Related violations: <none>


