Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Apr 16 17:45:48 2018
| Host         : L3712-06 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 34
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| TIMING-2  | Warning  | Invalid primary clock source pin                   | 1          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                  | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                   | 1          |
| TIMING-18 | Warning  | Missing input or output delay                      | 22         |
| TIMING-24 | Warning  | Overridden Max delay datapath only                 | 4          |
| XDCB-1    | Warning  | Runtime intensive exceptions                       | 1          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects        | 3          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Warning
Invalid primary clock source pin  
A primary clock design_1_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate pin design_1_i/clk_wiz_0/inst/clk_in1. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock design_1_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_fpga_2 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on zed_hdmi_iic_scl_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on zed_hdmi_iic_sda_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_clk relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[0] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[10] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[11] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[12] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[13] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[14] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[15] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[1] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[2] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[3] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[4] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[5] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[6] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[7] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[8] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_data[9] relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_de relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_hsync relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on hdmio_io_vsync relative to clock(s) VIRTUAL_hdmio_clk 
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 22 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and hdmio_clk overrides a set_max_delay -datapath_only (position 29). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 22 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and hdmio_clk overrides a set_max_delay -datapath_only (position 24). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 22 in the Timing Constraints window in Vivado IDE) between clocks hdmio_clk and clk_fpga_0 overrides a set_max_delay -datapath_only (position 28). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 22 in the Timing Constraints window in Vivado IDE) between clocks hdmio_clk and clk_fpga_1 overrides a set_max_delay -datapath_only (position 23). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

XDCB-1#1 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-to = expands to 1808 design objects. 
set_max_delay -datapath_only -from [get_clocks -of [get_ports -scoped_to_current_instance s_axi_aclk]] -to [all_registers -clock [get_clocks -of [get_...
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_1/design_1_v_tc_0_1_clocks.xdc (Line: 6)
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ */COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/*rstblk*/*PRE*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '25' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/design_1_v_axi4s_vid_out_0_1_clocks.xdc (Line: 14)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ */COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/*rstblk*/*PRE*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '26' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/design_1_v_axi4s_vid_out_0_1_clocks.xdc (Line: 15)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*MM2S*LB_BUILT_IN*/*rstbt*/*PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '16' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1.xdc (Line: 62)
Related violations: <none>


