Release 9.1.03i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.25 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.25 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : top.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd" in Library work.
Entity <low_dcm> compiled.
Entity <low_dcm> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/heartbeat.vhd" in Library work.
Entity <heartbeat> compiled.
Entity <heartbeat> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/mid_dcm.vhd" in Library work.
Entity <mid_dcm> compiled.
Entity <mid_dcm> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/sram_sm.vhd" in Library work.
Entity <sram_sm> compiled.
Entity <sram_sm> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <low_dcm> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <heartbeat> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <mid_dcm> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <sram_sm> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <Behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_IOBUF0> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <inst_IOBUF0> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_IOBUF0> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_IOBUF0> in unit <top>.
    Set user-defined property "IOSTANDARD =  LVCMOS33" for instance <inst_IOBUF0> in unit <top>.
    Set user-defined property "SLEW =  FAST" for instance <inst_IOBUF0> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_IOBUF1> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <inst_IOBUF1> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_IOBUF1> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_IOBUF1> in unit <top>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <inst_IOBUF1> in unit <top>.
    Set user-defined property "SLEW =  FAST" for instance <inst_IOBUF1> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_IOBUF2> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <inst_IOBUF2> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_IOBUF2> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_IOBUF2> in unit <top>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <inst_IOBUF2> in unit <top>.
    Set user-defined property "SLEW =  FAST" for instance <inst_IOBUF2> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_IOBUF3> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <inst_IOBUF3> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_IOBUF3> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_IOBUF3> in unit <top>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <inst_IOBUF3> in unit <top>.
    Set user-defined property "SLEW =  FAST" for instance <inst_IOBUF3> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_IOBUF4> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <inst_IOBUF4> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_IOBUF4> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_IOBUF4> in unit <top>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <inst_IOBUF4> in unit <top>.
    Set user-defined property "SLEW =  FAST" for instance <inst_IOBUF4> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_IOBUF5> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <inst_IOBUF5> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_IOBUF5> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_IOBUF5> in unit <top>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <inst_IOBUF5> in unit <top>.
    Set user-defined property "SLEW =  FAST" for instance <inst_IOBUF5> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_IOBUF6> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <inst_IOBUF6> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_IOBUF6> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_IOBUF6> in unit <top>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <inst_IOBUF6> in unit <top>.
    Set user-defined property "SLEW =  FAST" for instance <inst_IOBUF6> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_IOBUF7> in unit <top>.
    Set user-defined property "DRIVE =  12" for instance <inst_IOBUF7> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_IOBUF7> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_IOBUF7> in unit <top>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <inst_IOBUF7> in unit <top>.
    Set user-defined property "SLEW =  FAST" for instance <inst_IOBUF7> in unit <top>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <low_dcm> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:2211 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd" line 94: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd" line 98: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd" line 102: Instantiating black box module <BUFG>.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd" line 106: Unconnected output port 'CLK90' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd" line 106: Unconnected output port 'CLK180' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd" line 106: Unconnected output port 'CLK270' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd" line 106: Unconnected output port 'CLK2X' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd" line 106: Unconnected output port 'CLK2X180' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd" line 106: Unconnected output port 'CLKFX' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd" line 106: Unconnected output port 'CLKFX180' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd" line 106: Unconnected output port 'STATUS' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd" line 106: Unconnected output port 'PSDONE' of component 'DCM_SP'.
WARNING:Xst:2211 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd" line 106: Instantiating black box module <DCM_SP>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "CLKDV_DIVIDE =  16.0000000000000000" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "CLKIN_PERIOD =  166.6670000000000000" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <low_dcm>.
Entity <low_dcm> analyzed. Unit <low_dcm> generated.

Analyzing Entity <heartbeat> in library <work> (Architecture <Behavioral>).
Entity <heartbeat> analyzed. Unit <heartbeat> generated.

Analyzing Entity <mid_dcm> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:2211 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/mid_dcm.vhd" line 88: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/mid_dcm.vhd" line 92: Instantiating black box module <BUFG>.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/mid_dcm.vhd" line 96: Unconnected output port 'CLK90' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/mid_dcm.vhd" line 96: Unconnected output port 'CLK180' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/mid_dcm.vhd" line 96: Unconnected output port 'CLK270' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/mid_dcm.vhd" line 96: Unconnected output port 'CLKDV' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/mid_dcm.vhd" line 96: Unconnected output port 'CLK2X' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/mid_dcm.vhd" line 96: Unconnected output port 'CLK2X180' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/mid_dcm.vhd" line 96: Unconnected output port 'CLKFX180' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/mid_dcm.vhd" line 96: Unconnected output port 'STATUS' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/mid_dcm.vhd" line 96: Unconnected output port 'PSDONE' of component 'DCM_SP'.
WARNING:Xst:2211 - "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/mid_dcm.vhd" line 96: Instantiating black box module <DCM_SP>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <mid_dcm>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <mid_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  6" for instance <DCM_SP_INST> in unit <mid_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  25" for instance <DCM_SP_INST> in unit <mid_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <mid_dcm>.
    Set user-defined property "CLKIN_PERIOD =  166.6670000000000000" for instance <DCM_SP_INST> in unit <mid_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <mid_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <mid_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <mid_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <mid_dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <mid_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <mid_dcm>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <mid_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <mid_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <mid_dcm>.
Entity <mid_dcm> analyzed. Unit <mid_dcm> generated.

Analyzing Entity <sram_sm> in library <work> (Architecture <rtl>).
Entity <sram_sm> analyzed. Unit <sram_sm> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <heartbeat>.
    Related source file is "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/heartbeat.vhd".
    Found 18-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <heartbeat> synthesized.


Synthesizing Unit <sram_sm>.
    Related source file is "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/sram_sm.vhd".
    Register <dir_copy> equivalent to <dir> has been removed
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 15                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | sm_clk_in (rising_edge)                        |
    | Reset              | rst_in (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | st1_w0_idle                                    |
    | Power Up State     | st1_w0_idle                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <dir>.
    Found 1-bit register for signal <we_n>.
    Found 1-bit register for signal <oe_n>.
    Found 1-bit register for signal <comp_value>.
    Found 17-bit up counter for signal <count>.
    Found 17-bit up counter for signal <errors_int>.
    Found 8-bit comparator not equal for signal <errors_int$cmp_ne0000> created at line 396.
    Found 1-bit register for signal <increment>.
    Found 1-bit register for signal <reset_count>.
    Found 8-bit register for signal <result>.
    Found 1-bit register for signal <rst_in_d>.
    Found 1-bit register for signal <rst_in_d2>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <start_p>.
    Found 1-bit register for signal <store_value>.
    Found 1-bit register for signal <test_failed_int>.
    Found 8-bit register for signal <value>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sram_sm> synthesized.


Synthesizing Unit <low_dcm>.
    Related source file is "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd".
Unit <low_dcm> synthesized.


Synthesizing Unit <mid_dcm>.
    Related source file is "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/mid_dcm.vhd".
Unit <mid_dcm> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/top.vhd".
WARNING:Xst:646 - Signal <errors> is assigned but never used.
WARNING:Xst:646 - Signal <clock_6m> is assigned but never used.
WARNING:Xst:646 - Signal <no_connect> is assigned but never used.
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 17-bit up counter                                     : 2
 18-bit up counter                                     : 1
# Registers                                            : 14
 1-bit register                                        : 12
 8-bit register                                        : 2
# Comparators                                          : 1
 8-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_sram_sm/state> on signal <state[1:4]> with sequential encoding.
--------------------------
 State        | Encoding
--------------------------
 st1_w0_idle  | 0000
 st2_w1_addr  | 0001
 st3_w2_data  | 0010
 st4_w3_hold  | 0011
 st5_w4_d_en  | 0100
 st6_w5_d_a   | 0101
 st7_r0_idle  | 0110
 st8_r1_addr  | 0111
 st9_r2_oe    | 1000
 st10_r3_hold | 1001
 st11_r4_data | 1010
 st12_r5_comp | 1011
--------------------------
Loading device for application Rf_Device from file '3s250e.nph' in environment C:\Xilinx\9.1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 3
 17-bit up counter                                     : 2
 18-bit up counter                                     : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 1
 8-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <sram_sm> ...
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_sram_sm/errors_int_0> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 150
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 34
#      LUT2                        : 10
#      LUT2_L                      : 1
#      LUT3                        : 8
#      LUT3_L                      : 1
#      LUT4                        : 16
#      LUT4_L                      : 2
#      MUXCY                       : 38
#      VCC                         : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 67
#      FD                          : 3
#      FDC                         : 18
#      FDR                         : 8
#      FDRE                        : 34
#      FDS                         : 4
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 30
#      IBUF                        : 1
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 20
# DCMs                             : 2
#      DCM_SP                      : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                      43  out of   2448     1%  
 Number of Slice Flip Flops:            67  out of   4896     1%  
 Number of 4 input LUTs:                77  out of   4896     1%  
 Number of IOs:                         30
 Number of bonded IOBs:                 30  out of    108    27%  
 Number of GCLKs:                        4  out of     24    16%  
 Number of DCMs:                         2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Inst_low_dcm/CLKDV_BUF             | BUFG                   | 18    |
Inst_mid_dcm/CLKFX_BUF             | BUFG                   | 45    |
clk_in                             | IBUFG                  | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------+-------+
Control Signal                     | Buffer(FF name)             | Load  |
-----------------------------------+-----------------------------+-------+
reset_locked(reset_locked1:O)      | NONE(Inst_heartbeat/count_0)| 18    |
-----------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.972ns (Maximum Frequency: 201.126MHz)
   Minimum input arrival time before clock: 3.587ns
   Maximum output required time after clock: 6.196ns
   Maximum combinational path delay: 3.262ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_low_dcm/CLKDV_BUF'
  Clock period: 4.351ns (frequency: 229.832MHz)
  Total number of paths / destination ports: 171 / 18
-------------------------------------------------------------------------
Delay:               4.351ns (Levels of Logic = 18)
  Source:            Inst_heartbeat/count_1 (FF)
  Destination:       Inst_heartbeat/count_17 (FF)
  Source Clock:      Inst_low_dcm/CLKDV_BUF rising
  Destination Clock: Inst_low_dcm/CLKDV_BUF rising

  Data Path: Inst_heartbeat/count_1 to Inst_heartbeat/count_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.595  Inst_heartbeat/count_1 (Inst_heartbeat/count_1)
     LUT1:I0->O            1   0.704   0.000  Inst_heartbeat/Mcount_count_cy<1>_rt (Inst_heartbeat/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_heartbeat/Mcount_count_cy<1> (Inst_heartbeat/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_heartbeat/Mcount_count_cy<2> (Inst_heartbeat/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_heartbeat/Mcount_count_cy<3> (Inst_heartbeat/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_heartbeat/Mcount_count_cy<4> (Inst_heartbeat/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_heartbeat/Mcount_count_cy<5> (Inst_heartbeat/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_heartbeat/Mcount_count_cy<6> (Inst_heartbeat/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_heartbeat/Mcount_count_cy<7> (Inst_heartbeat/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_heartbeat/Mcount_count_cy<8> (Inst_heartbeat/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_heartbeat/Mcount_count_cy<9> (Inst_heartbeat/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_heartbeat/Mcount_count_cy<10> (Inst_heartbeat/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_heartbeat/Mcount_count_cy<11> (Inst_heartbeat/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_heartbeat/Mcount_count_cy<12> (Inst_heartbeat/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_heartbeat/Mcount_count_cy<13> (Inst_heartbeat/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_heartbeat/Mcount_count_cy<14> (Inst_heartbeat/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_heartbeat/Mcount_count_cy<15> (Inst_heartbeat/Mcount_count_cy<15>)
     MUXCY:CI->O           0   0.059   0.000  Inst_heartbeat/Mcount_count_cy<16> (Inst_heartbeat/Mcount_count_cy<16>)
     XORCY:CI->O           1   0.804   0.000  Inst_heartbeat/Mcount_count_xor<17> (Result<17>)
     FDC:D                     0.308          Inst_heartbeat/count_17
    ----------------------------------------
    Total                      4.351ns (3.756ns logic, 0.595ns route)
                                       (86.3% logic, 13.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_mid_dcm/CLKFX_BUF'
  Clock period: 4.972ns (frequency: 201.126MHz)
  Total number of paths / destination ports: 328 / 88
-------------------------------------------------------------------------
Delay:               4.972ns (Levels of Logic = 3)
  Source:            Inst_sram_sm/value_5 (FF)
  Destination:       Inst_sram_sm/test_failed_int (FF)
  Source Clock:      Inst_mid_dcm/CLKFX_BUF rising
  Destination Clock: Inst_mid_dcm/CLKFX_BUF rising

  Data Path: Inst_sram_sm/value_5 to Inst_sram_sm/test_failed_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.595  Inst_sram_sm/value_5 (Inst_sram_sm/value_5)
     LUT4:I0->O            1   0.704   0.595  Inst_sram_sm/errors_int_and0000113 (Inst_sram_sm/errors_int_and0000_map33)
     LUT2_L:I0->LO         1   0.704   0.104  Inst_sram_sm/errors_int_and0000147 (Inst_sram_sm/errors_int_and0000_map45)
     LUT4:I3->O            1   0.704   0.420  Inst_sram_sm/errors_int_and0000175 (Inst_sram_sm/errors_int_and0000)
     FDRE:CE                   0.555          Inst_sram_sm/test_failed_int
    ----------------------------------------
    Total                      4.972ns (3.258ns logic, 1.714ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 3.046ns (frequency: 328.299MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               3.046ns (Levels of Logic = 1)
  Source:            Inst_sram_sm/rst_in_d2 (FF)
  Destination:       Inst_sram_sm/start_p (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: Inst_sram_sm/rst_in_d2 to Inst_sram_sm/start_p
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  Inst_sram_sm/rst_in_d2 (Inst_sram_sm/rst_in_d2)
     INV:I->O              1   0.704   0.420  Inst_sram_sm/rst_in_d2_inv1_INV_0 (Inst_sram_sm/rst_in_d2_inv)
     FDR:R                     0.911          Inst_sram_sm/start_p
    ----------------------------------------
    Total                      3.046ns (2.206ns logic, 0.840ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_mid_dcm/CLKFX_BUF'
  Total number of paths / destination ports: 96 / 52
-------------------------------------------------------------------------
Offset:              3.587ns (Levels of Logic = 1)
  Source:            Inst_low_dcm/DCM_SP_INST:LOCKED (PAD)
  Destination:       Inst_sram_sm/state_FFd1 (FF)
  Destination Clock: Inst_mid_dcm/CLKFX_BUF rising

  Data Path: Inst_low_dcm/DCM_SP_INST:LOCKED to Inst_sram_sm/state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_SP:LOCKED          3   0.000   0.706  Inst_low_dcm/DCM_SP_INST (low_dcm_locked)
     LUT2:I0->O           45   0.704   1.266  reset_locked1 (reset_locked)
     FDS:S                     0.911          Inst_sram_sm/oe_n
    ----------------------------------------
    Total                      3.587ns (1.615ns logic, 1.972ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.718ns (Levels of Logic = 1)
  Source:            Inst_low_dcm/DCM_SP_INST:LOCKED (PAD)
  Destination:       Inst_sram_sm/rst_in_d (FF)
  Destination Clock: clk_in rising

  Data Path: Inst_low_dcm/DCM_SP_INST:LOCKED to Inst_sram_sm/rst_in_d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_SP:LOCKED          3   0.000   0.706  Inst_low_dcm/DCM_SP_INST (low_dcm_locked)
     LUT2:I0->O           45   0.704   0.000  reset_locked1 (reset_locked)
     FD:D                      0.308          Inst_sram_sm/rst_in_d
    ----------------------------------------
    Total                      1.718ns (1.012ns logic, 0.706ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_mid_dcm/CLKFX_BUF'
  Total number of paths / destination ports: 44 / 28
-------------------------------------------------------------------------
Offset:              6.196ns (Levels of Logic = 2)
  Source:            Inst_sram_sm/dir (FF)
  Destination:       d<7> (PAD)
  Source Clock:      Inst_mid_dcm/CLKFX_BUF rising

  Data Path: Inst_sram_sm/dir to d<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             16   0.591   1.209  Inst_sram_sm/dir (Inst_sram_sm/dir)
     LUT2:I0->O            1   0.704   0.420  Inst_sram_sm/dout<7>1 (dout<7>)
     IOBUF:I->IO               3.272          inst_IOBUF7 (d<7>)
    ----------------------------------------
    Total                      6.196ns (4.567ns logic, 1.629ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_low_dcm/CLKDV_BUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.513ns (Levels of Logic = 2)
  Source:            Inst_heartbeat/count_17 (FF)
  Destination:       heartbeat_led (PAD)
  Source Clock:      Inst_low_dcm/CLKDV_BUF rising

  Data Path: Inst_heartbeat/count_17 to heartbeat_led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.526  Inst_heartbeat/count_17 (Inst_heartbeat/count_17)
     LUT2:I1->O            1   0.704   0.420  heartbeat_led1 (heartbeat_led_OBUF)
     OBUF:I->O                 3.272          heartbeat_led_OBUF (heartbeat_led)
    ----------------------------------------
    Total                      5.513ns (4.567ns logic, 0.946ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               3.262ns (Levels of Logic = 1)
  Source:            clk_in (PAD)
  Destination:       Inst_low_dcm/DCM_SP_INST:CLKIN (PAD)

  Data Path: clk_in to Inst_low_dcm/DCM_SP_INST:CLKIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            4   2.675   0.587  Inst_low_dcm/CLKIN_IBUFG_INST (clkin_ibufg)
    DCM_SP:CLKIN               0.000          Inst_low_dcm/DCM_SP_INST
    ----------------------------------------
    Total                      3.262ns (2.675ns logic, 0.587ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
CPU : 8.95 / 9.24 s | Elapsed : 9.00 / 9.00 s
 
--> 

Total memory usage is 160192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    0 (   0 filtered)

