
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000690                       # Number of seconds simulated
sim_ticks                                   689517500                       # Number of ticks simulated
final_tick                                  689517500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  29426                       # Simulator instruction rate (inst/s)
host_op_rate                                    51231                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25033893                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646724                       # Number of bytes of host memory used
host_seconds                                    27.54                       # Real time elapsed on the host
sim_insts                                      810491                       # Number of instructions simulated
sim_ops                                       1411059                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           30336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               56768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26432                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              413                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              474                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  887                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           38334052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           43995983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               82330035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      38334052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          38334052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          38334052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          43995983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              82330035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       413.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       474.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1798                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          887                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        887                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   56768                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    56768                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 84                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                126                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 41                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 41                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 33                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                99                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               104                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      689373000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    887                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      578                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      260                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       38                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          156                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean            352                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    226.020976                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    324.591575                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            39     25.00%     25.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           43     27.56%     52.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           16     10.26%     62.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           16     10.26%     73.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           13      8.33%     81.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            3      1.92%     83.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      1.92%     85.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      2.56%     87.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           19     12.18%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           156                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        26432                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        30336                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 38334052.435217380524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 43995982.698046095669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          413                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          474                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     15299000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     16725000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37043.58                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35284.81                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      15392750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 32024000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4435000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      17353.72                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36103.72                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         82.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      82.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.64                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.64                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       721                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.29                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      777196.17                       # Average gap between requests
system.mem_ctrl.pageHitRate                     81.29                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    564060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    280830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2706060                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               7518300                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                792480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         54328410                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         18686880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         123519900                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               222533640                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             322.738205                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             670860000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1500500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        5980000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     503159750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     48660750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       11075750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    119140750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    621180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    311190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3627120                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               7061160                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                333600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         33217320                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3935520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         142169040                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               198651810                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             288.102637                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             672664000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        509000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        3120000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     590069500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     10249000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       12776250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     72793750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  126237                       # Number of BP lookups
system.cpu.branchPred.condPredicted            126237                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             14362                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                84907                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25748                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1557                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           84907                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              78046                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6861                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2179                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      442547                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      169247                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            84                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            23                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      184656                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           198                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       689517500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1379036                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              63175                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1221765                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      126237                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             103794                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1251314                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   29020                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2204                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    184494                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   459                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1331337                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.585576                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.796682                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   260959     19.60%     19.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    29820      2.24%     21.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1040558     78.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1331337                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.091540                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.885956                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   144108                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                144742                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1010108                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 17869                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  14510                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1984638                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 48959                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  14510                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   188911                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   38681                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2012                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    982582                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                104641                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1935175                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 25020                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    65                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   2684                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  39886                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  54504                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               13                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2021996                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4340352                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2913933                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            111415                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1477287                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   544709                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             19                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     22540                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               498668                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              200647                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            208065                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            28388                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1886223                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  59                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1725760                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             11025                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          475222                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       547071                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1331337                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.296261                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.849285                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              341351     25.64%     25.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              254212     19.09%     44.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              735774     55.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1331337                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 32511     18.30%     18.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    248      0.14%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     53      0.03%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.01%     18.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   118      0.07%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  122      0.07%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 124955     70.34%     88.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19637     11.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1407      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                864973     50.12%     50.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     50.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     50.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              212242     12.30%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.02%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.01%     62.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.01%     62.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.01%     62.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23811      1.38%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               357080     20.69%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              132956      7.70%     92.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           92746      5.37%     97.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          39573      2.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1725760                       # Type of FU issued
system.cpu.iq.rate                           1.251425                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      177656                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.102944                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4196167                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1880669                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1312496                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              775371                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             480887                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       355579                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1499107                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  402902                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           187027                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       125602                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          938                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        52914                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  14510                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   25618                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6549                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1886282                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3574                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                498668                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               200647                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    112                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6208                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             52                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7483                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7272                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14755                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1683796                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                442542                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             41964                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       611789                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    96524                       # Number of branches executed
system.cpu.iew.exec_stores                     169247                       # Number of stores executed
system.cpu.iew.exec_rate                     1.220995                       # Inst execution rate
system.cpu.iew.wb_sent                        1677234                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1668075                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1146856                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1515401                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.209595                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.756800                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          449894                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             14475                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1296218                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.088597                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.936636                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       516244     39.83%     39.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       148889     11.49%     51.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       631085     48.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1296218                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               810491                       # Number of instructions committed
system.cpu.commit.committedOps                1411059                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520799                       # Number of memory references committed
system.cpu.commit.loads                        373066                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      86686                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     320321                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1199148                       # Number of committed integer instructions.
system.cpu.commit.function_calls                16311                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1127      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           693719     49.16%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         170948     12.11%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.03%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.01%     61.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.02%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.01%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23498      1.67%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          287541     20.38%     83.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         108845      7.71%     91.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        85525      6.06%     97.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        38888      2.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1411059                       # Class of committed instruction
system.cpu.commit.bw_lim_events                631085                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2526086                       # The number of ROB reads
system.cpu.rob.rob_writes                     3757057                       # The number of ROB writes
system.cpu.timesIdled                             252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           47699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      810491                       # Number of Instructions Simulated
system.cpu.committedOps                       1411059                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.701482                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.701482                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.587723                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.587723                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2459936                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1074190                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     90449                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   294148                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    332095                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   397426                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  794609                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.976098                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              401946                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1955                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            205.598977                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            271500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.976098                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998506                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998506                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3227339                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3227339                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       252714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          252714                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       147277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147277                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       399991                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           399991                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       399991                       # number of overall hits
system.cpu.dcache.overall_hits::total          399991                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2726                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          456                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         3182                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3182                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3182                       # number of overall misses
system.cpu.dcache.overall_misses::total          3182                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    151295000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    151295000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41931500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41931500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    193226500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    193226500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    193226500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    193226500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       255440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       255440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       403173                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       403173                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       403173                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       403173                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010672                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010672                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003087                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007892                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007892                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007892                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007892                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55500.733676                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55500.733676                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91955.043860                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91955.043860                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60724.858580                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60724.858580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60724.858580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60724.858580                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          689                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    86.125000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1665                       # number of writebacks
system.cpu.dcache.writebacks::total              1665                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1218                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1227                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1227                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1227                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1227                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1508                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          447                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          447                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1955                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1955                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1955                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1955                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44220000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44220000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32639500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32639500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76859500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76859500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76859500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76859500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003026                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003026                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004849                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004849                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004849                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004849                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29323.607427                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29323.607427                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73019.015660                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73019.015660                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39314.322251                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39314.322251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39314.322251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39314.322251                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1939                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.976602                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              184376                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               800                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            230.470000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.976602                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998538                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998538                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1476752                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1476752                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       183576                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          183576                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       183576                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           183576                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       183576                       # number of overall hits
system.cpu.icache.overall_hits::total          183576                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          918                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           918                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          918                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            918                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          918                       # number of overall misses
system.cpu.icache.overall_misses::total           918                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     86172500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     86172500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     86172500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     86172500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     86172500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     86172500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       184494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       184494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       184494                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       184494                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       184494                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       184494                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004976                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004976                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004976                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004976                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004976                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004976                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93869.825708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93869.825708                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93869.825708                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93869.825708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93869.825708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93869.825708                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          117                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          801                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          801                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          801                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          801                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          801                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          801                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57282000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57282000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57282000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57282000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57282000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57282000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004342                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004342                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004342                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004342                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004342                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004342                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71513.108614                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71513.108614                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71513.108614                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71513.108614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71513.108614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71513.108614                       # average overall mshr miss latency
system.cpu.icache.replacements                    784                       # number of replacements
system.l2bus.snoop_filter.tot_requests           5479                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2308                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1667                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1056                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                447                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               447                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2309                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2385                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         5849                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    8234                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        51328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       231680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   283008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2756                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000363                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.019048                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2755     99.96%     99.96% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.04%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2756                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              6073500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2002495                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             4888498                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              774.725551                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   4422                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  887                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.985344                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   353.127868                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   421.597683                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.086213                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.102929                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.189142                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          887                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          828                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.216553                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                36271                       # Number of tag accesses
system.l2cache.tags.data_accesses               36271                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         1667                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         1667                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          208                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              208                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          387                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1273                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1660                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             387                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            1481                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1868                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            387                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           1481                       # number of overall hits
system.l2cache.overall_hits::total               1868                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          414                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          235                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          649                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           414                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           474                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               888                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          414                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          474                       # number of overall misses
system.l2cache.overall_misses::total              888                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     29847500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     29847500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     52141000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     29165500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     81306500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     52141000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     59013000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    111154000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     52141000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     59013000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    111154000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         1667                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         1667                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          447                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          447                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          801                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         1508                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2309                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          801                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1955                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2756                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          801                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1955                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2756                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.534676                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.534676                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.516854                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.155836                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.281074                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.516854                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.242455                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.322206                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.516854                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.242455                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.322206                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 124884.937238                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 124884.937238                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 125944.444444                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 124108.510638                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 125279.661017                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 125944.444444                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data       124500                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 125173.423423                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 125944.444444                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data       124500                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 125173.423423                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          414                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          235                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          649                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          414                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          474                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          888                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          414                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          474                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          888                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     25067500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     25067500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     43881000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     24465500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     68346500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     43881000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     49533000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     93414000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     43881000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     49533000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     93414000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.534676                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.534676                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.516854                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.155836                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.281074                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.516854                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.242455                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.322206                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.516854                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.242455                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.322206                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 104884.937238                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 104884.937238                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 105992.753623                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104108.510638                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 105310.477658                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 105992.753623                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data       104500                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 105195.945946                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 105992.753623                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data       104500                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 105195.945946                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            887                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 648                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                239                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               239                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            648                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1774                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        56768                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                887                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      887    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  887                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               443500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2217500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              774.758998                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    887                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  887                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   353.143442                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   421.615556                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.021554                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.025733                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.047288                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          887                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          828                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.054138                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                15079                       # Number of tag accesses
system.l3cache.tags.data_accesses               15079                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          413                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          235                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          648                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           413                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           474                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               887                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          413                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          474                       # number of overall misses
system.l3cache.overall_misses::total              887                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     22916500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     22916500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     40164000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     22350500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     62514500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     40164000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     45267000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     85431000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     40164000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     45267000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     85431000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          413                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          235                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          648                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          413                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          474                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             887                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          413                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          474                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            887                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 95884.937238                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 95884.937238                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 97249.394673                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 95108.510638                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 96472.993827                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 97249.394673                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data        95500                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 96314.543405                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 97249.394673                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data        95500                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 96314.543405                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          413                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          235                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          648                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          413                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          474                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          887                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          413                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          474                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          887                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     16941500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     16941500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     29839000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16475500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     46314500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     29839000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     33417000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     63256000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     29839000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     33417000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     63256000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 70884.937238                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 70884.937238                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72249.394673                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70108.510638                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71472.993827                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72249.394673                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data        70500                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 71314.543405                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72249.394673                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data        70500                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 71314.543405                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           887                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    689517500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                648                       # Transaction distribution
system.membus.trans_dist::ReadExReq               239                       # Transaction distribution
system.membus.trans_dist::ReadExResp              239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           648                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        56768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        56768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               887                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     887    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 887                       # Request fanout histogram
system.membus.reqLayer0.occupancy              443500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2404500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
