;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <7, @0
	SUB 10, 287
	SUB 10, 287
	SLT 20, @12
	ADD 270, 60
	ADD 270, 60
	DJN -1, @-19
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	SPL @121, 106
	SUB -207, <-120
	MOV -7, <-20
	SUB 100, 200
	JMN <0, #2
	MOV -7, <-20
	SPL 0, <802
	ADD 270, 60
	SPL @121, 106
	ADD 30, 9
	ADD 10, 20
	SUB @-127, 100
	SUB 60, -0
	SUB <7, @0
	DAT #0, <0
	MOV -1, <-19
	SUB <7, @0
	SUB <7, @0
	SUB @0, @2
	SPL <300, 90
	SPL <300, 90
	MOV -1, <-19
	DJN <302, 30
	DJN <302, 30
	SPL @121, 106
	JMP @12, #140
	SLT 20, @12
	DAT <121, #106
	SLT 20, @12
	SLT 20, @12
	SLT 20, @12
	SPL 0, 302
	SPL 0, 302
	SPL 0, 302
	MOV -7, <-20
	SPL 100, 200
