{
  "Top": "top",
  "RtlTop": "top",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "wt_i": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "wt_i_address0",
          "name": "wt_i_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wt_i_ce0",
          "name": "wt_i_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wt_i_q0",
          "name": "wt_i_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "kh_i": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_int<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "kh_i_address0",
          "name": "kh_i_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "kh_i_ce0",
          "name": "kh_i_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "kh_i_q0",
          "name": "kh_i_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "dmem_i": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_int<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "dmem_i_address0",
          "name": "dmem_i_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dmem_i_ce0",
          "name": "dmem_i_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dmem_i_q0",
          "name": "dmem_i_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "dmem_o": {
      "index": "3",
      "direction": "out",
      "srcType": "ap_int<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "dmem_o_address0",
          "name": "dmem_o_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dmem_o_ce0",
          "name": "dmem_o_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dmem_o_we0",
          "name": "dmem_o_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dmem_o_d0",
          "name": "dmem_o_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "n_inputs": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_uint<16> const ",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "n_inputs",
          "name": "n_inputs",
          "usage": "data",
          "direction": "in"
        }]
    },
    "n_outputs": {
      "index": "5",
      "direction": "in",
      "srcType": "ap_uint<16> const ",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "n_outputs",
          "name": "n_outputs",
          "usage": "data",
          "direction": "in"
        }]
    },
    "input_words": {
      "index": "6",
      "direction": "in",
      "srcType": "ap_uint<16> const ",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "input_words",
          "name": "input_words",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_words": {
      "index": "7",
      "direction": "in",
      "srcType": "ap_uint<16> const ",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "output_words",
          "name": "output_words",
          "usage": "data",
          "direction": "in"
        }]
    },
    "layer_mode": {
      "index": "8",
      "direction": "in",
      "srcType": "ap_uint<3> const ",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "layer_mode",
          "name": "layer_mode",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dmem_mode": {
      "index": "9",
      "direction": "in",
      "srcType": "ap_uint<1> const ",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "dmem_mode",
          "name": "dmem_mode",
          "usage": "data",
          "direction": "in"
        }]
    },
    "width_mode": {
      "index": "10",
      "direction": "in",
      "srcType": "ap_uint<2> const ",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "width_mode",
          "name": "width_mode",
          "usage": "data",
          "direction": "in"
        }]
    },
    "norm_mode": {
      "index": "11",
      "direction": "in",
      "srcType": "ap_uint<2> const ",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "norm_mode",
          "name": "norm_mode",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top top -name top"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4692 ~ 218677843363",
    "Latency": "4691"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top",
    "Version": "1.0",
    "DisplayName": "Top",
    "Revision": "2113864032",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/Accel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_bin_conv.vhd",
      "impl\/vhdl\/top_bin_conv_conv_out_buffer_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_bin_conv_fixed_buffer_V_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_bin_conv_lb_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_bin_conv_line_buffer_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_bin_conv_old_word_buffer_V_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_bin_conv_Pipeline_LOOP_ACC_PHASES_I.vhd",
      "impl\/vhdl\/top_bin_conv_Pipeline_LOOP_BATCH_NORM.vhd",
      "impl\/vhdl\/top_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD.vhd",
      "impl\/vhdl\/top_bin_conv_Pipeline_LOOP_LOAD_WTS.vhd",
      "impl\/vhdl\/top_bin_conv_Pipeline_LOOP_WT_WORDS.vhd",
      "impl\/vhdl\/top_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10.vhd",
      "impl\/vhdl\/top_bin_conv_Pipeline_VITIS_LOOP_348_11.vhd",
      "impl\/vhdl\/top_bin_dense.vhd",
      "impl\/vhdl\/top_bin_dense_Pipeline_LOOP_DENSE_I.vhd",
      "impl\/vhdl\/top_dmem_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_fp_conv.vhd",
      "impl\/vhdl\/top_fp_conv_lbuf_V_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_fp_conv_outwords_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS.vhd",
      "impl\/vhdl\/top_fp_conv_Pipeline_LOOP_LOAD_WTS.vhd",
      "impl\/vhdl\/top_fp_conv_Pipeline_LOOP_OUTPUT.vhd",
      "impl\/vhdl\/top_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS.vhd",
      "impl\/vhdl\/top_kh_mem_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_mac_muladd_12s_5ns_10ns_12_4_1.vhd",
      "impl\/vhdl\/top_mac_muladd_20s_16s_28s_34_4_1.vhd",
      "impl\/vhdl\/top_mul_mul_10ns_5ns_12_4_1.vhd",
      "impl\/vhdl\/top_mul_mul_14s_5ns_14_4_1.vhd",
      "impl\/vhdl\/top_process_word.vhd",
      "impl\/vhdl\/top_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.vhd",
      "impl\/vhdl\/top_process_word_Pipeline_VITIS_LOOP_113_1.vhd",
      "impl\/vhdl\/top_process_word_Pipeline_VITIS_LOOP_142_4.vhd",
      "impl\/vhdl\/top_top_Pipeline_LOOP_DMEM_I.vhd",
      "impl\/vhdl\/top_top_Pipeline_LOOP_DMEM_O.vhd",
      "impl\/vhdl\/top_top_Pipeline_LOOP_KH_I.vhd",
      "impl\/vhdl\/top_top_Pipeline_LOOP_WT_I.vhd",
      "impl\/vhdl\/top_wt_mem_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_bin_conv.v",
      "impl\/verilog\/top_bin_conv_conv_out_buffer_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_bin_conv_fixed_buffer_V_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/top_bin_conv_fixed_buffer_V_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/top_bin_conv_lb_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_bin_conv_line_buffer_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_bin_conv_old_word_buffer_V_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/top_bin_conv_old_word_buffer_V_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/top_bin_conv_Pipeline_LOOP_ACC_PHASES_I.v",
      "impl\/verilog\/top_bin_conv_Pipeline_LOOP_BATCH_NORM.v",
      "impl\/verilog\/top_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD.v",
      "impl\/verilog\/top_bin_conv_Pipeline_LOOP_LOAD_WTS.v",
      "impl\/verilog\/top_bin_conv_Pipeline_LOOP_WT_WORDS.v",
      "impl\/verilog\/top_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10.v",
      "impl\/verilog\/top_bin_conv_Pipeline_VITIS_LOOP_348_11.v",
      "impl\/verilog\/top_bin_dense.v",
      "impl\/verilog\/top_bin_dense_Pipeline_LOOP_DENSE_I.v",
      "impl\/verilog\/top_dmem_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_dmem_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_fp_conv.v",
      "impl\/verilog\/top_fp_conv_lbuf_V_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_fp_conv_outwords_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS.v",
      "impl\/verilog\/top_fp_conv_Pipeline_LOOP_LOAD_WTS.v",
      "impl\/verilog\/top_fp_conv_Pipeline_LOOP_OUTPUT.v",
      "impl\/verilog\/top_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS.v",
      "impl\/verilog\/top_kh_mem_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kh_mem_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_mac_muladd_12s_5ns_10ns_12_4_1.v",
      "impl\/verilog\/top_mac_muladd_20s_16s_28s_34_4_1.v",
      "impl\/verilog\/top_mul_mul_10ns_5ns_12_4_1.v",
      "impl\/verilog\/top_mul_mul_14s_5ns_14_4_1.v",
      "impl\/verilog\/top_process_word.v",
      "impl\/verilog\/top_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.v",
      "impl\/verilog\/top_process_word_Pipeline_VITIS_LOOP_113_1.v",
      "impl\/verilog\/top_process_word_Pipeline_VITIS_LOOP_142_4.v",
      "impl\/verilog\/top_top_Pipeline_LOOP_DMEM_I.v",
      "impl\/verilog\/top_top_Pipeline_LOOP_DMEM_O.v",
      "impl\/verilog\/top_top_Pipeline_LOOP_KH_I.v",
      "impl\/verilog\/top_top_Pipeline_LOOP_WT_I.v",
      "impl\/verilog\/top_wt_mem_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_wt_mem_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "wt_i_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "13",
      "portMap": {"wt_i_address0": "DATA"},
      "ports": ["wt_i_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "wt_i"
        }]
    },
    "wt_i_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"wt_i_q0": "DATA"},
      "ports": ["wt_i_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "wt_i"
        }]
    },
    "kh_i_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"kh_i_address0": "DATA"},
      "ports": ["kh_i_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "kh_i"
        }]
    },
    "kh_i_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"kh_i_q0": "DATA"},
      "ports": ["kh_i_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "kh_i"
        }]
    },
    "dmem_i_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"dmem_i_address0": "DATA"},
      "ports": ["dmem_i_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dmem_i"
        }]
    },
    "dmem_i_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"dmem_i_q0": "DATA"},
      "ports": ["dmem_i_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dmem_i"
        }]
    },
    "dmem_o_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"dmem_o_address0": "DATA"},
      "ports": ["dmem_o_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dmem_o"
        }]
    },
    "dmem_o_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"dmem_o_d0": "DATA"},
      "ports": ["dmem_o_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dmem_o"
        }]
    },
    "n_inputs": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"n_inputs": "DATA"},
      "ports": ["n_inputs"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "n_inputs"
        }]
    },
    "n_outputs": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"n_outputs": "DATA"},
      "ports": ["n_outputs"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "n_outputs"
        }]
    },
    "input_words": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_words": "DATA"},
      "ports": ["input_words"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input_words"
        }]
    },
    "output_words": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"output_words": "DATA"},
      "ports": ["output_words"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output_words"
        }]
    },
    "layer_mode": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "3",
      "portMap": {"layer_mode": "DATA"},
      "ports": ["layer_mode"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "layer_mode"
        }]
    },
    "dmem_mode": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"dmem_mode": "DATA"},
      "ports": ["dmem_mode"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "dmem_mode"
        }]
    },
    "width_mode": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "2",
      "portMap": {"width_mode": "DATA"},
      "ports": ["width_mode"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "width_mode"
        }]
    },
    "norm_mode": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "2",
      "portMap": {"norm_mode": "DATA"},
      "ports": ["norm_mode"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "norm_mode"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "wt_i_address0": {
      "dir": "out",
      "width": "13"
    },
    "wt_i_ce0": {
      "dir": "out",
      "width": "1"
    },
    "wt_i_q0": {
      "dir": "in",
      "width": "64"
    },
    "kh_i_address0": {
      "dir": "out",
      "width": "6"
    },
    "kh_i_ce0": {
      "dir": "out",
      "width": "1"
    },
    "kh_i_q0": {
      "dir": "in",
      "width": "64"
    },
    "dmem_i_address0": {
      "dir": "out",
      "width": "11"
    },
    "dmem_i_ce0": {
      "dir": "out",
      "width": "1"
    },
    "dmem_i_q0": {
      "dir": "in",
      "width": "64"
    },
    "dmem_o_address0": {
      "dir": "out",
      "width": "7"
    },
    "dmem_o_ce0": {
      "dir": "out",
      "width": "1"
    },
    "dmem_o_we0": {
      "dir": "out",
      "width": "1"
    },
    "dmem_o_d0": {
      "dir": "out",
      "width": "64"
    },
    "n_inputs": {
      "dir": "in",
      "width": "16"
    },
    "n_outputs": {
      "dir": "in",
      "width": "16"
    },
    "input_words": {
      "dir": "in",
      "width": "16"
    },
    "output_words": {
      "dir": "in",
      "width": "16"
    },
    "layer_mode": {
      "dir": "in",
      "width": "3"
    },
    "dmem_mode": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "width_mode": {
      "dir": "in",
      "width": "2"
    },
    "norm_mode": {
      "dir": "in",
      "width": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top",
      "Instances": [
        {
          "ModuleName": "top_Pipeline_LOOP_DMEM_I",
          "InstanceName": "grp_top_Pipeline_LOOP_DMEM_I_fu_235"
        },
        {
          "ModuleName": "top_Pipeline_LOOP_WT_I",
          "InstanceName": "grp_top_Pipeline_LOOP_WT_I_fu_251"
        },
        {
          "ModuleName": "top_Pipeline_LOOP_KH_I",
          "InstanceName": "grp_top_Pipeline_LOOP_KH_I_fu_259"
        },
        {
          "ModuleName": "bin_conv",
          "InstanceName": "grp_bin_conv_fu_267",
          "Instances": [
            {
              "ModuleName": "bin_conv_Pipeline_LOOP_WT_WORDS",
              "InstanceName": "grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891"
            },
            {
              "ModuleName": "bin_conv_Pipeline_LOOP_LOAD_WTS",
              "InstanceName": "grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903"
            },
            {
              "ModuleName": "bin_conv_Pipeline_LOOP_CONVOLVER_LOAD",
              "InstanceName": "grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945"
            },
            {
              "ModuleName": "process_word",
              "InstanceName": "grp_process_word_fu_1954",
              "Instances": [
                {
                  "ModuleName": "process_word_Pipeline_VITIS_LOOP_113_1",
                  "InstanceName": "grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218"
                },
                {
                  "ModuleName": "process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2",
                  "InstanceName": "grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238"
                },
                {
                  "ModuleName": "process_word_Pipeline_VITIS_LOOP_142_4",
                  "InstanceName": "grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261"
                }
              ]
            },
            {
              "ModuleName": "bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10",
              "InstanceName": "grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989"
            },
            {
              "ModuleName": "bin_conv_Pipeline_VITIS_LOOP_348_11",
              "InstanceName": "grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995"
            },
            {
              "ModuleName": "bin_conv_Pipeline_LOOP_ACC_PHASES_I",
              "InstanceName": "grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003"
            },
            {
              "ModuleName": "bin_conv_Pipeline_LOOP_BATCH_NORM",
              "InstanceName": "grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138"
            }
          ]
        },
        {
          "ModuleName": "fp_conv",
          "InstanceName": "grp_fp_conv_fu_290",
          "Instances": [
            {
              "ModuleName": "fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS",
              "InstanceName": "grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285"
            },
            {
              "ModuleName": "fp_conv_Pipeline_LOOP_LOAD_WTS",
              "InstanceName": "grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291"
            },
            {
              "ModuleName": "fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS",
              "InstanceName": "grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303"
            },
            {
              "ModuleName": "fp_conv_Pipeline_LOOP_OUTPUT",
              "InstanceName": "grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368"
            }
          ]
        },
        {
          "ModuleName": "bin_dense",
          "InstanceName": "grp_bin_dense_fu_306",
          "Instances": [{
              "ModuleName": "bin_dense_Pipeline_LOOP_DENSE_I",
              "InstanceName": "grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225"
            }]
        },
        {
          "ModuleName": "top_Pipeline_LOOP_DMEM_O",
          "InstanceName": "grp_top_Pipeline_LOOP_DMEM_O_fu_322"
        }
      ]
    },
    "Info": {
      "top_Pipeline_LOOP_DMEM_I": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_Pipeline_LOOP_WT_I": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_Pipeline_LOOP_KH_I": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bin_conv_Pipeline_LOOP_WT_WORDS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bin_conv_Pipeline_LOOP_LOAD_WTS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bin_conv_Pipeline_LOOP_CONVOLVER_LOAD": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_word_Pipeline_VITIS_LOOP_113_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_word_Pipeline_VITIS_LOOP_142_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_word": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bin_conv_Pipeline_VITIS_LOOP_348_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bin_conv_Pipeline_LOOP_ACC_PHASES_I": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bin_conv_Pipeline_LOOP_BATCH_NORM": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bin_conv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fp_conv_Pipeline_LOOP_LOAD_WTS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fp_conv_Pipeline_LOOP_OUTPUT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fp_conv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bin_dense_Pipeline_LOOP_DENSE_I": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bin_dense": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_Pipeline_LOOP_DMEM_O": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_Pipeline_LOOP_DMEM_I": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "65537",
          "PipelineIIMin": "2",
          "PipelineIIMax": "65537",
          "PipelineII": "2 ~ 65537",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.290"
        },
        "Loops": [{
            "Name": "LOOP_DMEM_I",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "65535",
            "Latency": "0 ~ 65535",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "69",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "278",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "top_Pipeline_LOOP_WT_I": {
        "Latency": {
          "LatencyBest": "4684",
          "LatencyAvg": "4684",
          "LatencyWorst": "4684",
          "PipelineII": "4684",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.966"
        },
        "Loops": [{
            "Name": "LOOP_WT_I",
            "TripCount": "4682",
            "Latency": "4682",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "29",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "102",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "top_Pipeline_LOOP_KH_I": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.428"
        },
        "Loops": [{
            "Name": "LOOP_KH_I",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "63",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bin_conv_Pipeline_LOOP_WT_WORDS": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.877"
        },
        "Loops": [{
            "Name": "LOOP_WT_WORDS",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "153",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "439",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bin_conv_Pipeline_LOOP_LOAD_WTS": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.823"
        },
        "Loops": [{
            "Name": "LOOP_LOAD_WTS",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "251",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bin_conv_Pipeline_LOOP_CONVOLVER_LOAD": {
        "Latency": {
          "LatencyBest": "82",
          "LatencyAvg": "82",
          "LatencyWorst": "82",
          "PipelineII": "82",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.826"
        },
        "Loops": [{
            "Name": "LOOP_CONVOLVER_LOAD",
            "TripCount": "2",
            "Latency": "80",
            "PipelineII": "40",
            "PipelineDepth": "40"
          }],
        "Area": {
          "FF": "146",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2093",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "process_word_Pipeline_VITIS_LOOP_113_1": {
        "Latency": {
          "LatencyBest": "44",
          "LatencyAvg": "44",
          "LatencyWorst": "44",
          "PipelineII": "44",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.417"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_113_1",
            "TripCount": "8",
            "Latency": "42",
            "PipelineII": "5",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "117",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1035",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.771"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_82_1_VITIS_LOOP_83_2",
            "TripCount": "64",
            "Latency": "128",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "46",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "431",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "process_word_Pipeline_VITIS_LOOP_142_4": {
        "Latency": {
          "LatencyBest": "88",
          "LatencyAvg": "88",
          "LatencyWorst": "88",
          "PipelineII": "88",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.419"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_142_4",
            "TripCount": "8",
            "Latency": "86",
            "PipelineII": "10",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "260",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1197",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "process_word": {
        "Latency": {
          "LatencyBest": "267",
          "LatencyAvg": "267",
          "LatencyWorst": "267",
          "PipelineII": "267",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.253"
        },
        "Area": {
          "FF": "458",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "3247",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10": {
        "Latency": {
          "LatencyBest": "162",
          "LatencyAvg": "162",
          "LatencyWorst": "162",
          "PipelineII": "162",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.130"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10",
            "TripCount": "160",
            "Latency": "160",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "37",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "283",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bin_conv_Pipeline_VITIS_LOOP_348_11": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.224"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_348_11",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "21",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "121",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bin_conv_Pipeline_LOOP_ACC_PHASES_I": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "1090",
          "LatencyWorst": "2050",
          "PipelineIIMin": "130",
          "PipelineIIMax": "2050",
          "PipelineII": "130 ~ 2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.335"
        },
        "Loops": [{
            "Name": "LOOP_ACC_PHASES_I",
            "TripCount": "",
            "LatencyMin": "128",
            "LatencyMax": "2048",
            "Latency": "128 ~ 2048",
            "PipelineII": "4",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "787",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "3008",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bin_conv_Pipeline_LOOP_BATCH_NORM": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "35",
          "LatencyWorst": "67",
          "PipelineIIMin": "7",
          "PipelineIIMax": "67",
          "PipelineII": "7 ~ 67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.379"
        },
        "Loops": [{
            "Name": "LOOP_BATCH_NORM",
            "TripCount": "",
            "LatencyMin": "5",
            "LatencyMax": "65",
            "Latency": "5 ~ 65",
            "PipelineII": "4",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "546",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "7584",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bin_conv": {
        "Latency": {
          "LatencyBest": "182585",
          "LatencyAvg": "",
          "LatencyWorst": "3336804",
          "PipelineIIMin": "182585",
          "PipelineIIMax": "3336804",
          "PipelineII": "182585 ~ 3336804",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.596"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_240_2",
            "TripCount": "32",
            "Latency": "2048",
            "PipelineII": "",
            "PipelineDepth": "64"
          },
          {
            "Name": "LOOP_PHASES",
            "TripCount": "",
            "LatencyMin": "180520",
            "LatencyMax": "3268928",
            "Latency": "180520 ~ 3268928",
            "PipelineII": "",
            "PipelineDepthMin": "22565",
            "PipelineDepthMax": "51077",
            "PipelineDepth": "22565 ~ 51077",
            "Loops": [{
                "Name": "LOOP_WORDS_IN_PHASE",
                "TripCount": "",
                "LatencyMin": "22560",
                "LatencyMax": "51072",
                "Latency": "22560 ~ 51072",
                "PipelineII": "",
                "PipelineDepthMin": "705",
                "PipelineDepthMax": "798",
                "PipelineDepth": "705 ~ 798",
                "Loops": [{
                    "Name": "LOOP_CONVOLVERS",
                    "TripCount": "2",
                    "Latency": "538",
                    "PipelineII": "",
                    "PipelineDepth": "269"
                  }]
              }]
          },
          {
            "Name": "LOOP_ACC_PHASES",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "65751",
            "Latency": "0 ~ 65751",
            "PipelineII": "",
            "PipelineDepthMin": "201",
            "PipelineDepthMax": "2121",
            "PipelineDepth": "201 ~ 2121"
          }
        ],
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "4287",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "22664",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS": {
        "Latency": {
          "LatencyBest": "98",
          "LatencyAvg": "98",
          "LatencyWorst": "98",
          "PipelineII": "98",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.217"
        },
        "Loops": [{
            "Name": "LOOP_RESET_LINEBUFFERS_PROLOG_COLS",
            "TripCount": "96",
            "Latency": "96",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "152",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fp_conv_Pipeline_LOOP_LOAD_WTS": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.718"
        },
        "Loops": [{
            "Name": "LOOP_LOAD_WTS",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "635",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS": {
        "Latency": {
          "LatencyBest": "3271",
          "LatencyAvg": "3271",
          "LatencyWorst": "3271",
          "PipelineII": "3271",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.608"
        },
        "Loops": [{
            "Name": "LOOP_CONV_ROWS_LOOP_CONV_COLS",
            "TripCount": "1089",
            "Latency": "3269",
            "PipelineII": "3",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "703",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2856",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fp_conv_Pipeline_LOOP_OUTPUT": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.390"
        },
        "Loops": [{
            "Name": "LOOP_OUTPUT",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "79",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fp_conv": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "222491326",
          "PipelineIIMin": "1",
          "PipelineIIMax": "222491326",
          "PipelineII": "1 ~ 222491326",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.608"
        },
        "Loops": [{
            "Name": "LOOP_FP_CONV_O",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "222491325",
            "Latency": "0 ~ 222491325",
            "PipelineII": "",
            "PipelineDepth": "3395"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "FF": "1678",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "4375",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0"
        }
      },
      "bin_dense_Pipeline_LOOP_DENSE_I": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "39",
          "LatencyWorst": "67",
          "PipelineIIMin": "11",
          "PipelineIIMax": "67",
          "PipelineII": "11 ~ 67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.204"
        },
        "Loops": [{
            "Name": "LOOP_DENSE_I",
            "TripCount": "",
            "LatencyMin": "9",
            "LatencyMax": "65",
            "Latency": "9 ~ 65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "166",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1770",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "bin_dense": {
        "Latency": {
          "LatencyBest": "153",
          "LatencyAvg": "1693",
          "LatencyWorst": "4801",
          "PipelineIIMin": "153",
          "PipelineIIMax": "4801",
          "PipelineII": "153 ~ 4801",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.204"
        },
        "Loops": [{
            "Name": "LOOP_DENSE_O",
            "TripCount": "",
            "LatencyMin": "152",
            "LatencyMax": "4800",
            "Latency": "152 ~ 4800",
            "PipelineII": "",
            "PipelineDepthMin": "19",
            "PipelineDepthMax": "75",
            "PipelineDepth": "19 ~ 75"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "429",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2293",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "top_Pipeline_LOOP_DMEM_O": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "65540",
          "PipelineIIMin": "2",
          "PipelineIIMax": "65540",
          "PipelineII": "2 ~ 65540",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.334"
        },
        "Loops": [{
            "Name": "LOOP_DMEM_O",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "65538",
            "Latency": "0 ~ 65538",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "211",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "256",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "top": {
        "Latency": {
          "LatencyBest": "4691",
          "LatencyAvg": "",
          "LatencyWorst": "218677843362",
          "PipelineIIMin": "4692",
          "PipelineIIMax": "218677843363",
          "PipelineII": "4692 ~ 218677843363",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.204"
        },
        "Loops": [{
            "Name": "LOOP_IMG_BATCH",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "218677712280",
            "Latency": "0 ~ 218677712280",
            "PipelineII": "",
            "PipelineDepthMin": "182589",
            "PipelineDepthMax": "3336808",
            "PipelineDepth": "182589 ~ 3336808"
          }],
        "Area": {
          "BRAM_18K": "61",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "1",
          "DSP": "4",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "6938",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "30698",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "2",
          "URAM": "1",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "~0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-12-13 13:12:04 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
