#! /usr/local/bin/vvp
:vpi_time_precision - 10;
:vpi_module "system";
S_0xbffd80 .scope module, "generic_fifo_sc_a" "generic_fifo_sc_a";
 .timescale -9;
L_0xc4d4c8 .functor AND, L_generic_fifo_sc_a._s35, L_0xc50128, C<1>, C<1>;
L_0xc4d968 .functor AND, L_generic_fifo_sc_a._s41, V_$0xbfd2a0[0], C<1>, C<1>;
L_0xc4db68 .functor OR, V_$0xc304d0[8], V_$0xc304d0[6], C<0>, C<0>;
L_0xc4da48 .functor OR, V_$0xc304d0[8], V_$0xc304d0[7], C<0>, C<0>;
L_0xc4fdf0 .functor NOT, C<z>, C<0>, C<0>, C<0>;
L_0xc4fef8 .functor NOT, C<z>, C<0>, C<0>, C<0>;
L_0xc50128 .functor NOT, V_$0xbfd2a0[0], C<0>, C<0>, C<0>;
L_0xc50200 .functor NOT, L_generic_fifo_sc_a._s52, C<0>, C<0>, C<0>;
V_$0xc06818 .net "clk", 0, 0, C<z>;
V_$0xc2ff28 .net "clr", 0, 0, C<z>;
V_$0xc304d0 .var "cnt", 8, 0;
V_$0xbface0 .net "din", 7, 0, C<z>, C<z>, C<z>, C<z>, C<z>, C<z>, C<z>, C<z>;
V_$0xbe7960 .net "dout", 7, 0, L_0xc20390, L_0xc203c0, L_0xc4fca0, L_0xc4fd10, L_0xc4fd90, L_0xc4fd40, L_0xc4fe28, L_0xc4fdc0;
V_$0xc05458 .net "empty", 0, 0, L_0xc4d4c8;
V_$0xc2ca18 .net "empty_n", 0, 0, L_generic_fifo_sc_a._s48;
V_$0xbf6d88 .var "empty_n_r", 0, 0;
V_$0xbf4c20 .var "empty_r", 0, 0;
V_$0xc25030 .net "full", 0, 0, L_0xc4d968;
V_$0xc1cef8 .net "full_n", 0, 0, L_0xc50200;
V_$0xbe7c00 .var "full_n_r", 0, 0;
V_$0xc22ff8 .var "full_r", 0, 0;
V_$0xbfd2a0 .var "gb", 0, 0;
V_$0xbfd2d0 .var "gb2", 0, 0;
V_$0xc07520 .net "level", 1, 0, L_0xc4db68, L_0xc4da48;
V_$0xc29d20 .net "re", 0, 0, C<z>;
V_$0xc1fe70 .var "rp", 7, 0;
V_$0xc25650 .net "rp_pl1", 7, 0, L_0xc24020[0], L_0xc24020[1], L_0xc24020[2], L_0xc24020[3], L_0xc24020[4], L_0xc24020[5], L_0xc24020[6], L_0xc24020[7];
V_$0xbfbfb0 .net "rst", 0, 0, C<z>;
V_$0xc01058 .net "we", 0, 0, C<z>;
V_$0xc2f550 .var "wp", 7, 0;
V_$0xc305b8 .net "wp_pl1", 7, 0, L_0xc25e20[0], L_0xc25e20[1], L_0xc25e20[2], L_0xc25e20[3], L_0xc25e20[4], L_0xc25e20[5], L_0xc25e20[6], L_0xc25e20[7];
V_$0xc316a0 .net "wp_pl2", 7, 0, V_$0xc2f550[0], L_0xc4ff48[0], L_0xc4ff48[1], L_0xc4ff48[2], L_0xc4ff48[3], L_0xc4ff48[4], L_0xc4ff48[5], L_0xc4ff48[6];
L_0xc25e20 .arith/sum 8, V_$0xc2f550[0], V_$0xc2f550[1], V_$0xc2f550[2], V_$0xc2f550[3], V_$0xc2f550[4], V_$0xc2f550[5], V_$0xc2f550[6], V_$0xc2f550[7], C<1>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>;
L_0xc24020 .arith/sum 8, V_$0xc1fe70[0], V_$0xc1fe70[1], V_$0xc1fe70[2], V_$0xc1fe70[3], V_$0xc1fe70[4], V_$0xc1fe70[5], V_$0xc1fe70[6], V_$0xc1fe70[7], C<1>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>;
L_generic_fifo_sc_a._s35 .cmp/eq 8, V_$0xc2f550[0], V_$0xc2f550[1], V_$0xc2f550[2], V_$0xc2f550[3], V_$0xc2f550[4], V_$0xc2f550[5], V_$0xc2f550[6], V_$0xc2f550[7], V_$0xc1fe70[0], V_$0xc1fe70[1], V_$0xc1fe70[2], V_$0xc1fe70[3], V_$0xc1fe70[4], V_$0xc1fe70[5], V_$0xc1fe70[6], V_$0xc1fe70[7];
L_generic_fifo_sc_a._s41 .cmp/eq 8, V_$0xc2f550[0], V_$0xc2f550[1], V_$0xc2f550[2], V_$0xc2f550[3], V_$0xc2f550[4], V_$0xc2f550[5], V_$0xc2f550[6], V_$0xc2f550[7], V_$0xc1fe70[0], V_$0xc1fe70[1], V_$0xc1fe70[2], V_$0xc1fe70[3], V_$0xc1fe70[4], V_$0xc1fe70[5], V_$0xc1fe70[6], V_$0xc1fe70[7];
L_generic_fifo_sc_a._s48 .cmp/gt 9, C<0>, C<0>, C<0>, C<0>, C<0>, C<1>, C<0>, C<0>, C<0>, V_$0xc304d0[0], V_$0xc304d0[1], V_$0xc304d0[2], V_$0xc304d0[3], V_$0xc304d0[4], V_$0xc304d0[5], V_$0xc304d0[6], V_$0xc304d0[7], V_$0xc304d0[8];
L_generic_fifo_sc_a._s52 .cmp/gt 9, C<1>, C<0>, C<0>, C<0>, C<0>, C<1>, C<1>, C<1>, C<0>, V_$0xc304d0[0], V_$0xc304d0[1], V_$0xc304d0[2], V_$0xc304d0[3], V_$0xc304d0[4], V_$0xc304d0[5], V_$0xc304d0[6], V_$0xc304d0[7], V_$0xc304d0[8];
L_0xc4ff48 .arith/sum 7, V_$0xc2f550[1], V_$0xc2f550[2], V_$0xc2f550[3], V_$0xc2f550[4], V_$0xc2f550[5], V_$0xc2f550[6], V_$0xc2f550[7], C<1>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>;
S_0xc2da60 .scope module, "u0" "generic_dpram", S_0xbffd80;
 .timescale -9;
L_0xc20390 .functor BUFIF1, V_$0xc0b9a0[0], C<1>, C<0>, C<0>;
L_0xc203c0 .functor BUFIF1, V_$0xc0b9a0[1], C<1>, C<0>, C<0>;
L_0xc4fca0 .functor BUFIF1, V_$0xc0b9a0[2], C<1>, C<0>, C<0>;
L_0xc4fd10 .functor BUFIF1, V_$0xc0b9a0[3], C<1>, C<0>, C<0>;
L_0xc4fd90 .functor BUFIF1, V_$0xc0b9a0[4], C<1>, C<0>, C<0>;
L_0xc4fd40 .functor BUFIF1, V_$0xc0b9a0[5], C<1>, C<0>, C<0>;
L_0xc4fe28 .functor BUFIF1, V_$0xc0b9a0[6], C<1>, C<0>, C<0>;
L_0xc4fdc0 .functor BUFIF1, V_$0xc0b9a0[7], C<1>, C<0>, C<0>;
V_$0xc08378 .net "di", 7, 0, C<z>, C<z>, C<z>, C<z>, C<z>, C<z>, C<z>, C<z>;
V_$0xc09f90 .net "do", 7, 0, L_0xc20390, L_0xc203c0, L_0xc4fca0, L_0xc4fd10, L_0xc4fd90, L_0xc4fd40, L_0xc4fe28, L_0xc4fdc0;
V_$0xc0b9a0 .var "do_reg", 7, 0;
V_$0xc0e1a8 .net "oe", 0, 0, C<1>;
V_$0xc0e908 .net "raddr", 7, 0, V_$0xc1fe70[0], V_$0xc1fe70[1], V_$0xc1fe70[2], V_$0xc1fe70[3], V_$0xc1fe70[4], V_$0xc1fe70[5], V_$0xc1fe70[6], V_$0xc1fe70[7];
V_$0xc1b428 .net "rce", 0, 0, C<1>;
V_$0xc23408 .net "rclk", 0, 0, C<z>;
V_$0xc24680 .net "rrst", 0, 0, L_0xc4fdf0;
V_$0xc24d98 .net "waddr", 7, 0, V_$0xc2f550[0], V_$0xc2f550[1], V_$0xc2f550[2], V_$0xc2f550[3], V_$0xc2f550[4], V_$0xc2f550[5], V_$0xc2f550[6], V_$0xc2f550[7];
V_$0xc2c410 .net "wce", 0, 0, C<1>;
V_$0xc2c780 .net "wclk", 0, 0, C<z>;
V_$0xc2d108 .net "we", 0, 0, C<z>;
V_$0xc02d80 .net "wrst", 0, 0, L_0xc4fef8;
E_0xbde8a8 .event posedge, C<z>;
M_$0xc059f8 .mem "mem", 7,0, 0,255;
S_0xbfd230 .scope task, "print_ram" "generic_fifo_sc_a.u0.print_ram", S_0xc2da60;
 .timescale -9;
V_$0xbda760 .var "finish", 7, 0;
V_$0xbdbe80 .var/i "rnum", 31, 0;
V_$0xc308c8 .var "start", 7, 0;
TD_generic_fifo_sc_a.u0.print_ram ;
    %load/v 8, V_$0xc308c8[0], 8;
    %set/v V_$0xbdbe80[0], 8, 8;
    %set/v V_$0xbdbe80[8], 0, 24;
T_0.0 ;
    %load/v 8, V_$0xbdbe80[0], 32;
    %load/v 40, V_$0xbda760[0], 8;
    %mov 48, 0, 24;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz T_0.1, 5;
    %ix/get 3, 8, 32;
    %ix/mul 3, 8;
    %load/m  8, M_$0xc059f8;
    %ix/add 3, 1;
    %load/m  9, M_$0xc059f8;
    %ix/add 3, 1;
    %load/m  10, M_$0xc059f8;
    %ix/add 3, 1;
    %load/m  11, M_$0xc059f8;
    %ix/add 3, 1;
    %load/m  12, M_$0xc059f8;
    %ix/add 3, 1;
    %load/m  13, M_$0xc059f8;
    %ix/add 3, 1;
    %load/m  14, M_$0xc059f8;
    %ix/add 3, 1;
    %load/m  15, M_$0xc059f8;
    %vpi_call "$display", "Addr %h = %h", V_$0xbdbe80, T<8,8,u>;
    %load/v 8, V_$0xbdbe80[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xbdbe80[0], 8, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0xc1ce88 .scope module, "test" "test";
 .timescale -9;
L_0xc4e5d0 .functor AND, V_$0xc4b818[0], L_0xc50950, C<1>, C<1>;
L_0xc4f028 .functor AND, V_$0xc4af18[0], L_0xc509b8, C<1>, C<1>;
L_0xc4fb18 .functor AND, V_$0xc4b040[0], L_0xc50f30, C<1>, C<1>;
L_0xc4fb48 .functor AND, V_$0xc4a778[0], L_0xc507f0, C<1>, C<1>;
L_0xc50950 .functor NOT, L_0xc4eb58, C<0>, C<0>, C<0>;
L_0xc509b8 .functor NOT, L_test.u0._s29, C<0>, C<0>, C<0>;
L_0xc50f30 .functor NOT, V_$0xc29f50[0], C<0>, C<0>, C<0>;
L_0xc507f0 .functor NOT, V_$0xc29ec8[0], C<0>, C<0>, C<0>;
V_$0xc48ff8 .var "clk", 0, 0;
V_$0xc49070 .var "clr", 0, 0;
V_$0xc490a0 .var "clr2", 0, 0;
V_$0xc49110 .var "din", 7, 0;
V_$0xc49298 .var "din2", 7, 0;
V_$0xc49430 .net "dout", 7, 0, L_0xc50280, L_0xc50440, L_0xc504e0, L_0xc50548, L_0xc505e8, L_0xc50598, L_0xc50690, L_0xc50700;
V_$0xc495c8 .net "dout2", 7, 0, L_0xc4fbf0, L_0xc50aa0, L_0xc50b40, L_0xc50ba8, L_0xc50c48, L_0xc50bf8, L_0xc50cf0, L_0xc50d60;
V_$0xc49760 .net "empty", 0, 0, L_test.u0._s29;
V_$0xc497b8 .net "empty2", 0, 0, V_$0xc29ec8[0];
V_$0xc497e8 .net "empty_n", 0, 0, L_test.u0._s44;
V_$0xc49848 .net "empty_n2", 0, 0, V_$0xc29ef8[0];
V_$0xc49878 .net "empty_n_r", 0, 0, V_$0xc444a0[0];
V_$0xc49818 .net "empty_r", 0, 0, V_$0xc444d0[0];
V_$0xc498e0 .net "full", 0, 0, L_0xc4eb58;
V_$0xc49950 .net "full2", 0, 0, V_$0xc29f50[0];
V_$0xc49980 .net "full_n", 0, 0, L_0xc50920;
V_$0xc499f8 .net "full_n2", 0, 0, V_$0xc02310[0];
V_$0xc49a28 .net "full_n_r", 0, 0, V_$0xc44500[0];
V_$0xc49aa8 .net "full_r", 0, 0, V_$0xc44610[0];
V_$0xc49ad8 .net "level", 1, 0, V_$0xc445a8[0], V_$0xc445a8[1];
V_$0xc49a58 .net "level2", 1, 0, V_$0xc02370[0], V_$0xc02370[1];
V_$0xc49b60 .var/i "n", 31, 0;
V_$0xc49f50 .var/i "rcp", 31, 0;
V_$0xc4a710 .var "rd_clk", 0, 0;
V_$0xc49bb8 .var/i "rdp", 31, 0;
V_$0xc4af18 .var "re", 0, 0;
V_$0xc4a778 .var "re2", 0, 0;
V_$0xc4aff0 .var "rst", 0, 0;
V_$0xc4af70 .var/i "rwd", 31, 0;
V_$0xc4b818 .var "we", 0, 0;
V_$0xc4b040 .var "we2", 0, 0;
V_$0xc4b8c8 .var "wr_clk", 0, 0;
V_$0xc4b870 .var/i "wrp", 31, 0;
V_$0xc4c0c0 .var/i "x", 31, 0;
M_$0xc4c950 .mem "buffer", 7,0, 0,1024000;
S_0xc47ff8 .scope task, "rd_dc" "test.rd_dc", S_0xc1ce88;
 .timescale -9;
V_$0xc48068 .var/i "cnt", 31, 0;
V_$0xc48838 .var/i "n", 31, 0;
TD_test.rd_dc ;
    %wait E_0xc0e9a0;
    %set/v V_$0xc48838[0], 0, 32;
T_1.2 ;
    %load/v 8, V_$0xc48838[0], 32;
    %load/v 40, V_$0xc48068[0], 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_1.3, 5;
    %delay 10;
    %set V_$0xc4a778[0], 1;
    %wait E_0xc0e9a0;
    %delay 10;
    %set V_$0xc4a778[0], 0;
    %load/v 8, V_$0xc4af70[0], 32;
T_1.4 %cmp/u 0, 8, 32;
    %jmp/0xz T_1.5, 5;
    %add 8, 1, 32;
    %wait E_0xc0e9a0;
    %jmp T_1.4;
T_1.5 ;
    %load/v 8, V_$0xc48838[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc48838[0], 8, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0xc477b8 .scope task, "rd_sc" "test.rd_sc", S_0xc1ce88;
 .timescale -9;
V_$0xc47828 .var/i "cnt", 31, 0;
TD_test.rd_sc ;
    %wait E_0xc204d0;
    %set/v V_$0xc49b60[0], 0, 32;
T_2.6 ;
    %load/v 8, V_$0xc49b60[0], 32;
    %load/v 40, V_$0xc47828[0], 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_2.7, 5;
    %delay 10;
    %set V_$0xc4af18[0], 1;
    %wait E_0xc204d0;
    %delay 10;
    %set V_$0xc4af18[0], 0;
    %load/v 8, V_$0xc4af70[0], 32;
T_2.8 %cmp/u 0, 8, 32;
    %jmp/0xz T_2.9, 5;
    %add 8, 1, 32;
    %wait E_0xc204d0;
    %jmp T_2.8;
T_2.9 ;
    %load/v 8, V_$0xc49b60[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc49b60[0], 8, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0xc46fa0 .scope task, "rd_wr_dc" "test.rd_wr_dc", S_0xc1ce88;
 .timescale -9;
V_$0xc47010 .var/i "n", 31, 0;
TD_test.rd_wr_dc ;
    %mov 8, 0, 1;
    %mov 9, 1, 1;
    %mov 10, 0, 1;
    %mov 11, 1, 1;
    %mov 12, 0, 1;
T_3.10 %cmp/u 0, 8, 5;
    %jmp/0xz T_3.11, 5;
    %add 8, 1, 5;
    %wait E_0xc0e960;
    %jmp T_3.10;
T_3.11 ;
    %set/v V_$0xc47010[0], 0, 32;
T_3.12 ;
    %load/v 8, V_$0xc47010[0], 32;
    %mov 40, 0, 2;
    %mov 42, 1, 1;
    %mov 43, 0, 1;
    %mov 44, 1, 1;
    %mov 45, 0, 27;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_3.13, 5;
    %fork t_12, S_0xc46fa0;
    %wait E_0xc0e960;
    %wait E_0xc0e960;
    %set V_$0xc48068[0], 1;
    %set V_$0xc48068[1], 0;
    %set/v V_$0xc48068[2], 0, 30;
    %fork TD_test.rd_dc, S_0xc47ff8;
    %join;
    %join;
    %jmp t_11;
t_12 ;
    %set V_$0xc45e98[0], 1;
    %set V_$0xc45e98[1], 0;
    %set/v V_$0xc45e98[2], 0, 30;
    %fork TD_test.wr_dc, S_0xc45e28;
    %join;
    %end;
t_11 ;
    %load/v 8, V_$0xc47010[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc47010[0], 8, 32;
    %jmp T_3.12;
T_3.13 ;
    %mov 8, 0, 1;
    %mov 9, 1, 1;
    %mov 10, 0, 2;
    %mov 12, 1, 2;
    %mov 14, 0, 1;
T_3.14 %cmp/u 0, 8, 7;
    %jmp/0xz T_3.15, 5;
    %add 8, 1, 7;
    %wait E_0xc0e960;
    %jmp T_3.14;
T_3.15 ;
    %set/v V_$0xc47010[0], 0, 32;
T_3.16 ;
    %load/v 8, V_$0xc47010[0], 32;
    %mov 40, 0, 2;
    %mov 42, 1, 1;
    %mov 43, 0, 1;
    %mov 44, 1, 1;
    %mov 45, 0, 27;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_3.17, 5;
    %fork t_18, S_0xc46fa0;
    %wait E_0xc0e960;
    %wait E_0xc0e960;
    %wait E_0xc0e960;
    %set V_$0xc48068[0], 0;
    %set V_$0xc48068[1], 1;
    %set V_$0xc48068[2], 0;
    %set/v V_$0xc48068[3], 0, 29;
    %fork TD_test.rd_dc, S_0xc47ff8;
    %join;
    %join;
    %jmp t_17;
t_18 ;
    %set V_$0xc45e98[0], 0;
    %set V_$0xc45e98[1], 1;
    %set V_$0xc45e98[2], 0;
    %set/v V_$0xc45e98[3], 0, 29;
    %fork TD_test.wr_dc, S_0xc45e28;
    %join;
    %end;
t_17 ;
    %load/v 8, V_$0xc47010[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc47010[0], 8, 32;
    %jmp T_3.16;
T_3.17 ;
    %mov 8, 0, 1;
    %mov 9, 1, 1;
    %mov 10, 0, 2;
    %mov 12, 1, 2;
    %mov 14, 0, 1;
T_3.18 %cmp/u 0, 8, 7;
    %jmp/0xz T_3.19, 5;
    %add 8, 1, 7;
    %wait E_0xc0e960;
    %jmp T_3.18;
T_3.19 ;
    %set/v V_$0xc47010[0], 0, 32;
T_3.20 ;
    %load/v 8, V_$0xc47010[0], 32;
    %mov 40, 0, 2;
    %mov 42, 1, 1;
    %mov 43, 0, 1;
    %mov 44, 1, 1;
    %mov 45, 0, 27;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_3.21, 5;
    %fork t_24, S_0xc46fa0;
    %wait E_0xc0e960;
    %wait E_0xc0e960;
    %wait E_0xc0e960;
    %wait E_0xc0e960;
    %set/v V_$0xc48068[0], 1, 2;
    %set V_$0xc48068[2], 0;
    %set/v V_$0xc48068[3], 0, 29;
    %fork TD_test.rd_dc, S_0xc47ff8;
    %join;
    %join;
    %jmp t_23;
t_24 ;
    %set/v V_$0xc45e98[0], 1, 2;
    %set V_$0xc45e98[2], 0;
    %set/v V_$0xc45e98[3], 0, 29;
    %fork TD_test.wr_dc, S_0xc45e28;
    %join;
    %end;
t_23 ;
    %load/v 8, V_$0xc47010[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc47010[0], 8, 32;
    %jmp T_3.20;
T_3.21 ;
    %mov 8, 0, 1;
    %mov 9, 1, 1;
    %mov 10, 0, 2;
    %mov 12, 1, 2;
    %mov 14, 0, 1;
T_3.22 %cmp/u 0, 8, 7;
    %jmp/0xz T_3.23, 5;
    %add 8, 1, 7;
    %wait E_0xc0e960;
    %jmp T_3.22;
T_3.23 ;
    %set/v V_$0xc47010[0], 0, 32;
T_3.24 ;
    %load/v 8, V_$0xc47010[0], 32;
    %mov 40, 0, 2;
    %mov 42, 1, 1;
    %mov 43, 0, 1;
    %mov 44, 1, 1;
    %mov 45, 0, 27;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_3.25, 5;
    %fork t_30, S_0xc46fa0;
    %wait E_0xc0e960;
    %wait E_0xc0e960;
    %wait E_0xc0e960;
    %wait E_0xc0e960;
    %wait E_0xc0e960;
    %set/v V_$0xc48068[0], 0, 2;
    %set V_$0xc48068[2], 1;
    %set V_$0xc48068[3], 0;
    %set/v V_$0xc48068[4], 0, 28;
    %fork TD_test.rd_dc, S_0xc47ff8;
    %join;
    %join;
    %jmp t_29;
t_30 ;
    %set/v V_$0xc45e98[0], 0, 2;
    %set V_$0xc45e98[2], 1;
    %set V_$0xc45e98[3], 0;
    %set/v V_$0xc45e98[4], 0, 28;
    %fork TD_test.wr_dc, S_0xc45e28;
    %join;
    %end;
t_29 ;
    %load/v 8, V_$0xc47010[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc47010[0], 8, 32;
    %jmp T_3.24;
T_3.25 ;
    %mov 8, 0, 1;
    %mov 9, 1, 1;
    %mov 10, 0, 2;
    %mov 12, 1, 2;
    %mov 14, 0, 1;
T_3.26 %cmp/u 0, 8, 7;
    %jmp/0xz T_3.27, 5;
    %add 8, 1, 7;
    %wait E_0xc0e960;
    %jmp T_3.26;
T_3.27 ;
    %end;
S_0xc46f30 .scope task, "rd_wr_sc" "test.rd_wr_sc", S_0xc1ce88;
 .timescale -9;
TD_test.rd_wr_sc ;
    %mov 8, 0, 1;
    %mov 9, 1, 1;
    %mov 10, 0, 1;
    %mov 11, 1, 1;
    %mov 12, 0, 1;
T_4.28 %cmp/u 0, 8, 5;
    %jmp/0xz T_4.29, 5;
    %add 8, 1, 5;
    %wait E_0xc204d0;
    %jmp T_4.28;
T_4.29 ;
    %set/v V_$0xc49b60[0], 0, 32;
T_4.30 ;
    %load/v 8, V_$0xc49b60[0], 32;
    %mov 40, 0, 1;
    %mov 41, 1, 1;
    %mov 42, 0, 1;
    %mov 43, 1, 1;
    %mov 44, 0, 28;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_4.31, 5;
    %wait E_0xc204d0;
    %delay 10;
    %set V_$0xc4af18[0], 0;
    %set V_$0xc4b818[0], 1;
    %vpi_func "$random", 8, 32;
    %set/v V_$0xc49110[0], 8, 8;
    %wait E_0xc204d0;
    %delay 10;
    %set V_$0xc4b818[0], 0;
    %set/v V_$0xc49110[0], 2, 8;
    %set V_$0xc4af18[0], 1;
    %load/v 8, V_$0xc49b60[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc49b60[0], 8, 32;
    %jmp T_4.30;
T_4.31 ;
    %wait E_0xc204d0;
    %delay 10;
    %set V_$0xc4af18[0], 0;
    %mov 8, 0, 1;
    %mov 9, 1, 1;
    %mov 10, 0, 1;
    %mov 11, 1, 1;
    %mov 12, 0, 1;
T_4.32 %cmp/u 0, 8, 5;
    %jmp/0xz T_4.33, 5;
    %add 8, 1, 5;
    %wait E_0xc204d0;
    %jmp T_4.32;
T_4.33 ;
    %set/v V_$0xc49b60[0], 0, 32;
T_4.34 ;
    %load/v 8, V_$0xc49b60[0], 32;
    %mov 40, 0, 1;
    %mov 41, 1, 1;
    %mov 42, 0, 1;
    %mov 43, 1, 1;
    %mov 44, 0, 28;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_4.35, 5;
    %wait E_0xc204d0;
    %delay 10;
    %set V_$0xc4b818[0], 1;
    %vpi_func "$random", 8, 32;
    %set/v V_$0xc49110[0], 8, 8;
    %wait E_0xc204d0;
    %delay 10;
    %vpi_func "$random", 8, 32;
    %set/v V_$0xc49110[0], 8, 8;
    %wait E_0xc204d0;
    %delay 10;
    %set V_$0xc4b818[0], 0;
    %set/v V_$0xc49110[0], 2, 8;
    %set V_$0xc4af18[0], 1;
    %wait E_0xc204d0;
    %wait E_0xc204d0;
    %delay 10;
    %set V_$0xc4af18[0], 0;
    %load/v 8, V_$0xc49b60[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc49b60[0], 8, 32;
    %jmp T_4.34;
T_4.35 ;
    %set/v V_$0xc49b60[0], 0, 32;
T_4.36 ;
    %load/v 8, V_$0xc49b60[0], 32;
    %mov 40, 0, 1;
    %mov 41, 1, 1;
    %mov 42, 0, 1;
    %mov 43, 1, 1;
    %mov 44, 0, 28;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_4.37, 5;
    %wait E_0xc204d0;
    %delay 10;
    %set V_$0xc4b818[0], 1;
    %vpi_func "$random", 8, 32;
    %set/v V_$0xc49110[0], 8, 8;
    %wait E_0xc204d0;
    %delay 10;
    %vpi_func "$random", 8, 32;
    %set/v V_$0xc49110[0], 8, 8;
    %wait E_0xc204d0;
    %delay 10;
    %vpi_func "$random", 8, 32;
    %set/v V_$0xc49110[0], 8, 8;
    %wait E_0xc204d0;
    %delay 10;
    %set V_$0xc4b818[0], 0;
    %set/v V_$0xc49110[0], 2, 8;
    %set V_$0xc4af18[0], 1;
    %wait E_0xc204d0;
    %wait E_0xc204d0;
    %wait E_0xc204d0;
    %delay 10;
    %set V_$0xc4af18[0], 0;
    %load/v 8, V_$0xc49b60[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc49b60[0], 8, 32;
    %jmp T_4.36;
T_4.37 ;
    %set/v V_$0xc49b60[0], 0, 32;
T_4.38 ;
    %load/v 8, V_$0xc49b60[0], 32;
    %mov 40, 0, 1;
    %mov 41, 1, 1;
    %mov 42, 0, 1;
    %mov 43, 1, 1;
    %mov 44, 0, 28;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_4.39, 5;
    %wait E_0xc204d0;
    %delay 10;
    %set V_$0xc4b818[0], 1;
    %vpi_func "$random", 8, 32;
    %set/v V_$0xc49110[0], 8, 8;
    %wait E_0xc204d0;
    %delay 10;
    %vpi_func "$random", 8, 32;
    %set/v V_$0xc49110[0], 8, 8;
    %wait E_0xc204d0;
    %delay 10;
    %vpi_func "$random", 8, 32;
    %set/v V_$0xc49110[0], 8, 8;
    %wait E_0xc204d0;
    %delay 10;
    %vpi_func "$random", 8, 32;
    %set/v V_$0xc49110[0], 8, 8;
    %wait E_0xc204d0;
    %delay 10;
    %set V_$0xc4b818[0], 0;
    %set/v V_$0xc49110[0], 2, 8;
    %set V_$0xc4af18[0], 1;
    %wait E_0xc204d0;
    %wait E_0xc204d0;
    %wait E_0xc204d0;
    %wait E_0xc204d0;
    %delay 10;
    %set V_$0xc4af18[0], 0;
    %load/v 8, V_$0xc49b60[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc49b60[0], 8, 32;
    %jmp T_4.38;
T_4.39 ;
    %end;
S_0xc46ec0 .scope task, "test_dc_fifo" "test.test_dc_fifo", S_0xc1ce88;
 .timescale -9;
TD_test.test_dc_fifo ;
    %vpi_call "$display", "\n\n";
    %vpi_call "$display", "*****************************************************";
    %vpi_call "$display", "*** DC FIFO Sanity Test                           ***";
    %vpi_call "$display", "*****************************************************\n";
    %set/v V_$0xc4af70[0], 0, 32;
T_5.40 ;
    %load/v 8, V_$0xc4af70[0], 32;
    %mov 40, 1, 1;
    %mov 41, 0, 1;
    %mov 42, 1, 1;
    %mov 43, 0, 29;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_5.41, 5;
    %set V_$0xc49f50[0], 0;
    %set V_$0xc49f50[1], 1;
    %set V_$0xc49f50[2], 0;
    %set V_$0xc49f50[3], 1;
    %set/v V_$0xc49f50[4], 0, 28;
T_5.42 ;
    %load/v 8, V_$0xc49f50[0], 32;
    %mov 40, 0, 2;
    %mov 42, 1, 1;
    %mov 43, 0, 2;
    %mov 45, 1, 2;
    %mov 47, 0, 25;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_5.43, 5;
    %vpi_call "$display", "rwd=%0d, rcp=%0d", V_$0xc4af70, V_$0xc49f50;
    %vpi_call "$display", "pass 0 ...";
    %set/v V_$0xc4c0c0[0], 0, 32;
T_5.44 ;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %mov 40, 0, 8;
    %mov 48, 1, 1;
    %mov 49, 0, 23;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_5.45, 5;
    %fork TD_test.rd_wr_dc, S_0xc46fa0;
    %join;
    %set V_$0xc45e98[0], 1;
    %set V_$0xc45e98[1], 0;
    %set/v V_$0xc45e98[2], 0, 30;
    %fork TD_test.wr_dc, S_0xc45e28;
    %join;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc4c0c0[0], 8, 32;
    %jmp T_5.44;
T_5.45 ;
    %vpi_call "$display", "pass 1 ...";
    %set/v V_$0xc4c0c0[0], 0, 32;
T_5.46 ;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %mov 40, 0, 8;
    %mov 48, 1, 1;
    %mov 49, 0, 23;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_5.47, 5;
    %fork TD_test.rd_wr_dc, S_0xc46fa0;
    %join;
    %set V_$0xc48068[0], 1;
    %set V_$0xc48068[1], 0;
    %set/v V_$0xc48068[2], 0, 30;
    %fork TD_test.rd_dc, S_0xc47ff8;
    %join;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc4c0c0[0], 8, 32;
    %jmp T_5.46;
T_5.47 ;
    %vpi_call "$display", "pass 2 ...";
    %set/v V_$0xc4c0c0[0], 0, 32;
T_5.48 ;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %mov 40, 0, 8;
    %mov 48, 1, 1;
    %mov 49, 0, 23;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_5.49, 5;
    %fork TD_test.rd_wr_dc, S_0xc46fa0;
    %join;
    %set V_$0xc45e98[0], 1;
    %set V_$0xc45e98[1], 0;
    %set/v V_$0xc45e98[2], 0, 30;
    %fork TD_test.wr_dc, S_0xc45e28;
    %join;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc4c0c0[0], 8, 32;
    %jmp T_5.48;
T_5.49 ;
    %vpi_call "$display", "pass 3 ...";
    %set/v V_$0xc4c0c0[0], 0, 32;
T_5.50 ;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %mov 40, 0, 8;
    %mov 48, 1, 1;
    %mov 49, 0, 23;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_5.51, 5;
    %fork TD_test.rd_wr_dc, S_0xc46fa0;
    %join;
    %set V_$0xc48068[0], 1;
    %set V_$0xc48068[1], 0;
    %set/v V_$0xc48068[2], 0, 30;
    %fork TD_test.rd_dc, S_0xc47ff8;
    %join;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc4c0c0[0], 8, 32;
    %jmp T_5.50;
T_5.51 ;
    %load/v 8, V_$0xc49f50[0], 32;
    %addi 8, 10, 32;
    %set/v V_$0xc49f50[0], 8, 32;
    %jmp T_5.42;
T_5.43 ;
    %load/v 8, V_$0xc4af70[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc4af70[0], 8, 32;
    %jmp T_5.40;
T_5.41 ;
    %vpi_call "$display", "";
    %vpi_call "$display", "*****************************************************";
    %vpi_call "$display", "*** DC FIFO Sanity Test DONE                      ***";
    %vpi_call "$display", "*****************************************************\n";
    %end;
S_0xc46e50 .scope task, "test_sc_fifo" "test.test_sc_fifo", S_0xc1ce88;
 .timescale -9;
TD_test.test_sc_fifo ;
    %vpi_call "$display", "\n\n";
    %vpi_call "$display", "*****************************************************";
    %vpi_call "$display", "*** SC FIFO Sanity Test                           ***";
    %vpi_call "$display", "*****************************************************\n";
    %set/v V_$0xc4af70[0], 0, 32;
T_6.52 ;
    %load/v 8, V_$0xc4af70[0], 32;
    %mov 40, 1, 1;
    %mov 41, 0, 1;
    %mov 42, 1, 1;
    %mov 43, 0, 29;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_6.53, 5;
    %vpi_call "$display", "rwd=%0d", V_$0xc4af70;
    %vpi_call "$display", "pass 0 ...";
    %set/v V_$0xc4c0c0[0], 0, 32;
T_6.54 ;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %mov 40, 0, 8;
    %mov 48, 1, 1;
    %mov 49, 0, 23;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_6.55, 5;
    %fork TD_test.rd_wr_sc, S_0xc46f30;
    %join;
    %set V_$0xc45690[0], 1;
    %set V_$0xc45690[1], 0;
    %set/v V_$0xc45690[2], 0, 30;
    %fork TD_test.wr_sc, S_0xc45538;
    %join;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc4c0c0[0], 8, 32;
    %jmp T_6.54;
T_6.55 ;
    %vpi_call "$display", "pass 1 ...";
    %set/v V_$0xc4c0c0[0], 0, 32;
T_6.56 ;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %mov 40, 0, 8;
    %mov 48, 1, 1;
    %mov 49, 0, 23;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_6.57, 5;
    %fork TD_test.rd_wr_sc, S_0xc46f30;
    %join;
    %set V_$0xc47828[0], 1;
    %set V_$0xc47828[1], 0;
    %set/v V_$0xc47828[2], 0, 30;
    %fork TD_test.rd_sc, S_0xc477b8;
    %join;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc4c0c0[0], 8, 32;
    %jmp T_6.56;
T_6.57 ;
    %vpi_call "$display", "pass 2 ...";
    %set/v V_$0xc4c0c0[0], 0, 32;
T_6.58 ;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %mov 40, 0, 8;
    %mov 48, 1, 1;
    %mov 49, 0, 23;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_6.59, 5;
    %fork TD_test.rd_wr_sc, S_0xc46f30;
    %join;
    %set V_$0xc45690[0], 1;
    %set V_$0xc45690[1], 0;
    %set/v V_$0xc45690[2], 0, 30;
    %fork TD_test.wr_sc, S_0xc45538;
    %join;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc4c0c0[0], 8, 32;
    %jmp T_6.58;
T_6.59 ;
    %vpi_call "$display", "pass 3 ...";
    %set/v V_$0xc4c0c0[0], 0, 32;
T_6.60 ;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %mov 40, 0, 8;
    %mov 48, 1, 1;
    %mov 49, 0, 23;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_6.61, 5;
    %fork TD_test.rd_wr_sc, S_0xc46f30;
    %join;
    %set V_$0xc47828[0], 1;
    %set V_$0xc47828[1], 0;
    %set/v V_$0xc47828[2], 0, 30;
    %fork TD_test.rd_sc, S_0xc477b8;
    %join;
    %load/v 8, V_$0xc4c0c0[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc4c0c0[0], 8, 32;
    %jmp T_6.60;
T_6.61 ;
    %load/v 8, V_$0xc4af70[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc4af70[0], 8, 32;
    %jmp T_6.52;
T_6.53 ;
    %vpi_call "$display", "";
    %vpi_call "$display", "*****************************************************";
    %vpi_call "$display", "*** SC FIFO Sanity Test DONE                      ***";
    %vpi_call "$display", "*****************************************************\n";
    %end;
S_0xc45e28 .scope task, "wr_dc" "test.wr_dc", S_0xc1ce88;
 .timescale -9;
V_$0xc45e98 .var/i "cnt", 31, 0;
V_$0xc46668 .var/i "n", 31, 0;
TD_test.wr_dc ;
    %wait E_0xc0e960;
    %set/v V_$0xc46668[0], 0, 32;
T_7.62 ;
    %load/v 8, V_$0xc46668[0], 32;
    %load/v 40, V_$0xc45e98[0], 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_7.63, 5;
    %delay 10;
    %set V_$0xc4b040[0], 1;
    %vpi_func "$random", 8, 32;
    %set/v V_$0xc49298[0], 8, 8;
    %wait E_0xc0e960;
    %delay 10;
    %set V_$0xc4b040[0], 0;
    %set/v V_$0xc49298[0], 2, 8;
    %load/v 8, V_$0xc4af70[0], 32;
T_7.64 %cmp/u 0, 8, 32;
    %jmp/0xz T_7.65, 5;
    %add 8, 1, 32;
    %wait E_0xc0e960;
    %jmp T_7.64;
T_7.65 ;
    %load/v 8, V_$0xc46668[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc46668[0], 8, 32;
    %jmp T_7.62;
T_7.63 ;
    %end;
S_0xc45538 .scope task, "wr_sc" "test.wr_sc", S_0xc1ce88;
 .timescale -9;
V_$0xc45690 .var/i "cnt", 31, 0;
TD_test.wr_sc ;
    %wait E_0xc204d0;
    %set/v V_$0xc49b60[0], 0, 32;
T_8.66 ;
    %load/v 8, V_$0xc49b60[0], 32;
    %load/v 40, V_$0xc45690[0], 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_8.67, 5;
    %delay 10;
    %set V_$0xc4b818[0], 1;
    %vpi_func "$random", 8, 32;
    %set/v V_$0xc49110[0], 8, 8;
    %wait E_0xc204d0;
    %delay 10;
    %set V_$0xc4b818[0], 0;
    %set/v V_$0xc49110[0], 2, 8;
    %load/v 8, V_$0xc4af70[0], 32;
T_8.68 %cmp/u 0, 8, 32;
    %jmp/0xz T_8.69, 5;
    %add 8, 1, 32;
    %wait E_0xc204d0;
    %jmp T_8.68;
T_8.69 ;
    %load/v 8, V_$0xc49b60[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc49b60[0], 8, 32;
    %jmp T_8.66;
T_8.67 ;
    %end;
S_0xc28528 .scope module, "u0" "generic_fifo_sc_b", S_0xc1ce88;
 .timescale -9;
L_0xc4eb28 .functor XOR, V_$0xc44b90[8], V_$0xc447d0[8], C<0>, C<0>;
L_0xc4eb58 .functor AND, L_test.u0._s33, L_0xc4eb28, C<1>, C<1>;
L_0xc507c0 .functor NOT, V_$0xc4aff0[0], C<0>, C<0>, C<0>;
L_0xc508d0 .functor NOT, V_$0xc4aff0[0], C<0>, C<0>, C<0>;
L_0xc50920 .functor NOT, L_test.u0._s46, C<0>, C<0>, C<0>;
V_$0xc43c48 .net "clk", 0, 0, V_$0xc48ff8[0];
V_$0xc43ca0 .net "clr", 0, 0, V_$0xc49070[0];
V_$0xc43cd0 .net "diff", 8, 0, L_0xc4eb88[0], L_0xc4eb88[1], L_0xc4eb88[2], L_0xc4eb88[3], L_0xc4eb88[4], L_0xc4eb88[5], L_0xc4eb88[6], L_0xc4eb88[7], L_0xc4eb88[8];
V_$0xc43ec8 .var "diff_r", 8, 0;
V_$0xc44118 .net "din", 7, 0, V_$0xc49110[0], V_$0xc49110[1], V_$0xc49110[2], V_$0xc49110[3], V_$0xc49110[4], V_$0xc49110[5], V_$0xc49110[6], V_$0xc49110[7];
V_$0xc44288 .net "dout", 7, 0, L_0xc50280, L_0xc50440, L_0xc504e0, L_0xc50548, L_0xc505e8, L_0xc50598, L_0xc50690, L_0xc50700;
V_$0xc44400 .net "empty", 0, 0, L_test.u0._s29;
V_$0xc44430 .net "empty_n", 0, 0, L_test.u0._s44;
V_$0xc444a0 .var "empty_n_r", 0, 0;
V_$0xc444d0 .var "empty_r", 0, 0;
V_$0xc44548 .net "full", 0, 0, L_0xc4eb58;
V_$0xc44578 .net "full_n", 0, 0, L_0xc50920;
V_$0xc44500 .var "full_n_r", 0, 0;
V_$0xc44610 .var "full_r", 0, 0;
V_$0xc445a8 .var "level", 1, 0;
V_$0xc446f8 .net "re", 0, 0, L_0xc4f028;
V_$0xc44650 .var "re_r", 0, 0;
V_$0xc447d0 .var "rp", 8, 0;
V_$0xc44728 .net "rp_pl1", 8, 0, L_0xc4d2c0[0], L_0xc4d2c0[1], L_0xc4d2c0[2], L_0xc4d2c0[3], L_0xc4d2c0[4], L_0xc4d2c0[5], L_0xc4d2c0[6], L_0xc4d2c0[7], L_0xc4d2c0[8];
V_$0xc44b48 .net "rst", 0, 0, V_$0xc4aff0[0];
V_$0xc44820 .net "we", 0, 0, L_0xc4e5d0;
V_$0xc44bf0 .var "we_r", 0, 0;
V_$0xc44b90 .var "wp", 8, 0;
V_$0xc44dc0 .net "wp_pl1", 8, 0, L_0xc45328[0], L_0xc45328[1], L_0xc45328[2], L_0xc45328[3], L_0xc45328[4], L_0xc45328[5], L_0xc45328[6], L_0xc45328[7], L_0xc45328[8];
L_0xc45328 .arith/sum 9, V_$0xc44b90[0], V_$0xc44b90[1], V_$0xc44b90[2], V_$0xc44b90[3], V_$0xc44b90[4], V_$0xc44b90[5], V_$0xc44b90[6], V_$0xc44b90[7], V_$0xc44b90[8], C<1>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>;
L_0xc4d2c0 .arith/sum 9, V_$0xc447d0[0], V_$0xc447d0[1], V_$0xc447d0[2], V_$0xc447d0[3], V_$0xc447d0[4], V_$0xc447d0[5], V_$0xc447d0[6], V_$0xc447d0[7], V_$0xc447d0[8], C<1>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>;
L_test.u0._s29 .cmp/eq 9, V_$0xc44b90[0], V_$0xc44b90[1], V_$0xc44b90[2], V_$0xc44b90[3], V_$0xc44b90[4], V_$0xc44b90[5], V_$0xc44b90[6], V_$0xc44b90[7], V_$0xc44b90[8], V_$0xc447d0[0], V_$0xc447d0[1], V_$0xc447d0[2], V_$0xc447d0[3], V_$0xc447d0[4], V_$0xc447d0[5], V_$0xc447d0[6], V_$0xc447d0[7], V_$0xc447d0[8];
L_test.u0._s33 .cmp/eq 8, V_$0xc44b90[0], V_$0xc44b90[1], V_$0xc44b90[2], V_$0xc44b90[3], V_$0xc44b90[4], V_$0xc44b90[5], V_$0xc44b90[6], V_$0xc44b90[7], V_$0xc447d0[0], V_$0xc447d0[1], V_$0xc447d0[2], V_$0xc447d0[3], V_$0xc447d0[4], V_$0xc447d0[5], V_$0xc447d0[6], V_$0xc447d0[7];
L_0xc4eb88 .arith/sub 9, V_$0xc44b90[0], V_$0xc44b90[1], V_$0xc44b90[2], V_$0xc44b90[3], V_$0xc44b90[4], V_$0xc44b90[5], V_$0xc44b90[6], V_$0xc44b90[7], V_$0xc44b90[8], V_$0xc447d0[0], V_$0xc447d0[1], V_$0xc447d0[2], V_$0xc447d0[3], V_$0xc447d0[4], V_$0xc447d0[5], V_$0xc447d0[6], V_$0xc447d0[7], V_$0xc447d0[8];
L_test.u0._s44 .cmp/gt 9, C<1>, C<0>, C<0>, C<1>, C<0>, C<0>, C<0>, C<0>, C<0>, L_0xc4eb88[0], L_0xc4eb88[1], L_0xc4eb88[2], L_0xc4eb88[3], L_0xc4eb88[4], L_0xc4eb88[5], L_0xc4eb88[6], L_0xc4eb88[7], L_0xc4eb88[8];
L_test.u0._s46 .cmp/gt 9, C<0>, C<0>, C<0>, C<1>, C<1>, C<1>, C<1>, C<1>, C<0>, L_0xc4eb88[0], L_0xc4eb88[1], L_0xc4eb88[2], L_0xc4eb88[3], L_0xc4eb88[4], L_0xc4eb88[5], L_0xc4eb88[6], L_0xc4eb88[7], L_0xc4eb88[8];
S_0xc28658 .scope module, "u0" "generic_dpram", S_0xc28528;
 .timescale -9;
L_0xc50280 .functor BUFIF1, V_$0xc43090[0], C<1>, C<0>, C<0>;
L_0xc50440 .functor BUFIF1, V_$0xc43090[1], C<1>, C<0>, C<0>;
L_0xc504e0 .functor BUFIF1, V_$0xc43090[2], C<1>, C<0>, C<0>;
L_0xc50548 .functor BUFIF1, V_$0xc43090[3], C<1>, C<0>, C<0>;
L_0xc505e8 .functor BUFIF1, V_$0xc43090[4], C<1>, C<0>, C<0>;
L_0xc50598 .functor BUFIF1, V_$0xc43090[5], C<1>, C<0>, C<0>;
L_0xc50690 .functor BUFIF1, V_$0xc43090[6], C<1>, C<0>, C<0>;
L_0xc50700 .functor BUFIF1, V_$0xc43090[7], C<1>, C<0>, C<0>;
V_$0xc42c50 .net "di", 7, 0, V_$0xc49110[0], V_$0xc49110[1], V_$0xc49110[2], V_$0xc49110[3], V_$0xc49110[4], V_$0xc49110[5], V_$0xc49110[6], V_$0xc49110[7];
V_$0xc42e78 .net "do", 7, 0, L_0xc50280, L_0xc50440, L_0xc504e0, L_0xc50548, L_0xc505e8, L_0xc50598, L_0xc50690, L_0xc50700;
V_$0xc43090 .var "do_reg", 7, 0;
V_$0xc432a8 .net "oe", 0, 0, C<1>;
V_$0xc43318 .net "raddr", 7, 0, V_$0xc447d0[0], V_$0xc447d0[1], V_$0xc447d0[2], V_$0xc447d0[3], V_$0xc447d0[4], V_$0xc447d0[5], V_$0xc447d0[6], V_$0xc447d0[7];
V_$0xc43530 .net "rce", 0, 0, C<1>;
V_$0xc435a0 .net "rclk", 0, 0, V_$0xc48ff8[0];
V_$0xc43608 .net "rrst", 0, 0, L_0xc507c0;
V_$0xc43698 .net "waddr", 7, 0, V_$0xc44b90[0], V_$0xc44b90[1], V_$0xc44b90[2], V_$0xc44b90[3], V_$0xc44b90[4], V_$0xc44b90[5], V_$0xc44b90[6], V_$0xc44b90[7];
V_$0xc43890 .net "wce", 0, 0, C<1>;
V_$0xc43918 .net "wclk", 0, 0, V_$0xc48ff8[0];
V_$0xc43968 .net "we", 0, 0, L_0xc4e5d0;
V_$0xc439d0 .net "wrst", 0, 0, L_0xc508d0;
E_0xc204d0 .event posedge, V_$0xc48ff8[0];
M_$0xc43c28 .mem "mem", 7,0, 0,255;
S_0xc20510 .scope task, "print_ram" "test.u0.u0.print_ram", S_0xc28658;
 .timescale -9;
V_$0xc29650 .var "finish", 7, 0;
V_$0xc273d8 .var/i "rnum", 31, 0;
V_$0xc42a38 .var "start", 7, 0;
TD_test.u0.u0.print_ram ;
    %load/v 8, V_$0xc42a38[0], 8;
    %set/v V_$0xc273d8[0], 8, 8;
    %set/v V_$0xc273d8[8], 0, 24;
T_9.70 ;
    %load/v 8, V_$0xc273d8[0], 32;
    %load/v 40, V_$0xc29650[0], 8;
    %mov 48, 0, 24;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz T_9.71, 5;
    %ix/get 3, 8, 32;
    %ix/mul 3, 8;
    %load/m  8, M_$0xc43c28;
    %ix/add 3, 1;
    %load/m  9, M_$0xc43c28;
    %ix/add 3, 1;
    %load/m  10, M_$0xc43c28;
    %ix/add 3, 1;
    %load/m  11, M_$0xc43c28;
    %ix/add 3, 1;
    %load/m  12, M_$0xc43c28;
    %ix/add 3, 1;
    %load/m  13, M_$0xc43c28;
    %ix/add 3, 1;
    %load/m  14, M_$0xc43c28;
    %ix/add 3, 1;
    %load/m  15, M_$0xc43c28;
    %vpi_call "$display", "Addr %h = %h", V_$0xc273d8, T<8,8,u>;
    %load/v 8, V_$0xc273d8[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc273d8[0], 8, 32;
    %jmp T_9.70;
T_9.71 ;
    %end;
S_0xc0d978 .scope module, "u1" "generic_fifo_dc", S_0xc1ce88;
 .timescale -9;
L_0xc50e20 .functor NOT, V_$0xc4aff0[0], C<0>, C<0>, C<0>;
L_0xc50e50 .functor NOT, V_$0xc4aff0[0], C<0>, C<0>, C<0>;
V_$0xc20eb0 .net "clr", 0, 0, V_$0xc49070[0];
V_$0xc27b70 .net "diff", 8, 0, L_0xc4f4b8[0], L_0xc4f4b8[1], L_0xc4f4b8[2], L_0xc4f4b8[3], L_0xc4f4b8[4], L_0xc4f4b8[5], L_0xc4f4b8[6], L_0xc4f4b8[7], L_0xc4f4b8[8];
V_$0xc242f0 .var "diff_r1", 8, 0;
V_$0xc27f40 .var "diff_r2", 8, 0;
V_$0xc20b90 .net "din", 7, 0, V_$0xc49298[0], V_$0xc49298[1], V_$0xc49298[2], V_$0xc49298[3], V_$0xc49298[4], V_$0xc49298[5], V_$0xc49298[6], V_$0xc49298[7];
V_$0xc025e8 .net "dout", 7, 0, L_0xc4fbf0, L_0xc50aa0, L_0xc50b40, L_0xc50ba8, L_0xc50c48, L_0xc50bf8, L_0xc50cf0, L_0xc50d60;
V_$0xc29ec8 .var "empty", 0, 0;
V_$0xc29ef8 .var "empty_n", 0, 0;
V_$0xc29f50 .var "full", 0, 0;
V_$0xc02310 .var "full_n", 0, 0;
V_$0xc02370 .var "level", 1, 0;
V_$0xc023a0 .net "rd_clk", 0, 0, V_$0xc4a710[0];
V_$0xc02340 .net "re", 0, 0, L_0xc4fb48;
V_$0xc02420 .var "re_r", 0, 0;
V_$0xc024a8 .var "rp", 8, 0;
V_$0xc1cd10 .net "rp_pl1", 8, 0, L_0xc20400[0], L_0xc20400[1], L_0xc20400[2], L_0xc20400[3], L_0xc20400[4], L_0xc20400[5], L_0xc20400[6], L_0xc20400[7], L_0xc20400[8];
V_$0xbff588 .var "rp_s", 8, 0;
V_$0xbfe7c8 .net "rst", 0, 0, V_$0xc4aff0[0];
V_$0xc1cd50 .net "we", 0, 0, L_0xc4fb18;
V_$0xbfd878 .var "we_r", 0, 0;
V_$0xbfd900 .var "wp", 8, 0;
V_$0xbfc2d0 .net "wp_pl1", 8, 0, L_0xc4e4c0[0], L_0xc4e4c0[1], L_0xc4e4c0[2], L_0xc4e4c0[3], L_0xc4e4c0[4], L_0xc4e4c0[5], L_0xc4e4c0[6], L_0xc4e4c0[7], L_0xc4e4c0[8];
V_$0xc21088 .var "wp_s", 8, 0;
V_$0xc1f398 .net "wr_clk", 0, 0, V_$0xc4b8c8[0];
L_0xc4e4c0 .arith/sum 9, V_$0xbfd900[0], V_$0xbfd900[1], V_$0xbfd900[2], V_$0xbfd900[3], V_$0xbfd900[4], V_$0xbfd900[5], V_$0xbfd900[6], V_$0xbfd900[7], V_$0xbfd900[8], C<1>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>;
L_0xc20400 .arith/sum 9, V_$0xc024a8[0], V_$0xc024a8[1], V_$0xc024a8[2], V_$0xc024a8[3], V_$0xc024a8[4], V_$0xc024a8[5], V_$0xc024a8[6], V_$0xc024a8[7], V_$0xc024a8[8], C<1>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>, C<0>;
L_0xc4f4b8 .arith/sub 9, V_$0xbfd900[0], V_$0xbfd900[1], V_$0xbfd900[2], V_$0xbfd900[3], V_$0xbfd900[4], V_$0xbfd900[5], V_$0xbfd900[6], V_$0xbfd900[7], V_$0xbfd900[8], V_$0xc024a8[0], V_$0xc024a8[1], V_$0xc024a8[2], V_$0xc024a8[3], V_$0xc024a8[4], V_$0xc024a8[5], V_$0xc024a8[6], V_$0xc024a8[7], V_$0xc024a8[8];
S_0xc0e210 .scope module, "u0" "generic_dpram", S_0xc0d978;
 .timescale -9;
L_0xc4fbf0 .functor BUFIF1, V_$0xc2cf18[0], C<1>, C<0>, C<0>;
L_0xc50aa0 .functor BUFIF1, V_$0xc2cf18[1], C<1>, C<0>, C<0>;
L_0xc50b40 .functor BUFIF1, V_$0xc2cf18[2], C<1>, C<0>, C<0>;
L_0xc50ba8 .functor BUFIF1, V_$0xc2cf18[3], C<1>, C<0>, C<0>;
L_0xc50c48 .functor BUFIF1, V_$0xc2cf18[4], C<1>, C<0>, C<0>;
L_0xc50bf8 .functor BUFIF1, V_$0xc2cf18[5], C<1>, C<0>, C<0>;
L_0xc50cf0 .functor BUFIF1, V_$0xc2cf18[6], C<1>, C<0>, C<0>;
L_0xc50d60 .functor BUFIF1, V_$0xc2cf18[7], C<1>, C<0>, C<0>;
V_$0xc2b060 .net "di", 7, 0, V_$0xc49298[0], V_$0xc49298[1], V_$0xc49298[2], V_$0xc49298[3], V_$0xc49298[4], V_$0xc49298[5], V_$0xc49298[6], V_$0xc49298[7];
V_$0xc2bee0 .net "do", 7, 0, L_0xc4fbf0, L_0xc50aa0, L_0xc50b40, L_0xc50ba8, L_0xc50c48, L_0xc50bf8, L_0xc50cf0, L_0xc50d60;
V_$0xc2cf18 .var "do_reg", 7, 0;
V_$0xc036b0 .net "oe", 0, 0, C<1>;
V_$0xc03d08 .net "raddr", 7, 0, V_$0xc024a8[0], V_$0xc024a8[1], V_$0xc024a8[2], V_$0xc024a8[3], V_$0xc024a8[4], V_$0xc024a8[5], V_$0xc024a8[6], V_$0xc024a8[7];
V_$0xc06638 .net "rce", 0, 0, C<1>;
V_$0xc06880 .net "rclk", 0, 0, V_$0xc4a710[0];
V_$0xc09508 .net "rrst", 0, 0, L_0xc50e20;
V_$0xc09fe8 .net "waddr", 7, 0, V_$0xbfd900[0], V_$0xbfd900[1], V_$0xbfd900[2], V_$0xbfd900[3], V_$0xbfd900[4], V_$0xbfd900[5], V_$0xbfd900[6], V_$0xbfd900[7];
V_$0xc22f38 .net "wce", 0, 0, C<1>;
V_$0xc27dc8 .net "wclk", 0, 0, V_$0xc4b8c8[0];
V_$0xc27e08 .net "we", 0, 0, L_0xc4fb18;
V_$0xc22f68 .net "wrst", 0, 0, L_0xc50e50;
E_0xc0e960 .event posedge, V_$0xc4b8c8[0];
E_0xc0e9a0 .event posedge, V_$0xc4a710[0];
M_$0xbfcea8 .mem "mem", 7,0, 0,255;
S_0xc0ebd0 .scope task, "print_ram" "test.u1.u0.print_ram", S_0xc0e210;
 .timescale -9;
V_$0xc0e0e8 .var "finish", 7, 0;
V_$0xc0f558 .var/i "rnum", 31, 0;
V_$0xc24c60 .var "start", 7, 0;
TD_test.u1.u0.print_ram ;
    %load/v 8, V_$0xc24c60[0], 8;
    %set/v V_$0xc0f558[0], 8, 8;
    %set/v V_$0xc0f558[8], 0, 24;
T_10.72 ;
    %load/v 8, V_$0xc0f558[0], 32;
    %load/v 40, V_$0xc0e0e8[0], 8;
    %mov 48, 0, 24;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz T_10.73, 5;
    %ix/get 3, 8, 32;
    %ix/mul 3, 8;
    %load/m  8, M_$0xbfcea8;
    %ix/add 3, 1;
    %load/m  9, M_$0xbfcea8;
    %ix/add 3, 1;
    %load/m  10, M_$0xbfcea8;
    %ix/add 3, 1;
    %load/m  11, M_$0xbfcea8;
    %ix/add 3, 1;
    %load/m  12, M_$0xbfcea8;
    %ix/add 3, 1;
    %load/m  13, M_$0xbfcea8;
    %ix/add 3, 1;
    %load/m  14, M_$0xbfcea8;
    %ix/add 3, 1;
    %load/m  15, M_$0xbfcea8;
    %vpi_call "$display", "Addr %h = %h", V_$0xc0f558, T<8,8,u>;
    %load/v 8, V_$0xc0f558[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc0f558[0], 8, 32;
    %jmp T_10.72;
T_10.73 ;
    %end;
    .scope S_0xc2da60;
T_11 ;
    %wait E_0xbde8a8;
    %load  8, V_$0xc1b428[0];
    %jmp/0xz  T_11.0, 8;
    %load  8, V_$0xc2d108[0];
    %load  9, V_$0xc24d98[0];
    %load  10, V_$0xc24d98[1];
    %load  11, V_$0xc24d98[2];
    %load  12, V_$0xc24d98[3];
    %load  13, V_$0xc24d98[4];
    %load  14, V_$0xc24d98[5];
    %load  15, V_$0xc24d98[6];
    %load  16, V_$0xc24d98[7];
    %load  17, V_$0xc0e908[0];
    %load  18, V_$0xc0e908[1];
    %load  19, V_$0xc0e908[2];
    %load  20, V_$0xc0e908[3];
    %load  21, V_$0xc0e908[4];
    %load  22, V_$0xc0e908[5];
    %load  23, V_$0xc0e908[6];
    %load  24, V_$0xc0e908[7];
    %cmp/u 9, 17, 8;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_11.2, 8;
    %mov 9, 2, 8;
    %jmp/1  T_11.4, 8;
T_11.2 ; End of true expr.
    %load  17, V_$0xc0e908[0];
    %load  18, V_$0xc0e908[1];
    %load  19, V_$0xc0e908[2];
    %load  20, V_$0xc0e908[3];
    %load  21, V_$0xc0e908[4];
    %load  22, V_$0xc0e908[5];
    %load  23, V_$0xc0e908[6];
    %load  24, V_$0xc0e908[7];
    %ix/get 3, 17, 8;
    %ix/mul 3, 8;
    %load/m  17, M_$0xc059f8;
    %ix/add 3, 1;
    %load/m  18, M_$0xc059f8;
    %ix/add 3, 1;
    %load/m  19, M_$0xc059f8;
    %ix/add 3, 1;
    %load/m  20, M_$0xc059f8;
    %ix/add 3, 1;
    %load/m  21, M_$0xc059f8;
    %ix/add 3, 1;
    %load/m  22, M_$0xc059f8;
    %ix/add 3, 1;
    %load/m  23, M_$0xc059f8;
    %ix/add 3, 1;
    %load/m  24, M_$0xc059f8;
    %jmp/0  T_11.3, 8;
 ; End of false expr.
    %blend  9, 17, 8; Condition unknown.
    %jmp  T_11.4;
T_11.3 ;
    %mov 9, 17, 8; Return false value
T_11.4 ;
    %ix/load 0, 8;
    %assign/v0 V_$0xc0b9a0[0], 10, 9;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xc2da60;
T_12 ;
    %wait E_0xbde8a8;
    %load  8, V_$0xc2c410[0];
    %load  9, V_$0xc2d108[0];
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %load  8, V_$0xc08378[0];
    %load  9, V_$0xc08378[1];
    %load  10, V_$0xc08378[2];
    %load  11, V_$0xc08378[3];
    %load  12, V_$0xc08378[4];
    %load  13, V_$0xc08378[5];
    %load  14, V_$0xc08378[6];
    %load  15, V_$0xc08378[7];
    %load  16, V_$0xc24d98[0];
    %load  17, V_$0xc24d98[1];
    %load  18, V_$0xc24d98[2];
    %load  19, V_$0xc24d98[3];
    %load  20, V_$0xc24d98[4];
    %load  21, V_$0xc24d98[5];
    %load  22, V_$0xc24d98[6];
    %load  23, V_$0xc24d98[7];
    %ix/get 3, 16, 8;
    %ix/mul 3, 8;
    %jmp/1 t_120, 4;
    %assign/m M_$0xc059f8, 10, 8;
    %ix/add 3, 1;
    %assign/m M_$0xc059f8, 10, 9;
    %ix/add 3, 1;
    %assign/m M_$0xc059f8, 10, 10;
    %ix/add 3, 1;
    %assign/m M_$0xc059f8, 10, 11;
    %ix/add 3, 1;
    %assign/m M_$0xc059f8, 10, 12;
    %ix/add 3, 1;
    %assign/m M_$0xc059f8, 10, 13;
    %ix/add 3, 1;
    %assign/m M_$0xc059f8, 10, 14;
    %ix/add 3, 1;
    %assign/m M_$0xc059f8, 10, 15;
t_120 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xbffd80;
T_13 ;
    %wait E_0xbde8a8;
    %load  8, V_$0xbfbfb0[0];
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 8;
    %assign/v0 V_$0xc2f550[0], 10, 0;
    %jmp T_13.1;
T_13.0 ;
    %load  8, V_$0xc2ff28[0];
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 8;
    %assign/v0 V_$0xc2f550[0], 10, 0;
    %jmp T_13.3;
T_13.2 ;
    %load  8, V_$0xc01058[0];
    %jmp/0xz  T_13.4, 8;
    %load  8, V_$0xc305b8[0];
    %load  9, V_$0xc305b8[1];
    %load  10, V_$0xc305b8[2];
    %load  11, V_$0xc305b8[3];
    %load  12, V_$0xc305b8[4];
    %load  13, V_$0xc305b8[5];
    %load  14, V_$0xc305b8[6];
    %load  15, V_$0xc305b8[7];
    %ix/load 0, 8;
    %assign/v0 V_$0xc2f550[0], 10, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xbffd80;
T_14 ;
    %wait E_0xbde8a8;
    %load  8, V_$0xbfbfb0[0];
    %inv 8, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 8;
    %assign/v0 V_$0xc1fe70[0], 10, 0;
    %jmp T_14.1;
T_14.0 ;
    %load  8, V_$0xc2ff28[0];
    %jmp/0xz  T_14.2, 8;
    %ix/load 0, 8;
    %assign/v0 V_$0xc1fe70[0], 10, 0;
    %jmp T_14.3;
T_14.2 ;
    %load  8, V_$0xc29d20[0];
    %jmp/0xz  T_14.4, 8;
    %load  8, V_$0xc25650[0];
    %load  9, V_$0xc25650[1];
    %load  10, V_$0xc25650[2];
    %load  11, V_$0xc25650[3];
    %load  12, V_$0xc25650[4];
    %load  13, V_$0xc25650[5];
    %load  14, V_$0xc25650[6];
    %load  15, V_$0xc25650[7];
    %ix/load 0, 8;
    %assign/v0 V_$0xc1fe70[0], 10, 8;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xbffd80;
T_15 ;
    %wait E_0xbde8a8;
    %load  8, V_$0xbfbfb0[0];
    %inv 8, 1;
    %jmp/0xz  T_15.0, 8;
    %assign V_$0xbfd2a0[0], 10, 0;
    %jmp T_15.1;
T_15.0 ;
    %load  8, V_$0xc2ff28[0];
    %jmp/0xz  T_15.2, 8;
    %assign V_$0xbfd2a0[0], 10, 0;
    %jmp T_15.3;
T_15.2 ;
    %load  8, V_$0xc305b8[0];
    %load  9, V_$0xc305b8[1];
    %load  10, V_$0xc305b8[2];
    %load  11, V_$0xc305b8[3];
    %load  12, V_$0xc305b8[4];
    %load  13, V_$0xc305b8[5];
    %load  14, V_$0xc305b8[6];
    %load  15, V_$0xc305b8[7];
    %load/v 16, V_$0xc1fe70[0], 8;
    %cmp/u 8, 16, 8;
    %mov 8, 4, 1;
    %load  9, V_$0xc01058[0];
   %and 8, 9, 1;
    %jmp/0xz  T_15.4, 8;
    %assign V_$0xbfd2a0[0], 10, 1;
    %jmp T_15.5;
T_15.4 ;
    %load  8, V_$0xc29d20[0];
    %jmp/0xz  T_15.6, 8;
    %assign V_$0xbfd2a0[0], 10, 0;
T_15.6 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xbffd80;
T_16 ;
    %wait E_0xbde8a8;
    %load  8, V_$0xbfbfb0[0];
    %inv 8, 1;
    %jmp/0xz  T_16.0, 8;
    %assign V_$0xbfd2d0[0], 10, 0;
    %jmp T_16.1;
T_16.0 ;
    %load  8, V_$0xc2ff28[0];
    %jmp/0xz  T_16.2, 8;
    %assign V_$0xbfd2d0[0], 10, 0;
    %jmp T_16.3;
T_16.2 ;
    %load  8, V_$0xc316a0[0];
    %load  9, V_$0xc316a0[1];
    %load  10, V_$0xc316a0[2];
    %load  11, V_$0xc316a0[3];
    %load  12, V_$0xc316a0[4];
    %load  13, V_$0xc316a0[5];
    %load  14, V_$0xc316a0[6];
    %load  15, V_$0xc316a0[7];
    %load/v 16, V_$0xc1fe70[0], 8;
    %cmp/u 8, 16, 8;
    %mov 8, 4, 1;
    %load  9, V_$0xc01058[0];
   %and 8, 9, 1;
    %jmp/0xz  T_16.4, 8;
    %assign V_$0xbfd2d0[0], 10, 1;
    %jmp T_16.5;
T_16.4 ;
    %load/v 8, V_$0xc2f550[0], 8;
    %load/v 16, V_$0xc1fe70[0], 8;
    %cmp/u 8, 16, 8;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load  9, V_$0xc29d20[0];
   %and 8, 9, 1;
    %jmp/0xz  T_16.6, 8;
    %assign V_$0xbfd2d0[0], 10, 0;
T_16.6 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xbffd80;
T_17 ;
    %wait E_0xbde8a8;
    %load  8, V_$0xbfbfb0[0];
    %inv 8, 1;
    %jmp/0xz  T_17.0, 8;
    %assign V_$0xc22ff8[0], 10, 0;
    %jmp T_17.1;
T_17.0 ;
    %load  8, V_$0xc2ff28[0];
    %jmp/0xz  T_17.2, 8;
    %assign V_$0xc22ff8[0], 10, 0;
    %jmp T_17.3;
T_17.2 ;
    %load  8, V_$0xc01058[0];
    %load  9, V_$0xc305b8[0];
    %load  10, V_$0xc305b8[1];
    %load  11, V_$0xc305b8[2];
    %load  12, V_$0xc305b8[3];
    %load  13, V_$0xc305b8[4];
    %load  14, V_$0xc305b8[5];
    %load  15, V_$0xc305b8[6];
    %load  16, V_$0xc305b8[7];
    %load/v 17, V_$0xc1fe70[0], 8;
    %cmp/u 9, 17, 8;
    %mov 9, 4, 1;
    %load/v 10, V_$0xbfd2d0[0], 1;
   %and 9, 10, 1;
   %and 8, 9, 1;
    %load  9, V_$0xc29d20[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_17.4, 8;
    %assign V_$0xc22ff8[0], 10, 1;
    %jmp T_17.5;
T_17.4 ;
    %load  8, V_$0xc29d20[0];
    %load  9, V_$0xc305b8[0];
    %load  10, V_$0xc305b8[1];
    %load  11, V_$0xc305b8[2];
    %load  12, V_$0xc305b8[3];
    %load  13, V_$0xc305b8[4];
    %load  14, V_$0xc305b8[5];
    %load  15, V_$0xc305b8[6];
    %load  16, V_$0xc305b8[7];
    %load/v 17, V_$0xc1fe70[0], 8;
    %cmp/u 9, 17, 8;
    %inv 4, 1;
    %mov 9, 4, 1;
    %load/v 10, V_$0xbfd2d0[0], 1;
    %inv 10, 1;
   %or 9, 10, 1;
   %and 8, 9, 1;
    %load  9, V_$0xc01058[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_17.6, 8;
    %assign V_$0xc22ff8[0], 10, 0;
T_17.6 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xbffd80;
T_18 ;
    %wait E_0xbde8a8;
    %load  8, V_$0xbfbfb0[0];
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %assign V_$0xbf4c20[0], 10, 1;
    %jmp T_18.1;
T_18.0 ;
    %load  8, V_$0xc2ff28[0];
    %jmp/0xz  T_18.2, 8;
    %assign V_$0xbf4c20[0], 10, 1;
    %jmp T_18.3;
T_18.2 ;
    %load  8, V_$0xc01058[0];
    %load/v 9, V_$0xc2f550[0], 8;
    %load  17, V_$0xc25650[0];
    %load  18, V_$0xc25650[1];
    %load  19, V_$0xc25650[2];
    %load  20, V_$0xc25650[3];
    %load  21, V_$0xc25650[4];
    %load  22, V_$0xc25650[5];
    %load  23, V_$0xc25650[6];
    %load  24, V_$0xc25650[7];
    %cmp/u 9, 17, 8;
    %inv 4, 1;
    %mov 9, 4, 1;
    %load/v 10, V_$0xbfd2d0[0], 1;
   %or 9, 10, 1;
   %and 8, 9, 1;
    %load  9, V_$0xc29d20[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_18.4, 8;
    %assign V_$0xbf4c20[0], 10, 0;
    %jmp T_18.5;
T_18.4 ;
    %load  8, V_$0xc29d20[0];
    %load/v 9, V_$0xc2f550[0], 8;
    %load  17, V_$0xc25650[0];
    %load  18, V_$0xc25650[1];
    %load  19, V_$0xc25650[2];
    %load  20, V_$0xc25650[3];
    %load  21, V_$0xc25650[4];
    %load  22, V_$0xc25650[5];
    %load  23, V_$0xc25650[6];
    %load  24, V_$0xc25650[7];
    %cmp/u 9, 17, 8;
    %mov 9, 4, 1;
    %load/v 10, V_$0xbfd2d0[0], 1;
    %inv 10, 1;
   %and 9, 10, 1;
   %and 8, 9, 1;
    %load  9, V_$0xc01058[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_18.6, 8;
    %assign V_$0xbf4c20[0], 10, 1;
T_18.6 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xbffd80;
T_19 ;
    %wait E_0xbde8a8;
    %load  8, V_$0xbfbfb0[0];
    %inv 8, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 9;
    %assign/v0 V_$0xc304d0[0], 10, 0;
    %jmp T_19.1;
T_19.0 ;
    %load  8, V_$0xc2ff28[0];
    %jmp/0xz  T_19.2, 8;
    %ix/load 0, 9;
    %assign/v0 V_$0xc304d0[0], 10, 0;
    %jmp T_19.3;
T_19.2 ;
    %load  8, V_$0xc29d20[0];
    %load  9, V_$0xc01058[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_19.4, 8;
    %load/v 8, V_$0xc304d0[0], 9;
    %addi 8, 511, 9;
    %ix/load 0, 9;
    %assign/v0 V_$0xc304d0[0], 10, 8;
    %jmp T_19.5;
T_19.4 ;
    %load  8, V_$0xc29d20[0];
    %inv 8, 1;
    %load  9, V_$0xc01058[0];
   %and 8, 9, 1;
    %jmp/0xz  T_19.6, 8;
    %load/v 8, V_$0xc304d0[0], 9;
    %addi 8, 1, 9;
    %ix/load 0, 9;
    %assign/v0 V_$0xc304d0[0], 10, 8;
T_19.6 ;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xbffd80;
T_20 ;
    %wait E_0xbde8a8;
    %load  8, V_$0xbfbfb0[0];
    %inv 8, 1;
    %jmp/0xz  T_20.0, 8;
    %assign V_$0xbf6d88[0], 10, 1;
    %jmp T_20.1;
T_20.0 ;
    %load  8, V_$0xc2ff28[0];
    %jmp/0xz  T_20.2, 8;
    %assign V_$0xbf6d88[0], 10, 1;
    %jmp T_20.3;
T_20.2 ;
    %load  8, V_$0xc01058[0];
    %load/v 9, V_$0xc304d0[0], 9;
    %mov 18, 1, 5;
    %mov 23, 0, 2;
    %mov 25, 0, 2;
    %cmp/u 18, 9, 9;
    %or 5, 4, 1;
    %mov 9, 5, 1;
   %and 8, 9, 1;
    %load  9, V_$0xc29d20[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_20.4, 8;
    %assign V_$0xbf6d88[0], 10, 0;
    %jmp T_20.5;
T_20.4 ;
    %load  8, V_$0xc29d20[0];
    %load/v 9, V_$0xc304d0[0], 9;
    %mov 18, 0, 5;
    %mov 23, 1, 1;
    %mov 24, 0, 1;
    %mov 25, 0, 2;
    %cmp/u 9, 18, 9;
    %or 5, 4, 1;
    %mov 9, 5, 1;
   %and 8, 9, 1;
    %load  9, V_$0xc01058[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_20.6, 8;
    %assign V_$0xbf6d88[0], 10, 1;
T_20.6 ;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xbffd80;
T_21 ;
    %wait E_0xbde8a8;
    %load  8, V_$0xbfbfb0[0];
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %assign V_$0xbe7c00[0], 10, 0;
    %jmp T_21.1;
T_21.0 ;
    %load  8, V_$0xc2ff28[0];
    %jmp/0xz  T_21.2, 8;
    %assign V_$0xbe7c00[0], 10, 0;
    %jmp T_21.3;
T_21.2 ;
    %load  8, V_$0xc01058[0];
    %load/v 9, V_$0xc304d0[0], 9;
    %mov 18, 0, 5;
    %mov 23, 1, 3;
    %mov 26, 0, 1;
    %cmp/u 18, 9, 9;
    %or 5, 4, 1;
    %mov 9, 5, 1;
   %and 8, 9, 1;
    %load  9, V_$0xc29d20[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_21.4, 8;
    %assign V_$0xbe7c00[0], 10, 1;
    %jmp T_21.5;
T_21.4 ;
    %load  8, V_$0xc29d20[0];
    %load/v 9, V_$0xc304d0[0], 9;
    %mov 18, 1, 1;
    %mov 19, 0, 4;
    %mov 23, 1, 3;
    %mov 26, 0, 1;
    %cmp/u 9, 18, 9;
    %or 5, 4, 1;
    %mov 9, 5, 1;
   %and 8, 9, 1;
    %load  9, V_$0xc01058[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_21.6, 8;
    %assign V_$0xbe7c00[0], 10, 0;
T_21.6 ;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xbffd80;
T_22 ;
    %wait E_0xbde8a8;
    %load  8, V_$0xc01058[0];
    %load  9, V_$0xc25030[0];
   %and 8, 9, 1;
    %jmp/0xz  T_22.0, 8;
    %vpi_call "$display", "%m WARNING: Writing while fifo is FULL (%t)", $time;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xbffd80;
T_23 ;
    %wait E_0xbde8a8;
    %load  8, V_$0xc29d20[0];
    %load  9, V_$0xc05458[0];
   %and 8, 9, 1;
    %jmp/0xz  T_23.0, 8;
    %vpi_call "$display", "%m WARNING: Reading while fifo is EMPTY (%t)", $time;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xc28658;
T_24 ;
    %wait E_0xc204d0;
    %load  8, V_$0xc43530[0];
    %jmp/0xz  T_24.0, 8;
    %load  8, V_$0xc43968[0];
    %load  9, V_$0xc43698[0];
    %load  10, V_$0xc43698[1];
    %load  11, V_$0xc43698[2];
    %load  12, V_$0xc43698[3];
    %load  13, V_$0xc43698[4];
    %load  14, V_$0xc43698[5];
    %load  15, V_$0xc43698[6];
    %load  16, V_$0xc43698[7];
    %load  17, V_$0xc43318[0];
    %load  18, V_$0xc43318[1];
    %load  19, V_$0xc43318[2];
    %load  20, V_$0xc43318[3];
    %load  21, V_$0xc43318[4];
    %load  22, V_$0xc43318[5];
    %load  23, V_$0xc43318[6];
    %load  24, V_$0xc43318[7];
    %cmp/u 9, 17, 8;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_24.2, 8;
    %mov 9, 2, 8;
    %jmp/1  T_24.4, 8;
T_24.2 ; End of true expr.
    %load  17, V_$0xc43318[0];
    %load  18, V_$0xc43318[1];
    %load  19, V_$0xc43318[2];
    %load  20, V_$0xc43318[3];
    %load  21, V_$0xc43318[4];
    %load  22, V_$0xc43318[5];
    %load  23, V_$0xc43318[6];
    %load  24, V_$0xc43318[7];
    %ix/get 3, 17, 8;
    %ix/mul 3, 8;
    %load/m  17, M_$0xc43c28;
    %ix/add 3, 1;
    %load/m  18, M_$0xc43c28;
    %ix/add 3, 1;
    %load/m  19, M_$0xc43c28;
    %ix/add 3, 1;
    %load/m  20, M_$0xc43c28;
    %ix/add 3, 1;
    %load/m  21, M_$0xc43c28;
    %ix/add 3, 1;
    %load/m  22, M_$0xc43c28;
    %ix/add 3, 1;
    %load/m  23, M_$0xc43c28;
    %ix/add 3, 1;
    %load/m  24, M_$0xc43c28;
    %jmp/0  T_24.3, 8;
 ; End of false expr.
    %blend  9, 17, 8; Condition unknown.
    %jmp  T_24.4;
T_24.3 ;
    %mov 9, 17, 8; Return false value
T_24.4 ;
    %ix/load 0, 8;
    %assign/v0 V_$0xc43090[0], 10, 9;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xc28658;
T_25 ;
    %wait E_0xc204d0;
    %load  8, V_$0xc43890[0];
    %load  9, V_$0xc43968[0];
    %and 8, 9, 1;
    %jmp/0xz  T_25.0, 8;
    %load  8, V_$0xc42c50[0];
    %load  9, V_$0xc42c50[1];
    %load  10, V_$0xc42c50[2];
    %load  11, V_$0xc42c50[3];
    %load  12, V_$0xc42c50[4];
    %load  13, V_$0xc42c50[5];
    %load  14, V_$0xc42c50[6];
    %load  15, V_$0xc42c50[7];
    %load  16, V_$0xc43698[0];
    %load  17, V_$0xc43698[1];
    %load  18, V_$0xc43698[2];
    %load  19, V_$0xc43698[3];
    %load  20, V_$0xc43698[4];
    %load  21, V_$0xc43698[5];
    %load  22, V_$0xc43698[6];
    %load  23, V_$0xc43698[7];
    %ix/get 3, 16, 8;
    %ix/mul 3, 8;
    %jmp/1 t_156, 4;
    %assign/m M_$0xc43c28, 10, 8;
    %ix/add 3, 1;
    %assign/m M_$0xc43c28, 10, 9;
    %ix/add 3, 1;
    %assign/m M_$0xc43c28, 10, 10;
    %ix/add 3, 1;
    %assign/m M_$0xc43c28, 10, 11;
    %ix/add 3, 1;
    %assign/m M_$0xc43c28, 10, 12;
    %ix/add 3, 1;
    %assign/m M_$0xc43c28, 10, 13;
    %ix/add 3, 1;
    %assign/m M_$0xc43c28, 10, 14;
    %ix/add 3, 1;
    %assign/m M_$0xc43c28, 10, 15;
t_156 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xc28528;
T_26 ;
    %wait E_0xc204d0;
    %load  8, V_$0xc44b48[0];
    %inv 8, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 9;
    %assign/v0 V_$0xc44b90[0], 10, 0;
    %jmp T_26.1;
T_26.0 ;
    %load  8, V_$0xc43ca0[0];
    %jmp/0xz  T_26.2, 8;
    %ix/load 0, 9;
    %assign/v0 V_$0xc44b90[0], 10, 0;
    %jmp T_26.3;
T_26.2 ;
    %load  8, V_$0xc44820[0];
    %jmp/0xz  T_26.4, 8;
    %load  8, V_$0xc44dc0[0];
    %load  9, V_$0xc44dc0[1];
    %load  10, V_$0xc44dc0[2];
    %load  11, V_$0xc44dc0[3];
    %load  12, V_$0xc44dc0[4];
    %load  13, V_$0xc44dc0[5];
    %load  14, V_$0xc44dc0[6];
    %load  15, V_$0xc44dc0[7];
    %load  16, V_$0xc44dc0[8];
    %ix/load 0, 9;
    %assign/v0 V_$0xc44b90[0], 10, 8;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xc28528;
T_27 ;
    %wait E_0xc204d0;
    %load  8, V_$0xc44b48[0];
    %inv 8, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 9;
    %assign/v0 V_$0xc447d0[0], 10, 0;
    %jmp T_27.1;
T_27.0 ;
    %load  8, V_$0xc43ca0[0];
    %jmp/0xz  T_27.2, 8;
    %ix/load 0, 9;
    %assign/v0 V_$0xc447d0[0], 10, 0;
    %jmp T_27.3;
T_27.2 ;
    %load  8, V_$0xc446f8[0];
    %jmp/0xz  T_27.4, 8;
    %load  8, V_$0xc44728[0];
    %load  9, V_$0xc44728[1];
    %load  10, V_$0xc44728[2];
    %load  11, V_$0xc44728[3];
    %load  12, V_$0xc44728[4];
    %load  13, V_$0xc44728[5];
    %load  14, V_$0xc44728[6];
    %load  15, V_$0xc44728[7];
    %load  16, V_$0xc44728[8];
    %ix/load 0, 9;
    %assign/v0 V_$0xc447d0[0], 10, 8;
T_27.4 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xc28528;
T_28 ;
    %wait E_0xc204d0;
    %load/v 8, V_$0xc44b90[0], 9;
    %load/v 17, V_$0xc447d0[0], 9;
    %cmp/u 8, 17, 9;
    %mov 8, 4, 1;
    %load  9, V_$0xc446f8[0];
    %load/v 10, V_$0xc44b90[0], 9;
    %load  19, V_$0xc44728[0];
    %load  20, V_$0xc44728[1];
    %load  21, V_$0xc44728[2];
    %load  22, V_$0xc44728[3];
    %load  23, V_$0xc44728[4];
    %load  24, V_$0xc44728[5];
    %load  25, V_$0xc44728[6];
    %load  26, V_$0xc44728[7];
    %load  27, V_$0xc44728[8];
    %cmp/u 10, 19, 9;
    %mov 10, 4, 1;
   %and 9, 10, 1;
   %or 8, 9, 1;
    %assign V_$0xc444d0[0], 10, 8;
    %jmp T_28;
    .thread T_28;
    .scope S_0xc28528;
T_29 ;
    %wait E_0xc204d0;
    %load/v 8, V_$0xc44b90[0], 8;
    %load/v 16, V_$0xc447d0[0], 8;
    %cmp/u 8, 16, 8;
    %mov 8, 4, 1;
    %load/v 9, V_$0xc44b90[8], 1;
    %load/v 10, V_$0xc447d0[8], 1;
    %cmp/u 9, 10, 1;
    %inv 4, 1;
    %mov 9, 4, 1;
   %and 8, 9, 1;
    %load  9, V_$0xc44820[0];
    %load  10, V_$0xc44dc0[0];
    %load  11, V_$0xc44dc0[1];
    %load  12, V_$0xc44dc0[2];
    %load  13, V_$0xc44dc0[3];
    %load  14, V_$0xc44dc0[4];
    %load  15, V_$0xc44dc0[5];
    %load  16, V_$0xc44dc0[6];
    %load  17, V_$0xc44dc0[7];
    %load/v 18, V_$0xc447d0[0], 8;
    %cmp/u 10, 18, 8;
    %mov 10, 4, 1;
   %and 9, 10, 1;
    %load  10, V_$0xc44dc0[8];
    %load/v 11, V_$0xc447d0[8], 1;
    %cmp/u 10, 11, 1;
    %inv 4, 1;
    %mov 10, 4, 1;
   %and 9, 10, 1;
   %or 8, 9, 1;
    %assign V_$0xc44610[0], 10, 8;
    %jmp T_29;
    .thread T_29;
    .scope S_0xc28528;
T_30 ;
    %wait E_0xc204d0;
    %load  8, V_$0xc43cd0[8];
    %load  9, V_$0xc43cd0[8];
    %load  10, V_$0xc43cd0[6];
    %load  11, V_$0xc43cd0[7];
   %or 8, 10, 2;
    %assign V_$0xc445a8[0], 10, 8;
    %assign V_$0xc445a8[1], 10, 9;
    %jmp T_30;
    .thread T_30;
    .scope S_0xc28528;
T_31 ;
    %wait E_0xc204d0;
    %load  8, V_$0xc446f8[0];
    %assign V_$0xc44650[0], 10, 8;
    %jmp T_31;
    .thread T_31;
    .scope S_0xc28528;
T_32 ;
    %wait E_0xc204d0;
    %load  8, V_$0xc43cd0[0];
    %load  9, V_$0xc43cd0[1];
    %load  10, V_$0xc43cd0[2];
    %load  11, V_$0xc43cd0[3];
    %load  12, V_$0xc43cd0[4];
    %load  13, V_$0xc43cd0[5];
    %load  14, V_$0xc43cd0[6];
    %load  15, V_$0xc43cd0[7];
    %load  16, V_$0xc43cd0[8];
    %ix/load 0, 9;
    %assign/v0 V_$0xc43ec8[0], 10, 8;
    %jmp T_32;
    .thread T_32;
    .scope S_0xc28528;
T_33 ;
    %wait E_0xc204d0;
    %load/v 8, V_$0xc43ec8[0], 9;
    %mov 17, 1, 1;
    %mov 18, 0, 2;
    %mov 20, 1, 1;
    %mov 21, 0, 1;
    %mov 22, 0, 4;
    %cmp/u 8, 17, 9;
    %mov 8, 5, 1;
    %load/v 9, V_$0xc43ec8[0], 9;
    %cmpi/u 9, 9, 9;
    %mov 9, 4, 1;
    %load  10, V_$0xc446f8[0];
    %load/v 11, V_$0xc44650[0], 1;
   %or 10, 11, 1;
   %and 9, 10, 1;
   %or 8, 9, 1;
    %assign V_$0xc444a0[0], 10, 8;
    %jmp T_33;
    .thread T_33;
    .scope S_0xc28528;
T_34 ;
    %wait E_0xc204d0;
    %load  8, V_$0xc44820[0];
    %assign V_$0xc44bf0[0], 10, 8;
    %jmp T_34;
    .thread T_34;
    .scope S_0xc28528;
T_35 ;
    %wait E_0xc204d0;
    %load/v 8, V_$0xc43ec8[0], 9;
    %mov 17, 1, 3;
    %mov 20, 0, 1;
    %mov 21, 1, 4;
    %mov 25, 0, 1;
    %cmp/u 17, 8, 9;
    %mov 8, 5, 1;
    %load/v 9, V_$0xc43ec8[0], 9;
    %cmpi/u 9, 247, 9;
    %mov 9, 4, 1;
    %load  10, V_$0xc44820[0];
    %load/v 11, V_$0xc44bf0[0], 1;
   %or 10, 11, 1;
   %and 9, 10, 1;
   %or 8, 9, 1;
    %assign V_$0xc44500[0], 10, 8;
    %jmp T_35;
    .thread T_35;
    .scope S_0xc28528;
T_36 ;
    %wait E_0xc204d0;
    %load  8, V_$0xc44820[0];
    %load  9, V_$0xc44548[0];
   %and 8, 9, 1;
    %jmp/0xz  T_36.0, 8;
    %vpi_call "$display", "%m WARNING: Writing while fifo is FULL (%t)", $time;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0xc28528;
T_37 ;
    %wait E_0xc204d0;
    %load  8, V_$0xc446f8[0];
    %load  9, V_$0xc44400[0];
   %and 8, 9, 1;
    %jmp/0xz  T_37.0, 8;
    %vpi_call "$display", "%m WARNING: Reading while fifo is EMPTY (%t)", $time;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0xc0e210;
T_38 ;
    %wait E_0xc0e9a0;
    %load  8, V_$0xc06638[0];
    %jmp/0xz  T_38.0, 8;
    %load  8, V_$0xc27e08[0];
    %load  9, V_$0xc09fe8[0];
    %load  10, V_$0xc09fe8[1];
    %load  11, V_$0xc09fe8[2];
    %load  12, V_$0xc09fe8[3];
    %load  13, V_$0xc09fe8[4];
    %load  14, V_$0xc09fe8[5];
    %load  15, V_$0xc09fe8[6];
    %load  16, V_$0xc09fe8[7];
    %load  17, V_$0xc03d08[0];
    %load  18, V_$0xc03d08[1];
    %load  19, V_$0xc03d08[2];
    %load  20, V_$0xc03d08[3];
    %load  21, V_$0xc03d08[4];
    %load  22, V_$0xc03d08[5];
    %load  23, V_$0xc03d08[6];
    %load  24, V_$0xc03d08[7];
    %cmp/u 9, 17, 8;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_38.2, 8;
    %mov 9, 2, 8;
    %jmp/1  T_38.4, 8;
T_38.2 ; End of true expr.
    %load  17, V_$0xc03d08[0];
    %load  18, V_$0xc03d08[1];
    %load  19, V_$0xc03d08[2];
    %load  20, V_$0xc03d08[3];
    %load  21, V_$0xc03d08[4];
    %load  22, V_$0xc03d08[5];
    %load  23, V_$0xc03d08[6];
    %load  24, V_$0xc03d08[7];
    %ix/get 3, 17, 8;
    %ix/mul 3, 8;
    %load/m  17, M_$0xbfcea8;
    %ix/add 3, 1;
    %load/m  18, M_$0xbfcea8;
    %ix/add 3, 1;
    %load/m  19, M_$0xbfcea8;
    %ix/add 3, 1;
    %load/m  20, M_$0xbfcea8;
    %ix/add 3, 1;
    %load/m  21, M_$0xbfcea8;
    %ix/add 3, 1;
    %load/m  22, M_$0xbfcea8;
    %ix/add 3, 1;
    %load/m  23, M_$0xbfcea8;
    %ix/add 3, 1;
    %load/m  24, M_$0xbfcea8;
    %jmp/0  T_38.3, 8;
 ; End of false expr.
    %blend  9, 17, 8; Condition unknown.
    %jmp  T_38.4;
T_38.3 ;
    %mov 9, 17, 8; Return false value
T_38.4 ;
    %ix/load 0, 8;
    %assign/v0 V_$0xc2cf18[0], 10, 9;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0xc0e210;
T_39 ;
    %wait E_0xc0e960;
    %load  8, V_$0xc22f38[0];
    %load  9, V_$0xc27e08[0];
    %and 8, 9, 1;
    %jmp/0xz  T_39.0, 8;
    %load  8, V_$0xc2b060[0];
    %load  9, V_$0xc2b060[1];
    %load  10, V_$0xc2b060[2];
    %load  11, V_$0xc2b060[3];
    %load  12, V_$0xc2b060[4];
    %load  13, V_$0xc2b060[5];
    %load  14, V_$0xc2b060[6];
    %load  15, V_$0xc2b060[7];
    %load  16, V_$0xc09fe8[0];
    %load  17, V_$0xc09fe8[1];
    %load  18, V_$0xc09fe8[2];
    %load  19, V_$0xc09fe8[3];
    %load  20, V_$0xc09fe8[4];
    %load  21, V_$0xc09fe8[5];
    %load  22, V_$0xc09fe8[6];
    %load  23, V_$0xc09fe8[7];
    %ix/get 3, 16, 8;
    %ix/mul 3, 8;
    %jmp/1 t_172, 4;
    %assign/m M_$0xbfcea8, 10, 8;
    %ix/add 3, 1;
    %assign/m M_$0xbfcea8, 10, 9;
    %ix/add 3, 1;
    %assign/m M_$0xbfcea8, 10, 10;
    %ix/add 3, 1;
    %assign/m M_$0xbfcea8, 10, 11;
    %ix/add 3, 1;
    %assign/m M_$0xbfcea8, 10, 12;
    %ix/add 3, 1;
    %assign/m M_$0xbfcea8, 10, 13;
    %ix/add 3, 1;
    %assign/m M_$0xbfcea8, 10, 14;
    %ix/add 3, 1;
    %assign/m M_$0xbfcea8, 10, 15;
t_172 ;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0xc0d978;
T_40 ;
    %wait E_0xc0e960;
    %load  8, V_$0xbfe7c8[0];
    %inv 8, 1;
    %jmp/0xz  T_40.0, 8;
    %ix/load 0, 9;
    %assign/v0 V_$0xbfd900[0], 10, 0;
    %jmp T_40.1;
T_40.0 ;
    %load  8, V_$0xc20eb0[0];
    %jmp/0xz  T_40.2, 8;
    %ix/load 0, 9;
    %assign/v0 V_$0xbfd900[0], 10, 0;
    %jmp T_40.3;
T_40.2 ;
    %load  8, V_$0xc1cd50[0];
    %jmp/0xz  T_40.4, 8;
    %load  8, V_$0xbfc2d0[0];
    %load  9, V_$0xbfc2d0[1];
    %load  10, V_$0xbfc2d0[2];
    %load  11, V_$0xbfc2d0[3];
    %load  12, V_$0xbfc2d0[4];
    %load  13, V_$0xbfc2d0[5];
    %load  14, V_$0xbfc2d0[6];
    %load  15, V_$0xbfc2d0[7];
    %load  16, V_$0xbfc2d0[8];
    %ix/load 0, 9;
    %assign/v0 V_$0xbfd900[0], 10, 8;
T_40.4 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0xc0d978;
T_41 ;
    %wait E_0xc0e9a0;
    %load  8, V_$0xbfe7c8[0];
    %inv 8, 1;
    %jmp/0xz  T_41.0, 8;
    %ix/load 0, 9;
    %assign/v0 V_$0xc024a8[0], 10, 0;
    %jmp T_41.1;
T_41.0 ;
    %load  8, V_$0xc20eb0[0];
    %jmp/0xz  T_41.2, 8;
    %ix/load 0, 9;
    %assign/v0 V_$0xc024a8[0], 10, 0;
    %jmp T_41.3;
T_41.2 ;
    %load  8, V_$0xc02340[0];
    %jmp/0xz  T_41.4, 8;
    %load  8, V_$0xc1cd10[0];
    %load  9, V_$0xc1cd10[1];
    %load  10, V_$0xc1cd10[2];
    %load  11, V_$0xc1cd10[3];
    %load  12, V_$0xc1cd10[4];
    %load  13, V_$0xc1cd10[5];
    %load  14, V_$0xc1cd10[6];
    %load  15, V_$0xc1cd10[7];
    %load  16, V_$0xc1cd10[8];
    %ix/load 0, 9;
    %assign/v0 V_$0xc024a8[0], 10, 8;
T_41.4 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0xc0d978;
T_42 ;
    %wait E_0xc0e9a0;
    %load/v 8, V_$0xbfd900[0], 9;
    %ix/load 0, 9;
    %assign/v0 V_$0xc21088[0], 10, 8;
    %jmp T_42;
    .thread T_42;
    .scope S_0xc0d978;
T_43 ;
    %wait E_0xc0e960;
    %load/v 8, V_$0xc024a8[0], 9;
    %ix/load 0, 9;
    %assign/v0 V_$0xbff588[0], 10, 8;
    %jmp T_43;
    .thread T_43;
    .scope S_0xc0d978;
T_44 ;
    %wait E_0xc0e9a0;
    %load/v 8, V_$0xc21088[0], 9;
    %load/v 17, V_$0xc024a8[0], 9;
    %cmp/u 8, 17, 9;
    %mov 8, 4, 1;
    %load  9, V_$0xc02340[0];
    %load/v 10, V_$0xc21088[0], 9;
    %load  19, V_$0xc1cd10[0];
    %load  20, V_$0xc1cd10[1];
    %load  21, V_$0xc1cd10[2];
    %load  22, V_$0xc1cd10[3];
    %load  23, V_$0xc1cd10[4];
    %load  24, V_$0xc1cd10[5];
    %load  25, V_$0xc1cd10[6];
    %load  26, V_$0xc1cd10[7];
    %load  27, V_$0xc1cd10[8];
    %cmp/u 10, 19, 9;
    %mov 10, 4, 1;
   %and 9, 10, 1;
   %or 8, 9, 1;
    %assign V_$0xc29ec8[0], 10, 8;
    %jmp T_44;
    .thread T_44;
    .scope S_0xc0d978;
T_45 ;
    %wait E_0xc0e960;
    %load/v 8, V_$0xbfd900[0], 8;
    %load/v 16, V_$0xbff588[0], 8;
    %cmp/u 8, 16, 8;
    %mov 8, 4, 1;
    %load/v 9, V_$0xbfd900[8], 1;
    %load/v 10, V_$0xbff588[8], 1;
    %cmp/u 9, 10, 1;
    %inv 4, 1;
    %mov 9, 4, 1;
   %and 8, 9, 1;
    %load  9, V_$0xc1cd50[0];
    %load  10, V_$0xbfc2d0[0];
    %load  11, V_$0xbfc2d0[1];
    %load  12, V_$0xbfc2d0[2];
    %load  13, V_$0xbfc2d0[3];
    %load  14, V_$0xbfc2d0[4];
    %load  15, V_$0xbfc2d0[5];
    %load  16, V_$0xbfc2d0[6];
    %load  17, V_$0xbfc2d0[7];
    %load/v 18, V_$0xbff588[0], 8;
    %cmp/u 10, 18, 8;
    %mov 10, 4, 1;
   %and 9, 10, 1;
    %load  10, V_$0xbfc2d0[8];
    %load/v 11, V_$0xbff588[8], 1;
    %cmp/u 10, 11, 1;
    %inv 4, 1;
    %mov 10, 4, 1;
   %and 9, 10, 1;
   %or 8, 9, 1;
    %assign V_$0xc29f50[0], 10, 8;
    %jmp T_45;
    .thread T_45;
    .scope S_0xc0d978;
T_46 ;
    %wait E_0xc0e9a0;
    %load  8, V_$0xc02340[0];
    %assign V_$0xc02420[0], 10, 8;
    %jmp T_46;
    .thread T_46;
    .scope S_0xc0d978;
T_47 ;
    %wait E_0xc0e9a0;
    %load  8, V_$0xc27b70[0];
    %load  9, V_$0xc27b70[1];
    %load  10, V_$0xc27b70[2];
    %load  11, V_$0xc27b70[3];
    %load  12, V_$0xc27b70[4];
    %load  13, V_$0xc27b70[5];
    %load  14, V_$0xc27b70[6];
    %load  15, V_$0xc27b70[7];
    %load  16, V_$0xc27b70[8];
    %ix/load 0, 9;
    %assign/v0 V_$0xc242f0[0], 10, 8;
    %jmp T_47;
    .thread T_47;
    .scope S_0xc0d978;
T_48 ;
    %wait E_0xc0e9a0;
    %load/v 8, V_$0xc242f0[0], 9;
    %mov 17, 1, 1;
    %mov 18, 0, 2;
    %mov 20, 1, 1;
    %mov 21, 0, 1;
    %mov 22, 0, 4;
    %cmp/u 8, 17, 9;
    %mov 8, 5, 1;
    %load/v 9, V_$0xc242f0[0], 9;
    %cmpi/u 9, 9, 9;
    %mov 9, 4, 1;
    %load  10, V_$0xc02340[0];
    %load/v 11, V_$0xc02420[0], 1;
   %or 10, 11, 1;
   %and 9, 10, 1;
   %or 8, 9, 1;
    %assign V_$0xc29ef8[0], 10, 8;
    %jmp T_48;
    .thread T_48;
    .scope S_0xc0d978;
T_49 ;
    %wait E_0xc0e960;
    %load  8, V_$0xc1cd50[0];
    %assign V_$0xbfd878[0], 10, 8;
    %jmp T_49;
    .thread T_49;
    .scope S_0xc0d978;
T_50 ;
    %wait E_0xc0e960;
    %load  8, V_$0xc27b70[0];
    %load  9, V_$0xc27b70[1];
    %load  10, V_$0xc27b70[2];
    %load  11, V_$0xc27b70[3];
    %load  12, V_$0xc27b70[4];
    %load  13, V_$0xc27b70[5];
    %load  14, V_$0xc27b70[6];
    %load  15, V_$0xc27b70[7];
    %load  16, V_$0xc27b70[8];
    %ix/load 0, 9;
    %assign/v0 V_$0xc27f40[0], 10, 8;
    %jmp T_50;
    .thread T_50;
    .scope S_0xc0d978;
T_51 ;
    %wait E_0xc0e960;
    %load/v 8, V_$0xc27f40[0], 9;
    %mov 17, 1, 3;
    %mov 20, 0, 1;
    %mov 21, 1, 4;
    %mov 25, 0, 1;
    %cmp/u 17, 8, 9;
    %mov 8, 5, 1;
    %load/v 9, V_$0xc27f40[0], 9;
    %cmpi/u 9, 247, 9;
    %mov 9, 4, 1;
    %load  10, V_$0xc1cd50[0];
    %load/v 11, V_$0xbfd878[0], 1;
   %or 10, 11, 1;
   %and 9, 10, 1;
   %or 8, 9, 1;
    %assign V_$0xc02310[0], 10, 8;
    %jmp T_51;
    .thread T_51;
    .scope S_0xc0d978;
T_52 ;
    %wait E_0xc0e960;
    %load  8, V_$0xc27b70[8];
    %load  9, V_$0xc27b70[8];
    %load  10, V_$0xc27b70[6];
    %load  11, V_$0xc27b70[7];
   %or 8, 10, 2;
    %assign V_$0xc02370[0], 10, 8;
    %assign V_$0xc02370[1], 10, 9;
    %jmp T_52;
    .thread T_52;
    .scope S_0xc0d978;
T_53 ;
    %wait E_0xc0e960;
    %load  8, V_$0xc1cd50[0];
    %load/v 9, V_$0xc29f50[0], 1;
   %and 8, 9, 1;
    %jmp/0xz  T_53.0, 8;
    %vpi_call "$display", "%m WARNING: Writing while fifo is FULL (%t)", $time;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0xc0d978;
T_54 ;
    %wait E_0xc0e9a0;
    %load  8, V_$0xc02340[0];
    %load/v 9, V_$0xc29ec8[0], 1;
   %and 8, 9, 1;
    %jmp/0xz  T_54.0, 8;
    %vpi_call "$display", "%m WARNING: Reading while fifo is EMPTY (%t)", $time;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0xc1ce88;
T_55 ;
    %vpi_call "$timeformat", 6'sb110111, 2'sb01, " ns", 5'sb01100;
    %vpi_call "$dumpvars";
    %vpi_call "$display", "INFO: Signal dump enabled ...\n\n";
    %set V_$0xc49f50[0], 1;
    %set V_$0xc49f50[1], 0;
    %set V_$0xc49f50[2], 1;
    %set/v V_$0xc49f50[3], 0, 29;
    %set V_$0xc48ff8[0], 0;
    %set V_$0xc4a710[0], 0;
    %set V_$0xc4b8c8[0], 0;
    %set V_$0xc4aff0[0], 1;
    %set V_$0xc4b818[0], 0;
    %set V_$0xc4af18[0], 0;
    %set V_$0xc49070[0], 0;
    %set V_$0xc4b040[0], 0;
    %set V_$0xc4a778[0], 0;
    %set V_$0xc490a0[0], 0;
    %set/v V_$0xc4af70[0], 0, 32;
    %set/v V_$0xc4b870[0], 0, 32;
    %set/v V_$0xc49bb8[0], 0, 32;
    %mov 8, 0, 1;
    %mov 9, 1, 1;
    %mov 10, 0, 1;
    %mov 11, 1, 1;
    %mov 12, 0, 1;
T_55.0 %cmp/u 0, 8, 5;
    %jmp/0xz T_55.1, 5;
    %add 8, 1, 5;
    %wait E_0xc204d0;
    %jmp T_55.0;
T_55.1 ;
    %set V_$0xc4aff0[0], 0;
    %mov 8, 0, 1;
    %mov 9, 1, 1;
    %mov 10, 0, 1;
    %mov 11, 1, 1;
    %mov 12, 0, 1;
T_55.2 %cmp/u 0, 8, 5;
    %jmp/0xz T_55.3, 5;
    %add 8, 1, 5;
    %wait E_0xc204d0;
    %jmp T_55.2;
T_55.3 ;
    %set V_$0xc4aff0[0], 1;
    %mov 8, 0, 1;
    %mov 9, 1, 1;
    %mov 10, 0, 1;
    %mov 11, 1, 1;
    %mov 12, 0, 1;
T_55.4 %cmp/u 0, 8, 5;
    %jmp/0xz T_55.5, 5;
    %add 8, 1, 5;
    %wait E_0xc204d0;
    %jmp T_55.4;
T_55.5 ;
    %fork TD_test.test_sc_fifo, S_0xc46e50;
    %join;
    %fork TD_test.test_dc_fifo, S_0xc46ec0;
    %join;
    %mov 8, 0, 2;
    %mov 10, 1, 1;
    %mov 11, 0, 1;
    %mov 12, 1, 5;
    %mov 17, 0, 1;
T_55.6 %cmp/u 0, 8, 10;
    %jmp/0xz T_55.7, 5;
    %add 8, 1, 10;
    %wait E_0xc204d0;
    %jmp T_55.6;
T_55.7 ;
    %load/v 8, V_$0xc4b870[0], 32;
    %load/v 40, V_$0xc49bb8[0], 32;
    %sub 8, 40, 32;
    %vpi_call "$display", "rdp=%0d, wrp=%0d delta=%0d", V_$0xc49bb8, V_$0xc4b870, T<8,32,s>;
    %vpi_call "$finish";
    %end;
    .thread T_55;
    .scope S_0xc1ce88;
T_56 ;
    %wait E_0xc204d0;
    %load/v 8, V_$0xc4b818[0], 1;
    %load  9, V_$0xc498e0[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_56.0, 8;
    %load/v 8, V_$0xc49110[0], 8;
    %load/v 16, V_$0xc4b870[0], 32;
    %ix/get 3, 16, 32;
    %ix/mul 3, 8;
    %jmp/1 t_206, 4;
    %set/m M_$0xc4c950, 8;
    %ix/add 3, 1;
    %set/m M_$0xc4c950, 9;
    %ix/add 3, 1;
    %set/m M_$0xc4c950, 10;
    %ix/add 3, 1;
    %set/m M_$0xc4c950, 11;
    %ix/add 3, 1;
    %set/m M_$0xc4c950, 12;
    %ix/add 3, 1;
    %set/m M_$0xc4c950, 13;
    %ix/add 3, 1;
    %set/m M_$0xc4c950, 14;
    %ix/add 3, 1;
    %set/m M_$0xc4c950, 15;
t_206 ;
    %load/v 8, V_$0xc4b870[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc4b870[0], 8, 32;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0xc1ce88;
T_57 ;
    %wait E_0xc204d0;
    %load/v 8, V_$0xc4af18[0], 1;
    %load  9, V_$0xc49760[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_57.0, 8;
    %delay 30;
    %load  8, V_$0xc49430[0];
    %load  9, V_$0xc49430[1];
    %load  10, V_$0xc49430[2];
    %load  11, V_$0xc49430[3];
    %load  12, V_$0xc49430[4];
    %load  13, V_$0xc49430[5];
    %load  14, V_$0xc49430[6];
    %load  15, V_$0xc49430[7];
    %load/v 16, V_$0xc49bb8[0], 32;
    %ix/get 3, 16, 32;
    %ix/mul 3, 8;
    %load/m  16, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  17, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  18, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  19, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  20, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  21, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  22, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  23, M_$0xc4c950;
    %cmp/u 8, 16, 8;
    %inv 4, 1;
    %mov 8, 4, 1;
    %jmp/0xz  T_57.2, 8;
    %load/v 8, V_$0xc49bb8[0], 32;
    %ix/get 3, 8, 32;
    %ix/mul 3, 8;
    %load/m  8, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  9, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  10, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  11, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  12, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  13, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  14, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  15, M_$0xc4c950;
    %vpi_call "$display", "ERROR: Data (%0d) mismatch, expected %h got %h (%t)", V_$0xc49bb8, T<8,8,u>, V_$0xc49430, $time;
T_57.2 ;
    %load/v 8, V_$0xc49bb8[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc49bb8[0], 8, 32;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0xc1ce88;
T_58 ;
    %wait E_0xc0e960;
    %load/v 8, V_$0xc4b040[0], 1;
    %load  9, V_$0xc49950[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_58.0, 8;
    %load/v 8, V_$0xc49298[0], 8;
    %load/v 16, V_$0xc4b870[0], 32;
    %ix/get 3, 16, 32;
    %ix/mul 3, 8;
    %jmp/1 t_209, 4;
    %set/m M_$0xc4c950, 8;
    %ix/add 3, 1;
    %set/m M_$0xc4c950, 9;
    %ix/add 3, 1;
    %set/m M_$0xc4c950, 10;
    %ix/add 3, 1;
    %set/m M_$0xc4c950, 11;
    %ix/add 3, 1;
    %set/m M_$0xc4c950, 12;
    %ix/add 3, 1;
    %set/m M_$0xc4c950, 13;
    %ix/add 3, 1;
    %set/m M_$0xc4c950, 14;
    %ix/add 3, 1;
    %set/m M_$0xc4c950, 15;
t_209 ;
    %load/v 8, V_$0xc4b870[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc4b870[0], 8, 32;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0xc1ce88;
T_59 ;
    %wait E_0xc0e9a0;
    %load/v 8, V_$0xc4a778[0], 1;
    %load  9, V_$0xc497b8[0];
    %inv 9, 1;
   %and 8, 9, 1;
    %jmp/0xz  T_59.0, 8;
    %delay 30;
    %load  8, V_$0xc495c8[0];
    %load  9, V_$0xc495c8[1];
    %load  10, V_$0xc495c8[2];
    %load  11, V_$0xc495c8[3];
    %load  12, V_$0xc495c8[4];
    %load  13, V_$0xc495c8[5];
    %load  14, V_$0xc495c8[6];
    %load  15, V_$0xc495c8[7];
    %load/v 16, V_$0xc49bb8[0], 32;
    %ix/get 3, 16, 32;
    %ix/mul 3, 8;
    %load/m  16, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  17, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  18, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  19, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  20, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  21, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  22, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  23, M_$0xc4c950;
    %cmp/u 8, 16, 8;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load  9, V_$0xc495c8[0];
    %load  10, V_$0xc495c8[1];
    %load  11, V_$0xc495c8[2];
    %load  12, V_$0xc495c8[3];
    %load  13, V_$0xc495c8[4];
    %load  14, V_$0xc495c8[5];
    %load  15, V_$0xc495c8[6];
    %load  16, V_$0xc495c8[7];
    %xor/r 9, 9, 8;
    %cmp/u 9, 2, 1;
    %mov 9, 6, 1;
   %or 8, 9, 1;
    %jmp/0xz  T_59.2, 8;
    %load/v 8, V_$0xc49bb8[0], 32;
    %ix/get 3, 8, 32;
    %ix/mul 3, 8;
    %load/m  8, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  9, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  10, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  11, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  12, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  13, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  14, M_$0xc4c950;
    %ix/add 3, 1;
    %load/m  15, M_$0xc4c950;
    %vpi_call "$display", "ERROR: Data (%0d) mismatch, expected %h got %h (%t)", V_$0xc49bb8, T<8,8,u>, V_$0xc495c8, $time;
T_59.2 ;
    %load/v 8, V_$0xc49bb8[0], 32;
    %addi 8, 1, 32;
    %set/v V_$0xc49bb8[0], 8, 32;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0xc1ce88;
T_60 ;
    %delay 50;
    %load/v 8, V_$0xc48ff8[0], 1;
    %inv 8, 1;
    %set V_$0xc48ff8[0], 8;
    %jmp T_60;
    .thread T_60;
    .scope S_0xc1ce88;
T_61 ;
    %load/v 8, V_$0xc49f50[0], 32;
    %mov 40, 39, 1;
    %mov 41, 39, 1;
    %mov 42, 39, 1;
    %mov 43, 39, 1;
    %mov 44, 39, 1;
    %muli 8, 10, 37;
    %ix/get 0, 8, 37;
    %delayx 0;
    %load/v 8, V_$0xc4a710[0], 1;
    %inv 8, 1;
    %set V_$0xc4a710[0], 8;
    %jmp T_61;
    .thread T_61;
    .scope S_0xc1ce88;
T_62 ;
    %delay 500;
    %load/v 8, V_$0xc4b8c8[0], 1;
    %inv 8, 1;
    %set V_$0xc4b8c8[0], 8;
    %jmp T_62;
    .thread T_62;
