/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [12:0] _02_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~celloutsig_0_0z;
  assign celloutsig_0_0z = in_data[94] | ~(in_data[73]);
  assign celloutsig_1_6z = in_data[116] | ~(in_data[171]);
  assign celloutsig_1_18z = _00_ | ~(celloutsig_1_8z[4]);
  reg [12:0] _07_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 13'h0000;
    else _07_ <= { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z };
  assign { _00_, _02_[11:0] } = _07_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 7'h00;
    else _01_ <= { in_data[39:35], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_5z = in_data[70:65] & { _01_[3:0], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[126:124] >= celloutsig_1_0z[5:3];
  assign celloutsig_1_11z = celloutsig_1_4z[8:6] >= { celloutsig_1_0z[1:0], celloutsig_1_3z };
  assign celloutsig_1_5z = { in_data[155:145], celloutsig_1_1z } > { celloutsig_1_4z[12:2], celloutsig_1_3z };
  assign celloutsig_1_2z = in_data[177:165] <= { celloutsig_1_0z[4:0], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_8z[4:1], celloutsig_1_6z, _00_, _02_[11:0], celloutsig_1_16z[5:2], 1'h0, celloutsig_1_16z[0] } <= { celloutsig_1_4z[8], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_3z = in_data[175:166] && { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_4z, _01_, celloutsig_0_4z, celloutsig_0_2z } % { 1'h1, celloutsig_0_5z[2:1], _01_ };
  assign celloutsig_1_15z = celloutsig_1_4z[7:1] % { 1'h1, in_data[185:181], celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[151] ? in_data[142:135] : in_data[103:96];
  assign celloutsig_1_4z = celloutsig_1_1z ? { in_data[163:153], celloutsig_1_2z, celloutsig_1_2z } : in_data[135:123];
  assign celloutsig_0_2z = ~^ { celloutsig_0_1z[10:3], celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[23:14], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >>> { in_data[20:9], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_0z } >>> celloutsig_1_4z[8:0];
  assign celloutsig_1_8z = celloutsig_1_0z[7:3] >>> { in_data[147:145], celloutsig_1_6z, celloutsig_1_1z };
  assign { celloutsig_1_16z[2], celloutsig_1_16z[0], celloutsig_1_16z[3], celloutsig_1_16z[5:4] } = { celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_1z, in_data[123:122] } ^ { celloutsig_1_4z[3], celloutsig_1_3z, celloutsig_1_4z[4], celloutsig_1_4z[6:5] };
  assign _02_[12] = _00_;
  assign celloutsig_1_16z[1] = 1'h0;
  assign { out_data[128], out_data[96], out_data[37:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
