

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Mon Dec  4 23:58:41 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_restructured
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |                 |              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |     Instance    |    Module    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |entry_proc_U0    |entry_proc    |        0|        0|       0 ns|       0 ns|     0|     0|       no|
        |Loop_1_proc_U0   |Loop_1_proc   |     1035|     1035|  10.350 us|  10.350 us|  1035|  1035|       no|
        |Loop_2_proc_U0   |Loop_2_proc   |     1035|     1035|  10.350 us|  10.350 us|  1035|  1035|       no|
        |bit_reverse_U0   |bit_reverse   |      512|      512|   5.120 us|   5.120 us|   512|   512|       no|
        |fft_stages_U0    |fft_stages    |      529|      529|   5.290 us|   5.290 us|   529|   529|       no|
        |fft_stages_1_U0  |fft_stages_1  |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |fft_stages_2_U0  |fft_stages_2  |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |fft_stages_3_U0  |fft_stages_3  |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |fft_stages_4_U0  |fft_stages_4  |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |fft_stages_5_U0  |fft_stages_5  |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |fft_stages_6_U0  |fft_stages_6  |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |fft_stages_7_U0  |fft_stages_7  |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |fft_stages_8_U0  |fft_stages_8  |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |fft_stages_9_U0  |fft_stages_9  |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |Loop_3_proc_U0   |Loop_3_proc   |     1033|     1033|  10.330 us|  10.330 us|  1033|  1033|       no|
        |Loop_4_proc_U0   |Loop_4_proc   |     1033|     1033|  10.330 us|  10.330 us|  1033|  1033|       no|
        +-----------------+--------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    150|    -|
|FIFO             |        -|    -|     198|    134|    -|
|Instance         |       16|  234|   30744|  76835|    -|
|Memory           |       96|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    225|    -|
|Register         |        -|    -|      25|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      112|  234|   30967|  77344|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       40|  106|      29|    145|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+------+-------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------+---------------+---------+----+------+-------+-----+
    |Loop_1_proc_U0   |Loop_1_proc    |        0|   0|   269|    154|    0|
    |Loop_2_proc_U0   |Loop_2_proc    |        0|   0|   269|    154|    0|
    |Loop_3_proc_U0   |Loop_3_proc    |        0|   0|   212|    156|    0|
    |Loop_4_proc_U0   |Loop_4_proc    |        0|   0|   212|    156|    0|
    |bit_reverse_U0   |bit_reverse    |        0|   0|   514|  24248|    0|
    |control_s_axi_U  |control_s_axi  |        0|   0|   316|    552|    0|
    |entry_proc_U0    |entry_proc     |        0|   0|     2|     29|    0|
    |fft_stages_U0    |fft_stages     |        0|  18|  2303|   3206|    0|
    |fft_stages_1_U0  |fft_stages_1   |        0|  24|  2527|   3867|    0|
    |fft_stages_2_U0  |fft_stages_2   |        0|  24|  2593|   3892|    0|
    |fft_stages_3_U0  |fft_stages_3   |        0|  24|  2595|   3938|    0|
    |fft_stages_4_U0  |fft_stages_4   |        0|  24|  2597|   3985|    0|
    |fft_stages_5_U0  |fft_stages_5   |        0|  24|  2599|   4140|    0|
    |fft_stages_6_U0  |fft_stages_6   |        0|  24|  2601|   4403|    0|
    |fft_stages_7_U0  |fft_stages_7   |        0|  24|  2603|   5203|    0|
    |fft_stages_8_U0  |fft_stages_8   |        0|  24|  2605|   6579|    0|
    |fft_stages_9_U0  |fft_stages_9   |        0|  24|  2607|   9237|    0|
    |inputI_m_axi_U   |inputI_m_axi   |        4|   0|   830|    734|    0|
    |inputR_m_axi_U   |inputR_m_axi   |        4|   0|   830|    734|    0|
    |outputI_m_axi_U  |outputI_m_axi  |        4|   0|   830|    734|    0|
    |outputR_m_axi_U  |outputR_m_axi  |        4|   0|   830|    734|    0|
    +-----------------+---------------+---------+----+------+-------+-----+
    |Total            |               |       16| 234| 30744|  76835|    0|
    +-----------------+---------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |IN_R_TEMP_U   |IN_R_TEMP_RAM_AUTO_1R1W   |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |IN_I_TEMP_U   |IN_R_TEMP_RAM_AUTO_1R1W   |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |OUT_R_TEMP_U  |OUT_R_TEMP_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |OUT_I_TEMP_U  |OUT_R_TEMP_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |X_R_U         |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |X_I_U         |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage1_R_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage1_I_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage2_R_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage2_I_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage3_R_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage3_I_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage4_R_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage4_I_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage5_R_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage5_I_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage6_R_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage6_I_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage7_R_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage7_I_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage8_R_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage8_I_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage9_R_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage9_I_U    |X_R_RAM_AUTO_1R1W         |        4|  0|   0|    0|  1024|   32|     1|        32768|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                          |       96|  0|   0|    0| 24576|  768|    24|       786432|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-----------+---------+----+----+-----+------+-----+---------+
    |    Name   | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------+---------+----+----+-----+------+-----+---------+
    |OUT_I_c_U  |        0|  99|   0|    -|    14|   64|      896|
    |OUT_R_c_U  |        0|  99|   0|    -|    14|   64|      896|
    +-----------+---------+----+----+-----+------+-----+---------+
    |Total      |        0| 198|   0|    0|    28|  128|     1792|
    +-----------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Loop_1_proc_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |Loop_2_proc_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_OUT_I_TEMP        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_OUT_R_TEMP        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage1_I          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage1_R          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage2_I          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage2_R          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage3_I          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage3_R          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage4_I          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage4_R          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage5_I          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage5_R          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage6_I          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage6_R          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage7_I          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage7_R          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage8_I          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage8_R          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage9_I          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_Stage9_R          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_X_I               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_X_R               |       and|   0|  0|   2|           1|           1|
    |ap_idle                           |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                     |       and|   0|  0|   2|           1|           1|
    |bit_reverse_U0_ap_continue        |       and|   0|  0|   2|           1|           1|
    |bit_reverse_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |fft_stages_1_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stages_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stages_2_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stages_2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stages_3_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stages_3_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stages_4_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stages_4_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stages_5_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stages_5_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stages_6_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stages_6_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stages_7_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stages_7_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stages_8_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stages_8_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stages_9_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |fft_stages_9_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |fft_stages_U0_ap_continue         |       and|   0|  0|   2|           1|           1|
    |fft_stages_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_sync_Loop_1_proc_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_2_proc_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_OUT_I_TEMP  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_OUT_R_TEMP  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage1_I    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage1_R    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage2_I    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage2_R    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage3_I    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage3_R    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage4_I    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage4_R    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage5_I    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage5_R    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage6_I    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage6_R    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage7_I    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage7_R    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage8_I    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage8_R    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage9_I    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage9_R    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_X_I         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_X_R         |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 150|          75|          75|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Loop_1_proc_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_Loop_2_proc_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_OUT_I_TEMP  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_OUT_R_TEMP  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage1_I    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage1_R    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage2_I    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage2_R    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage3_I    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage3_R    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage4_I    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage4_R    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage5_I    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage5_R    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage6_I    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage6_R    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage7_I    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage7_R    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage8_I    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage8_R    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage9_I    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage9_R    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_X_I         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_X_R         |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready    |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 225|         50|   25|         50|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Loop_1_proc_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_Loop_2_proc_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_OUT_I_TEMP  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_OUT_R_TEMP  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage1_I    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage1_R    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage2_I    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage2_R    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage3_I    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage3_R    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage4_I    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage4_R    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage5_I    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage5_R    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage6_I    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage6_R    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage7_I    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage7_R    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage8_I    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage8_R    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage9_I    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage9_R    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_X_I         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_X_R         |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready    |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 | 25|   0|   25|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR    |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA     |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB     |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR    |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA     |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP     |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP     |  out|    2|       s_axi|       control|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|           fft|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|           fft|  return value|
|m_axi_inputI_AWVALID    |  out|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_AWREADY    |   in|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_AWADDR     |  out|   64|       m_axi|        inputI|       pointer|
|m_axi_inputI_AWID       |  out|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_AWLEN      |  out|    8|       m_axi|        inputI|       pointer|
|m_axi_inputI_AWSIZE     |  out|    3|       m_axi|        inputI|       pointer|
|m_axi_inputI_AWBURST    |  out|    2|       m_axi|        inputI|       pointer|
|m_axi_inputI_AWLOCK     |  out|    2|       m_axi|        inputI|       pointer|
|m_axi_inputI_AWCACHE    |  out|    4|       m_axi|        inputI|       pointer|
|m_axi_inputI_AWPROT     |  out|    3|       m_axi|        inputI|       pointer|
|m_axi_inputI_AWQOS      |  out|    4|       m_axi|        inputI|       pointer|
|m_axi_inputI_AWREGION   |  out|    4|       m_axi|        inputI|       pointer|
|m_axi_inputI_AWUSER     |  out|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_WVALID     |  out|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_WREADY     |   in|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_WDATA      |  out|   32|       m_axi|        inputI|       pointer|
|m_axi_inputI_WSTRB      |  out|    4|       m_axi|        inputI|       pointer|
|m_axi_inputI_WLAST      |  out|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_WID        |  out|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_WUSER      |  out|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_ARVALID    |  out|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_ARREADY    |   in|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_ARADDR     |  out|   64|       m_axi|        inputI|       pointer|
|m_axi_inputI_ARID       |  out|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_ARLEN      |  out|    8|       m_axi|        inputI|       pointer|
|m_axi_inputI_ARSIZE     |  out|    3|       m_axi|        inputI|       pointer|
|m_axi_inputI_ARBURST    |  out|    2|       m_axi|        inputI|       pointer|
|m_axi_inputI_ARLOCK     |  out|    2|       m_axi|        inputI|       pointer|
|m_axi_inputI_ARCACHE    |  out|    4|       m_axi|        inputI|       pointer|
|m_axi_inputI_ARPROT     |  out|    3|       m_axi|        inputI|       pointer|
|m_axi_inputI_ARQOS      |  out|    4|       m_axi|        inputI|       pointer|
|m_axi_inputI_ARREGION   |  out|    4|       m_axi|        inputI|       pointer|
|m_axi_inputI_ARUSER     |  out|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_RVALID     |   in|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_RREADY     |  out|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_RDATA      |   in|   32|       m_axi|        inputI|       pointer|
|m_axi_inputI_RLAST      |   in|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_RID        |   in|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_RUSER      |   in|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_RRESP      |   in|    2|       m_axi|        inputI|       pointer|
|m_axi_inputI_BVALID     |   in|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_BREADY     |  out|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_BRESP      |   in|    2|       m_axi|        inputI|       pointer|
|m_axi_inputI_BID        |   in|    1|       m_axi|        inputI|       pointer|
|m_axi_inputI_BUSER      |   in|    1|       m_axi|        inputI|       pointer|
|m_axi_inputR_AWVALID    |  out|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_AWREADY    |   in|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_AWADDR     |  out|   64|       m_axi|        inputR|       pointer|
|m_axi_inputR_AWID       |  out|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_AWLEN      |  out|    8|       m_axi|        inputR|       pointer|
|m_axi_inputR_AWSIZE     |  out|    3|       m_axi|        inputR|       pointer|
|m_axi_inputR_AWBURST    |  out|    2|       m_axi|        inputR|       pointer|
|m_axi_inputR_AWLOCK     |  out|    2|       m_axi|        inputR|       pointer|
|m_axi_inputR_AWCACHE    |  out|    4|       m_axi|        inputR|       pointer|
|m_axi_inputR_AWPROT     |  out|    3|       m_axi|        inputR|       pointer|
|m_axi_inputR_AWQOS      |  out|    4|       m_axi|        inputR|       pointer|
|m_axi_inputR_AWREGION   |  out|    4|       m_axi|        inputR|       pointer|
|m_axi_inputR_AWUSER     |  out|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_WVALID     |  out|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_WREADY     |   in|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_WDATA      |  out|   32|       m_axi|        inputR|       pointer|
|m_axi_inputR_WSTRB      |  out|    4|       m_axi|        inputR|       pointer|
|m_axi_inputR_WLAST      |  out|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_WID        |  out|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_WUSER      |  out|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_ARVALID    |  out|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_ARREADY    |   in|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_ARADDR     |  out|   64|       m_axi|        inputR|       pointer|
|m_axi_inputR_ARID       |  out|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_ARLEN      |  out|    8|       m_axi|        inputR|       pointer|
|m_axi_inputR_ARSIZE     |  out|    3|       m_axi|        inputR|       pointer|
|m_axi_inputR_ARBURST    |  out|    2|       m_axi|        inputR|       pointer|
|m_axi_inputR_ARLOCK     |  out|    2|       m_axi|        inputR|       pointer|
|m_axi_inputR_ARCACHE    |  out|    4|       m_axi|        inputR|       pointer|
|m_axi_inputR_ARPROT     |  out|    3|       m_axi|        inputR|       pointer|
|m_axi_inputR_ARQOS      |  out|    4|       m_axi|        inputR|       pointer|
|m_axi_inputR_ARREGION   |  out|    4|       m_axi|        inputR|       pointer|
|m_axi_inputR_ARUSER     |  out|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_RVALID     |   in|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_RREADY     |  out|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_RDATA      |   in|   32|       m_axi|        inputR|       pointer|
|m_axi_inputR_RLAST      |   in|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_RID        |   in|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_RUSER      |   in|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_RRESP      |   in|    2|       m_axi|        inputR|       pointer|
|m_axi_inputR_BVALID     |   in|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_BREADY     |  out|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_BRESP      |   in|    2|       m_axi|        inputR|       pointer|
|m_axi_inputR_BID        |   in|    1|       m_axi|        inputR|       pointer|
|m_axi_inputR_BUSER      |   in|    1|       m_axi|        inputR|       pointer|
|m_axi_outputI_AWVALID   |  out|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_AWREADY   |   in|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_AWADDR    |  out|   64|       m_axi|       outputI|       pointer|
|m_axi_outputI_AWID      |  out|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_AWLEN     |  out|    8|       m_axi|       outputI|       pointer|
|m_axi_outputI_AWSIZE    |  out|    3|       m_axi|       outputI|       pointer|
|m_axi_outputI_AWBURST   |  out|    2|       m_axi|       outputI|       pointer|
|m_axi_outputI_AWLOCK    |  out|    2|       m_axi|       outputI|       pointer|
|m_axi_outputI_AWCACHE   |  out|    4|       m_axi|       outputI|       pointer|
|m_axi_outputI_AWPROT    |  out|    3|       m_axi|       outputI|       pointer|
|m_axi_outputI_AWQOS     |  out|    4|       m_axi|       outputI|       pointer|
|m_axi_outputI_AWREGION  |  out|    4|       m_axi|       outputI|       pointer|
|m_axi_outputI_AWUSER    |  out|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_WVALID    |  out|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_WREADY    |   in|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_WDATA     |  out|   32|       m_axi|       outputI|       pointer|
|m_axi_outputI_WSTRB     |  out|    4|       m_axi|       outputI|       pointer|
|m_axi_outputI_WLAST     |  out|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_WID       |  out|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_WUSER     |  out|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_ARVALID   |  out|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_ARREADY   |   in|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_ARADDR    |  out|   64|       m_axi|       outputI|       pointer|
|m_axi_outputI_ARID      |  out|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_ARLEN     |  out|    8|       m_axi|       outputI|       pointer|
|m_axi_outputI_ARSIZE    |  out|    3|       m_axi|       outputI|       pointer|
|m_axi_outputI_ARBURST   |  out|    2|       m_axi|       outputI|       pointer|
|m_axi_outputI_ARLOCK    |  out|    2|       m_axi|       outputI|       pointer|
|m_axi_outputI_ARCACHE   |  out|    4|       m_axi|       outputI|       pointer|
|m_axi_outputI_ARPROT    |  out|    3|       m_axi|       outputI|       pointer|
|m_axi_outputI_ARQOS     |  out|    4|       m_axi|       outputI|       pointer|
|m_axi_outputI_ARREGION  |  out|    4|       m_axi|       outputI|       pointer|
|m_axi_outputI_ARUSER    |  out|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_RVALID    |   in|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_RREADY    |  out|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_RDATA     |   in|   32|       m_axi|       outputI|       pointer|
|m_axi_outputI_RLAST     |   in|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_RID       |   in|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_RUSER     |   in|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_RRESP     |   in|    2|       m_axi|       outputI|       pointer|
|m_axi_outputI_BVALID    |   in|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_BREADY    |  out|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_BRESP     |   in|    2|       m_axi|       outputI|       pointer|
|m_axi_outputI_BID       |   in|    1|       m_axi|       outputI|       pointer|
|m_axi_outputI_BUSER     |   in|    1|       m_axi|       outputI|       pointer|
|m_axi_outputR_AWVALID   |  out|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_AWREADY   |   in|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_AWADDR    |  out|   64|       m_axi|       outputR|       pointer|
|m_axi_outputR_AWID      |  out|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_AWLEN     |  out|    8|       m_axi|       outputR|       pointer|
|m_axi_outputR_AWSIZE    |  out|    3|       m_axi|       outputR|       pointer|
|m_axi_outputR_AWBURST   |  out|    2|       m_axi|       outputR|       pointer|
|m_axi_outputR_AWLOCK    |  out|    2|       m_axi|       outputR|       pointer|
|m_axi_outputR_AWCACHE   |  out|    4|       m_axi|       outputR|       pointer|
|m_axi_outputR_AWPROT    |  out|    3|       m_axi|       outputR|       pointer|
|m_axi_outputR_AWQOS     |  out|    4|       m_axi|       outputR|       pointer|
|m_axi_outputR_AWREGION  |  out|    4|       m_axi|       outputR|       pointer|
|m_axi_outputR_AWUSER    |  out|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_WVALID    |  out|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_WREADY    |   in|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_WDATA     |  out|   32|       m_axi|       outputR|       pointer|
|m_axi_outputR_WSTRB     |  out|    4|       m_axi|       outputR|       pointer|
|m_axi_outputR_WLAST     |  out|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_WID       |  out|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_WUSER     |  out|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_ARVALID   |  out|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_ARREADY   |   in|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_ARADDR    |  out|   64|       m_axi|       outputR|       pointer|
|m_axi_outputR_ARID      |  out|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_ARLEN     |  out|    8|       m_axi|       outputR|       pointer|
|m_axi_outputR_ARSIZE    |  out|    3|       m_axi|       outputR|       pointer|
|m_axi_outputR_ARBURST   |  out|    2|       m_axi|       outputR|       pointer|
|m_axi_outputR_ARLOCK    |  out|    2|       m_axi|       outputR|       pointer|
|m_axi_outputR_ARCACHE   |  out|    4|       m_axi|       outputR|       pointer|
|m_axi_outputR_ARPROT    |  out|    3|       m_axi|       outputR|       pointer|
|m_axi_outputR_ARQOS     |  out|    4|       m_axi|       outputR|       pointer|
|m_axi_outputR_ARREGION  |  out|    4|       m_axi|       outputR|       pointer|
|m_axi_outputR_ARUSER    |  out|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_RVALID    |   in|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_RREADY    |  out|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_RDATA     |   in|   32|       m_axi|       outputR|       pointer|
|m_axi_outputR_RLAST     |   in|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_RID       |   in|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_RUSER     |   in|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_RRESP     |   in|    2|       m_axi|       outputR|       pointer|
|m_axi_outputR_BVALID    |   in|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_BREADY    |  out|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_BRESP     |   in|    2|       m_axi|       outputR|       pointer|
|m_axi_outputR_BID       |   in|    1|       m_axi|       outputR|       pointer|
|m_axi_outputR_BUSER     |   in|    1|       m_axi|       outputR|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

