;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; Red1
Red1__0__DR EQU CYREG_GPIO_PRT3_DR
Red1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Red1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Red1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Red1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Red1__0__HSIOM_MASK EQU 0x00F00000
Red1__0__HSIOM_SHIFT EQU 20
Red1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Red1__0__INTR EQU CYREG_GPIO_PRT3_INTR
Red1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Red1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Red1__0__MASK EQU 0x20
Red1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Red1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Red1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Red1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Red1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Red1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Red1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Red1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Red1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Red1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Red1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Red1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Red1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Red1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Red1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Red1__0__PC EQU CYREG_GPIO_PRT3_PC
Red1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Red1__0__PORT EQU 3
Red1__0__PS EQU CYREG_GPIO_PRT3_PS
Red1__0__SHIFT EQU 5
Red1__DR EQU CYREG_GPIO_PRT3_DR
Red1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Red1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Red1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Red1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Red1__INTR EQU CYREG_GPIO_PRT3_INTR
Red1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Red1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Red1__MASK EQU 0x20
Red1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Red1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Red1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Red1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Red1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Red1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Red1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Red1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Red1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Red1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Red1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Red1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Red1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Red1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Red1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Red1__PC EQU CYREG_GPIO_PRT3_PC
Red1__PC2 EQU CYREG_GPIO_PRT3_PC2
Red1__PORT EQU 3
Red1__PS EQU CYREG_GPIO_PRT3_PS
Red1__SHIFT EQU 5

; Red2
Red2__0__DR EQU CYREG_GPIO_PRT2_DR
Red2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Red2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Red2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Red2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Red2__0__HSIOM_MASK EQU 0x0000F000
Red2__0__HSIOM_SHIFT EQU 12
Red2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Red2__0__INTR EQU CYREG_GPIO_PRT2_INTR
Red2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Red2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Red2__0__MASK EQU 0x08
Red2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Red2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Red2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Red2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Red2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Red2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Red2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Red2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Red2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Red2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Red2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Red2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Red2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Red2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Red2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Red2__0__PC EQU CYREG_GPIO_PRT2_PC
Red2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Red2__0__PORT EQU 2
Red2__0__PS EQU CYREG_GPIO_PRT2_PS
Red2__0__SHIFT EQU 3
Red2__DR EQU CYREG_GPIO_PRT2_DR
Red2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Red2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Red2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Red2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Red2__INTR EQU CYREG_GPIO_PRT2_INTR
Red2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Red2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Red2__MASK EQU 0x08
Red2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Red2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Red2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Red2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Red2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Red2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Red2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Red2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Red2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Red2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Red2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Red2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Red2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Red2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Red2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Red2__PC EQU CYREG_GPIO_PRT2_PC
Red2__PC2 EQU CYREG_GPIO_PRT2_PC2
Red2__PORT EQU 2
Red2__PS EQU CYREG_GPIO_PRT2_PS
Red2__SHIFT EQU 3

; Blue1
Blue1__0__DR EQU CYREG_GPIO_PRT3_DR
Blue1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Blue1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Blue1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Blue1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Blue1__0__HSIOM_MASK EQU 0x000000F0
Blue1__0__HSIOM_SHIFT EQU 4
Blue1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Blue1__0__INTR EQU CYREG_GPIO_PRT3_INTR
Blue1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Blue1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Blue1__0__MASK EQU 0x02
Blue1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Blue1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Blue1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Blue1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Blue1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Blue1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Blue1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Blue1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Blue1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Blue1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Blue1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Blue1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Blue1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Blue1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Blue1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Blue1__0__PC EQU CYREG_GPIO_PRT3_PC
Blue1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Blue1__0__PORT EQU 3
Blue1__0__PS EQU CYREG_GPIO_PRT3_PS
Blue1__0__SHIFT EQU 1
Blue1__DR EQU CYREG_GPIO_PRT3_DR
Blue1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Blue1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Blue1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Blue1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Blue1__INTR EQU CYREG_GPIO_PRT3_INTR
Blue1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Blue1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Blue1__MASK EQU 0x02
Blue1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Blue1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Blue1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Blue1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Blue1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Blue1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Blue1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Blue1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Blue1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Blue1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Blue1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Blue1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Blue1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Blue1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Blue1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Blue1__PC EQU CYREG_GPIO_PRT3_PC
Blue1__PC2 EQU CYREG_GPIO_PRT3_PC2
Blue1__PORT EQU 3
Blue1__PS EQU CYREG_GPIO_PRT3_PS
Blue1__SHIFT EQU 1

; Blue2
Blue2__0__DR EQU CYREG_GPIO_PRT2_DR
Blue2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Blue2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Blue2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Blue2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Blue2__0__HSIOM_MASK EQU 0xF0000000
Blue2__0__HSIOM_SHIFT EQU 28
Blue2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Blue2__0__INTR EQU CYREG_GPIO_PRT2_INTR
Blue2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Blue2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Blue2__0__MASK EQU 0x80
Blue2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Blue2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Blue2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Blue2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Blue2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Blue2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Blue2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Blue2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Blue2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Blue2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Blue2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Blue2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Blue2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Blue2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Blue2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Blue2__0__PC EQU CYREG_GPIO_PRT2_PC
Blue2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Blue2__0__PORT EQU 2
Blue2__0__PS EQU CYREG_GPIO_PRT2_PS
Blue2__0__SHIFT EQU 7
Blue2__DR EQU CYREG_GPIO_PRT2_DR
Blue2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Blue2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Blue2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Blue2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Blue2__INTR EQU CYREG_GPIO_PRT2_INTR
Blue2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Blue2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Blue2__MASK EQU 0x80
Blue2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Blue2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Blue2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Blue2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Blue2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Blue2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Blue2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Blue2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Blue2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Blue2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Blue2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Blue2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Blue2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Blue2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Blue2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Blue2__PC EQU CYREG_GPIO_PRT2_PC
Blue2__PC2 EQU CYREG_GPIO_PRT2_PC2
Blue2__PORT EQU 2
Blue2__PS EQU CYREG_GPIO_PRT2_PS
Blue2__SHIFT EQU 7

; LED_1
LED_1__0__DR EQU CYREG_GPIO_PRT2_DR
LED_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_1__0__HSIOM_MASK EQU 0x000000F0
LED_1__0__HSIOM_SHIFT EQU 4
LED_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_1__0__MASK EQU 0x02
LED_1__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
LED_1__0__OUT_SEL_SHIFT EQU 2
LED_1__0__OUT_SEL_VAL EQU 2
LED_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_1__0__PC EQU CYREG_GPIO_PRT2_PC
LED_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_1__0__PORT EQU 2
LED_1__0__PS EQU CYREG_GPIO_PRT2_PS
LED_1__0__SHIFT EQU 1
LED_1__DR EQU CYREG_GPIO_PRT2_DR
LED_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_1__INTR EQU CYREG_GPIO_PRT2_INTR
LED_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_1__MASK EQU 0x02
LED_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_1__PC EQU CYREG_GPIO_PRT2_PC
LED_1__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_1__PORT EQU 2
LED_1__PS EQU CYREG_GPIO_PRT2_PS
LED_1__SHIFT EQU 1

; LED_2
LED_2__0__DR EQU CYREG_GPIO_PRT3_DR
LED_2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED_2__0__HSIOM_MASK EQU 0xF0000000
LED_2__0__HSIOM_SHIFT EQU 28
LED_2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_2__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED_2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_2__0__MASK EQU 0x80
LED_2__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
LED_2__0__OUT_SEL_SHIFT EQU 14
LED_2__0__OUT_SEL_VAL EQU 2
LED_2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_2__0__PC EQU CYREG_GPIO_PRT3_PC
LED_2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_2__0__PORT EQU 3
LED_2__0__PS EQU CYREG_GPIO_PRT3_PS
LED_2__0__SHIFT EQU 7
LED_2__DR EQU CYREG_GPIO_PRT3_DR
LED_2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_2__INTR EQU CYREG_GPIO_PRT3_INTR
LED_2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_2__MASK EQU 0x80
LED_2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_2__PC EQU CYREG_GPIO_PRT3_PC
LED_2__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_2__PORT EQU 3
LED_2__PS EQU CYREG_GPIO_PRT3_PS
LED_2__SHIFT EQU 7

; PWM_1
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL3
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK3
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A3
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A03
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A13
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D3
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D03
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D13
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F3
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F03
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F13
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3

; PWM_2
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL1
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL1
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK1
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK1
PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST1
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST1
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A01
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A11
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D01
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D11
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F01
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F11
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A01
PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A11
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D01
PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D11
PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F01
PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F11
PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1

; PWM_3
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL2
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
PWM_3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK2
PWM_3_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_3_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
PWM_3_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_3_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_3_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_3_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_3_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_3_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK2
PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST2
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST2
PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST2
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
PWM_3_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
PWM_3_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A02
PWM_3_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A12
PWM_3_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
PWM_3_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D02
PWM_3_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D12
PWM_3_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
PWM_3_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
PWM_3_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F02
PWM_3_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F12
PWM_3_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_3_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2

; Pin_1
Pin_1__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_1__0__HSIOM_MASK EQU 0x0000000F
Pin_1__0__HSIOM_SHIFT EQU 0
Pin_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_1__0__MASK EQU 0x01
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_1__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_1__0__PORT EQU 0
Pin_1__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_1__0__SHIFT EQU 0
Pin_1__DR EQU CYREG_GPIO_PRT0_DR
Pin_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_1__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_1__MASK EQU 0x01
Pin_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_1__PC EQU CYREG_GPIO_PRT0_PC
Pin_1__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_1__PORT EQU 0
Pin_1__PS EQU CYREG_GPIO_PRT0_PS
Pin_1__SHIFT EQU 0

; Green1
Green1__0__DR EQU CYREG_GPIO_PRT3_DR
Green1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Green1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Green1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Green1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Green1__0__HSIOM_MASK EQU 0x0000F000
Green1__0__HSIOM_SHIFT EQU 12
Green1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Green1__0__INTR EQU CYREG_GPIO_PRT3_INTR
Green1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Green1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Green1__0__MASK EQU 0x08
Green1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Green1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Green1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Green1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Green1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Green1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Green1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Green1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Green1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Green1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Green1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Green1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Green1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Green1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Green1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Green1__0__PC EQU CYREG_GPIO_PRT3_PC
Green1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Green1__0__PORT EQU 3
Green1__0__PS EQU CYREG_GPIO_PRT3_PS
Green1__0__SHIFT EQU 3
Green1__DR EQU CYREG_GPIO_PRT3_DR
Green1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Green1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Green1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Green1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Green1__INTR EQU CYREG_GPIO_PRT3_INTR
Green1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Green1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Green1__MASK EQU 0x08
Green1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Green1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Green1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Green1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Green1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Green1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Green1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Green1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Green1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Green1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Green1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Green1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Green1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Green1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Green1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Green1__PC EQU CYREG_GPIO_PRT3_PC
Green1__PC2 EQU CYREG_GPIO_PRT3_PC2
Green1__PORT EQU 3
Green1__PS EQU CYREG_GPIO_PRT3_PS
Green1__SHIFT EQU 3

; Green2
Green2__0__DR EQU CYREG_GPIO_PRT2_DR
Green2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Green2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Green2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Green2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Green2__0__HSIOM_MASK EQU 0x00F00000
Green2__0__HSIOM_SHIFT EQU 20
Green2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Green2__0__INTR EQU CYREG_GPIO_PRT2_INTR
Green2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Green2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Green2__0__MASK EQU 0x20
Green2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Green2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Green2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Green2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Green2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Green2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Green2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Green2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Green2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Green2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Green2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Green2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Green2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Green2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Green2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Green2__0__PC EQU CYREG_GPIO_PRT2_PC
Green2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Green2__0__PORT EQU 2
Green2__0__PS EQU CYREG_GPIO_PRT2_PS
Green2__0__SHIFT EQU 5
Green2__DR EQU CYREG_GPIO_PRT2_DR
Green2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Green2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Green2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Green2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Green2__INTR EQU CYREG_GPIO_PRT2_INTR
Green2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Green2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Green2__MASK EQU 0x20
Green2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Green2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Green2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Green2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Green2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Green2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Green2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Green2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Green2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Green2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Green2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Green2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Green2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Green2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Green2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Green2__PC EQU CYREG_GPIO_PRT2_PC
Green2__PC2 EQU CYREG_GPIO_PRT2_PC2
Green2__PORT EQU 2
Green2__PS EQU CYREG_GPIO_PRT2_PS
Green2__SHIFT EQU 5

; Sensor
Sensor__0__DR EQU CYREG_GPIO_PRT1_DR
Sensor__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Sensor__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Sensor__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Sensor__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Sensor__0__HSIOM_MASK EQU 0x000000F0
Sensor__0__HSIOM_SHIFT EQU 4
Sensor__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Sensor__0__INTR EQU CYREG_GPIO_PRT1_INTR
Sensor__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Sensor__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Sensor__0__MASK EQU 0x02
Sensor__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Sensor__0__OUT_SEL_SHIFT EQU 2
Sensor__0__OUT_SEL_VAL EQU 2
Sensor__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Sensor__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Sensor__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Sensor__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Sensor__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Sensor__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Sensor__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Sensor__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Sensor__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Sensor__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Sensor__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Sensor__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Sensor__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Sensor__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Sensor__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Sensor__0__PC EQU CYREG_GPIO_PRT1_PC
Sensor__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Sensor__0__PORT EQU 1
Sensor__0__PS EQU CYREG_GPIO_PRT1_PS
Sensor__0__SHIFT EQU 1
Sensor__DR EQU CYREG_GPIO_PRT1_DR
Sensor__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Sensor__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Sensor__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Sensor__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Sensor__INTR EQU CYREG_GPIO_PRT1_INTR
Sensor__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Sensor__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Sensor__MASK EQU 0x02
Sensor__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Sensor__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Sensor__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Sensor__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Sensor__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Sensor__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Sensor__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Sensor__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Sensor__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Sensor__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Sensor__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Sensor__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Sensor__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Sensor__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Sensor__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Sensor__PC EQU CYREG_GPIO_PRT1_PC
Sensor__PC2 EQU CYREG_GPIO_PRT1_PC2
Sensor__PORT EQU 1
Sensor__PS EQU CYREG_GPIO_PRT1_PS
Sensor__SHIFT EQU 1

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
Clock_1__DIV_ID EQU 0x00000041
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_1__PA_DIV_ID EQU 0x000000FF

; Clock_2
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL14
Clock_2__DIV_ID EQU 0x00000042
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_2__PA_DIV_ID EQU 0x000000FF

; Clock_3
Clock_3__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL13
Clock_3__DIV_ID EQU 0x00000043
Clock_3__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_3__PA_DIV_ID EQU 0x000000FF

; Speaker
Speaker__0__DR EQU CYREG_GPIO_PRT1_DR
Speaker__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Speaker__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Speaker__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Speaker__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Speaker__0__HSIOM_MASK EQU 0x0000F000
Speaker__0__HSIOM_SHIFT EQU 12
Speaker__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Speaker__0__INTR EQU CYREG_GPIO_PRT1_INTR
Speaker__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Speaker__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Speaker__0__MASK EQU 0x08
Speaker__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Speaker__0__OUT_SEL_SHIFT EQU 6
Speaker__0__OUT_SEL_VAL EQU 3
Speaker__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Speaker__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Speaker__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Speaker__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Speaker__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Speaker__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Speaker__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Speaker__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Speaker__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Speaker__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Speaker__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Speaker__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Speaker__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Speaker__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Speaker__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Speaker__0__PC EQU CYREG_GPIO_PRT1_PC
Speaker__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Speaker__0__PORT EQU 1
Speaker__0__PS EQU CYREG_GPIO_PRT1_PS
Speaker__0__SHIFT EQU 3
Speaker__DR EQU CYREG_GPIO_PRT1_DR
Speaker__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Speaker__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Speaker__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Speaker__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Speaker__INTR EQU CYREG_GPIO_PRT1_INTR
Speaker__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Speaker__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Speaker__MASK EQU 0x08
Speaker__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Speaker__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Speaker__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Speaker__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Speaker__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Speaker__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Speaker__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Speaker__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Speaker__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Speaker__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Speaker__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Speaker__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Speaker__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Speaker__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Speaker__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Speaker__PC EQU CYREG_GPIO_PRT1_PC
Speaker__PC2 EQU CYREG_GPIO_PRT1_PC2
Speaker__PORT EQU 1
Speaker__PS EQU CYREG_GPIO_PRT1_PS
Speaker__SHIFT EQU 3

; Switch1
Switch1__0__DR EQU CYREG_GPIO_PRT2_DR
Switch1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Switch1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Switch1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Switch1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Switch1__0__HSIOM_MASK EQU 0x0000000F
Switch1__0__HSIOM_SHIFT EQU 0
Switch1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Switch1__0__INTR EQU CYREG_GPIO_PRT2_INTR
Switch1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Switch1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Switch1__0__MASK EQU 0x01
Switch1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Switch1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Switch1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Switch1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Switch1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Switch1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Switch1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Switch1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Switch1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Switch1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Switch1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Switch1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Switch1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Switch1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Switch1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Switch1__0__PC EQU CYREG_GPIO_PRT2_PC
Switch1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Switch1__0__PORT EQU 2
Switch1__0__PS EQU CYREG_GPIO_PRT2_PS
Switch1__0__SHIFT EQU 0
Switch1__DR EQU CYREG_GPIO_PRT2_DR
Switch1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Switch1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Switch1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Switch1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Switch1__INTR EQU CYREG_GPIO_PRT2_INTR
Switch1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Switch1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Switch1__MASK EQU 0x01
Switch1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Switch1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Switch1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Switch1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Switch1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Switch1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Switch1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Switch1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Switch1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Switch1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Switch1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Switch1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Switch1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Switch1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Switch1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Switch1__PC EQU CYREG_GPIO_PRT2_PC
Switch1__PC2 EQU CYREG_GPIO_PRT2_PC2
Switch1__PORT EQU 2
Switch1__PS EQU CYREG_GPIO_PRT2_PS
Switch1__SHIFT EQU 0

; ADC_SAR_Seq_1
ADC_SAR_Seq_1_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000040
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_SAR_Seq_1_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
ADC_SAR_Seq_1_intClock__DIV_ID EQU 0x00000040
ADC_SAR_Seq_1_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
ADC_SAR_Seq_1_intClock__PA_DIV_ID EQU 0x000000FF
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x8000
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 15
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A1711AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
