
---------- Begin Simulation Statistics ----------
final_tick                                54564800500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 129575                       # Simulator instruction rate (inst/s)
host_mem_usage                                 304060                       # Number of bytes of host memory used
host_op_rate                                   137285                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   444.59                       # Real time elapsed on the host
host_tick_rate                              122730549                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    57607610                       # Number of instructions simulated
sim_ops                                      61035595                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.054565                       # Number of seconds simulated
sim_ticks                                 54564800500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  35577972                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 37104094                       # number of cc regfile writes
system.cpu.committedInsts                    57607610                       # Number of Instructions Simulated
system.cpu.committedOps                      61035595                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.894361                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.894361                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          126150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2194014                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 16427735                       # Number of branches executed
system.cpu.iew.exec_nop                       1186370                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.711945                       # Inst execution rate
system.cpu.iew.exec_refs                     24249188                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    9754270                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1944429                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              16030140                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                474                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             11034504                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            89633185                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              14494918                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3957176                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              77694328                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     23                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4425126                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1922048                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4427961                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1271                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       837264                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1356750                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  70453623                       # num instructions consuming a value
system.cpu.iew.wb_count                      74963910                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.473617                       # average fanout of values written-back
system.cpu.iew.wb_producers                  33368050                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.686926                       # insts written-back per cycle
system.cpu.iew.wb_sent                       75474613                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 95280090                       # number of integer regfile reads
system.cpu.int_regfile_writes                47336382                       # number of integer regfile writes
system.cpu.ipc                               0.527883                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.527883                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              54290181     66.49%     66.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  644      0.00%     66.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    78      0.00%     66.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   9      0.00%     66.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  58      0.00%     66.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   7      0.00%     66.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  9      0.00%     66.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          433587      0.53%     67.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  13      0.00%     67.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                262      0.00%     67.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  6      0.00%     67.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                11298      0.01%     67.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               228592      0.28%     67.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               220968      0.27%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   19      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3823      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               2      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd            148      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                6      0.00%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16135568     19.76%     87.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10326216     12.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpPack                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompressInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLength              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompression            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexMatch             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpCustPerm               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetPred                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSort            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpInitBigCmp             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpKeyCombine             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpMatch                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLimit               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpBFPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSEPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               81651504                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     6606239                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.080908                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3305583     50.04%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    449      0.01%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       6      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    15      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    3      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      6      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     50.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1527080     23.12%     73.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1773097     26.84%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpPack                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompressInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLength                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompression            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexMatch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpCustPerm                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetPred                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSortInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSort            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpInitBigCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpKeyCombine               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpMatch                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLimit                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpBFPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSEPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               84670377                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          272429055                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     71878106                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         112740800                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   88446341                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  81651504                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 474                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        27411219                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            421941                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            175                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     22039152                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     109003452                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.749073                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.093981                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            68080719     62.46%     62.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13016903     11.94%     74.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            16510692     15.15%     89.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9970928      9.15%     98.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1420617      1.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3593      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       109003452                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.748207                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                3587356                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            6905585                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      3085804                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           3118115                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1582713                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1051524                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16030140                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11034504                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               311766264                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 433969                       # number of misc regfile writes
system.cpu.numCycles                        109129602                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                  677439                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                 235611                       # number of predicate regfile writes
system.cpu.timesIdled                            1778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  2432055                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 2000169                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    96                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3403670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6973801                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4974103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        75301                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9904701                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          75301                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                25687058                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19837609                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1917493                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             18938180                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                18925391                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.932470                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  107327                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 43                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            3933                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               2413                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1520                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          473                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        24130876                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             299                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1915271                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    105138441                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.586715                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.386867                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        79538923     75.65%     75.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10270391      9.77%     85.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7195362      6.84%     92.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3983100      3.79%     96.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1214320      1.15%     97.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          721737      0.69%     97.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          456131      0.43%     98.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          194662      0.19%     98.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1563815      1.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    105138441                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             58258335                       # Number of instructions committed
system.cpu.commit.opsCommitted               61686320                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    19047430                       # Number of memory references committed
system.cpu.commit.loads                      10804515                       # Number of loads committed
system.cpu.commit.amos                            184                       # Number of atomic instructions committed
system.cpu.commit.membars                         202                       # Number of memory barriers committed
system.cpu.commit.branches                   13427236                       # Number of branches committed
system.cpu.commit.vector                      3083199                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    47763180                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 54453                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     41741804     67.67%     67.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          632      0.00%     67.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           65      0.00%     67.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            8      0.00%     67.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp           52      0.00%     67.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            6      0.00%     67.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            6      0.00%     67.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc       433400      0.70%     68.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           13      0.00%     68.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc          216      0.00%     68.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            6      0.00%     68.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        11297      0.02%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       227381      0.37%     68.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp       220124      0.36%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           10      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         3734      0.01%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd          120      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            6      0.00%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     10804515     17.52%     86.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      8242915     13.36%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpPack            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompressInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLength            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompression            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpCustPerm            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetPred            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSort            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpInitBigCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpKeyCombine            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLimit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpBFPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSEPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     61686320                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1563815                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     18554201                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18554201                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18555380                       # number of overall hits
system.cpu.dcache.overall_hits::total        18555380                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3253441                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3253441                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3253448                       # number of overall misses
system.cpu.dcache.overall_misses::total       3253448                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 100100303251                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 100100303251                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 100100303251                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 100100303251                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     21807642                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     21807642                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     21808828                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     21808828                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.149188                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.149188                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.149180                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.149180                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30767.517607                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30767.517607                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30767.451409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30767.451409                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     22089302                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        71855                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2134676                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            7090                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.347848                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.134697                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches           1623462                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      4895779                       # number of writebacks
system.cpu.dcache.writebacks::total           4895779                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       242528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       242528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       242528                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       242528                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3010913                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3010913                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3010919                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      1885893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4896812                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  88532969320                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  88532969320                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  88533260820                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  58687837316                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 147221098136                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.138067                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.138067                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.138060                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.224533                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29404.027722                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29404.027722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29404.065941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 31119.388701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30064.682519                       # average overall mshr miss latency
system.cpu.dcache.replacements                4895779                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12110613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12110613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1453121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1453121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  44557657500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  44557657500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13563734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13563734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.107133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.107133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30663.418600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30663.418600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       129949                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       129949                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1323172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1323172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  39489684000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  39489684000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.097552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.097552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29844.709531                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29844.709531                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6443532                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6443532                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       487946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       487946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9848282601                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9848282601                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6931478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6931478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.070396                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070396                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 20183.140350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20183.140350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        96434                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        96434                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       391512                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       391512                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6891538169                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6891538169                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17602.367664                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17602.367664                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1179                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1179                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1186                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1186                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005902                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005902                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       291500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       291500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005059                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005059                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 48583.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 48583.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      1885893                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      1885893                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  58687837316                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  58687837316                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 31119.388701                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 31119.388701                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           56                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           56                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      1312374                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      1312374                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data  45694363150                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total  45694363150                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      1312430                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      1312430                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999957                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999957                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 34818.095413                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 34818.095413                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data        16145                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total        16145                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      1296229                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      1296229                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data  42151747151                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total  42151747151                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.987656                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.987656                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32518.750276                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32518.750276                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       122000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       122000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047619                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047619                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data          183                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             183                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        65500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        65500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data          184                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          184                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.005435                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.005435                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        65500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        65500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        63500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        63500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.005435                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.005435                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        63500                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        63500                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pfIssued        47449915                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified     83974532                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit     23803556                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull      6441128                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage       3256928                       # number of prefetches that crossed the page
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.958295                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23452432                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4896803                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.789335                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   529.830700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   493.127595                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.517413                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.481570                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          837                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          454                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.817383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.182617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48514905                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48514905                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  6007862                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              53531811                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  43972777                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3568954                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1922048                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             16673030                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2377                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              101199615                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               7659930                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                            16                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1558805                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      105942387                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    25687058                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           19035131                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     105517296                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3848540                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  662                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles             2                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         2417                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  33172123                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1912                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          109003452                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.041453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.212665                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 53779335     49.34%     49.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 21129232     19.38%     68.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  9891932      9.07%     77.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 24202953     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            109003452                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.235381                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.970794                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     33167786                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33167786                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     33167786                       # number of overall hits
system.cpu.icache.overall_hits::total        33167786                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4325                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4325                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4325                       # number of overall misses
system.cpu.icache.overall_misses::total          4325                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    161222455                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    161222455                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    161222455                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    161222455                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     33172111                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33172111                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     33172111                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33172111                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000130                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000130                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000130                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000130                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37276.868208                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37276.868208                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37276.868208                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37276.868208                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        46458                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          142                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               757                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.371202                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    11.833333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3099                       # number of writebacks
system.cpu.icache.writebacks::total              3099                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          713                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          713                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          713                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          713                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3612                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3612                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3612                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3612                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    136430963                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    136430963                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    136430963                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    136430963                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37771.584441                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37771.584441                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37771.584441                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37771.584441                       # average overall mshr miss latency
system.cpu.icache.replacements                   3099                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     33167786                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33167786                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4325                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4325                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    161222455                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    161222455                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     33172111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33172111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37276.868208                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37276.868208                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          713                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          713                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    136430963                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    136430963                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37771.584441                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37771.584441                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.475206                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            33171397                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3611                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9186.207976                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             53500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.475206                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969678                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969678                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          102                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          66347833                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         66347833                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                            16                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      354961                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5225625                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                38506                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1271                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2791589                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                59612                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1740730                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  54564800500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1922048                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 13004331                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                39234077                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          56245                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  39863559                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              14923192                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               93294324                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               3843609                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                117585                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    719                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1995                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               12574706                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents          138698                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           109345509                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   174188485                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                111217273                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  2436316                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups               456664                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps              70857398                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 38488111                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    2924                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 166                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7623832                       # count of insts added to the skid buffer
system.cpu.rob.reads                        189314043                       # The number of ROB reads
system.cpu.rob.writes                       175544017                       # The number of ROB writes
system.cpu.thread_0.numInsts                 57607610                       # Number of Instructions committed
system.cpu.thread_0.numOps                   61035595                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1302                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1091712                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher       966767                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2059781                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1302                       # number of overall hits
system.l2.overall_hits::.cpu.data             1091712                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher       966767                       # number of overall hits
system.l2.overall_hits::total                 2059781                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2310                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             622929                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       919122                       # number of demand (read+write) misses
system.l2.demand_misses::total                1544361                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2310                       # number of overall misses
system.l2.overall_misses::.cpu.data            622929                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       919122                       # number of overall misses
system.l2.overall_misses::total               1544361                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    124018997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  34408722272                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  50114203310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      84646944579                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    124018997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  34408722272                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  50114203310                       # number of overall miss cycles
system.l2.overall_miss_latency::total     84646944579                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1714641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher      1885889                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3604142                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1714641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher      1885889                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3604142                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.639535                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.363300                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.487368                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.428496                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.639535                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.363300                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.487368                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.428496                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 53687.877489                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 55236.988922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 54523.994976                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54810.335523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 53687.877489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 55236.988922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 54523.994976                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54810.335523                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    204270                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2102122                       # number of writebacks
system.l2.writebacks::total                   2102122                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data             639                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher        25886                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               26525                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data            639                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher        25886                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              26525                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        622290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       893236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1517836                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       622290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       893236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       280651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1798487                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    110164997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  30661060964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher  44111633068                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  74882859029                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    110164997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  30661060964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher  44111633068                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   9106740749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  83989599778                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.639535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.362927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.473642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.421137                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.639535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.362927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.473642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.499006                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 47690.474892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 49271.338064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49384.074386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49335.276689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 47690.474892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 49271.338064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49384.074386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 32448.631036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46700.142830                       # average overall mshr miss latency
system.l2.replacements                        2932639                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3568991                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3568991                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3568991                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3568991                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1329880                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1329880                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1329880                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1329880                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       280651                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         280651                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   9106740749                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   9106740749                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 32448.631036                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 32448.631036                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data             11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 11                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       243000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       243000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data 22090.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22090.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       176828                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       176828                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 16075.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16075.272727                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            326343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher           85                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                326428                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           65121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu.dcache.prefetcher           16                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               65137                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3545018230                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.dcache.prefetcher       900999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3545919229                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        391464                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher          101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            391565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.166352                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu.dcache.prefetcher     0.158416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.166350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 54437.404677                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.dcache.prefetcher 56312.437500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54437.865253                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data          450                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              450                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        64671                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.dcache.prefetcher           16                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          64687                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3147094422                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.dcache.prefetcher       804999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3147899421                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.165203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.158416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.165201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 48663.147655                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50312.437500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48663.555598                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1302                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1302                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    124018997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    124018997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.639535                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.639535                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 53687.877489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 53687.877489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    110164997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    110164997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.639535                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.639535                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 47690.474892                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47690.474892                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        765369                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher       966682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1732051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       557808                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       919106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1476914                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  30863704042                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  50113302311                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  80977006353                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1323177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher      1885788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3208965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.421567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.487386                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.460246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 55330.335961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 54523.963842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 54828.518352                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data          189                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher        25886                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        26075                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       557619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       893220                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1450839                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  27513966542                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  44110828069                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  71624794611                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.421424                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.473659                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.452121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 49341.874186                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49384.057756                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 49367.844820                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data         54744                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu.dcache.prefetcher            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             54745                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      1241525                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu.dcache.prefetcher            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         1241528                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data       301500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       301500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data      1296269                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu.dcache.prefetcher            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       1296273                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.957768                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.957767                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data     0.242846                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total     0.242846                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data      1241513                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      1241516                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data  29616785382                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu.dcache.prefetcher        58500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total  29616843882                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.957759                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.957758                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 23855.396908                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 23855.386384                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 1146220                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1595804                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               355203                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               9556                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                216332                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32161.981909                       # Cycle average of tags in use
system.l2.tags.total_refs                     7220406                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5105427                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.414261                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    436000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   31311.522462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   850.459447                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.955552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.025954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981506                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         22846                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          9312                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2        18513                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         3874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1811                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.697205                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.284180                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  83499827                       # Number of tag accesses
system.l2.tags.data_accesses                 83499827                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         147840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       39828416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     57268928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     13143104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          110388288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       147840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        147840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    134535744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       134535744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          622319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       894827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       205361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1724817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2102121                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2102121                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2709439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         729928739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher   1049558094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    240871475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2023067747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2709439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2709439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2465614146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2465614146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2465614146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2709439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        729928739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher   1049558094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    240871475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4488681893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1660107                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2102121                       # Transaction distribution
system.membus.trans_dist::CleanEvict           830508                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             64709                       # Transaction distribution
system.membus.trans_dist::ReadExResp            64709                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1660108                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1241516                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7623789                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7623789                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    244923968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               244923968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3570150                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3570150    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3570150                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         16196368993                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8624080000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           3212576                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5671113                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1329887                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          830517                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           574263                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           391565                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          391565                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3612                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3208965                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      1296273                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      1296273                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10322                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14689424                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14699746                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       429440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    543764864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              544194304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         3506919                       # Total snoops (count)
system.tol2bus.snoopTraffic                 134536896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8437511                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008925                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094050                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8362206     99.11%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  75305      0.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8437511                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  54564800500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10560589955                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5428476                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6048937000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            11.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            25573                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
