

================================================================
== Vitis HLS Report for 'e2e_system'
================================================================
* Date:           Tue Dec  7 23:34:38 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.297 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9275|     9275| 92.750 us | 92.750 us |  9276|  9276|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                      |                           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dataflow_parent_loop_proc_fu_301  |dataflow_parent_loop_proc  |     9200|     9200| 92.000 us | 92.000 us |  9200|  9200|   none  |
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       33|       33|         1|          1|          1|    33|    yes   |
        |- VITIS_LOOP_38_2  |       37|       37|         6|          1|          1|    33|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 6, States = { 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 11 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_signal"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_signal, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_signal"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%correlators_output_V = alloca i64" [e2e_system.cpp:22]   --->   Operation 17 'alloca' 'correlators_output_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb52.i.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.65>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i6, void %codeRepl, i6 %add_ln23, void %bb52.split.i.i" [e2e_system.cpp:23]   --->   Operation 19 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.42ns)   --->   "%icmp_ln23 = icmp_eq  i6 %i, i6" [e2e_system.cpp:23]   --->   Operation 21 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%add_ln23 = add i6 %i, i6" [e2e_system.cpp:23]   --->   Operation 23 'add' 'add_ln23' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %bb52.split.i.i, void %e2e_system_bb52.i.exit.preheader" [e2e_system.cpp:23]   --->   Operation 24 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_1_cast = zext i6 %i" [e2e_system.cpp:23]   --->   Operation 25 'zext' 'i_1_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [e2e_system.cpp:23]   --->   Operation 26 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%correlators_output_V_addr = getelementptr i36 %correlators_output_V, i64, i64 %i_1_cast" [e2e_system.cpp:25]   --->   Operation 27 'getelementptr' 'correlators_output_V_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.25ns)   --->   "%store_ln205 = store i36, i6 %correlators_output_V_addr"   --->   Operation 28 'store' 'store_ln205' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb52.i.i"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %input_signal, i36 %correlators_output_V, i36 %shift_signal_even_V_10, i36 %shift_signal_even_V_9, i36 %shift_signal_even_V_8, i36 %shift_signal_even_V_7, i36 %shift_signal_even_V_6, i36 %shift_signal_even_V_5, i36 %shift_signal_even_V_4, i36 %shift_signal_even_V_3, i36 %shift_signal_even_V_2, i36 %shift_signal_even_V_1, i36 %shift_signal_even_V_0, i36 %temp_input_V_29, i36 %temp_input_V_28, i36 %temp_input_V_27, i36 %temp_input_V_26, i36 %temp_input_V_25, i36 %temp_input_V_24, i36 %temp_input_V_23, i36 %temp_input_V_22, i36 %temp_input_V_21, i36 %temp_input_V_20, i36 %temp_input_V_19, i36 %temp_input_V_18, i36 %temp_input_V_17, i36 %temp_input_V_16, i36 %temp_input_V_15, i36 %temp_input_V_14, i36 %temp_input_V_13, i36 %temp_input_V_12, i36 %temp_input_V_11, i36 %temp_input_V_10, i36 %temp_input_V_9, i36 %temp_input_V_8, i36 %temp_input_V_7, i36 %temp_input_V_6, i36 %temp_input_V_5, i36 %temp_input_V_4, i36 %temp_input_V_3, i36 %temp_input_V_2, i36 %temp_input_V_1, i36 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %input_signal, i36 %correlators_output_V, i36 %shift_signal_even_V_10, i36 %shift_signal_even_V_9, i36 %shift_signal_even_V_8, i36 %shift_signal_even_V_7, i36 %shift_signal_even_V_6, i36 %shift_signal_even_V_5, i36 %shift_signal_even_V_4, i36 %shift_signal_even_V_3, i36 %shift_signal_even_V_2, i36 %shift_signal_even_V_1, i36 %shift_signal_even_V_0, i36 %temp_input_V_29, i36 %temp_input_V_28, i36 %temp_input_V_27, i36 %temp_input_V_26, i36 %temp_input_V_25, i36 %temp_input_V_24, i36 %temp_input_V_23, i36 %temp_input_V_22, i36 %temp_input_V_21, i36 %temp_input_V_20, i36 %temp_input_V_19, i36 %temp_input_V_18, i36 %temp_input_V_17, i36 %temp_input_V_16, i36 %temp_input_V_15, i36 %temp_input_V_14, i36 %temp_input_V_13, i36 %temp_input_V_12, i36 %temp_input_V_11, i36 %temp_input_V_10, i36 %temp_input_V_9, i36 %temp_input_V_8, i36 %temp_input_V_7, i36 %temp_input_V_6, i36 %temp_input_V_5, i36 %temp_input_V_4, i36 %temp_input_V_3, i36 %temp_input_V_2, i36 %temp_input_V_1, i36 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 32 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb51"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %add_ln38, void %bb51.split_ifconv, i6, void %e2e_system_bb52.i.exit.preheader" [e2e_system.cpp:38]   --->   Operation 33 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (1.42ns)   --->   "%icmp_ln38 = icmp_eq  i6 %i_1, i6" [e2e_system.cpp:38]   --->   Operation 35 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 36 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln38 = add i6 %i_1, i6" [e2e_system.cpp:38]   --->   Operation 37 'add' 'add_ln38' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %bb51.split_ifconv, void" [e2e_system.cpp:38]   --->   Operation 38 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%i_3_cast = zext i6 %i_1" [e2e_system.cpp:38]   --->   Operation 39 'zext' 'i_3_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%correlators_output_V_addr_1 = getelementptr i36 %correlators_output_V, i64, i64 %i_3_cast" [e2e_system.cpp:40]   --->   Operation 40 'getelementptr' 'correlators_output_V_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 41 [2/2] (3.25ns)   --->   "%p_Val2_s = load i6 %correlators_output_V_addr_1"   --->   Operation 41 'load' 'p_Val2_s' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 42 [1/2] (3.25ns)   --->   "%p_Val2_s = load i6 %correlators_output_V_addr_1"   --->   Operation 42 'load' 'p_Val2_s' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>
ST_6 : Operation 43 [1/1] (2.50ns)   --->   "%icmp_ln935 = icmp_eq  i36 %p_Val2_s, i36"   --->   Operation 43 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln38)> <Delay = 2.50> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %p_Val2_s, i32"   --->   Operation 44 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (2.71ns)   --->   "%sub_ln939 = sub i36, i36 %p_Val2_s"   --->   Operation 45 'sub' 'sub_ln939' <Predicate = (!icmp_ln38)> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (1.12ns)   --->   "%p_Val2_1 = select i1 %p_Result_7, i36 %sub_ln939, i36 %p_Val2_s"   --->   Operation 46 'select' 'p_Val2_1' <Predicate = (!icmp_ln38)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i36 @llvm.part.select.i36, i36 %p_Val2_1, i32, i32"   --->   Operation 47 'partselect' 'p_Result_s' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.61>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28, i36 %p_Result_s"   --->   Operation 48 'bitconcatenate' 'p_Result_3' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (4.06ns)   --->   "%tmp = cttz i64 @llvm.cttz.i64, i64 %p_Result_3, i1"   --->   Operation 49 'cttz' 'tmp' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 4.06> <CoreInst = "CTTZ">   --->   Core 54 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp"   --->   Operation 50 'trunc' 'l' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (2.55ns)   --->   "%sub_ln944 = sub i32, i32 %l"   --->   Operation 51 'sub' 'sub_ln944' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 52 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i64 %tmp"   --->   Operation 53 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 54 [1/1] (2.55ns)   --->   "%lsb_index = add i32, i32 %sub_ln944"   --->   Operation 54 'add' 'lsb_index' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32, i32"   --->   Operation 55 'partselect' 'tmp_15' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp_15, i31"   --->   Operation 56 'icmp' 'icmp_ln946' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (1.82ns)   --->   "%sub_ln947 = sub i6, i6 %trunc_ln947"   --->   Operation 57 'sub' 'sub_ln947' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln947 = zext i6 %sub_ln947"   --->   Operation 58 'zext' 'zext_ln947' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%lshr_ln947 = lshr i36, i36 %zext_ln947"   --->   Operation 59 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln949 = zext i32 %lsb_index"   --->   Operation 60 'zext' 'zext_ln949' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%shl_ln949 = shl i36, i36 %zext_ln949"   --->   Operation 61 'shl' 'shl_ln949' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln949_1 = or i36 %lshr_ln947, i36 %shl_ln949"   --->   Operation 62 'or' 'or_ln949_1' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%and_ln949 = and i36 %p_Val2_1, i36 %or_ln949_1"   --->   Operation 63 'and' 'and_ln949' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (4.42ns) (out node of the LUT)   --->   "%icmp_ln949 = icmp_ne  i36 %and_ln949, i36"   --->   Operation 64 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 4.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (2.47ns)   --->   "%icmp_ln954 = icmp_sgt  i32 %lsb_index, i32"   --->   Operation 65 'icmp' 'icmp_ln954' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.08>
ST_9 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32"   --->   Operation 66 'bitselect' 'tmp_16' <Predicate = (!icmp_ln38 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%xor_ln949 = xor i1 %tmp_16, i1"   --->   Operation 67 'xor' 'xor_ln949' <Predicate = (!icmp_ln38 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %p_Val2_1, i32 %lsb_index"   --->   Operation 68 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%and_ln949_1 = and i1 %p_Result_8, i1 %xor_ln949"   --->   Operation 69 'and' 'and_ln949_1' <Predicate = (!icmp_ln38 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (2.55ns)   --->   "%sub_ln955 = sub i32, i32 %sub_ln944"   --->   Operation 70 'sub' 'sub_ln955' <Predicate = (!icmp_ln38 & !icmp_ln954 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln955 = zext i32 %sub_ln955"   --->   Operation 71 'zext' 'zext_ln955' <Predicate = (!icmp_ln38 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln955 = shl i36 %p_Val2_1, i36 %zext_ln955"   --->   Operation 72 'shl' 'shl_ln955' <Predicate = (!icmp_ln38 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_8"   --->   Operation 73 'select' 'select_ln946' <Predicate = (!icmp_ln38 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln954 = add i32, i32 %sub_ln944"   --->   Operation 74 'add' 'add_ln954' <Predicate = (!icmp_ln38 & icmp_ln954 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln954 = zext i32 %add_ln954"   --->   Operation 75 'zext' 'zext_ln954' <Predicate = (!icmp_ln38 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln954 = lshr i36 %p_Val2_1, i36 %zext_ln954"   --->   Operation 76 'lshr' 'lshr_ln954' <Predicate = (!icmp_ln38 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln954 = select i1 %icmp_ln954, i1 %select_ln946, i1 %and_ln949_1"   --->   Operation 77 'select' 'select_ln954' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln954, i36 %lshr_ln954, i36 %shl_ln955"   --->   Operation 78 'select' 'm' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln961 = zext i1 %select_ln954"   --->   Operation 79 'zext' 'zext_ln961' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln951 = zext i36 %m"   --->   Operation 80 'zext' 'zext_ln951' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (4.52ns) (out node of the LUT)   --->   "%m_1 = add i37 %zext_ln951, i37 %zext_ln961"   --->   Operation 81 'add' 'm_1' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 4.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%m_4 = partselect i36 @_ssdm_op_PartSelect.i36.i37.i32.i32, i37 %m_1, i32, i32"   --->   Operation 82 'partselect' 'm_4' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %m_1, i32"   --->   Operation 83 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.61>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [e2e_system.cpp:38]   --->   Operation 84 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln951_1 = zext i36 %m_4"   --->   Operation 85 'zext' 'zext_ln951_1' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (1.24ns)   --->   "%select_ln943 = select i1 %p_Result_5, i8, i8"   --->   Operation 86 'select' 'select_ln943' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8, i8 %trunc_ln943"   --->   Operation 87 'sub' 'sub_ln964' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 88 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln943, i8 %sub_ln964"   --->   Operation 88 'add' 'add_ln964' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_7, i8 %add_ln964"   --->   Operation 89 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_9 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_1, i9 %tmp_1, i32, i32"   --->   Operation 90 'partset' 'p_Result_9' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln743 = trunc i64 %p_Result_9"   --->   Operation 91 'trunc' 'trunc_ln743' <Predicate = (!icmp_ln38 & !icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, i32, i32 %trunc_ln743"   --->   Operation 92 'select' 'select_ln935' <Predicate = (!icmp_ln38)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.ap_auto.i32P, i32 %output_signal, i32 %select_ln935" [e2e_system.cpp:40]   --->   Operation 93 'write' 'write_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb51"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln43 = ret" [e2e_system.cpp:43]   --->   Operation 95 'ret' 'ret_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_signal]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ input_signal]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_signal_even_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ codebook_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0           (spectopmodule    ) [ 000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000]
correlators_output_V        (alloca           ) [ 001111111110]
br_ln0                      (br               ) [ 011000000000]
i                           (phi              ) [ 001000000000]
specpipeline_ln0            (specpipeline     ) [ 000000000000]
icmp_ln23                   (icmp             ) [ 001000000000]
empty                       (speclooptripcount) [ 000000000000]
add_ln23                    (add              ) [ 011000000000]
br_ln23                     (br               ) [ 000000000000]
i_1_cast                    (zext             ) [ 000000000000]
specloopname_ln23           (specloopname     ) [ 000000000000]
correlators_output_V_addr   (getelementptr    ) [ 000000000000]
store_ln205                 (store            ) [ 000000000000]
br_ln0                      (br               ) [ 011000000000]
call_ln0                    (call             ) [ 000000000000]
br_ln0                      (br               ) [ 000011111110]
i_1                         (phi              ) [ 000001000000]
specpipeline_ln0            (specpipeline     ) [ 000000000000]
icmp_ln38                   (icmp             ) [ 000001111110]
empty_37                    (speclooptripcount) [ 000000000000]
add_ln38                    (add              ) [ 000011111110]
br_ln38                     (br               ) [ 000000000000]
i_3_cast                    (zext             ) [ 000000000000]
correlators_output_V_addr_1 (getelementptr    ) [ 000001100000]
p_Val2_s                    (load             ) [ 000000000000]
icmp_ln935                  (icmp             ) [ 000001011110]
p_Result_7                  (bitselect        ) [ 000001011110]
sub_ln939                   (sub              ) [ 000000000000]
p_Val2_1                    (select           ) [ 000001011100]
p_Result_s                  (partselect       ) [ 000001010000]
p_Result_3                  (bitconcatenate   ) [ 000000000000]
tmp                         (cttz             ) [ 000000000000]
l                           (trunc            ) [ 000000000000]
sub_ln944                   (sub              ) [ 000001001100]
trunc_ln947                 (trunc            ) [ 000001001000]
trunc_ln943                 (trunc            ) [ 000001001110]
lsb_index                   (add              ) [ 000001000100]
tmp_15                      (partselect       ) [ 000000000000]
icmp_ln946                  (icmp             ) [ 000001000100]
sub_ln947                   (sub              ) [ 000000000000]
zext_ln947                  (zext             ) [ 000000000000]
lshr_ln947                  (lshr             ) [ 000000000000]
zext_ln949                  (zext             ) [ 000000000000]
shl_ln949                   (shl              ) [ 000000000000]
or_ln949_1                  (or               ) [ 000000000000]
and_ln949                   (and              ) [ 000000000000]
icmp_ln949                  (icmp             ) [ 000001000100]
icmp_ln954                  (icmp             ) [ 000001000100]
tmp_16                      (bitselect        ) [ 000000000000]
xor_ln949                   (xor              ) [ 000000000000]
p_Result_8                  (bitselect        ) [ 000000000000]
and_ln949_1                 (and              ) [ 000000000000]
sub_ln955                   (sub              ) [ 000000000000]
zext_ln955                  (zext             ) [ 000000000000]
shl_ln955                   (shl              ) [ 000000000000]
select_ln946                (select           ) [ 000000000000]
add_ln954                   (add              ) [ 000000000000]
zext_ln954                  (zext             ) [ 000000000000]
lshr_ln954                  (lshr             ) [ 000000000000]
select_ln954                (select           ) [ 000000000000]
m                           (select           ) [ 000000000000]
zext_ln961                  (zext             ) [ 000000000000]
zext_ln951                  (zext             ) [ 000000000000]
m_1                         (add              ) [ 000000000000]
m_4                         (partselect       ) [ 000001000010]
p_Result_5                  (bitselect        ) [ 000001000010]
specloopname_ln38           (specloopname     ) [ 000000000000]
zext_ln951_1                (zext             ) [ 000000000000]
select_ln943                (select           ) [ 000000000000]
sub_ln964                   (sub              ) [ 000000000000]
add_ln964                   (add              ) [ 000000000000]
tmp_1                       (bitconcatenate   ) [ 000000000000]
p_Result_9                  (partset          ) [ 000000000000]
trunc_ln743                 (trunc            ) [ 000000000000]
select_ln935                (select           ) [ 000000000000]
write_ln40                  (write            ) [ 000000000000]
br_ln0                      (br               ) [ 000011111110]
ret_ln43                    (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_signal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_signal"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_signal">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_signal"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_signal_even_V_10">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_10"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_signal_even_V_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_signal_even_V_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_signal_even_V_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_signal_even_V_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_signal_even_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_signal_even_V_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_signal_even_V_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_signal_even_V_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_signal_even_V_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_signal_even_V_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="temp_input_V_29">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_29"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="temp_input_V_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_28"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="temp_input_V_27">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_27"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="temp_input_V_26">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_26"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="temp_input_V_25">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_25"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="temp_input_V_24">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_24"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="temp_input_V_23">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_23"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="temp_input_V_22">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="temp_input_V_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="temp_input_V_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_20"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="temp_input_V_19">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_19"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="temp_input_V_18">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_18"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="temp_input_V_17">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="temp_input_V_16">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="temp_input_V_15">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="temp_input_V_14">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="temp_input_V_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="temp_input_V_12">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="temp_input_V_11">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="temp_input_V_10">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="temp_input_V_9">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="temp_input_V_8">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="temp_input_V_7">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="temp_input_V_6">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="temp_input_V_5">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="temp_input_V_4">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="temp_input_V_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="temp_input_V_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="temp_input_V_1">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="temp_input_V_0">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="codebook_V_0">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="codebook_V_1">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="codebook_V_2">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="codebook_V_3">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="codebook_V_4">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="codebook_V_5">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="codebook_V_6">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="codebook_V_7">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="codebook_V_8">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="codebook_V_9">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="codebook_V_10">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="codebook_V_11">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="codebook_V_12">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="codebook_V_13">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="codebook_V_14">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="codebook_V_15">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="codebook_V_16">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="codebook_V_17">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="codebook_V_18">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="codebook_V_19">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="codebook_V_20">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="codebook_V_21">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="codebook_V_22">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="codebook_V_23">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="codebook_V_24">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="codebook_V_25">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="codebook_V_26">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="codebook_V_27">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="codebook_V_28">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="codebook_V_29">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="codebook_V_30">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i36"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i28.i36"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i37.i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="248" class="1004" name="correlators_output_V_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="36" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="correlators_output_V/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="write_ln40_write_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln40/10 "/>
</bind>
</comp>

<comp id="259" class="1004" name="correlators_output_V_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="36" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="correlators_output_V_addr/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="0" index="1" bw="36" slack="0"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln205/2 p_Val2_s/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="correlators_output_V_addr_1_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="36" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="correlators_output_V_addr_1/5 "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="1"/>
<pin id="281" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="i_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="6" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="1"/>
<pin id="292" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_1_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_dataflow_parent_loop_proc_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="0" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="36" slack="2147483647"/>
<pin id="305" dir="0" index="3" bw="36" slack="0"/>
<pin id="306" dir="0" index="4" bw="36" slack="0"/>
<pin id="307" dir="0" index="5" bw="36" slack="0"/>
<pin id="308" dir="0" index="6" bw="36" slack="0"/>
<pin id="309" dir="0" index="7" bw="36" slack="0"/>
<pin id="310" dir="0" index="8" bw="36" slack="0"/>
<pin id="311" dir="0" index="9" bw="36" slack="0"/>
<pin id="312" dir="0" index="10" bw="36" slack="0"/>
<pin id="313" dir="0" index="11" bw="36" slack="0"/>
<pin id="314" dir="0" index="12" bw="36" slack="0"/>
<pin id="315" dir="0" index="13" bw="36" slack="0"/>
<pin id="316" dir="0" index="14" bw="36" slack="0"/>
<pin id="317" dir="0" index="15" bw="36" slack="0"/>
<pin id="318" dir="0" index="16" bw="36" slack="0"/>
<pin id="319" dir="0" index="17" bw="36" slack="0"/>
<pin id="320" dir="0" index="18" bw="36" slack="0"/>
<pin id="321" dir="0" index="19" bw="36" slack="0"/>
<pin id="322" dir="0" index="20" bw="36" slack="0"/>
<pin id="323" dir="0" index="21" bw="36" slack="0"/>
<pin id="324" dir="0" index="22" bw="36" slack="0"/>
<pin id="325" dir="0" index="23" bw="36" slack="0"/>
<pin id="326" dir="0" index="24" bw="36" slack="0"/>
<pin id="327" dir="0" index="25" bw="36" slack="0"/>
<pin id="328" dir="0" index="26" bw="36" slack="0"/>
<pin id="329" dir="0" index="27" bw="36" slack="0"/>
<pin id="330" dir="0" index="28" bw="36" slack="0"/>
<pin id="331" dir="0" index="29" bw="36" slack="0"/>
<pin id="332" dir="0" index="30" bw="36" slack="0"/>
<pin id="333" dir="0" index="31" bw="36" slack="0"/>
<pin id="334" dir="0" index="32" bw="36" slack="0"/>
<pin id="335" dir="0" index="33" bw="36" slack="0"/>
<pin id="336" dir="0" index="34" bw="36" slack="0"/>
<pin id="337" dir="0" index="35" bw="36" slack="0"/>
<pin id="338" dir="0" index="36" bw="36" slack="0"/>
<pin id="339" dir="0" index="37" bw="36" slack="0"/>
<pin id="340" dir="0" index="38" bw="36" slack="0"/>
<pin id="341" dir="0" index="39" bw="36" slack="0"/>
<pin id="342" dir="0" index="40" bw="36" slack="0"/>
<pin id="343" dir="0" index="41" bw="36" slack="0"/>
<pin id="344" dir="0" index="42" bw="36" slack="0"/>
<pin id="345" dir="0" index="43" bw="36" slack="0"/>
<pin id="346" dir="0" index="44" bw="2" slack="0"/>
<pin id="347" dir="0" index="45" bw="2" slack="0"/>
<pin id="348" dir="0" index="46" bw="2" slack="0"/>
<pin id="349" dir="0" index="47" bw="2" slack="0"/>
<pin id="350" dir="0" index="48" bw="2" slack="0"/>
<pin id="351" dir="0" index="49" bw="2" slack="0"/>
<pin id="352" dir="0" index="50" bw="2" slack="0"/>
<pin id="353" dir="0" index="51" bw="2" slack="0"/>
<pin id="354" dir="0" index="52" bw="2" slack="0"/>
<pin id="355" dir="0" index="53" bw="2" slack="0"/>
<pin id="356" dir="0" index="54" bw="2" slack="0"/>
<pin id="357" dir="0" index="55" bw="2" slack="0"/>
<pin id="358" dir="0" index="56" bw="2" slack="0"/>
<pin id="359" dir="0" index="57" bw="2" slack="0"/>
<pin id="360" dir="0" index="58" bw="2" slack="0"/>
<pin id="361" dir="0" index="59" bw="2" slack="0"/>
<pin id="362" dir="0" index="60" bw="2" slack="0"/>
<pin id="363" dir="0" index="61" bw="2" slack="0"/>
<pin id="364" dir="0" index="62" bw="2" slack="0"/>
<pin id="365" dir="0" index="63" bw="2" slack="0"/>
<pin id="366" dir="0" index="64" bw="2" slack="0"/>
<pin id="367" dir="0" index="65" bw="2" slack="0"/>
<pin id="368" dir="0" index="66" bw="2" slack="0"/>
<pin id="369" dir="0" index="67" bw="2" slack="0"/>
<pin id="370" dir="0" index="68" bw="2" slack="0"/>
<pin id="371" dir="0" index="69" bw="2" slack="0"/>
<pin id="372" dir="0" index="70" bw="2" slack="0"/>
<pin id="373" dir="0" index="71" bw="2" slack="0"/>
<pin id="374" dir="0" index="72" bw="2" slack="0"/>
<pin id="375" dir="0" index="73" bw="2" slack="0"/>
<pin id="376" dir="0" index="74" bw="2" slack="0"/>
<pin id="377" dir="1" index="75" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln23_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="0"/>
<pin id="454" dir="0" index="1" bw="6" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln23_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="i_1_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln38_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="0"/>
<pin id="471" dir="0" index="1" bw="6" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln38_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="i_3_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln935_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="36" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_Result_7_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="36" slack="0"/>
<pin id="495" dir="0" index="2" bw="7" slack="0"/>
<pin id="496" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sub_ln939_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="36" slack="0"/>
<pin id="503" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln939/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_Val2_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="36" slack="0"/>
<pin id="509" dir="0" index="2" bw="36" slack="0"/>
<pin id="510" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_Result_s_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="36" slack="0"/>
<pin id="516" dir="0" index="1" bw="36" slack="0"/>
<pin id="517" dir="0" index="2" bw="7" slack="0"/>
<pin id="518" dir="0" index="3" bw="1" slack="0"/>
<pin id="519" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_Result_3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="36" slack="1"/>
<pin id="528" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="0"/>
<pin id="533" dir="0" index="1" bw="64" slack="0"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="l_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sub_ln944_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="7" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="trunc_ln947_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="trunc_ln943_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="lsb_index_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="6" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="1"/>
<pin id="560" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_15_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="31" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="0" index="3" bw="6" slack="0"/>
<pin id="567" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln946_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="31" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln946/8 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sub_ln947_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="0"/>
<pin id="580" dir="0" index="1" bw="6" slack="1"/>
<pin id="581" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln947_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="lshr_ln947_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="6" slack="0"/>
<pin id="590" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/8 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln949_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln949/8 "/>
</bind>
</comp>

<comp id="597" class="1004" name="shl_ln949_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln949/8 "/>
</bind>
</comp>

<comp id="603" class="1004" name="or_ln949_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="36" slack="0"/>
<pin id="605" dir="0" index="1" bw="36" slack="0"/>
<pin id="606" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949_1/8 "/>
</bind>
</comp>

<comp id="609" class="1004" name="and_ln949_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="36" slack="2"/>
<pin id="611" dir="0" index="1" bw="36" slack="0"/>
<pin id="612" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/8 "/>
</bind>
</comp>

<comp id="614" class="1004" name="icmp_ln949_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="36" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949/8 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln954_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln954/8 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_16_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="1"/>
<pin id="629" dir="0" index="2" bw="6" slack="0"/>
<pin id="630" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="xor_ln949_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="p_Result_8_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="36" slack="3"/>
<pin id="642" dir="0" index="2" bw="32" slack="1"/>
<pin id="643" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/9 "/>
</bind>
</comp>

<comp id="645" class="1004" name="and_ln949_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949_1/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sub_ln955_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="6" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="2"/>
<pin id="654" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln955/9 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln955_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln955/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="shl_ln955_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="36" slack="3"/>
<pin id="662" dir="0" index="1" bw="32" slack="0"/>
<pin id="663" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln955/9 "/>
</bind>
</comp>

<comp id="665" class="1004" name="select_ln946_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="0" index="1" bw="1" slack="1"/>
<pin id="668" dir="0" index="2" bw="1" slack="0"/>
<pin id="669" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946/9 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln954_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="6" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="2"/>
<pin id="674" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln954/9 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln954_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln954/9 "/>
</bind>
</comp>

<comp id="680" class="1004" name="lshr_ln954_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="36" slack="3"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln954/9 "/>
</bind>
</comp>

<comp id="685" class="1004" name="select_ln954_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln954/9 "/>
</bind>
</comp>

<comp id="692" class="1004" name="m_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="0" index="1" bw="36" slack="0"/>
<pin id="695" dir="0" index="2" bw="36" slack="0"/>
<pin id="696" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/9 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln961_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/9 "/>
</bind>
</comp>

<comp id="703" class="1004" name="zext_ln951_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="36" slack="0"/>
<pin id="705" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln951/9 "/>
</bind>
</comp>

<comp id="707" class="1004" name="m_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="36" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/9 "/>
</bind>
</comp>

<comp id="713" class="1004" name="m_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="36" slack="0"/>
<pin id="715" dir="0" index="1" bw="37" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="0" index="3" bw="7" slack="0"/>
<pin id="718" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/9 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_Result_5_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="37" slack="0"/>
<pin id="726" dir="0" index="2" bw="6" slack="0"/>
<pin id="727" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/9 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln951_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="36" slack="1"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln951_1/10 "/>
</bind>
</comp>

<comp id="734" class="1004" name="select_ln943_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="0" index="1" bw="8" slack="0"/>
<pin id="737" dir="0" index="2" bw="8" slack="0"/>
<pin id="738" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln943/10 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sub_ln964_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="0"/>
<pin id="743" dir="0" index="1" bw="8" slack="3"/>
<pin id="744" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/10 "/>
</bind>
</comp>

<comp id="746" class="1004" name="add_ln964_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="0"/>
<pin id="748" dir="0" index="1" bw="8" slack="0"/>
<pin id="749" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/10 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="9" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="4"/>
<pin id="755" dir="0" index="2" bw="8" slack="0"/>
<pin id="756" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="759" class="1004" name="p_Result_9_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="64" slack="0"/>
<pin id="761" dir="0" index="1" bw="36" slack="0"/>
<pin id="762" dir="0" index="2" bw="9" slack="0"/>
<pin id="763" dir="0" index="3" bw="6" slack="0"/>
<pin id="764" dir="0" index="4" bw="6" slack="0"/>
<pin id="765" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_9/10 "/>
</bind>
</comp>

<comp id="771" class="1004" name="trunc_ln743_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="0"/>
<pin id="773" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln743/10 "/>
</bind>
</comp>

<comp id="775" class="1004" name="select_ln935_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="4"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="0" index="2" bw="32" slack="0"/>
<pin id="779" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/10 "/>
</bind>
</comp>

<comp id="786" class="1005" name="add_ln23_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="0"/>
<pin id="788" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="791" class="1005" name="icmp_ln38_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="795" class="1005" name="add_ln38_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="6" slack="0"/>
<pin id="797" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="800" class="1005" name="correlators_output_V_addr_1_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="6" slack="1"/>
<pin id="802" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="correlators_output_V_addr_1 "/>
</bind>
</comp>

<comp id="805" class="1005" name="icmp_ln935_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="810" class="1005" name="p_Result_7_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="4"/>
<pin id="812" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="815" class="1005" name="p_Val2_1_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="36" slack="2"/>
<pin id="817" dir="1" index="1" bw="36" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="823" class="1005" name="p_Result_s_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="36" slack="1"/>
<pin id="825" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="828" class="1005" name="sub_ln944_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="835" class="1005" name="trunc_ln947_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="6" slack="1"/>
<pin id="837" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln947 "/>
</bind>
</comp>

<comp id="840" class="1005" name="trunc_ln943_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="3"/>
<pin id="842" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="845" class="1005" name="lsb_index_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index "/>
</bind>
</comp>

<comp id="851" class="1005" name="icmp_ln946_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="1"/>
<pin id="853" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln946 "/>
</bind>
</comp>

<comp id="856" class="1005" name="icmp_ln949_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="1"/>
<pin id="858" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln949 "/>
</bind>
</comp>

<comp id="861" class="1005" name="icmp_ln954_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="1"/>
<pin id="863" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln954 "/>
</bind>
</comp>

<comp id="867" class="1005" name="m_4_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="36" slack="1"/>
<pin id="869" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="872" class="1005" name="p_Result_5_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="1"/>
<pin id="874" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="251"><net_src comp="162" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="246" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="186" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="188" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="277"><net_src comp="186" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="272" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="282"><net_src comp="164" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="164" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="378"><net_src comp="190" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="379"><net_src comp="2" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="380"><net_src comp="4" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="381"><net_src comp="6" pin="0"/><net_sink comp="301" pin=4"/></net>

<net id="382"><net_src comp="8" pin="0"/><net_sink comp="301" pin=5"/></net>

<net id="383"><net_src comp="10" pin="0"/><net_sink comp="301" pin=6"/></net>

<net id="384"><net_src comp="12" pin="0"/><net_sink comp="301" pin=7"/></net>

<net id="385"><net_src comp="14" pin="0"/><net_sink comp="301" pin=8"/></net>

<net id="386"><net_src comp="16" pin="0"/><net_sink comp="301" pin=9"/></net>

<net id="387"><net_src comp="18" pin="0"/><net_sink comp="301" pin=10"/></net>

<net id="388"><net_src comp="20" pin="0"/><net_sink comp="301" pin=11"/></net>

<net id="389"><net_src comp="22" pin="0"/><net_sink comp="301" pin=12"/></net>

<net id="390"><net_src comp="24" pin="0"/><net_sink comp="301" pin=13"/></net>

<net id="391"><net_src comp="26" pin="0"/><net_sink comp="301" pin=14"/></net>

<net id="392"><net_src comp="28" pin="0"/><net_sink comp="301" pin=15"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="301" pin=16"/></net>

<net id="394"><net_src comp="32" pin="0"/><net_sink comp="301" pin=17"/></net>

<net id="395"><net_src comp="34" pin="0"/><net_sink comp="301" pin=18"/></net>

<net id="396"><net_src comp="36" pin="0"/><net_sink comp="301" pin=19"/></net>

<net id="397"><net_src comp="38" pin="0"/><net_sink comp="301" pin=20"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="301" pin=21"/></net>

<net id="399"><net_src comp="42" pin="0"/><net_sink comp="301" pin=22"/></net>

<net id="400"><net_src comp="44" pin="0"/><net_sink comp="301" pin=23"/></net>

<net id="401"><net_src comp="46" pin="0"/><net_sink comp="301" pin=24"/></net>

<net id="402"><net_src comp="48" pin="0"/><net_sink comp="301" pin=25"/></net>

<net id="403"><net_src comp="50" pin="0"/><net_sink comp="301" pin=26"/></net>

<net id="404"><net_src comp="52" pin="0"/><net_sink comp="301" pin=27"/></net>

<net id="405"><net_src comp="54" pin="0"/><net_sink comp="301" pin=28"/></net>

<net id="406"><net_src comp="56" pin="0"/><net_sink comp="301" pin=29"/></net>

<net id="407"><net_src comp="58" pin="0"/><net_sink comp="301" pin=30"/></net>

<net id="408"><net_src comp="60" pin="0"/><net_sink comp="301" pin=31"/></net>

<net id="409"><net_src comp="62" pin="0"/><net_sink comp="301" pin=32"/></net>

<net id="410"><net_src comp="64" pin="0"/><net_sink comp="301" pin=33"/></net>

<net id="411"><net_src comp="66" pin="0"/><net_sink comp="301" pin=34"/></net>

<net id="412"><net_src comp="68" pin="0"/><net_sink comp="301" pin=35"/></net>

<net id="413"><net_src comp="70" pin="0"/><net_sink comp="301" pin=36"/></net>

<net id="414"><net_src comp="72" pin="0"/><net_sink comp="301" pin=37"/></net>

<net id="415"><net_src comp="74" pin="0"/><net_sink comp="301" pin=38"/></net>

<net id="416"><net_src comp="76" pin="0"/><net_sink comp="301" pin=39"/></net>

<net id="417"><net_src comp="78" pin="0"/><net_sink comp="301" pin=40"/></net>

<net id="418"><net_src comp="80" pin="0"/><net_sink comp="301" pin=41"/></net>

<net id="419"><net_src comp="82" pin="0"/><net_sink comp="301" pin=42"/></net>

<net id="420"><net_src comp="84" pin="0"/><net_sink comp="301" pin=43"/></net>

<net id="421"><net_src comp="86" pin="0"/><net_sink comp="301" pin=44"/></net>

<net id="422"><net_src comp="88" pin="0"/><net_sink comp="301" pin=45"/></net>

<net id="423"><net_src comp="90" pin="0"/><net_sink comp="301" pin=46"/></net>

<net id="424"><net_src comp="92" pin="0"/><net_sink comp="301" pin=47"/></net>

<net id="425"><net_src comp="94" pin="0"/><net_sink comp="301" pin=48"/></net>

<net id="426"><net_src comp="96" pin="0"/><net_sink comp="301" pin=49"/></net>

<net id="427"><net_src comp="98" pin="0"/><net_sink comp="301" pin=50"/></net>

<net id="428"><net_src comp="100" pin="0"/><net_sink comp="301" pin=51"/></net>

<net id="429"><net_src comp="102" pin="0"/><net_sink comp="301" pin=52"/></net>

<net id="430"><net_src comp="104" pin="0"/><net_sink comp="301" pin=53"/></net>

<net id="431"><net_src comp="106" pin="0"/><net_sink comp="301" pin=54"/></net>

<net id="432"><net_src comp="108" pin="0"/><net_sink comp="301" pin=55"/></net>

<net id="433"><net_src comp="110" pin="0"/><net_sink comp="301" pin=56"/></net>

<net id="434"><net_src comp="112" pin="0"/><net_sink comp="301" pin=57"/></net>

<net id="435"><net_src comp="114" pin="0"/><net_sink comp="301" pin=58"/></net>

<net id="436"><net_src comp="116" pin="0"/><net_sink comp="301" pin=59"/></net>

<net id="437"><net_src comp="118" pin="0"/><net_sink comp="301" pin=60"/></net>

<net id="438"><net_src comp="120" pin="0"/><net_sink comp="301" pin=61"/></net>

<net id="439"><net_src comp="122" pin="0"/><net_sink comp="301" pin=62"/></net>

<net id="440"><net_src comp="124" pin="0"/><net_sink comp="301" pin=63"/></net>

<net id="441"><net_src comp="126" pin="0"/><net_sink comp="301" pin=64"/></net>

<net id="442"><net_src comp="128" pin="0"/><net_sink comp="301" pin=65"/></net>

<net id="443"><net_src comp="130" pin="0"/><net_sink comp="301" pin=66"/></net>

<net id="444"><net_src comp="132" pin="0"/><net_sink comp="301" pin=67"/></net>

<net id="445"><net_src comp="134" pin="0"/><net_sink comp="301" pin=68"/></net>

<net id="446"><net_src comp="136" pin="0"/><net_sink comp="301" pin=69"/></net>

<net id="447"><net_src comp="138" pin="0"/><net_sink comp="301" pin=70"/></net>

<net id="448"><net_src comp="140" pin="0"/><net_sink comp="301" pin=71"/></net>

<net id="449"><net_src comp="142" pin="0"/><net_sink comp="301" pin=72"/></net>

<net id="450"><net_src comp="144" pin="0"/><net_sink comp="301" pin=73"/></net>

<net id="451"><net_src comp="146" pin="0"/><net_sink comp="301" pin=74"/></net>

<net id="456"><net_src comp="283" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="174" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="283" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="180" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="283" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="473"><net_src comp="294" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="174" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="294" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="180" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="294" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="490"><net_src comp="265" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="188" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="192" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="265" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="194" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="188" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="265" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="492" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="500" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="265" pin="3"/><net_sink comp="506" pin=2"/></net>

<net id="520"><net_src comp="196" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="506" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="194" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="158" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="529"><net_src comp="198" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="200" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="536"><net_src comp="202" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="524" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="204" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="531" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="206" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="539" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="531" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="208" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="568"><net_src comp="210" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="557" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="170" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="212" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="576"><net_src comp="562" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="214" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="216" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="218" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="557" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="220" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="587" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="597" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="609" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="188" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="557" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="158" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="222" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="212" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="637"><net_src comp="626" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="204" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="644"><net_src comp="192" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="649"><net_src comp="639" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="633" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="224" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="651" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="656" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="639" pin="3"/><net_sink comp="665" pin=2"/></net>

<net id="675"><net_src comp="226" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="671" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="665" pin="3"/><net_sink comp="685" pin=1"/></net>

<net id="691"><net_src comp="645" pin="2"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="680" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="698"><net_src comp="660" pin="2"/><net_sink comp="692" pin=2"/></net>

<net id="702"><net_src comp="685" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="692" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="703" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="699" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="719"><net_src comp="228" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="707" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="170" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="722"><net_src comp="206" pin="0"/><net_sink comp="713" pin=3"/></net>

<net id="728"><net_src comp="230" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="707" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="224" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="739"><net_src comp="234" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="740"><net_src comp="236" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="745"><net_src comp="238" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="750"><net_src comp="734" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="741" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="240" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="746" pin="2"/><net_sink comp="752" pin=2"/></net>

<net id="766"><net_src comp="242" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="731" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="768"><net_src comp="752" pin="3"/><net_sink comp="759" pin=2"/></net>

<net id="769"><net_src comp="244" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="770"><net_src comp="212" pin="0"/><net_sink comp="759" pin=4"/></net>

<net id="774"><net_src comp="759" pin="5"/><net_sink comp="771" pin=0"/></net>

<net id="780"><net_src comp="158" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="781"><net_src comp="771" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="782"><net_src comp="775" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="789"><net_src comp="458" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="794"><net_src comp="469" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="475" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="803"><net_src comp="272" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="808"><net_src comp="486" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="813"><net_src comp="492" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="818"><net_src comp="506" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="821"><net_src comp="815" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="822"><net_src comp="815" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="826"><net_src comp="514" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="831"><net_src comp="543" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="834"><net_src comp="828" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="838"><net_src comp="549" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="843"><net_src comp="553" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="848"><net_src comp="557" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="854"><net_src comp="572" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="859"><net_src comp="614" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="864"><net_src comp="620" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="870"><net_src comp="713" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="875"><net_src comp="723" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="734" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_signal | {10 }
	Port: shift_signal_even_V_10 | {3 4 }
	Port: shift_signal_even_V_9 | {3 4 }
	Port: shift_signal_even_V_8 | {3 4 }
	Port: shift_signal_even_V_7 | {3 4 }
	Port: shift_signal_even_V_6 | {3 4 }
	Port: shift_signal_even_V_5 | {3 4 }
	Port: shift_signal_even_V_4 | {3 4 }
	Port: shift_signal_even_V_3 | {3 4 }
	Port: shift_signal_even_V_2 | {3 4 }
	Port: shift_signal_even_V_1 | {3 4 }
	Port: shift_signal_even_V_0 | {3 4 }
	Port: temp_input_V_29 | {3 4 }
	Port: temp_input_V_28 | {3 4 }
	Port: temp_input_V_27 | {3 4 }
	Port: temp_input_V_26 | {3 4 }
	Port: temp_input_V_25 | {3 4 }
	Port: temp_input_V_24 | {3 4 }
	Port: temp_input_V_23 | {3 4 }
	Port: temp_input_V_22 | {3 4 }
	Port: temp_input_V_21 | {3 4 }
	Port: temp_input_V_20 | {3 4 }
	Port: temp_input_V_19 | {3 4 }
	Port: temp_input_V_18 | {3 4 }
	Port: temp_input_V_17 | {3 4 }
	Port: temp_input_V_16 | {3 4 }
	Port: temp_input_V_15 | {3 4 }
	Port: temp_input_V_14 | {3 4 }
	Port: temp_input_V_13 | {3 4 }
	Port: temp_input_V_12 | {3 4 }
	Port: temp_input_V_11 | {3 4 }
	Port: temp_input_V_10 | {3 4 }
	Port: temp_input_V_9 | {3 4 }
	Port: temp_input_V_8 | {3 4 }
	Port: temp_input_V_7 | {3 4 }
	Port: temp_input_V_6 | {3 4 }
	Port: temp_input_V_5 | {3 4 }
	Port: temp_input_V_4 | {3 4 }
	Port: temp_input_V_3 | {3 4 }
	Port: temp_input_V_2 | {3 4 }
	Port: temp_input_V_1 | {3 4 }
	Port: temp_input_V_0 | {3 4 }
 - Input state : 
	Port: e2e_system : input_signal | {3 4 }
	Port: e2e_system : shift_signal_even_V_10 | {3 4 }
	Port: e2e_system : shift_signal_even_V_9 | {3 4 }
	Port: e2e_system : shift_signal_even_V_8 | {3 4 }
	Port: e2e_system : shift_signal_even_V_7 | {3 4 }
	Port: e2e_system : shift_signal_even_V_6 | {3 4 }
	Port: e2e_system : shift_signal_even_V_5 | {3 4 }
	Port: e2e_system : shift_signal_even_V_4 | {3 4 }
	Port: e2e_system : shift_signal_even_V_3 | {3 4 }
	Port: e2e_system : shift_signal_even_V_2 | {3 4 }
	Port: e2e_system : shift_signal_even_V_1 | {3 4 }
	Port: e2e_system : shift_signal_even_V_0 | {3 4 }
	Port: e2e_system : temp_input_V_29 | {3 4 }
	Port: e2e_system : temp_input_V_28 | {3 4 }
	Port: e2e_system : temp_input_V_27 | {3 4 }
	Port: e2e_system : temp_input_V_26 | {3 4 }
	Port: e2e_system : temp_input_V_25 | {3 4 }
	Port: e2e_system : temp_input_V_24 | {3 4 }
	Port: e2e_system : temp_input_V_23 | {3 4 }
	Port: e2e_system : temp_input_V_22 | {3 4 }
	Port: e2e_system : temp_input_V_21 | {3 4 }
	Port: e2e_system : temp_input_V_20 | {3 4 }
	Port: e2e_system : temp_input_V_19 | {3 4 }
	Port: e2e_system : temp_input_V_18 | {3 4 }
	Port: e2e_system : temp_input_V_17 | {3 4 }
	Port: e2e_system : temp_input_V_16 | {3 4 }
	Port: e2e_system : temp_input_V_15 | {3 4 }
	Port: e2e_system : temp_input_V_14 | {3 4 }
	Port: e2e_system : temp_input_V_13 | {3 4 }
	Port: e2e_system : temp_input_V_12 | {3 4 }
	Port: e2e_system : temp_input_V_11 | {3 4 }
	Port: e2e_system : temp_input_V_10 | {3 4 }
	Port: e2e_system : temp_input_V_9 | {3 4 }
	Port: e2e_system : temp_input_V_8 | {3 4 }
	Port: e2e_system : temp_input_V_7 | {3 4 }
	Port: e2e_system : temp_input_V_6 | {3 4 }
	Port: e2e_system : temp_input_V_5 | {3 4 }
	Port: e2e_system : temp_input_V_4 | {3 4 }
	Port: e2e_system : temp_input_V_3 | {3 4 }
	Port: e2e_system : temp_input_V_2 | {3 4 }
	Port: e2e_system : temp_input_V_1 | {3 4 }
	Port: e2e_system : temp_input_V_0 | {3 4 }
	Port: e2e_system : codebook_V_0 | {3 4 }
	Port: e2e_system : codebook_V_1 | {3 4 }
	Port: e2e_system : codebook_V_2 | {3 4 }
	Port: e2e_system : codebook_V_3 | {3 4 }
	Port: e2e_system : codebook_V_4 | {3 4 }
	Port: e2e_system : codebook_V_5 | {3 4 }
	Port: e2e_system : codebook_V_6 | {3 4 }
	Port: e2e_system : codebook_V_7 | {3 4 }
	Port: e2e_system : codebook_V_8 | {3 4 }
	Port: e2e_system : codebook_V_9 | {3 4 }
	Port: e2e_system : codebook_V_10 | {3 4 }
	Port: e2e_system : codebook_V_11 | {3 4 }
	Port: e2e_system : codebook_V_12 | {3 4 }
	Port: e2e_system : codebook_V_13 | {3 4 }
	Port: e2e_system : codebook_V_14 | {3 4 }
	Port: e2e_system : codebook_V_15 | {3 4 }
	Port: e2e_system : codebook_V_16 | {3 4 }
	Port: e2e_system : codebook_V_17 | {3 4 }
	Port: e2e_system : codebook_V_18 | {3 4 }
	Port: e2e_system : codebook_V_19 | {3 4 }
	Port: e2e_system : codebook_V_20 | {3 4 }
	Port: e2e_system : codebook_V_21 | {3 4 }
	Port: e2e_system : codebook_V_22 | {3 4 }
	Port: e2e_system : codebook_V_23 | {3 4 }
	Port: e2e_system : codebook_V_24 | {3 4 }
	Port: e2e_system : codebook_V_25 | {3 4 }
	Port: e2e_system : codebook_V_26 | {3 4 }
	Port: e2e_system : codebook_V_27 | {3 4 }
	Port: e2e_system : codebook_V_28 | {3 4 }
	Port: e2e_system : codebook_V_29 | {3 4 }
	Port: e2e_system : codebook_V_30 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		i_1_cast : 1
		correlators_output_V_addr : 2
		store_ln205 : 3
	State 3
	State 4
	State 5
		icmp_ln38 : 1
		add_ln38 : 1
		br_ln38 : 2
		i_3_cast : 1
		correlators_output_V_addr_1 : 2
		p_Val2_s : 3
	State 6
		icmp_ln935 : 1
		p_Result_7 : 1
		sub_ln939 : 1
		p_Val2_1 : 2
		p_Result_s : 3
	State 7
		tmp : 1
		l : 2
		sub_ln944 : 3
		trunc_ln947 : 4
		trunc_ln943 : 2
	State 8
		tmp_15 : 1
		icmp_ln946 : 2
		zext_ln947 : 1
		lshr_ln947 : 2
		zext_ln949 : 1
		shl_ln949 : 2
		or_ln949_1 : 3
		and_ln949 : 3
		icmp_ln949 : 3
		icmp_ln954 : 1
	State 9
		xor_ln949 : 1
		and_ln949_1 : 1
		zext_ln955 : 1
		shl_ln955 : 2
		select_ln946 : 1
		zext_ln954 : 1
		lshr_ln954 : 2
		select_ln954 : 1
		m : 3
		zext_ln961 : 2
		zext_ln951 : 4
		m_1 : 5
		m_4 : 6
		p_Result_5 : 6
	State 10
		add_ln964 : 1
		tmp_1 : 2
		p_Result_9 : 3
		trunc_ln743 : 4
		select_ln935 : 5
		write_ln40 : 6
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc_fu_301 |    46   | 132.675 |  15517  |   7387  |
|----------|--------------------------------------|---------|---------|---------|---------|
|    shl   |           shl_ln949_fu_597           |    0    |    0    |    0    |   101   |
|          |           shl_ln955_fu_660           |    0    |    0    |    0    |   117   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |            add_ln23_fu_458           |    0    |    0    |    0    |    15   |
|          |            add_ln38_fu_475           |    0    |    0    |    0    |    15   |
|    add   |           lsb_index_fu_557           |    0    |    0    |    0    |    39   |
|          |           add_ln954_fu_671           |    0    |    0    |    0    |    39   |
|          |              m_1_fu_707              |    0    |    0    |    0    |    43   |
|          |           add_ln964_fu_746           |    0    |    0    |    0    |    8    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           sub_ln939_fu_500           |    0    |    0    |    0    |    43   |
|          |           sub_ln944_fu_543           |    0    |    0    |    0    |    39   |
|    sub   |           sub_ln947_fu_578           |    0    |    0    |    0    |    15   |
|          |           sub_ln955_fu_651           |    0    |    0    |    0    |    39   |
|          |           sub_ln964_fu_741           |    0    |    0    |    0    |    8    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   cttz   |              tmp_fu_531              |    0    |    0    |    73   |    71   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   lshr   |           lshr_ln947_fu_587          |    0    |    0    |    0    |    13   |
|          |           lshr_ln954_fu_680          |    0    |    0    |    0    |   117   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |            p_Val2_1_fu_506           |    0    |    0    |    0    |    36   |
|          |          select_ln946_fu_665         |    0    |    0    |    0    |    2    |
|  select  |          select_ln954_fu_685         |    0    |    0    |    0    |    2    |
|          |               m_fu_692               |    0    |    0    |    0    |    36   |
|          |          select_ln943_fu_734         |    0    |    0    |    0    |    8    |
|          |          select_ln935_fu_775         |    0    |    0    |    0    |    32   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           icmp_ln23_fu_452           |    0    |    0    |    0    |    11   |
|          |           icmp_ln38_fu_469           |    0    |    0    |    0    |    11   |
|   icmp   |           icmp_ln935_fu_486          |    0    |    0    |    0    |    21   |
|          |           icmp_ln946_fu_572          |    0    |    0    |    0    |    18   |
|          |           icmp_ln949_fu_614          |    0    |    0    |    0    |    21   |
|          |           icmp_ln954_fu_620          |    0    |    0    |    0    |    18   |
|----------|--------------------------------------|---------|---------|---------|---------|
|    and   |           and_ln949_fu_609           |    0    |    0    |    0    |    36   |
|          |          and_ln949_1_fu_645          |    0    |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|---------|
|    or    |           or_ln949_1_fu_603          |    0    |    0    |    0    |    36   |
|----------|--------------------------------------|---------|---------|---------|---------|
|    xor   |           xor_ln949_fu_633           |    0    |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   write  |        write_ln40_write_fu_252       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |            i_1_cast_fu_464           |    0    |    0    |    0    |    0    |
|          |            i_3_cast_fu_481           |    0    |    0    |    0    |    0    |
|          |           zext_ln947_fu_583          |    0    |    0    |    0    |    0    |
|          |           zext_ln949_fu_593          |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln955_fu_656          |    0    |    0    |    0    |    0    |
|          |           zext_ln954_fu_676          |    0    |    0    |    0    |    0    |
|          |           zext_ln961_fu_699          |    0    |    0    |    0    |    0    |
|          |           zext_ln951_fu_703          |    0    |    0    |    0    |    0    |
|          |          zext_ln951_1_fu_731         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           p_Result_7_fu_492          |    0    |    0    |    0    |    0    |
| bitselect|             tmp_16_fu_626            |    0    |    0    |    0    |    0    |
|          |           p_Result_8_fu_639          |    0    |    0    |    0    |    0    |
|          |           p_Result_5_fu_723          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           p_Result_s_fu_514          |    0    |    0    |    0    |    0    |
|partselect|             tmp_15_fu_562            |    0    |    0    |    0    |    0    |
|          |              m_4_fu_713              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|bitconcatenate|           p_Result_3_fu_524          |    0    |    0    |    0    |    0    |
|          |             tmp_1_fu_752             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |               l_fu_539               |    0    |    0    |    0    |    0    |
|   trunc  |          trunc_ln947_fu_549          |    0    |    0    |    0    |    0    |
|          |          trunc_ln943_fu_553          |    0    |    0    |    0    |    0    |
|          |          trunc_ln743_fu_771          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|  partset |           p_Result_9_fu_759          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    46   | 132.675 |  15590  |   8401  |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|    codebook_V_0    |    0   |    2   |    2   |
|    codebook_V_1    |    0   |    2   |    2   |
|    codebook_V_10   |    0   |    2   |    2   |
|    codebook_V_11   |    0   |    2   |    2   |
|    codebook_V_12   |    0   |    2   |    2   |
|    codebook_V_13   |    0   |    2   |    2   |
|    codebook_V_14   |    0   |    2   |    2   |
|    codebook_V_15   |    0   |    2   |    2   |
|    codebook_V_16   |    0   |    2   |    2   |
|    codebook_V_17   |    0   |    2   |    2   |
|    codebook_V_18   |    0   |    2   |    2   |
|    codebook_V_19   |    0   |    2   |    2   |
|    codebook_V_2    |    0   |    2   |    2   |
|    codebook_V_20   |    0   |    2   |    2   |
|    codebook_V_21   |    0   |    2   |    2   |
|    codebook_V_22   |    0   |    2   |    2   |
|    codebook_V_23   |    0   |    2   |    2   |
|    codebook_V_24   |    0   |    2   |    2   |
|    codebook_V_25   |    0   |    2   |    2   |
|    codebook_V_26   |    0   |    2   |    2   |
|    codebook_V_27   |    0   |    2   |    2   |
|    codebook_V_28   |    0   |    2   |    2   |
|    codebook_V_29   |    0   |    2   |    2   |
|    codebook_V_3    |    0   |    2   |    2   |
|    codebook_V_30   |    0   |    2   |    2   |
|    codebook_V_4    |    0   |    2   |    2   |
|    codebook_V_5    |    0   |    2   |    2   |
|    codebook_V_6    |    0   |    2   |    2   |
|    codebook_V_7    |    0   |    2   |    2   |
|    codebook_V_8    |    0   |    2   |    2   |
|    codebook_V_9    |    0   |    2   |    2   |
|correlators_output_V|    2   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |    2   |   62   |   62   |
+--------------------+--------+--------+--------+

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|          add_ln23_reg_786         |    6   |
|          add_ln38_reg_795         |    6   |
|correlators_output_V_addr_1_reg_800|    6   |
|            i_1_reg_290            |    6   |
|             i_reg_279             |    6   |
|         icmp_ln38_reg_791         |    1   |
|         icmp_ln935_reg_805        |    1   |
|         icmp_ln946_reg_851        |    1   |
|         icmp_ln949_reg_856        |    1   |
|         icmp_ln954_reg_861        |    1   |
|         lsb_index_reg_845         |   32   |
|            m_4_reg_867            |   36   |
|         p_Result_5_reg_872        |    1   |
|         p_Result_7_reg_810        |    1   |
|         p_Result_s_reg_823        |   36   |
|          p_Val2_1_reg_815         |   36   |
|         sub_ln944_reg_828         |   32   |
|        trunc_ln943_reg_840        |    8   |
|        trunc_ln947_reg_835        |    6   |
+-----------------------------------+--------+
|               Total               |   223  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_265 |  p0  |   3  |   6  |   18   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   || 1.81475 ||    15   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   46   |   132  |  15590 |  8401  |
|   Memory  |    2   |    -   |    -   |   62   |   62   |
|Multiplexer|    -   |    -   |    1   |    -   |   15   |
|  Register |    -   |    -   |    -   |   223  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   46   |   134  |  15875 |  8478  |
+-----------+--------+--------+--------+--------+--------+
