INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/arody/Documents/GitHub/490VHDL/490/UART/UART.srcs/sim_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_TX
