// Seed: 3902351141
module module_0 (
    output tri   id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    input  tri   id_4,
    output wire  id_5
);
  wire id_7;
  assign id_5 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wire id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    output supply0 id_7,
    output wire id_8,
    input uwire id_9,
    inout wire id_10,
    input uwire id_11,
    input uwire id_12,
    input wor id_13,
    input wand id_14,
    input supply0 id_15,
    input tri1 id_16,
    input tri0 id_17,
    output tri1 id_18,
    output supply0 id_19,
    output tri1 id_20,
    output supply1 id_21,
    output uwire id_22,
    output tri0 id_23,
    input tri0 id_24,
    input tri0 id_25,
    output supply1 id_26
    , id_30,
    output wor id_27,
    output wand id_28
);
  wire id_31;
  module_0(
      id_6, id_26, id_5, id_11, id_13, id_22
  );
endmodule
