#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff47c72ad70 .scope module, "bitIdentifierCountReceive" "bitIdentifierCountReceive" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "characterReceived"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "bitReceived"
    .port_info 3 /OUTPUT 4 "bitCount"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x7ff47c739680_0 .var "bitCount", 3 0;
o0x10e783038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff47c748840_0 .net "bitReceived", 0 0, o0x10e783038;  0 drivers
v0x7ff47c7488e0_0 .var "characterReceived", 0 0;
v0x7ff47c748990_0 .var "characterReceivedState", 0 0;
o0x10e7830c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff47c748a30_0 .net "clk", 0 0, o0x10e7830c8;  0 drivers
o0x10e7830f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff47c748b10_0 .net "enable", 0 0, o0x10e7830f8;  0 drivers
o0x10e783128 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff47c748bb0_0 .net "reset", 0 0, o0x10e783128;  0 drivers
E_0x7ff47c7291f0 .event edge, v0x7ff47c748990_0, v0x7ff47c739680_0, v0x7ff47c748b10_0;
E_0x7ff47c727d80 .event posedge, v0x7ff47c748a30_0;
S_0x7ff47c737770 .scope module, "networkHardware_testbench" "networkHardware_testbench" 3 33;
 .timescale 0 0;
P_0x7ff47c73be30 .param/l "ClockDelay" 0 3 51, +C4<00000000000000000000000000000010>;
v0x7ff47c74d2e0_0 .var "CLOCK_50", 0 0;
v0x7ff47c74d370_0 .var "KEY", 2 0;
v0x7ff47c74d400_0 .net "LEDR", 9 0, v0x7ff47c74c360_0;  1 drivers
v0x7ff47c74d490_0 .var "SW", 9 0;
v0x7ff47c74d540_0 .net "characterReceived", 0 0, v0x7ff47c74aac0_0;  1 drivers
v0x7ff47c74d690_0 .net "characterSent", 0 0, v0x7ff47c74b7e0_0;  1 drivers
v0x7ff47c74d720_0 .var/i "i", 31 0;
v0x7ff47c74d7b0_0 .var "load", 0 0;
v0x7ff47c74d880_0 .net "parallelDataIn", 7 0, v0x7ff47c7494e0_0;  1 drivers
v0x7ff47c74d990_0 .var "parallelDataOut", 7 0;
v0x7ff47c74da60_0 .var "serialDataIn", 0 0;
v0x7ff47c74daf0_0 .net "serialDataOut", 0 0, v0x7ff47c749dd0_0;  1 drivers
v0x7ff47c74dbc0_0 .var "transmitEnable", 0 0;
S_0x7ff47c748ce0 .scope module, "dut" "networkHardware" 3 47, 3 7 0, S_0x7ff47c737770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "LEDR"
    .port_info 1 /INPUT 10 "SW"
    .port_info 2 /INPUT 3 "KEY"
    .port_info 3 /INPUT 1 "CLOCK_50"
    .port_info 4 /INPUT 1 "transmitEnable"
    .port_info 5 /INPUT 8 "parallelDataOut"
    .port_info 6 /INPUT 1 "load"
    .port_info 7 /OUTPUT 8 "parallelDataIn"
    .port_info 8 /OUTPUT 1 "characterReceived"
    .port_info 9 /OUTPUT 1 "characterSent"
    .port_info 10 /INPUT 1 "serialDataIn"
    .port_info 11 /OUTPUT 1 "serialDataOut"
L_0x7ff47c74dcf0 .functor NOT 1, L_0x7ff47c74dc50, C4<0>, C4<0>, C4<0>;
L_0x7ff47c74de40 .functor NOT 1, L_0x7ff47c74dda0, C4<0>, C4<0>, C4<0>;
L_0x7ff47c74e030 .functor NOT 1, L_0x7ff47c74def0, C4<0>, C4<0>, C4<0>;
L_0x7ff47c74e180 .functor NOT 1, L_0x7ff47c74e0e0, C4<0>, C4<0>, C4<0>;
L_0x7ff47c74e320 .functor NOT 1, L_0x7ff47c74e250, C4<0>, C4<0>, C4<0>;
L_0x7ff47c74e4a0 .functor NOT 1, L_0x7ff47c74e400, C4<0>, C4<0>, C4<0>;
L_0x7ff47c74df90 .functor NOT 1, L_0x7ff47c74e550, C4<0>, C4<0>, C4<0>;
v0x7ff47c74c100_0 .net "BSCClockIn", 0 0, v0x7ff47c74b110_0;  1 drivers
v0x7ff47c74c1a0_0 .net "BSCClockOut", 0 0, v0x7ff47c74be40_0;  1 drivers
v0x7ff47c74c240_0 .net "CLOCK_50", 0 0, v0x7ff47c74d2e0_0;  1 drivers
v0x7ff47c74c2d0_0 .net "KEY", 2 0, v0x7ff47c74d370_0;  1 drivers
v0x7ff47c74c360_0 .var "LEDR", 9 0;
v0x7ff47c74c450_0 .net "SW", 9 0, v0x7ff47c74d490_0;  1 drivers
v0x7ff47c74c500_0 .net *"_s1", 0 0, L_0x7ff47c74dc50;  1 drivers
v0x7ff47c74c5b0_0 .net *"_s13", 0 0, L_0x7ff47c74e0e0;  1 drivers
v0x7ff47c74c660_0 .net *"_s17", 0 0, L_0x7ff47c74e250;  1 drivers
v0x7ff47c74c770_0 .net *"_s21", 0 0, L_0x7ff47c74e400;  1 drivers
v0x7ff47c74c820_0 .net *"_s25", 0 0, L_0x7ff47c74e550;  1 drivers
v0x7ff47c74c8d0_0 .net *"_s5", 0 0, L_0x7ff47c74dda0;  1 drivers
v0x7ff47c74c980_0 .net *"_s9", 0 0, L_0x7ff47c74def0;  1 drivers
v0x7ff47c74ca30_0 .net "bitCountIn", 3 0, v0x7ff47c74a960_0;  1 drivers
v0x7ff47c74cad0_0 .net "bitCountOut", 3 0, v0x7ff47c74b680_0;  1 drivers
v0x7ff47c74cb70_0 .net "characterReceived", 0 0, v0x7ff47c74aac0_0;  alias, 1 drivers
v0x7ff47c74cc00_0 .net "characterSent", 0 0, v0x7ff47c74b7e0_0;  alias, 1 drivers
v0x7ff47c74cdb0_0 .net "load", 0 0, v0x7ff47c74d7b0_0;  1 drivers
v0x7ff47c74ce40_0 .net "parallelDataIn", 7 0, v0x7ff47c7494e0_0;  alias, 1 drivers
v0x7ff47c74ced0_0 .net "parallelDataOut", 7 0, v0x7ff47c74d990_0;  1 drivers
v0x7ff47c74cf60_0 .net "serialDataIn", 0 0, v0x7ff47c74da60_0;  1 drivers
v0x7ff47c74d030_0 .net "serialDataOut", 0 0, v0x7ff47c749dd0_0;  alias, 1 drivers
v0x7ff47c74d0c0_0 .net "startBitDetected", 0 0, v0x7ff47c74a600_0;  1 drivers
v0x7ff47c74d150_0 .net "transmitEnable", 0 0, v0x7ff47c74dbc0_0;  1 drivers
L_0x7ff47c74dc50 .part v0x7ff47c74d370_0, 0, 1;
L_0x7ff47c74dda0 .part v0x7ff47c74d370_0, 0, 1;
L_0x7ff47c74def0 .part v0x7ff47c74d370_0, 0, 1;
L_0x7ff47c74e0e0 .part v0x7ff47c74d370_0, 0, 1;
L_0x7ff47c74e250 .part v0x7ff47c74d370_0, 0, 1;
L_0x7ff47c74e400 .part v0x7ff47c74d370_0, 0, 1;
L_0x7ff47c74e550 .part v0x7ff47c74d370_0, 0, 1;
S_0x7ff47c749010 .scope module, "dataIn" "s2p" 3 27, 4 1 0, S_0x7ff47c748ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "parallelOut"
    .port_info 1 /INPUT 1 "serialIn"
    .port_info 2 /INPUT 1 "charReceived"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "clk"
v0x7ff47c7492d0_0 .var "allData", 9 0;
v0x7ff47c749390_0 .net "charReceived", 0 0, v0x7ff47c74aac0_0;  alias, 1 drivers
v0x7ff47c749430_0 .net "clk", 0 0, v0x7ff47c74b110_0;  alias, 1 drivers
v0x7ff47c7494e0_0 .var "parallelOut", 7 0;
v0x7ff47c749590_0 .net "reset", 0 0, L_0x7ff47c74e180;  1 drivers
v0x7ff47c749670_0 .net "serialIn", 0 0, v0x7ff47c74da60_0;  alias, 1 drivers
E_0x7ff47c749240 .event posedge, v0x7ff47c749390_0;
E_0x7ff47c749290 .event posedge, v0x7ff47c749430_0;
S_0x7ff47c749790 .scope module, "dataOut" "p2s" 3 25, 5 1 0, S_0x7ff47c748ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "serialOut"
    .port_info 1 /INPUT 8 "parallelIn"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
v0x7ff47c749a30_0 .net "clk", 0 0, v0x7ff47c74be40_0;  alias, 1 drivers
v0x7ff47c749ae0_0 .net "load", 0 0, v0x7ff47c74d7b0_0;  alias, 1 drivers
v0x7ff47c749b80_0 .var "loadBuffer", 9 0;
v0x7ff47c749c40_0 .net "parallelIn", 7 0, v0x7ff47c74d990_0;  alias, 1 drivers
v0x7ff47c749cf0_0 .net "reset", 0 0, L_0x7ff47c74e030;  1 drivers
v0x7ff47c749dd0_0 .var "serialOut", 0 0;
E_0x7ff47c7499c0 .event posedge, v0x7ff47c749ae0_0;
E_0x7ff47c7499f0 .event posedge, v0x7ff47c749a30_0;
S_0x7ff47c749ef0 .scope module, "detector" "startBitDetect" 3 30, 6 3 0, S_0x7ff47c748ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "startBitDetected"
    .port_info 1 /INPUT 1 "characterReceived"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /INPUT 4 "bitCount"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x7ff47c74a1c0_0 .net "bitCount", 3 0, v0x7ff47c74a960_0;  alias, 1 drivers
v0x7ff47c74a280_0 .net "characterReceived", 0 0, v0x7ff47c74aac0_0;  alias, 1 drivers
v0x7ff47c74a340_0 .net "clk", 0 0, v0x7ff47c74d2e0_0;  alias, 1 drivers
v0x7ff47c74a3f0_0 .net "data", 0 0, v0x7ff47c74da60_0;  alias, 1 drivers
v0x7ff47c74a4a0_0 .var "readingData", 0 0;
v0x7ff47c74a570_0 .net "reset", 0 0, L_0x7ff47c74df90;  1 drivers
v0x7ff47c74a600_0 .var "startBitDetected", 0 0;
E_0x7ff47c74a130 .event edge, v0x7ff47c74a4a0_0, v0x7ff47c74a1c0_0, v0x7ff47c749670_0;
E_0x7ff47c74a180 .event posedge, v0x7ff47c74a340_0;
S_0x7ff47c74a720 .scope module, "inDataBIC" "bitIdentifierCount" 3 28, 7 1 0, S_0x7ff47c748ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "characterReceived"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "bitReceived"
    .port_info 3 /OUTPUT 4 "bitCount"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x7ff47c74a960_0 .var "bitCount", 3 0;
v0x7ff47c74aa10_0 .net "bitReceived", 0 0, v0x7ff47c74b110_0;  alias, 1 drivers
v0x7ff47c74aac0_0 .var "characterReceived", 0 0;
v0x7ff47c74abb0_0 .net "clk", 0 0, v0x7ff47c74d2e0_0;  alias, 1 drivers
v0x7ff47c74ac40_0 .net "enable", 0 0, v0x7ff47c74a600_0;  alias, 1 drivers
v0x7ff47c74ad10_0 .net "reset", 0 0, L_0x7ff47c74e320;  1 drivers
S_0x7ff47c74adf0 .scope module, "inDataBSC" "bitSampleCount" 3 29, 8 1 0, S_0x7ff47c748ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clockControl"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7ff47c74b040_0 .net "clk", 0 0, v0x7ff47c74d2e0_0;  alias, 1 drivers
v0x7ff47c74b110_0 .var "clockControl", 0 0;
v0x7ff47c74b1e0_0 .var "count", 3 0;
v0x7ff47c74b270_0 .net "enable", 0 0, v0x7ff47c74a600_0;  alias, 1 drivers
v0x7ff47c74b340_0 .net "reset", 0 0, L_0x7ff47c74e4a0;  1 drivers
S_0x7ff47c74b410 .scope module, "outDataBIC" "bitIdentifierCount" 3 23, 7 1 0, S_0x7ff47c748ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "characterReceived"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "bitReceived"
    .port_info 3 /OUTPUT 4 "bitCount"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x7ff47c74b680_0 .var "bitCount", 3 0;
v0x7ff47c74b740_0 .net "bitReceived", 0 0, v0x7ff47c74be40_0;  alias, 1 drivers
v0x7ff47c74b7e0_0 .var "characterReceived", 0 0;
v0x7ff47c74b890_0 .net "clk", 0 0, v0x7ff47c74d2e0_0;  alias, 1 drivers
v0x7ff47c74b920_0 .net "enable", 0 0, v0x7ff47c74dbc0_0;  alias, 1 drivers
v0x7ff47c74b9f0_0 .net "reset", 0 0, L_0x7ff47c74dcf0;  1 drivers
S_0x7ff47c74bb10 .scope module, "outDataBSC" "bitSampleCount" 3 24, 8 1 0, S_0x7ff47c748ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clockControl"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7ff47c74bd20_0 .net "clk", 0 0, v0x7ff47c74d2e0_0;  alias, 1 drivers
v0x7ff47c74be40_0 .var "clockControl", 0 0;
v0x7ff47c74bed0_0 .var "count", 3 0;
v0x7ff47c74bf60_0 .net "enable", 0 0, v0x7ff47c74dbc0_0;  alias, 1 drivers
v0x7ff47c74bff0_0 .net "reset", 0 0, L_0x7ff47c74de40;  1 drivers
    .scope S_0x7ff47c72ad70;
T_0 ;
    %wait E_0x7ff47c727d80;
    %load/vec4 v0x7ff47c748bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff47c7488e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff47c739680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ff47c748990_0;
    %assign/vec4 v0x7ff47c7488e0_0, 0;
    %load/vec4 v0x7ff47c748b10_0;
    %load/vec4 v0x7ff47c748840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7ff47c739680_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff47c739680_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff47c72ad70;
T_1 ;
    %wait E_0x7ff47c7291f0;
    %load/vec4 v0x7ff47c748990_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff47c748990_0, 0, 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff47c748990_0, 0, 1;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x7ff47c739680_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff47c748b10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff47c748990_0, 0, 1;
T_1.4 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ff47c74b410;
T_2 ;
    %wait E_0x7ff47c74a180;
    %load/vec4 v0x7ff47c74b9f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7ff47c74b920_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff47c74b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff47c74b7e0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff47c74b410;
T_3 ;
    %wait E_0x7ff47c7499f0;
    %load/vec4 v0x7ff47c74b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff47c74b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff47c74b680_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ff47c74b920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7ff47c74b680_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff47c74b680_0, 0;
    %load/vec4 v0x7ff47c74b680_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff47c74b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff47c74b680_0, 0;
T_3.4 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7ff47c74b920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff47c74b7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff47c74b680_0, 0;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff47c74bb10;
T_4 ;
    %wait E_0x7ff47c74a180;
    %load/vec4 v0x7ff47c74bff0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7ff47c74bf60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff47c74be40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff47c74bed0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7ff47c74bf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7ff47c74bed0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff47c74bed0_0;
    %parti/s 1, 3, 3;
    %or;
    %load/vec4 v0x7ff47c74bed0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %assign/vec4 v0x7ff47c74be40_0, 0;
    %load/vec4 v0x7ff47c74bed0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff47c74bed0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7ff47c74bed0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff47c74bed0_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff47c74be40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff47c74bed0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ff47c749790;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff47c749dd0_0, 0;
    %end;
    .thread T_5;
    .scope S_0x7ff47c749790;
T_6 ;
    %wait E_0x7ff47c7499f0;
    %load/vec4 v0x7ff47c749cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff47c749dd0_0, 0;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v0x7ff47c749b80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7ff47c749b80_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0x7ff47c749dd0_0, 0;
    %load/vec4 v0x7ff47c749b80_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749b80_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749b80_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749b80_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749b80_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749b80_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749b80_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749b80_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749b80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ff47c749790;
T_7 ;
    %wait E_0x7ff47c7499c0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749c40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749c40_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749c40_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749c40_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749c40_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749c40_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749c40_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %load/vec4 v0x7ff47c749c40_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c749b80_0, 4, 5;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ff47c749010;
T_8 ;
    %wait E_0x7ff47c749290;
    %load/vec4 v0x7ff47c749590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff47c7494e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7ff47c749670_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7492d0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7492d0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7492d0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7492d0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7492d0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7492d0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7492d0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7492d0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7492d0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7492d0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7ff47c7492d0_0, 0, 10;
    %load/vec4 v0x7ff47c749670_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff47c7492d0_0, 4, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ff47c749010;
T_9 ;
    %wait E_0x7ff47c749240;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7494e0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7494e0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7494e0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7494e0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7494e0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7494e0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7494e0_0, 4, 5;
    %load/vec4 v0x7ff47c7492d0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c7494e0_0, 4, 5;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7ff47c74a720;
T_10 ;
    %wait E_0x7ff47c74a180;
    %load/vec4 v0x7ff47c74ad10_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7ff47c74ac40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.0, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff47c74a960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff47c74aac0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ff47c74a720;
T_11 ;
    %wait E_0x7ff47c749290;
    %load/vec4 v0x7ff47c74ad10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff47c74aac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff47c74a960_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7ff47c74ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7ff47c74a960_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff47c74a960_0, 0;
    %load/vec4 v0x7ff47c74a960_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff47c74aac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff47c74a960_0, 0;
T_11.4 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7ff47c74ac40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff47c74aac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff47c74a960_0, 0;
T_11.6 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7ff47c74adf0;
T_12 ;
    %wait E_0x7ff47c74a180;
    %load/vec4 v0x7ff47c74b340_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7ff47c74b270_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff47c74b110_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff47c74b1e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7ff47c74b270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7ff47c74b1e0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff47c74b1e0_0;
    %parti/s 1, 3, 3;
    %or;
    %load/vec4 v0x7ff47c74b1e0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %assign/vec4 v0x7ff47c74b110_0, 0;
    %load/vec4 v0x7ff47c74b1e0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff47c74b1e0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7ff47c74b1e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff47c74b1e0_0, 0;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff47c74b110_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff47c74b1e0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ff47c749ef0;
T_13 ;
    %wait E_0x7ff47c74a180;
    %load/vec4 v0x7ff47c74a570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff47c74a600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff47c74a4a0_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7ff47c74a4a0_0;
    %assign/vec4 v0x7ff47c74a600_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7ff47c749ef0;
T_14 ;
    %wait E_0x7ff47c74a130;
    %load/vec4 v0x7ff47c74a4a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff47c74a4a0_0, 0, 1;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x7ff47c74a1c0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff47c74a4a0_0, 0, 1;
T_14.4 ;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x7ff47c74a3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff47c74a4a0_0, 0, 1;
T_14.6 ;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7ff47c737770;
T_15 ;
    %wait E_0x7ff47c74a180;
    %load/vec4 v0x7ff47c74daf0_0;
    %assign/vec4 v0x7ff47c74da60_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7ff47c737770;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff47c74d2e0_0, 0;
T_16.0 ;
    %delay 1, 0;
    %load/vec4 v0x7ff47c74d2e0_0;
    %inv;
    %assign/vec4 v0x7ff47c74d2e0_0, 0;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x7ff47c737770;
T_17 ;
    %vpi_call 3 61 "$dumpfile", "networkHardware.vcd" {0 0 0};
    %vpi_call 3 62 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7ff47c748ce0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c74d370_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff47c74da60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff47c74dbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff47c74d7b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff47c74d990_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff47c74d370_0, 4, 5;
    %delay 2, 0;
    %vpi_call 3 71 "$display", "beginning transmission at: %d", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff47c74dbc0_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x7ff47c74d990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff47c74d7b0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff47c74d720_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x7ff47c74d720_0;
    %cmpi/s 176, 0, 32;
    %jmp/0xz T_17.1, 5;
    %delay 2, 0;
    %load/vec4 v0x7ff47c74d720_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7ff47c74d720_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff47c74dbc0_0, 0;
    %delay 2, 0;
    %vpi_call 3 81 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./bitIdentifierCountReceive.v";
    "networkHardware.v";
    "./s2p.v";
    "./p2s.v";
    "./startBitDetect.v";
    "./bitIdentifierCount.v";
    "./bitSampleCount.v";
