set_property SRC_FILE_INFO {cfile:D:/FPGA/Project/Vivado/Signal_Generator/Signal_Generator.srcs/constrs_1/new/pin.xdc rfile:../../../Signal_Generator.srcs/constrs_1/new/pin.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W5 [get_ports RST_N]
