# do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:14 on Jan 02,2023
# vlog Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 01:43:15 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:15 on Jan 02,2023
# vlog HDU.v 
# -- Compiling module HDU
# 
# Top level modules:
# 	HDU
# End time: 01:43:16 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:16 on Jan 02,2023
# vlog Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 01:43:17 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:17 on Jan 02,2023
# vlog MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 01:43:17 on Jan 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:18 on Jan 02,2023
# vlog FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 01:43:18 on Jan 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:18 on Jan 02,2023
# vlog Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 01:43:19 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:19 on Jan 02,2023
# vlog Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 01:43:20 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:20 on Jan 02,2023
# vlog DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 01:43:21 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:21 on Jan 02,2023
# vlog Execute.v 
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 01:43:22 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:22 on Jan 02,2023
# vlog ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:43:23 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:23 on Jan 02,2023
# vlog EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 01:43:23 on Jan 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:23 on Jan 02,2023
# vlog BranchLogic.v 
# -- Compiling module BranchLogic
# 
# Top level modules:
# 	BranchLogic
# End time: 01:43:24 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:24 on Jan 02,2023
# vlog FU.v 
# -- Compiling module FU
# 
# Top level modules:
# 	FU
# End time: 01:43:25 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:25 on Jan 02,2023
# vlog FU_integration.v 
# -- Compiling module FU_integration
# 
# Top level modules:
# 	FU_integration
# End time: 01:43:25 on Jan 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:25 on Jan 02,2023
# vlog HosnyStateMachine.v 
# -- Compiling module HonsyCallStateMachine
# 
# Top level modules:
# 	HonsyCallStateMachine
# End time: 01:43:26 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:26 on Jan 02,2023
# vlog MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module StackPointer
# -- Compiling module SpALU
# -- Compiling module PushPopLogic
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 01:43:26 on Jan 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:26 on Jan 02,2023
# vlog Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 01:43:27 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:27 on Jan 02,2023
# vlog MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 01:43:28 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:28 on Jan 02,2023
# vlog StackPointer.v 
# -- Compiling module StackPointer
# 
# Top level modules:
# 	StackPointer
# End time: 01:43:28 on Jan 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:28 on Jan 02,2023
# vlog PushPopLogic.v 
# -- Compiling module StackPointer
# -- Compiling module SpALU
# -- Compiling module PushPopLogic
# 
# Top level modules:
# 	PushPopLogic
# End time: 01:43:29 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:29 on Jan 02,2023
# vlog WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 01:43:30 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:30 on Jan 02,2023
# vlog Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module StackPointer
# -- Compiling module SpALU
# -- Compiling module PushPopLogic
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 01:43:31 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:31 on Jan 02,2023
# vlog Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module StackPointer
# -- Compiling module SpALU
# -- Compiling module PushPopLogic
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 01:43:32 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim Processor_TB 
# Start time: 01:43:32 on Jan 02,2023
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.HDU
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.Buffer
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.DE_Buffer
# Loading work.FU_integration
# Loading work.FU
# Loading work.Execute
# Loading work.ALU
# Loading work.BranchLogic
# Loading work.EM_Buffer
# Loading work.HonsyCallStateMachine
# Loading work.MemoryStage
# Loading work.PushPopLogic
# Loading work.SpALU
# Loading work.StackPointer
# Loading work.DataMemo
# Loading work.MW_Buffer
# Loading work.WriteBack
# ** UI-Msg: (vsim-7) Failed to open mem file "./TestCases/TestCase18/codeMemory.mem" in read mode.
# No such file or directory. (errno = ENOENT)
# Error in macro ./Inetgration.do line 460
# ** UI-Msg: (vsim-7) Failed to open mem file "./TestCases/TestCase18/codeMemory.mem" in read mode.
# No such file or directory. (errno = ENOENT)
#     while executing
# "mem load -i {./TestCases/TestCase18/codeMemory.mem} /Processor_TB/ProcessorModule/FetchModule/instMemory/memory"
#  quit -f
# End time: 01:43:44 on Jan 02,2023, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
