Info: constrained 'led[0]' to bel 'X13/Y31/io0'
Info: constrained 'led[1]' to bel 'X17/Y0/io0'
Info: constrained 'clk_osc' to bel 'X12/Y31/io1'
Info: constrained 'dvi_p[1]' to bel 'X18/Y31/io1'
Info: constrained 'dvi_n[1]' to bel 'X19/Y31/io1'
Info: constrained 'dvi_p[3]' to bel 'X18/Y0/io1'
Info: constrained 'dvi_n[3]' to bel 'X21/Y0/io1'
Info: constrained 'dvi_p[2]' to bel 'X18/Y31/io0'
Info: constrained 'dvi_n[2]' to bel 'X19/Y31/io0'
Info: constrained 'dvi_p[0]' to bel 'X19/Y0/io1'
Info: constrained 'dvi_n[0]' to bel 'X22/Y0/io1'
Info: constraining clock net 'clk_bit' to 126.00 MHz
Info: constraining clock net 'clk_pix' to 25.20 MHz

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       21 LCs used as LUT4 only
Info:       31 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       13 LCs used as DFF only
Info: Packing carries..
Info:        1 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_bit.uut' to X12/Y31/pll_3
Info: Packing special functions..
Info:   PLL 'pll_bit.uut' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'pll_bit.locked_SB_LUT4_I3_LC' to X1/Y30/lc0
Info: Promoting globals..
Info: promoting bit_pix_div[0] (fanout 26)
Info: promoting blink.ctr_SB_DFFSR_Q_R [reset] (fanout 23)
Info: promoting clk_bit (fanout 18)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x489ee553

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xd30e9ffc

Info: Device utilisation:
Info: 	         ICESTORM_LC:    69/ 5280     1%
Info: 	        ICESTORM_RAM:     0/   30     0%
Info: 	               SB_IO:    11/   96    11%
Info: 	               SB_GB:     3/    8    37%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 13 cells based on constraints.
Info: Creating initial placement for remaining 71 cells.
Info:   initial placement placed 71/71 cells
Info: Initial placement time 0.03s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 111, wirelen = 2046
Info:   at iteration #5: temp = 0.450000, timing cost = 86, wirelen = 1820
Info:   at iteration #10: temp = 0.295245, timing cost = 95, wirelen = 1887
Info:   at iteration #15: temp = 0.193710, timing cost = 103, wirelen = 1900
Info:   at iteration #20: temp = 0.193710, timing cost = 106, wirelen = 1377
Info:   at iteration #25: temp = 0.157778, timing cost = 95, wirelen = 1558
Info:   at iteration #30: temp = 0.122086, timing cost = 99, wirelen = 1702
Info:   at iteration #35: temp = 0.110182, timing cost = 122, wirelen = 1474
Info:   at iteration #40: temp = 0.094468, timing cost = 107, wirelen = 1402
Info:   at iteration #45: temp = 0.080994, timing cost = 125, wirelen = 1486
Info:   at iteration #50: temp = 0.065970, timing cost = 99, wirelen = 1303
Info:   at iteration #55: temp = 0.056561, timing cost = 107, wirelen = 1359
Info:   at iteration #60: temp = 0.048494, timing cost = 92, wirelen = 1225
Info:   at iteration #65: temp = 0.041578, timing cost = 90, wirelen = 1121
Info:   at iteration #70: temp = 0.033865, timing cost = 112, wirelen = 1268
Info:   at iteration #75: temp = 0.029035, timing cost = 97, wirelen = 1224
Info:   at iteration #80: temp = 0.023649, timing cost = 87, wirelen = 1125
Info:   at iteration #85: temp = 0.020276, timing cost = 105, wirelen = 1027
Info:   at iteration #90: temp = 0.017384, timing cost = 113, wirelen = 1107
Info:   at iteration #95: temp = 0.014905, timing cost = 85, wirelen = 915
Info:   at iteration #100: temp = 0.014160, timing cost = 93, wirelen = 894
Info:   at iteration #105: temp = 0.012140, timing cost = 76, wirelen = 813
Info:   at iteration #110: temp = 0.011533, timing cost = 69, wirelen = 631
Info:   at iteration #115: temp = 0.009888, timing cost = 86, wirelen = 713
Info:   at iteration #120: temp = 0.008924, timing cost = 72, wirelen = 684
Info:   at iteration #125: temp = 0.008478, timing cost = 75, wirelen = 530
Info:   at iteration #130: temp = 0.007269, timing cost = 65, wirelen = 499
Info: Legalising relative constraints...
Info:     moved 13 cells, 3 unplaced (after legalising chains)
Info:        average distance 0.538462
Info:        maximum distance 1.000000
Info:     moved 16 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 0.625000
Info:        maximum distance 1.000000
Info:   at iteration #135: temp = 0.006905, timing cost = 72, wirelen = 444
Info:   at iteration #140: temp = 0.006560, timing cost = 70, wirelen = 390
Info:   at iteration #145: temp = 0.005920, timing cost = 83, wirelen = 368
Info:   at iteration #150: temp = 0.005624, timing cost = 57, wirelen = 324
Info:   at iteration #155: temp = 0.005076, timing cost = 54, wirelen = 304
Info:   at iteration #160: temp = 0.005076, timing cost = 59, wirelen = 254
Info:   at iteration #165: temp = 0.004822, timing cost = 56, wirelen = 242
Info:   at iteration #170: temp = 0.004352, timing cost = 61, wirelen = 249
Info:   at iteration #175: temp = 0.004135, timing cost = 47, wirelen = 206
Info:   at iteration #180: temp = 0.003545, timing cost = 50, wirelen = 198
Info:   at iteration #185: temp = 0.003545, timing cost = 55, wirelen = 179
Info:   at iteration #190: temp = 0.003368, timing cost = 51, wirelen = 181
Info:   at iteration #195: temp = 0.002887, timing cost = 53, wirelen = 149
Info:   at iteration #200: temp = 0.002887, timing cost = 53, wirelen = 146
Info:   at iteration #205: temp = 0.001183, timing cost = 53, wirelen = 146
Info:   at iteration #210: temp = 0.000946, timing cost = 53, wirelen = 133
Info:   at iteration #215: temp = 0.000484, timing cost = 51, wirelen = 131
Info:   at iteration #220: temp = 0.000159, timing cost = 51, wirelen = 131
Info:   at iteration #225: temp = 0.000052, timing cost = 51, wirelen = 131
Info:   at iteration #230: temp = 0.000017, timing cost = 51, wirelen = 131
Info:   at iteration #235: temp = 0.000006, timing cost = 51, wirelen = 131
Info:   at iteration #240: temp = 0.000002, timing cost = 51, wirelen = 131
Info:   at iteration #245: temp = 0.000001, timing cost = 51, wirelen = 131
Info:   at iteration #250: temp = 0.000000, timing cost = 51, wirelen = 131
Info:   at iteration #254: temp = 0.000000, timing cost = 51, wirelen = 131 
Info: SA placement time 0.51s

Info: Max frequency for clock 'bit_pix_div[0]_$glb_clk': 45.18 MHz (PASS at 25.20 MHz)
Info: Max frequency for clock        'clk_bit_$glb_clk': 78.59 MHz (FAIL at 126.01 MHz)

Info: Max delay posedge bit_pix_div[0]_$glb_clk -> <async>                        : 3.15 ns
Info: Max delay posedge clk_bit_$glb_clk        -> posedge bit_pix_div[0]_$glb_clk: 6.78 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ -4788,   -539) |******** 
Info: [  -539,   3710) |****************************** 
Info: [  3710,   7959) | 
Info: [  7959,  12208) | 
Info: [ 12208,  16457) | 
Info: [ 16457,  20706) |*********************** 
Info: [ 20706,  24955) |* 
Info: [ 24955,  29204) |***** 
Info: [ 29204,  33453) |*************** 
Info: [ 33453,  37702) |***************************** 
Info: [ 37702,  41951) | 
Info: [ 41951,  46200) | 
Info: [ 46200,  50449) | 
Info: [ 50449,  54698) | 
Info: [ 54698,  58947) | 
Info: [ 58947,  63196) | 
Info: [ 63196,  67445) | 
Info: [ 67445,  71694) | 
Info: [ 71694,  75943) | 
Info: [ 75943,  80192) |* 
Info: Checksum: 0x860f7fa2

Info: Routing..
Info: Setting up routing queue.
Info: Routing 210 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        212 |        2        210 |    2   210 |         0|       0.06       0.06|
Info: Routing complete.
Info: Router1 time 0.06s
Info: Checksum: 0xdc68b1a8

Info: Critical path report for clock 'bit_pix_div[0]_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source blink.ctr_SB_DFFSR_Q_D_SB_LUT4_O_4_LC.O
Info:  1.8  3.2    Net blink.ctr[4] budget 3.040000 ns (9,13) -> (10,13)
Info:                Sink blink.ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source blink.ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net blink.ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_I2 budget 3.499000 ns (10,13) -> (10,13)
Info:                Sink blink.ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:  1.2  7.4  Source blink.ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8  9.2    Net blink.ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0 budget 3.593000 ns (10,13) -> (10,14)
Info:                Sink blink.ctr_SB_DFFSR_Q_R_SB_LUT4_O_LC.I0
Info:  1.3 10.4  Source blink.ctr_SB_DFFSR_Q_R_SB_LUT4_O_LC.O
Info:  4.9 15.3    Net blink.ctr_SB_DFFSR_Q_R budget 3.711000 ns (10,14) -> (12,31)
Info:                Sink $gbuf_blink.ctr_SB_DFFSR_Q_R_$glb_sr.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  1.6 16.9  Source $gbuf_blink.ctr_SB_DFFSR_Q_R_$glb_sr.GLOBAL_BUFFER_OUTPUT
Info:  0.6 17.6    Net blink.ctr_SB_DFFSR_Q_R_$glb_sr budget 4.022000 ns (12,31) -> (9,15)
Info:                Sink blink.ctr_SB_DFFSR_Q_D_SB_LUT4_O_8_LC.SR
Info:  0.1 17.7  Setup blink.ctr_SB_DFFSR_Q_D_SB_LUT4_O_8_LC.SR
Info: 6.9 ns logic, 10.8 ns routing

Info: Critical path report for clock 'clk_bit_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source rstgen.has_counter.ctr_SB_LUT4_O_6_I3_SB_DFFR_Q_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net rstgen.has_counter.ctr_SB_LUT4_O_6_I3 budget -2.274000 ns (11,21) -> (12,21)
Info:                Sink rstgen.has_counter.ctr_SB_LUT4_O_6_I3_SB_LUT4_I0_LC.I0
Info:  1.3  4.4  Source rstgen.has_counter.ctr_SB_LUT4_O_6_I3_SB_LUT4_I0_LC.O
Info:  1.8  6.2    Net rstgen.has_counter.ctr_zero_SB_DFFR_Q_D_SB_LUT4_O_I0 budget -2.421000 ns (12,21) -> (12,21)
Info:                Sink rstgen.has_counter.ctr_zero_SB_DFFR_Q_D_SB_LUT4_O_LC.I0
Info:  1.3  7.5  Source rstgen.has_counter.ctr_zero_SB_DFFR_Q_D_SB_LUT4_O_LC.O
Info:  1.8  9.2    Net rstgen.has_counter.ctr_zero_SB_DFFR_Q_D budget -2.191000 ns (12,21) -> (11,21)
Info:                Sink rstgen.has_counter.ctr_zero_SB_DFFR_Q_D_SB_CARRY_I1$CARRY.I2
Info:  0.6  9.9  Source rstgen.has_counter.ctr_zero_SB_DFFR_Q_D_SB_CARRY_I1$CARRY.COUT
Info:  0.0  9.9    Net rstgen.has_counter.ctr_zero_SB_DFFR_Q_D_SB_CARRY_I1_CO[1] budget 0.000000 ns (11,21) -> (11,21)
Info:                Sink rstgen.has_counter.ctr_SB_LUT4_O_2_I3_SB_DFFR_Q_D_SB_LUT4_O_LC.CIN
Info:  0.3 10.1  Source rstgen.has_counter.ctr_SB_LUT4_O_2_I3_SB_DFFR_Q_D_SB_LUT4_O_LC.COUT
Info:  0.0 10.1    Net rstgen.has_counter.ctr_zero_SB_DFFR_Q_D_SB_CARRY_I1_CO[2] budget 0.000000 ns (11,21) -> (11,21)
Info:                Sink rstgen.has_counter.ctr_SB_LUT4_O_3_I3_SB_DFFR_Q_D_SB_LUT4_O_LC.CIN
Info:  0.3 10.4  Source rstgen.has_counter.ctr_SB_LUT4_O_3_I3_SB_DFFR_Q_D_SB_LUT4_O_LC.COUT
Info:  0.0 10.4    Net rstgen.has_counter.ctr_zero_SB_DFFR_Q_D_SB_CARRY_I1_CO[3] budget 0.000000 ns (11,21) -> (11,21)
Info:                Sink rstgen.has_counter.ctr_SB_LUT4_O_4_I3_SB_DFFR_Q_D_SB_LUT4_O_LC.CIN
Info:  0.3 10.7  Source rstgen.has_counter.ctr_SB_LUT4_O_4_I3_SB_DFFR_Q_D_SB_LUT4_O_LC.COUT
Info:  0.0 10.7    Net rstgen.has_counter.ctr_zero_SB_DFFR_Q_D_SB_CARRY_I1_CO[4] budget 0.000000 ns (11,21) -> (11,21)
Info:                Sink rstgen.has_counter.ctr_SB_LUT4_O_5_I3_SB_DFFR_Q_D_SB_LUT4_O_LC.CIN
Info:  0.3 11.0  Source rstgen.has_counter.ctr_SB_LUT4_O_5_I3_SB_DFFR_Q_D_SB_LUT4_O_LC.COUT
Info:  0.0 11.0    Net rstgen.has_counter.ctr_zero_SB_DFFR_Q_D_SB_CARRY_I1_CO[5] budget 0.000000 ns (11,21) -> (11,21)
Info:                Sink rstgen.has_counter.ctr_SB_LUT4_O_I3_SB_DFFR_Q_D_SB_LUT4_O_LC.CIN
Info:  0.3 11.2  Source rstgen.has_counter.ctr_SB_LUT4_O_I3_SB_DFFR_Q_D_SB_LUT4_O_LC.COUT
Info:  0.7 11.9    Net rstgen.has_counter.ctr_zero_SB_DFFR_Q_D_SB_CARRY_I1_CO[6] budget 0.660000 ns (11,21) -> (11,21)
Info:                Sink rstgen.has_counter.ctr_SB_LUT4_O_6_I3_SB_DFFR_Q_D_SB_LUT4_O_LC.I3
Info:  0.8 12.7  Setup rstgen.has_counter.ctr_SB_LUT4_O_6_I3_SB_DFFR_Q_D_SB_LUT4_O_LC.I3
Info: 6.8 ns logic, 5.9 ns routing

Info: Critical path report for cross-domain path 'posedge bit_pix_div[0]_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source blink.blink_r_SB_LUT4_I3_LC.O
Info:  1.8  3.2    Net led[0]$SB_IO_OUT budget 81.943001 ns (12,30) -> (13,31)
Info:                Sink led[0]$sb_io.D_OUT_0
Info: 1.4 ns logic, 1.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_bit_$glb_clk' -> 'posedge bit_pix_div[0]_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source rstgen.has_counter.ctr_zero_SB_DFFR_Q_DFFLC.O
Info:  2.4  3.8    Net rst_n_osc budget 0.502000 ns (11,22) -> (11,24)
Info:                Sink rstgen.has_counter.ctr_zero_SB_LUT4_I3_LC.I3
Info:  0.9  4.7  Source rstgen.has_counter.ctr_zero_SB_LUT4_I3_LC.O
Info:  2.4  7.1    Net rstgen.has_counter.ctr_zero_SB_LUT4_I3_O budget 16.125999 ns (11,24) -> (10,24)
Info:                Sink reset_sync_pix.delay_SB_DFFR_Q_DFFLC.SR
Info:  0.1  7.2  Setup reset_sync_pix.delay_SB_DFFR_Q_DFFLC.SR
Info: 2.4 ns logic, 4.8 ns routing

Info: Max frequency for clock 'bit_pix_div[0]_$glb_clk': 56.65 MHz (PASS at 25.20 MHz)
Warning: Max frequency for clock        'clk_bit_$glb_clk': 78.59 MHz (FAIL at 126.01 MHz)

Info: Max delay posedge bit_pix_div[0]_$glb_clk -> <async>                        : 3.15 ns
Info: Max delay posedge clk_bit_$glb_clk        -> posedge bit_pix_div[0]_$glb_clk: 7.16 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ -4788,   -539) |******** 
Info: [  -539,   3710) |****************************** 
Info: [  3710,   7959) | 
Info: [  7959,  12208) | 
Info: [ 12208,  16457) | 
Info: [ 16457,  20706) | 
Info: [ 20706,  24955) |************************ 
Info: [ 24955,  29204) |******* 
Info: [ 29204,  33453) |************* 
Info: [ 33453,  37702) |***************************** 
Info: [ 37702,  41951) | 
Info: [ 41951,  46200) | 
Info: [ 46200,  50449) | 
Info: [ 50449,  54698) | 
Info: [ 54698,  58947) | 
Info: [ 58947,  63196) | 
Info: [ 63196,  67445) | 
Info: [ 67445,  71694) | 
Info: [ 71694,  75943) | 
Info: [ 75943,  80192) |* 
1 warning, 0 errors
