$date
	Tue Nov 24 05:20:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 8 ! lab6_output [7:0] $end
$var reg 1 " c2_tb $end
$var reg 1 # clk $end
$var reg 2 $ control_tb [1:0] $end
$var reg 8 % data_load_tb [7:0] $end
$var reg 1 & serial_input_tb $end
$scope module ins $end
$var wire 1 " c2 $end
$var wire 1 # clock $end
$var wire 2 ' control [1:0] $end
$var wire 8 ( data_load [7:0] $end
$var wire 1 & serial_input $end
$var wire 4 ) temp9 [3:0] $end
$var wire 4 * temp8 [3:0] $end
$var wire 4 + temp7 [3:0] $end
$var wire 4 , temp6 [3:0] $end
$var wire 4 - temp5 [3:0] $end
$var wire 4 . temp4 [3:0] $end
$var wire 4 / temp3 [3:0] $end
$var wire 4 0 temp2 [3:0] $end
$var wire 4 1 temp16 [3:0] $end
$var wire 4 2 temp15 [3:0] $end
$var wire 4 3 temp14 [3:0] $end
$var wire 4 4 temp13 [3:0] $end
$var wire 4 5 temp12 [3:0] $end
$var wire 4 6 temp11 [3:0] $end
$var wire 4 7 temp10 [3:0] $end
$var wire 4 8 temp1 [3:0] $end
$var wire 4 9 temp [3:0] $end
$var wire 8 : out_final [7:0] $end
$var wire 8 ; out2 [7:0] $end
$var wire 8 < out1 [7:0] $end
$scope module ins1 $end
$var wire 1 # clock $end
$var wire 1 = in1 $end
$var wire 1 & in2 $end
$var wire 1 > in3 $end
$var wire 1 ? in4 $end
$var wire 1 @ in5 $end
$var wire 1 A out $end
$var wire 1 B d $end
$var wire 1 C control $end
$var reg 33 D mem [32:0] $end
$var reg 1 E q $end
$var reg 1 F qbar $end
$upscope $end
$scope module ins10 $end
$var wire 1 # clock $end
$var wire 1 G in1 $end
$var wire 1 H in2 $end
$var wire 1 I in3 $end
$var wire 1 J in4 $end
$var wire 1 K in5 $end
$var wire 1 L out $end
$var wire 1 M d $end
$var wire 1 N control $end
$var reg 33 O mem [32:0] $end
$var reg 1 P q $end
$var reg 1 Q qbar $end
$upscope $end
$scope module ins11 $end
$var wire 1 # clock $end
$var wire 1 R in1 $end
$var wire 1 S in2 $end
$var wire 1 T in3 $end
$var wire 1 U in4 $end
$var wire 1 V in5 $end
$var wire 1 W out $end
$var wire 1 X d $end
$var wire 1 Y control $end
$var reg 33 Z mem [32:0] $end
$var reg 1 [ q $end
$var reg 1 \ qbar $end
$upscope $end
$scope module ins12 $end
$var wire 1 # clock $end
$var wire 1 ] in1 $end
$var wire 1 ^ in2 $end
$var wire 1 _ in3 $end
$var wire 1 ` in4 $end
$var wire 1 a in5 $end
$var wire 1 b out $end
$var wire 1 c d $end
$var wire 1 d control $end
$var reg 33 e mem [32:0] $end
$var reg 1 f q $end
$var reg 1 g qbar $end
$upscope $end
$scope module ins13 $end
$var wire 1 # clock $end
$var wire 1 h in1 $end
$var wire 1 i in2 $end
$var wire 1 j in3 $end
$var wire 1 k in4 $end
$var wire 1 l in5 $end
$var wire 1 m out $end
$var wire 1 n d $end
$var wire 1 o control $end
$var reg 33 p mem [32:0] $end
$var reg 1 q q $end
$var reg 1 r qbar $end
$upscope $end
$scope module ins14 $end
$var wire 1 # clock $end
$var wire 1 s in1 $end
$var wire 1 t in2 $end
$var wire 1 u in3 $end
$var wire 1 v in4 $end
$var wire 1 w in5 $end
$var wire 1 x out $end
$var wire 1 y d $end
$var wire 1 z control $end
$var reg 33 { mem [32:0] $end
$var reg 1 | q $end
$var reg 1 } qbar $end
$upscope $end
$scope module ins15 $end
$var wire 1 # clock $end
$var wire 1 ~ in1 $end
$var wire 1 !" in2 $end
$var wire 1 "" in3 $end
$var wire 1 #" in4 $end
$var wire 1 $" in5 $end
$var wire 1 %" out $end
$var wire 1 &" d $end
$var wire 1 '" control $end
$var reg 33 (" mem [32:0] $end
$var reg 1 )" q $end
$var reg 1 *" qbar $end
$upscope $end
$scope module ins16 $end
$var wire 1 # clock $end
$var wire 1 & in1 $end
$var wire 1 +" in2 $end
$var wire 1 ," in3 $end
$var wire 1 -" in4 $end
$var wire 1 ." in5 $end
$var wire 1 /" out $end
$var wire 1 0" d $end
$var wire 1 1" control $end
$var reg 33 2" mem [32:0] $end
$var reg 1 3" q $end
$var reg 1 4" qbar $end
$upscope $end
$scope module ins17 $end
$var wire 1 # clock $end
$var wire 1 5" in1 $end
$var wire 1 6" in2 $end
$var wire 1 7" in3 $end
$var wire 1 8" in4 $end
$var wire 1 9" in5 $end
$var wire 1 :" out $end
$var wire 1 ;" d $end
$var wire 1 <" control $end
$var reg 33 =" mem [32:0] $end
$var reg 1 >" q $end
$var reg 1 ?" qbar $end
$upscope $end
$scope module ins18 $end
$var wire 1 # clock $end
$var wire 1 @" in1 $end
$var wire 1 A" in2 $end
$var wire 1 B" in3 $end
$var wire 1 C" in4 $end
$var wire 1 D" in5 $end
$var wire 1 E" out $end
$var wire 1 F" d $end
$var wire 1 G" control $end
$var reg 33 H" mem [32:0] $end
$var reg 1 I" q $end
$var reg 1 J" qbar $end
$upscope $end
$scope module ins19 $end
$var wire 1 # clock $end
$var wire 1 K" in1 $end
$var wire 1 L" in2 $end
$var wire 1 M" in3 $end
$var wire 1 N" in4 $end
$var wire 1 O" in5 $end
$var wire 1 P" out $end
$var wire 1 Q" d $end
$var wire 1 R" control $end
$var reg 33 S" mem [32:0] $end
$var reg 1 T" q $end
$var reg 1 U" qbar $end
$upscope $end
$scope module ins2 $end
$var wire 1 # clock $end
$var wire 1 V" in1 $end
$var wire 1 W" in2 $end
$var wire 1 X" in3 $end
$var wire 1 Y" in4 $end
$var wire 1 Z" in5 $end
$var wire 1 [" out $end
$var wire 1 \" d $end
$var wire 1 ]" control $end
$var reg 33 ^" mem [32:0] $end
$var reg 1 _" q $end
$var reg 1 `" qbar $end
$upscope $end
$scope module ins20 $end
$var wire 1 # clock $end
$var wire 1 a" in1 $end
$var wire 1 b" in2 $end
$var wire 1 c" in3 $end
$var wire 1 d" in4 $end
$var wire 1 e" in5 $end
$var wire 1 f" out $end
$var wire 1 g" d $end
$var wire 1 h" control $end
$var reg 33 i" mem [32:0] $end
$var reg 1 j" q $end
$var reg 1 k" qbar $end
$upscope $end
$scope module ins21 $end
$var wire 1 # clock $end
$var wire 1 l" in1 $end
$var wire 1 m" in2 $end
$var wire 1 n" in3 $end
$var wire 1 o" in4 $end
$var wire 1 p" in5 $end
$var wire 1 q" out $end
$var wire 1 r" d $end
$var wire 1 s" control $end
$var reg 33 t" mem [32:0] $end
$var reg 1 u" q $end
$var reg 1 v" qbar $end
$upscope $end
$scope module ins22 $end
$var wire 1 # clock $end
$var wire 1 w" in1 $end
$var wire 1 x" in2 $end
$var wire 1 y" in3 $end
$var wire 1 z" in4 $end
$var wire 1 {" in5 $end
$var wire 1 |" out $end
$var wire 1 }" d $end
$var wire 1 ~" control $end
$var reg 33 !# mem [32:0] $end
$var reg 1 "# q $end
$var reg 1 ## qbar $end
$upscope $end
$scope module ins23 $end
$var wire 1 # clock $end
$var wire 1 $# in1 $end
$var wire 1 %# in2 $end
$var wire 1 &# in3 $end
$var wire 1 '# in4 $end
$var wire 1 (# in5 $end
$var wire 1 )# out $end
$var wire 1 *# d $end
$var wire 1 +# control $end
$var reg 33 ,# mem [32:0] $end
$var reg 1 -# q $end
$var reg 1 .# qbar $end
$upscope $end
$scope module ins24 $end
$var wire 1 # clock $end
$var wire 1 /# in1 $end
$var wire 1 0# in2 $end
$var wire 1 1# in3 $end
$var wire 1 2# in4 $end
$var wire 1 3# in5 $end
$var wire 1 4# out $end
$var wire 1 5# d $end
$var wire 1 6# control $end
$var reg 33 7# mem [32:0] $end
$var reg 1 8# q $end
$var reg 1 9# qbar $end
$upscope $end
$scope module ins3 $end
$var wire 1 # clock $end
$var wire 1 :# in1 $end
$var wire 1 ;# in2 $end
$var wire 1 <# in3 $end
$var wire 1 =# in4 $end
$var wire 1 ># in5 $end
$var wire 1 ?# out $end
$var wire 1 @# d $end
$var wire 1 A# control $end
$var reg 33 B# mem [32:0] $end
$var reg 1 C# q $end
$var reg 1 D# qbar $end
$upscope $end
$scope module ins4 $end
$var wire 1 # clock $end
$var wire 1 E# in1 $end
$var wire 1 F# in2 $end
$var wire 1 G# in3 $end
$var wire 1 H# in4 $end
$var wire 1 I# in5 $end
$var wire 1 J# out $end
$var wire 1 K# d $end
$var wire 1 L# control $end
$var reg 33 M# mem [32:0] $end
$var reg 1 N# q $end
$var reg 1 O# qbar $end
$upscope $end
$scope module ins5 $end
$var wire 1 # clock $end
$var wire 1 P# in1 $end
$var wire 1 Q# in2 $end
$var wire 1 R# in3 $end
$var wire 1 S# in4 $end
$var wire 1 T# in5 $end
$var wire 1 U# out $end
$var wire 1 V# d $end
$var wire 1 W# control $end
$var reg 33 X# mem [32:0] $end
$var reg 1 Y# q $end
$var reg 1 Z# qbar $end
$upscope $end
$scope module ins6 $end
$var wire 1 # clock $end
$var wire 1 [# in1 $end
$var wire 1 \# in2 $end
$var wire 1 ]# in3 $end
$var wire 1 ^# in4 $end
$var wire 1 _# in5 $end
$var wire 1 `# out $end
$var wire 1 a# d $end
$var wire 1 b# control $end
$var reg 33 c# mem [32:0] $end
$var reg 1 d# q $end
$var reg 1 e# qbar $end
$upscope $end
$scope module ins7 $end
$var wire 1 # clock $end
$var wire 1 f# in1 $end
$var wire 1 g# in2 $end
$var wire 1 h# in3 $end
$var wire 1 i# in4 $end
$var wire 1 j# in5 $end
$var wire 1 k# out $end
$var wire 1 l# d $end
$var wire 1 m# control $end
$var reg 33 n# mem [32:0] $end
$var reg 1 o# q $end
$var reg 1 p# qbar $end
$upscope $end
$scope module ins8 $end
$var wire 1 # clock $end
$var wire 1 & in1 $end
$var wire 1 q# in2 $end
$var wire 1 r# in3 $end
$var wire 1 s# in4 $end
$var wire 1 t# in5 $end
$var wire 1 u# out $end
$var wire 1 v# d $end
$var wire 1 w# control $end
$var reg 33 x# mem [32:0] $end
$var reg 1 y# q $end
$var reg 1 z# qbar $end
$upscope $end
$scope module ins9 $end
$var wire 1 # clock $end
$var wire 1 {# in1 $end
$var wire 1 & in2 $end
$var wire 1 |# in3 $end
$var wire 1 }# in4 $end
$var wire 1 ~# in5 $end
$var wire 1 !$ out $end
$var wire 1 "$ d $end
$var wire 1 #$ control $end
$var reg 33 $$ mem [32:0] $end
$var reg 1 %$ q $end
$var reg 1 &$ qbar $end
$upscope $end
$scope module inst1 $end
$var wire 4 '$ in [3:0] $end
$var wire 4 ($ out [3:0] $end
$var reg 16 )$ configure [15:0] $end
$upscope $end
$scope module inst10 $end
$var wire 4 *$ in [3:0] $end
$var wire 4 +$ out [3:0] $end
$var reg 16 ,$ configure [15:0] $end
$upscope $end
$scope module inst11 $end
$var wire 4 -$ in [3:0] $end
$var wire 4 .$ out [3:0] $end
$var reg 16 /$ configure [15:0] $end
$upscope $end
$scope module inst12 $end
$var wire 4 0$ in [3:0] $end
$var wire 4 1$ out [3:0] $end
$var reg 16 2$ configure [15:0] $end
$upscope $end
$scope module inst13 $end
$var wire 4 3$ in [3:0] $end
$var wire 4 4$ out [3:0] $end
$var reg 16 5$ configure [15:0] $end
$upscope $end
$scope module inst14 $end
$var wire 4 6$ in [3:0] $end
$var wire 4 7$ out [3:0] $end
$var reg 16 8$ configure [15:0] $end
$upscope $end
$scope module inst15 $end
$var wire 4 9$ in [3:0] $end
$var wire 4 :$ out [3:0] $end
$var reg 16 ;$ configure [15:0] $end
$upscope $end
$scope module inst16 $end
$var wire 4 <$ in [3:0] $end
$var wire 4 =$ out [3:0] $end
$var reg 16 >$ configure [15:0] $end
$upscope $end
$scope module inst17 $end
$var wire 4 ?$ in [3:0] $end
$var wire 4 @$ out [3:0] $end
$var reg 16 A$ configure [15:0] $end
$upscope $end
$scope module inst2 $end
$var wire 4 B$ in [3:0] $end
$var wire 4 C$ out [3:0] $end
$var reg 16 D$ configure [15:0] $end
$upscope $end
$scope module inst3 $end
$var wire 4 E$ in [3:0] $end
$var wire 4 F$ out [3:0] $end
$var reg 16 G$ configure [15:0] $end
$upscope $end
$scope module inst4 $end
$var wire 4 H$ in [3:0] $end
$var wire 4 I$ out [3:0] $end
$var reg 16 J$ configure [15:0] $end
$upscope $end
$scope module inst5 $end
$var wire 4 K$ in [3:0] $end
$var wire 4 L$ out [3:0] $end
$var reg 16 M$ configure [15:0] $end
$upscope $end
$scope module inst6 $end
$var wire 4 N$ in [3:0] $end
$var wire 4 O$ out [3:0] $end
$var reg 16 P$ configure [15:0] $end
$upscope $end
$scope module inst7 $end
$var wire 4 Q$ in [3:0] $end
$var wire 4 R$ out [3:0] $end
$var reg 16 S$ configure [15:0] $end
$upscope $end
$scope module inst8 $end
$var wire 4 T$ in [3:0] $end
$var wire 4 U$ out [3:0] $end
$var reg 16 V$ configure [15:0] $end
$upscope $end
$scope module inst9 $end
$var wire 4 W$ in [3:0] $end
$var wire 4 X$ out [3:0] $end
$var reg 16 Y$ configure [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 Y$
b0 X$
b1 W$
b1000 V$
b0 U$
b11 T$
b1000 S$
b0 R$
b111 Q$
b1000 P$
b0 O$
b101 N$
b1000 M$
b0 L$
b1 K$
b1000 J$
b0 I$
b1 H$
b1000 G$
b0 F$
b1 E$
b1000 D$
b0 C$
b11 B$
b1000 A$
b0 @$
b0 ?$
b1000 >$
b0 =$
b0 <$
b1000 ;$
b0 :$
b0 9$
b1000 8$
b0 7$
b0 6$
b1000 5$
b0 4$
b100 3$
b1000 2$
b0 1$
b100 0$
b1000 /$
b1 .$
b1100 -$
b1000 ,$
b1 +$
b1100 *$
b0 )$
b0 ($
b0 '$
x&$
0%$
b11111111000000001111000011110000 $$
0#$
0"$
0!$
1~#
0}#
0|#
0{#
xz#
0y#
b11001100110011001010101010101010 x#
0w#
0v#
0u#
1t#
0s#
0r#
0q#
xp#
0o#
b11001100110011001010101010101010 n#
0m#
1l#
1k#
1j#
0i#
0h#
1g#
0f#
xe#
0d#
b11001100110011001010101010101010 c#
0b#
1a#
1`#
1_#
1^#
1]#
1\#
0[#
xZ#
0Y#
b11001100110011001010101010101010 X#
0W#
0V#
0U#
1T#
1S#
1R#
0Q#
1P#
xO#
0N#
b11001100110011001010101010101010 M#
0L#
0K#
0J#
1I#
0H#
0G#
0F#
1E#
xD#
0C#
b11001100110011001010101010101010 B#
0A#
0@#
0?#
1>#
0=#
0<#
0;#
0:#
x9#
08#
b10100101101001010101101001011010 7#
06#
05#
04#
03#
02#
01#
00#
0/#
x.#
0-#
b10100101101001010101101001011010 ,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
x##
0"#
b10100101101001010101101001011010 !#
0~"
1}"
1|"
0{"
0z"
1y"
0x"
0w"
xv"
0u"
b10100101101001010101101001011010 t"
0s"
1r"
1q"
0p"
0o"
1n"
0m"
0l"
xk"
0j"
b11111010111110101010000010100000 i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
x`"
0_"
b11001100110011001010101010101010 ^"
0]"
0\"
0["
1Z"
0Y"
0X"
0W"
0V"
xU"
0T"
b11111010111110101010000010100000 S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
xJ"
0I"
b11111010111110101010000010100000 H"
0G"
0F"
0E"
0D"
0C"
1B"
0A"
0@"
x?"
0>"
b11111010111110101010000010100000 ="
0<"
0;"
0:"
09"
08"
17"
06"
05"
x4"
03"
b11111111000000001111000011110000 2"
01"
00"
0/"
1."
0-"
0,"
0+"
x*"
0)"
b11111111000000001111000011110000 ("
0'"
0&"
0%"
1$"
0#"
0""
1!"
0~
x}
0|
b11111111000000001111000011110000 {
0z
1y
1x
1w
1v
1u
1t
0s
xr
0q
b11111111000000001111000011110000 p
0o
1n
1m
1l
1k
1j
0i
1h
xg
0f
b11111111000000001111000011110000 e
0d
0c
0b
1a
0`
0_
0^
1]
x\
0[
b11111111000000001111000011110000 Z
0Y
0X
0W
1V
0U
0T
0S
0R
xQ
0P
b11111111000000001111000011110000 O
0N
0M
0L
1K
0J
0I
0H
0G
xF
0E
b11001100110011001010101010101010 D
0C
1B
1A
1@
0?
0>
0=
b1100001 <
b110000 ;
b110000 :
b0 9
b0 8
b1 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b1 )
b110000 (
b11 '
1&
b110000 %
b11 $
0#
0"
b110000 !
$end
#10
1E
1d#
1o#
1q
1|
1u"
1"#
0F
1`"
1D#
1O#
1Z#
0e#
0p#
1z#
1&$
1Q
1\
1g
0r
0}
1*"
14"
1?"
1J"
1U"
1k"
0v"
0##
1.#
19#
1#
#20
b11 W$
1u#
1+"
1""
1s
1v#
1q#
1h#
1[#
1)#
1*#
1(#
1O"
b1 2
b1 =$
b1 T$
b11 H$
0k#
1?#
0!"
0u
0h
0l#
0g#
0]#
0P#
1S
1I
1{#
1@#
1;#
1X"
1=
b1000 <$
0|"
1E"
0}"
1{"
1F"
1D"
b1 3
b1 :$
b101 Q$
b11 E$
0`#
b10000111 <
1["
0t
0j
0]
0a#
0\#
0R#
0E#
1H
1|#
1\"
1W"
1>
b1000 9$
0q"
b1000011 !
b1000011 :
1:"
0r"
1p"
1;"
19"
b1 4
b1 7$
0#
b1 '$
b1000 6$
1"
#30
1-#
0"#
0u"
1I"
1>"
1y#
0o#
0d#
1C#
1_"
0.#
1##
1v"
0J"
0?"
0z#
1p#
1e#
0D#
0`"
1#
#40
b1 W$
0u#
0+"
0""
0s
0v#
0q#
0h#
0[#
0)#
0*#
0(#
0O"
0{"
0D"
b0 2
b0 =$
b0 3
b0 :$
b1 T$
b1 H$
b1 E$
0k#
0?#
b1 <
0["
0!"
0u
0h
0l#
0g#
0]#
0P#
0S
0I
0{#
0@#
0;#
0X"
0=
b0 <$
0H
0|#
0\"
0W"
0>
b0 9$
0|"
0E"
b0 !
b0 :
0:"
0n"
07"
0}"
0y"
0F"
0B"
0r"
0p"
0;"
09"
b0 )
b0 +$
b0 7
b0 .$
b0 4
b0 7$
b1 N$
b1 Q$
0m
b0 ;
0x
b100 *$
b100 -$
0S#
0^#
0n
0k
0y
0v
0#
b0 '$
b0 6$
0"
b0 %
b0 (
#50
0_"
0C#
0y#
0q
0|
0>"
0I"
0-#
1`"
1D#
1z#
1r
1}
1?"
1J"
1.#
1#
#60
b11 Q$
b100001 <
1`#
1t
1j
1]
1a#
1\#
1R#
1E#
b10000 !
b10000 :
1q"
1r"
1p"
19"
b1 4
b1 7$
0#
b1 '$
b1000 6$
1"
#70
1u"
1d#
0v"
0e#
1#
#80
1k#
b11100001 <
1u#
1!"
1u
1h
1l#
1g#
1]#
1P#
1+"
1""
1s
1v#
1q#
1h#
1[#
1,"
1~
1r#
1f#
1|"
1)#
b11110000 !
b11110000 :
14#
1n"
17"
1}"
1y"
1B"
1*#
1&#
1M"
15#
11#
1c"
1r"
0p"
09"
b1 )
b1 +$
b1 7
b1 .$
b1 6
b1 1$
b1 5
b1 4$
b0 4
b0 7$
b101 N$
b111 Q$
b111 T$
b111 W$
1m
1x
1%"
b11110000 ;
1/"
b1100 *$
b1100 -$
b1100 0$
b1100 3$
1S#
1^#
1i#
1s#
1n
1k
1y
1v
1&"
1#"
10"
1-"
0#
b0 '$
b0 6$
0"
b11110000 %
b11110000 (
#90
1o#
1y#
1q
1|
1)"
13"
1"#
1-#
18#
0p#
0z#
0r
0}
0*"
04"
0##
0.#
09#
1#
#100
b111 N$
1U#
0,"
0~
0r#
0f#
1i
1_
1R
1V#
1Q#
1G#
1:#
04#
1f"
05#
13#
1g"
1e"
b1 1
b1 @$
b101 W$
b11 K$
0u#
1J#
0+"
0""
0s
0v#
0q#
0h#
0[#
1^
1T
1G
1K#
1F#
1<#
1V"
b1000 ?$
0)#
1P"
0*#
1(#
1Q"
1O"
b1 2
b1 =$
b101 T$
b11 H$
0k#
1?#
0!"
0u
0h
0l#
0g#
0]#
0P#
1S
1I
1{#
1@#
1;#
1X"
1=
b1000 <$
0|"
1E"
0}"
1{"
1F"
1D"
b1 3
b1 :$
b101 Q$
b11 E$
0`#
b11111 <
1["
0t
0j
0]
0a#
0\#
0R#
0E#
1H
1|#
1\"
1W"
1>
b1000 9$
0q"
b1111 !
b1111 :
1:"
0r"
1p"
1;"
19"
b1 4
b1 7$
0#
b1 '$
b1000 6$
1"
#110
08#
0-#
0"#
0u"
1j"
1T"
1I"
1>"
0y#
0o#
0d#
1Y#
1N#
1C#
1_"
19#
1.#
1##
1v"
0k"
0U"
0J"
0?"
1z#
1p#
1e#
0Z#
0O#
0D#
0`"
1#
#120
0(#
0O"
b0 2
b0 =$
b1 H$
0U#
1k#
0?#
1,"
1~
1r#
1f#
0i
0_
0R
0V#
0Q#
0G#
0:#
1!"
1u
1h
1l#
1g#
1]#
1P#
0S
0I
0{#
0@#
0;#
0X"
0=
b0 <$
14#
0f"
1|"
0E"
15#
03#
0g"
0e"
1}"
0{"
0F"
0D"
b0 1
b0 @$
b0 3
b0 :$
b101 W$
b1 K$
b1 E$
0u#
0J#
b1000001 <
0["
0+"
0""
0s
0v#
0q#
0h#
0[#
0^
0T
0G
0K#
0F#
0<#
0V"
b0 ?$
0H
0|#
0\"
0W"
0>
b0 9$
0)#
0P"
b10100000 !
b10100000 :
0:"
0n"
07"
0*#
0&#
0Q"
0M"
0r"
0p"
0;"
09"
b0 )
b0 +$
b0 6
b0 1$
b0 4
b0 7$
b1 N$
b11 T$
0m
b10100000 ;
0%"
b100 *$
b100 0$
0S#
0i#
0n
0k
0&"
0#"
0#
b0 '$
b0 6$
0"
b10100000 %
b10100000 (
#130
0_"
0C#
0N#
0Y#
1o#
0q
0)"
0>"
0I"
0T"
0j"
1"#
18#
1`"
1D#
1O#
1Z#
0p#
1r
1*"
1?"
1J"
1U"
1k"
0##
09#
1#
#140
b111 Q$
b1100001 <
1`#
1t
1j
1]
1a#
1\#
1R#
1E#
b10110000 !
b10110000 :
1q"
1r"
1p"
19"
b1 4
b1 7$
0#
b1 '$
b1000 6$
1"
#150
1u"
1d#
0v"
0e#
1#
#160
13#
1e"
b1 1
b1 @$
1J#
1^
1T
1G
1K#
1F#
1<#
1V"
b1000 ?$
1P"
1(#
1Q"
1O"
b1 2
b1 =$
1?#
1U#
0k#
b111101 <
0u#
1S
1I
1{#
1@#
1;#
1X"
1=
b1000 <$
1i
1_
1R
1V#
1Q#
1G#
1:#
0!"
0u
0h
0l#
0g#
0]#
0P#
0+"
0""
0s
0v#
0q#
0h#
0[#
1,"
1~
1r#
1f#
1E"
1f"
0|"
0)#
b10011110 !
b10011110 :
14#
15"
1F"
1@"
1K"
1g"
1a"
1l"
0}"
1w"
0*#
1$#
15#
1/#
1r"
0p"
09"
b1 8
b1 C$
b1 0
b1 F$
b1 /
b1 I$
b1 .
b1 L$
b1 -
b1 O$
b1 ,
b1 R$
b1 +
b1 U$
b1 *
b1 X$
b0 4
b0 7$
1!$
1L
1W
b10101111 ;
1b
b1111 B$
b1101 E$
b1111 H$
b1111 K$
b1011 N$
b1111 Q$
b1001 T$
b1101 W$
1?
1Y"
1=#
1H#
1"$
1}#
1M
1J
1X
1U
1c
1`
0#
b0 '$
b0 6$
0"
b10101111 %
b10101111 (
#170
1C#
1N#
1Y#
0o#
1%$
1P
1[
1f
1I"
1T"
1j"
0"#
0D#
0O#
0Z#
1p#
0&$
0Q
0\
0g
0J"
0U"
0k"
1##
1#
#180
b1011 T$
1k#
1!"
1u
1h
1l#
1g#
1]#
1P#
1|"
1}"
1{"
1D"
b1 3
b1 :$
b1101 Q$
b1111 E$
0`#
b1011111 <
1["
0t
0j
0]
0a#
0\#
0R#
0E#
1H
1|#
1\"
1W"
1>
b1000 9$
0q"
b10101111 !
b10101111 :
1:"
0r"
1p"
1;"
19"
b1 4
b1 7$
0#
b1 '$
b1000 6$
1"
#190
1"#
0u"
1>"
1o#
0d#
1_"
0##
1v"
0?"
0p#
1e#
0`"
1#
#200
b1111 W$
b11011111 <
1u#
1+"
1""
1s
1v#
1q#
1h#
1[#
b11101111 !
b11101111 :
1)#
1n"
17"
1*#
1&#
1M"
0r"
0p"
1;"
09"
b1 )
b1 +$
b1 6
b1 1$
b0 4
b0 7$
b1111 N$
b1111 T$
1m
b11111111 ;
1%"
b1100 *$
b1100 0$
1S#
1i#
1n
1k
1&"
1#"
0#
b0 '$
b0 6$
0"
b11111111 %
b11111111 (
#210
1y#
1q
1)"
1-#
0z#
0r
0*"
0.#
1#
#220
b1111 Q$
b11111111 <
1`#
1t
1j
1]
1a#
1\#
1R#
1E#
b11111111 !
b11111111 :
1q"
1r"
1p"
19"
b1 4
b1 7$
0#
b1 '$
b1000 6$
1"
#230
1u"
1d#
0v"
0e#
1#
#240
0#
#250
1#
