///Register `DDRPHYC_ZQ0CR1` reader
pub struct R(crate::R<DDRPHYC_ZQ0CR1_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DDRPHYC_ZQ0CR1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DDRPHYC_ZQ0CR1_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DDRPHYC_ZQ0CR1_SPEC>) -> Self {
        R(reader)
    }
}
///Register `DDRPHYC_ZQ0CR1` writer
pub struct W(crate::W<DDRPHYC_ZQ0CR1_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DDRPHYC_ZQ0CR1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DDRPHYC_ZQ0CR1_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DDRPHYC_ZQ0CR1_SPEC>) -> Self {
        W(writer)
    }
}
///Field `ZPROG` reader - ZPROG
pub type ZPROG_R = crate::FieldReader<u8, u8>;
///Field `ZPROG` writer - ZPROG
pub type ZPROG_W<'a, const O: u8> = crate::FieldWriter<'a, u8, DDRPHYC_ZQ0CR1_SPEC, u8, u8, 8, O>;
impl R {
    ///Bits 0:7 - ZPROG
    #[inline(always)]
    pub fn zprog(&self) -> ZPROG_R {
        ZPROG_R::new(self.bits)
    }
}
impl W {
    ///Bits 0:7 - ZPROG
    #[inline(always)]
    #[must_use]
    pub fn zprog(&mut self) -> ZPROG_W<0> {
        ZPROG_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///DDRPHYC ZQ0CR1 register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [ddrphyc_zq0cr1](index.html) module
pub struct DDRPHYC_ZQ0CR1_SPEC;
impl crate::RegisterSpec for DDRPHYC_ZQ0CR1_SPEC {
    type Ux = u8;
}
///`read()` method returns [ddrphyc_zq0cr1::R](R) reader structure
impl crate::Readable for DDRPHYC_ZQ0CR1_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [ddrphyc_zq0cr1::W](W) writer structure
impl crate::Writable for DDRPHYC_ZQ0CR1_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets DDRPHYC_ZQ0CR1 to value 0x7b
impl crate::Resettable for DDRPHYC_ZQ0CR1_SPEC {
    const RESET_VALUE: Self::Ux = 0x7b;
}
