#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa492428340 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7fa49264ae90_0 .var "Branch", 0 0;
v0x7fa49264af20_0 .var "Clk", 0 0;
v0x7fa49264b0b0_0 .var "Jump", 0 0;
v0x7fa49264b160_0 .var "Reset", 0 0;
v0x7fa49264b1f0_0 .var "Start", 0 0;
v0x7fa49264b2c0_0 .var/i "counter", 31 0;
o0x10bf15f98 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x7fa49264b350_0 .net "ctrl_sig", 9 0, o0x10bf15f98;  0 drivers
v0x7fa49264b3e0_0 .var/i "flush", 31 0;
v0x7fa49264b480_0 .var/i "i", 31 0;
v0x7fa49264b590_0 .var/i "outfile", 31 0;
v0x7fa49264b640_0 .var/i "stall", 31 0;
E_0x7fa492428c90 .event edge, v0x7fa49264b350_0;
S_0x7fa492422c90 .scope module, "CPU" "CPU" 2 13, 3 1 0, S_0x7fa492428340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
RS_0x10bf13b08 .resolv tri, v0x7fa49261e5b0_0, L_0x7fa49264b970;
L_0x7fa49264b970 .functor BUFT 5, RS_0x10bf13b08, C4<00000>, C4<00000>, C4<00000>;
v0x7fa49264a420_0 .var "ALUSrc", 0 0;
v0x7fa49264a4b0_0 .var "Branch", 0 0;
v0x7fa49264a580_0 .var "Jump", 0 0;
v0x7fa49264a650_0 .var "MemRead", 0 0;
v0x7fa49264a6e0_0 .var "MemWrite", 0 0;
v0x7fa49264a7b0_0 .var "MemtoReg", 0 0;
v0x7fa49264a860_0 .var "RegDst", 0 0;
v0x7fa49264a910_0 .var "RegWrite", 0 0;
v0x7fa49264a9c0_0 .net "Zero", 0 0, L_0x7fa49264f690;  1 drivers
v0x7fa49264aad0_0 .net "clk_i", 0 0, v0x7fa49264af20_0;  1 drivers
v0x7fa49264ab60_0 .net "ctrl_sig", 9 0, v0x7fa4924344c0_0;  1 drivers
v0x7fa49264ac10_0 .net "inst", 31 0, v0x7fa4926433e0_0;  1 drivers
v0x7fa49264aca0_0 .net "inst_addr", 31 0, v0x7fa4926486b0_0;  1 drivers
v0x7fa49264ad30_0 .net "rst_i", 0 0, v0x7fa49264b160_0;  1 drivers
v0x7fa49264adc0_0 .net "start_i", 0 0, v0x7fa49264b1f0_0;  1 drivers
E_0x7fa492428ad0 .event edge, v0x7fa4924344c0_0;
L_0x7fa49264b6f0 .part v0x7fa4926433e0_0, 21, 5;
L_0x7fa49264b7b0 .part v0x7fa4926433e0_0, 16, 5;
L_0x7fa49264b8d0 .part v0x7fa4926433e0_0, 11, 5;
L_0x7fa49264c6b0 .part v0x7fa4926433e0_0, 0, 26;
L_0x7fa49264d6d0 .part v0x7fa4926433e0_0, 21, 5;
L_0x7fa49264d7e0 .part v0x7fa4926433e0_0, 16, 5;
L_0x7fa49264d9e0 .part v0x7fa4926433e0_0, 26, 6;
L_0x7fa49264e1f0 .part v0x7fa4926433e0_0, 0, 16;
S_0x7fa492421400 .scope module, "ALU" "ALU" 3 242, 4 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
L_0x7fa49264e5d0 .functor AND 32, v0x7fa492647940_0, L_0x7fa49264e310, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7fa49264e760 .functor OR 32, v0x7fa492647940_0, L_0x7fa49264e310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa4924215e0_0 .net "ALUCtrl_i", 2 0, L_0x7fa492651630;  1 drivers
v0x7fa492500fc0_0 .net "Zero_o", 0 0, L_0x7fa49264f690;  alias, 1 drivers
L_0x10bf44248 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fa492501070_0 .net/2u *"_s0", 2 0, L_0x10bf44248;  1 drivers
v0x7fa492501120_0 .net *"_s10", 31 0, L_0x7fa49264e760;  1 drivers
L_0x10bf442d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fa492532040_0 .net/2u *"_s12", 2 0, L_0x10bf442d8;  1 drivers
v0x7fa4925320d0_0 .net *"_s14", 0 0, L_0x7fa49264e850;  1 drivers
v0x7fa492532160_0 .net *"_s16", 31 0, L_0x7fa49264e970;  1 drivers
L_0x10bf44320 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fa492532210_0 .net/2u *"_s18", 2 0, L_0x10bf44320;  1 drivers
v0x7fa4925322c0_0 .net *"_s2", 0 0, L_0x7fa49264e4f0;  1 drivers
v0x7fa4925323d0_0 .net *"_s20", 0 0, L_0x7fa49264eaf0;  1 drivers
v0x7fa492532460_0 .net *"_s22", 31 0, L_0x7fa49264eb90;  1 drivers
L_0x10bf44368 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fa492532510_0 .net/2u *"_s24", 2 0, L_0x10bf44368;  1 drivers
v0x7fa4925325c0_0 .net *"_s26", 0 0, L_0x7fa49264ec30;  1 drivers
v0x7fa492532660_0 .net *"_s29", 31 0, L_0x7fa49264ecd0;  1 drivers
L_0x10bf443b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa492532710_0 .net/2u *"_s30", 31 0, L_0x10bf443b0;  1 drivers
v0x7fa4925327c0_0 .net *"_s32", 31 0, L_0x7fa49264ed70;  1 drivers
v0x7fa492532870_0 .net *"_s34", 31 0, L_0x7fa49264eee0;  1 drivers
v0x7fa492532a00_0 .net *"_s36", 31 0, L_0x7fa49264f040;  1 drivers
v0x7fa492532a90_0 .net *"_s38", 31 0, L_0x7fa49264f1c0;  1 drivers
v0x7fa492532b40_0 .net *"_s4", 31 0, L_0x7fa49264e5d0;  1 drivers
v0x7fa492532bf0_0 .net *"_s42", 0 0, L_0x7fa49264f4f0;  1 drivers
L_0x10bf443f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fa492532c90_0 .net/2u *"_s44", 0 0, L_0x10bf443f8;  1 drivers
L_0x10bf44440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa492532d40_0 .net/2u *"_s46", 0 0, L_0x10bf44440;  1 drivers
L_0x10bf44290 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fa492532df0_0 .net/2u *"_s6", 2 0, L_0x10bf44290;  1 drivers
v0x7fa492532ea0_0 .net *"_s8", 0 0, L_0x7fa49264e680;  1 drivers
v0x7fa492532f40_0 .net "data1_i", 31 0, v0x7fa492647940_0;  1 drivers
v0x7fa492532ff0_0 .net "data2_i", 31 0, L_0x7fa49264e310;  1 drivers
v0x7fa492431110_0 .net "data_o", 31 0, L_0x7fa49264f320;  1 drivers
L_0x7fa49264e4f0 .cmp/eq 3, L_0x7fa492651630, L_0x10bf44248;
L_0x7fa49264e680 .cmp/eq 3, L_0x7fa492651630, L_0x10bf44290;
L_0x7fa49264e850 .cmp/eq 3, L_0x7fa492651630, L_0x10bf442d8;
L_0x7fa49264e970 .arith/sum 32, v0x7fa492647940_0, L_0x7fa49264e310;
L_0x7fa49264eaf0 .cmp/eq 3, L_0x7fa492651630, L_0x10bf44320;
L_0x7fa49264eb90 .arith/sub 32, v0x7fa492647940_0, L_0x7fa49264e310;
L_0x7fa49264ec30 .cmp/eq 3, L_0x7fa492651630, L_0x10bf44368;
L_0x7fa49264ecd0 .arith/mult 32, v0x7fa492647940_0, L_0x7fa49264e310;
L_0x7fa49264ed70 .functor MUXZ 32, L_0x10bf443b0, L_0x7fa49264ecd0, L_0x7fa49264ec30, C4<>;
L_0x7fa49264eee0 .functor MUXZ 32, L_0x7fa49264ed70, L_0x7fa49264eb90, L_0x7fa49264eaf0, C4<>;
L_0x7fa49264f040 .functor MUXZ 32, L_0x7fa49264eee0, L_0x7fa49264e970, L_0x7fa49264e850, C4<>;
L_0x7fa49264f1c0 .functor MUXZ 32, L_0x7fa49264f040, L_0x7fa49264e760, L_0x7fa49264e680, C4<>;
L_0x7fa49264f320 .functor MUXZ 32, L_0x7fa49264f1c0, L_0x7fa49264e5d0, L_0x7fa49264e4f0, C4<>;
L_0x7fa49264f4f0 .cmp/eq 32, v0x7fa492647940_0, L_0x7fa49264e310;
L_0x7fa49264f690 .functor MUXZ 1, L_0x10bf44440, L_0x10bf443f8, L_0x7fa49264f4f0, C4<>;
S_0x7fa492431240 .scope module, "ALU_Control" "ALU_Control" 3 251, 5 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
L_0x7fa49264fa30 .functor AND 1, L_0x7fa49264f8b0, L_0x7fa49264f990, C4<1>, C4<1>;
L_0x7fa49264fd20 .functor AND 1, L_0x7fa49264fb20, L_0x7fa49264fc00, C4<1>, C4<1>;
L_0x7fa492650010 .functor AND 1, L_0x7fa49264fe10, L_0x7fa49264ff30, C4<1>, C4<1>;
L_0x7fa492650340 .functor AND 1, L_0x7fa492650100, L_0x7fa492650220, C4<1>, C4<1>;
L_0x7fa492650600 .functor AND 1, L_0x7fa492650430, L_0x7fa492650560, C4<1>, C4<1>;
v0x7fa492431450_0 .net "ALUCtrl_o", 2 0, L_0x7fa492651630;  alias, 1 drivers
v0x7fa492431500_0 .net "ALUOp_i", 1 0, v0x7fa4926342c0_0;  1 drivers
L_0x10bf44488 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fa4924315b0_0 .net/2u *"_s0", 1 0, L_0x10bf44488;  1 drivers
L_0x10bf44518 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fa492431670_0 .net/2u *"_s10", 2 0, L_0x10bf44518;  1 drivers
L_0x10bf44560 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fa492431720_0 .net/2u *"_s12", 1 0, L_0x10bf44560;  1 drivers
v0x7fa492431810_0 .net *"_s14", 0 0, L_0x7fa49264fb20;  1 drivers
L_0x10bf445a8 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7fa4924318b0_0 .net/2u *"_s16", 5 0, L_0x10bf445a8;  1 drivers
v0x7fa492431960_0 .net *"_s18", 0 0, L_0x7fa49264fc00;  1 drivers
v0x7fa492431a00_0 .net *"_s2", 0 0, L_0x7fa49264f8b0;  1 drivers
v0x7fa492431b10_0 .net *"_s20", 0 0, L_0x7fa49264fd20;  1 drivers
L_0x10bf445f0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fa492431ba0_0 .net/2u *"_s22", 2 0, L_0x10bf445f0;  1 drivers
L_0x10bf44638 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fa492431c50_0 .net/2u *"_s24", 1 0, L_0x10bf44638;  1 drivers
v0x7fa492431d00_0 .net *"_s26", 0 0, L_0x7fa49264fe10;  1 drivers
L_0x10bf44680 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7fa492431da0_0 .net/2u *"_s28", 5 0, L_0x10bf44680;  1 drivers
v0x7fa492431e50_0 .net *"_s30", 0 0, L_0x7fa49264ff30;  1 drivers
v0x7fa492431ef0_0 .net *"_s32", 0 0, L_0x7fa492650010;  1 drivers
L_0x10bf446c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fa492431f90_0 .net/2u *"_s34", 2 0, L_0x10bf446c8;  1 drivers
L_0x10bf44710 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fa492432120_0 .net/2u *"_s36", 1 0, L_0x10bf44710;  1 drivers
v0x7fa4924321b0_0 .net *"_s38", 0 0, L_0x7fa492650100;  1 drivers
L_0x10bf444d0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7fa492432250_0 .net/2u *"_s4", 5 0, L_0x10bf444d0;  1 drivers
L_0x10bf44758 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7fa492432300_0 .net/2u *"_s40", 5 0, L_0x10bf44758;  1 drivers
v0x7fa4924323b0_0 .net *"_s42", 0 0, L_0x7fa492650220;  1 drivers
v0x7fa492432450_0 .net *"_s44", 0 0, L_0x7fa492650340;  1 drivers
L_0x10bf447a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fa4924324f0_0 .net/2u *"_s46", 2 0, L_0x10bf447a0;  1 drivers
L_0x10bf447e8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fa4924325a0_0 .net/2u *"_s48", 1 0, L_0x10bf447e8;  1 drivers
v0x7fa492432650_0 .net *"_s50", 0 0, L_0x7fa492650430;  1 drivers
L_0x10bf44830 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7fa4924326f0_0 .net/2u *"_s52", 5 0, L_0x10bf44830;  1 drivers
v0x7fa4924327a0_0 .net *"_s54", 0 0, L_0x7fa492650560;  1 drivers
v0x7fa492432840_0 .net *"_s56", 0 0, L_0x7fa492650600;  1 drivers
L_0x10bf44878 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fa4924328e0_0 .net/2u *"_s58", 2 0, L_0x10bf44878;  1 drivers
v0x7fa492432990_0 .net *"_s6", 0 0, L_0x7fa49264f990;  1 drivers
L_0x10bf448c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa492432a30_0 .net/2u *"_s60", 1 0, L_0x10bf448c0;  1 drivers
v0x7fa492432ae0_0 .net *"_s62", 0 0, L_0x7fa492650710;  1 drivers
L_0x10bf44908 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fa492432030_0 .net/2u *"_s64", 2 0, L_0x10bf44908;  1 drivers
L_0x10bf44950 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa492432d70_0 .net/2u *"_s66", 1 0, L_0x10bf44950;  1 drivers
v0x7fa492432e00_0 .net *"_s68", 0 0, L_0x7fa49264f7d0;  1 drivers
L_0x10bf44998 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fa492432e90_0 .net/2u *"_s70", 2 0, L_0x10bf44998;  1 drivers
L_0x10bf449e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fa492432f30_0 .net/2u *"_s72", 1 0, L_0x10bf449e0;  1 drivers
v0x7fa492432fe0_0 .net *"_s74", 0 0, L_0x7fa492650b70;  1 drivers
L_0x10bf44a28 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fa492433080_0 .net/2u *"_s76", 2 0, L_0x10bf44a28;  1 drivers
L_0x10bf44a70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fa492433130_0 .net/2u *"_s78", 2 0, L_0x10bf44a70;  1 drivers
v0x7fa4924331e0_0 .net *"_s8", 0 0, L_0x7fa49264fa30;  1 drivers
v0x7fa492433280_0 .net *"_s80", 2 0, L_0x7fa492650c80;  1 drivers
v0x7fa492433330_0 .net *"_s82", 2 0, L_0x7fa492650dc0;  1 drivers
v0x7fa4924333e0_0 .net *"_s84", 2 0, L_0x7fa492650f60;  1 drivers
v0x7fa492433490_0 .net *"_s86", 2 0, L_0x7fa4926510c0;  1 drivers
v0x7fa492433540_0 .net *"_s88", 2 0, L_0x7fa4926511f0;  1 drivers
v0x7fa4924335f0_0 .net *"_s90", 2 0, L_0x7fa492651350;  1 drivers
v0x7fa4924336a0_0 .net *"_s92", 2 0, L_0x7fa4926514d0;  1 drivers
v0x7fa492433750_0 .net "funct_i", 5 0, L_0x7fa4926517c0;  1 drivers
L_0x7fa49264f8b0 .cmp/eq 2, v0x7fa4926342c0_0, L_0x10bf44488;
L_0x7fa49264f990 .cmp/eq 6, L_0x7fa4926517c0, L_0x10bf444d0;
L_0x7fa49264fb20 .cmp/eq 2, v0x7fa4926342c0_0, L_0x10bf44560;
L_0x7fa49264fc00 .cmp/eq 6, L_0x7fa4926517c0, L_0x10bf445a8;
L_0x7fa49264fe10 .cmp/eq 2, v0x7fa4926342c0_0, L_0x10bf44638;
L_0x7fa49264ff30 .cmp/eq 6, L_0x7fa4926517c0, L_0x10bf44680;
L_0x7fa492650100 .cmp/eq 2, v0x7fa4926342c0_0, L_0x10bf44710;
L_0x7fa492650220 .cmp/eq 6, L_0x7fa4926517c0, L_0x10bf44758;
L_0x7fa492650430 .cmp/eq 2, v0x7fa4926342c0_0, L_0x10bf447e8;
L_0x7fa492650560 .cmp/eq 6, L_0x7fa4926517c0, L_0x10bf44830;
L_0x7fa492650710 .cmp/eq 2, v0x7fa4926342c0_0, L_0x10bf448c0;
L_0x7fa49264f7d0 .cmp/eq 2, v0x7fa4926342c0_0, L_0x10bf44950;
L_0x7fa492650b70 .cmp/eq 2, v0x7fa4926342c0_0, L_0x10bf449e0;
L_0x7fa492650c80 .functor MUXZ 3, L_0x10bf44a70, L_0x10bf44a28, L_0x7fa492650b70, C4<>;
L_0x7fa492650dc0 .functor MUXZ 3, L_0x7fa492650c80, L_0x10bf44998, L_0x7fa49264f7d0, C4<>;
L_0x7fa492650f60 .functor MUXZ 3, L_0x7fa492650dc0, L_0x10bf44908, L_0x7fa492650710, C4<>;
L_0x7fa4926510c0 .functor MUXZ 3, L_0x7fa492650f60, L_0x10bf44878, L_0x7fa492650600, C4<>;
L_0x7fa4926511f0 .functor MUXZ 3, L_0x7fa4926510c0, L_0x10bf447a0, L_0x7fa492650340, C4<>;
L_0x7fa492651350 .functor MUXZ 3, L_0x7fa4926511f0, L_0x10bf446c8, L_0x7fa492650010, C4<>;
L_0x7fa4926514d0 .functor MUXZ 3, L_0x7fa492651350, L_0x10bf445f0, L_0x7fa49264fd20, C4<>;
L_0x7fa492651630 .functor MUXZ 3, L_0x7fa4926514d0, L_0x10bf44518, L_0x7fa49264fa30, C4<>;
S_0x7fa492433850 .scope module, "Add_PC" "Adder" 3 164, 6 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fa492433a00_0 .net "data1_in", 31 0, v0x7fa4926486b0_0;  alias, 1 drivers
L_0x10bf44098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa492433aa0_0 .net "data2_in", 31 0, L_0x10bf44098;  1 drivers
v0x7fa492433b50_0 .net "data_o", 31 0, L_0x7fa49264c990;  1 drivers
L_0x7fa49264c990 .arith/sum 32, v0x7fa4926486b0_0, L_0x10bf44098;
S_0x7fa492433c60 .scope module, "Add_address" "Adder" 3 158, 6 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fa492433e60_0 .net "data1_in", 31 0, v0x7fa492643500_0;  1 drivers
v0x7fa492433f20_0 .net "data2_in", 31 0, v0x7fa492649e20_0;  1 drivers
v0x7fa492433fd0_0 .net "data_o", 31 0, L_0x7fa49264c890;  1 drivers
L_0x7fa49264c890 .arith/sum 32, v0x7fa492643500_0, v0x7fa492649e20_0;
S_0x7fa4924340e0 .scope module, "Control" "Control" 3 217, 7 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 2 "ALUOp_o"
    .port_info 2 /OUTPUT 10 "ctrl_signal"
v0x7fa492434350_0 .net "ALUOp_o", 1 0, L_0x7fa49264d8c0;  1 drivers
v0x7fa492434410_0 .net "Op_i", 5 0, L_0x7fa49264d9e0;  1 drivers
v0x7fa4924344c0_0 .var "ctrl_signal", 9 0;
E_0x7fa492434320 .event edge, v0x7fa492434410_0;
L_0x7fa49264d8c0 .part v0x7fa4924344c0_0, 8, 2;
S_0x7fa4924345d0 .scope module, "DataMemory" "DataMemory" 3 139, 8 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "Writedata_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "Readdata_o"
v0x7fa4924348d0_0 .net "MemRead_i", 0 0, v0x7fa492435200_0;  1 drivers
v0x7fa492434980_0 .net "MemWrite_i", 0 0, v0x7fa4924352a0_0;  1 drivers
v0x7fa492434a20_0 .var "Readdata_o", 31 0;
v0x7fa492434ac0_0 .net "Writedata_i", 31 0, v0x7fa49260d4b0_0;  1 drivers
v0x7fa492434b70_0 .net "addr_i", 31 0, v0x7fa492642910_0;  1 drivers
v0x7fa492434c60_0 .net "clk_i", 0 0, v0x7fa49264af20_0;  alias, 1 drivers
v0x7fa492434d00 .array "memory", 31 0, 7 0;
E_0x7fa492434840 .event edge, v0x7fa4924348d0_0;
E_0x7fa492434890 .event posedge, v0x7fa492434c60_0;
S_0x7fa492434e30 .scope module, "EXMEM" "EXMEM" 3 52, 9 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 2 "M_i"
    .port_info 3 /INPUT 32 "addr_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /INPUT 5 "rd_i"
    .port_info 6 /OUTPUT 2 "WB_o"
    .port_info 7 /OUTPUT 1 "MemRead_o"
    .port_info 8 /OUTPUT 1 "MemWrite_o"
    .port_info 9 /OUTPUT 32 "addr_o"
    .port_info 10 /OUTPUT 32 "data_o"
    .port_info 11 /OUTPUT 5 "rd_o"
v0x7fa492435160_0 .net "M_i", 1 0, v0x7fa492629370_0;  1 drivers
v0x7fa492435200_0 .var "MemRead_o", 0 0;
v0x7fa4924352a0_0 .var "MemWrite_o", 0 0;
v0x7fa492435370_0 .net "WB_i", 1 0, v0x7fa492615e00_0;  1 drivers
v0x7fa492435400_0 .var "WB_o", 1 0;
v0x7fa4924354d0_0 .net "addr_i", 31 0, L_0x7fa49264f320;  alias, 1 drivers
v0x7fa492642910_0 .var "addr_o", 31 0;
v0x7fa49261f730_0 .net "clk_i", 0 0, v0x7fa49264af20_0;  alias, 1 drivers
v0x7fa492610700_0 .net "data_i", 31 0, v0x7fa492648000_0;  1 drivers
v0x7fa49260d4b0_0 .var "data_o", 31 0;
v0x7fa49260f490_0 .net "rd_i", 4 0, L_0x7fa49264d010;  1 drivers
v0x7fa49260b810_0 .var "rd_o", 4 0;
L_0x7fa49264ba20 .part v0x7fa492435400_0, 1, 1;
S_0x7fa492619f20 .scope module, "Flush" "Flush" 3 223, 10 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Jump_i"
    .port_info 1 /INPUT 1 "Branch_i"
    .port_info 2 /INPUT 1 "Zero_i"
    .port_info 3 /OUTPUT 1 "flush_o"
L_0x7fa49264dac0 .functor AND 1, L_0x7fa49264f690, v0x7fa49264a4b0_0, C4<1>, C4<1>;
L_0x7fa49264dbb0 .functor OR 1, L_0x7fa49264dac0, v0x7fa49264a580_0, C4<0>, C4<0>;
v0x7fa492642b80_0 .net "Branch_i", 0 0, v0x7fa49264a4b0_0;  1 drivers
v0x7fa492612580_0 .net "Jump_i", 0 0, v0x7fa49264a580_0;  1 drivers
v0x7fa49260e040_0 .net "Zero_i", 0 0, L_0x7fa49264f690;  alias, 1 drivers
v0x7fa492624040_0 .net *"_s0", 0 0, L_0x7fa49264dac0;  1 drivers
v0x7fa492622930_0 .net "flush_o", 0 0, L_0x7fa49264dbb0;  1 drivers
S_0x7fa492617f40 .scope module, "ForwardUnit" "ForwardUnit" 3 80, 11 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IDEX_RS_i"
    .port_info 1 /INPUT 5 "IDEX_RT_i"
    .port_info 2 /INPUT 1 "EXMEM_RegWrite_i"
    .port_info 3 /INPUT 5 "EXMEM_RD_i"
    .port_info 4 /INPUT 1 "MEMWB_RegWrite_i"
    .port_info 5 /INPUT 5 "MEMWB_RD_i"
    .port_info 6 /OUTPUT 2 "Forward1_o"
    .port_info 7 /OUTPUT 2 "Forward2_o"
v0x7fa49260da80_0 .net "EXMEM_RD_i", 4 0, v0x7fa49260b810_0;  1 drivers
v0x7fa49261aaf0_0 .net "EXMEM_RegWrite_i", 0 0, L_0x7fa49264ba20;  1 drivers
v0x7fa49261afa0_0 .var "Forward1_o", 1 0;
v0x7fa4926348c0_0 .var "Forward2_o", 1 0;
v0x7fa492634950_0 .net8 "IDEX_RS_i", 4 0, RS_0x10bf13b08;  2 drivers
v0x7fa49261a4d0_0 .net "IDEX_RT_i", 4 0, v0x7fa49261f270_0;  1 drivers
v0x7fa49261a560_0 .net "MEMWB_RD_i", 4 0, v0x7fa4926443d0_0;  1 drivers
v0x7fa49261cf00_0 .net "MEMWB_RegWrite_i", 0 0, v0x7fa492643dc0_0;  1 drivers
E_0x7fa49261f950/0 .event edge, v0x7fa49261a560_0, v0x7fa49260b810_0, v0x7fa49261a4d0_0, v0x7fa492634950_0;
E_0x7fa49261f950/1 .event edge, v0x7fa49261cf00_0, v0x7fa49261aaf0_0;
E_0x7fa49261f950 .event/or E_0x7fa49261f950/0, E_0x7fa49261f950/1;
S_0x7fa49261d7c0 .scope module, "HazardDetection" "HazardDetection" 3 107, 12 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst_i"
    .port_info 1 /INPUT 5 "rt_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /OUTPUT 1 "hazard_o"
    .port_info 4 /OUTPUT 1 "IFIDhazard_o"
    .port_info 5 /OUTPUT 1 "MUX_Control_hazard_o"
L_0x7fa49264be80 .functor AND 1, L_0x7fa49264bda0, L_0x7fa49264c260, C4<1>, C4<1>;
L_0x7fa49264bf30 .functor OR 1, L_0x7fa49264bba0, L_0x7fa49264be80, C4<0>, C4<0>;
L_0x7fa49264c080 .functor BUFZ 1, L_0x7fa49264bf30, C4<0>, C4<0>, C4<0>;
L_0x7fa49264c130 .functor BUFZ 1, L_0x7fa49264bf30, C4<0>, C4<0>, C4<0>;
v0x7fa492612980_0 .net "IFIDhazard_o", 0 0, L_0x7fa49264c080;  1 drivers
v0x7fa492612a10_0 .net "MUX_Control_hazard_o", 0 0, L_0x7fa49264c130;  1 drivers
v0x7fa49261fdd0_0 .net "MemRead_i", 0 0, L_0x7fa49264c260;  1 drivers
v0x7fa49261fe60_0 .net *"_s1", 4 0, L_0x7fa49264bb00;  1 drivers
v0x7fa492623b10_0 .net *"_s2", 0 0, L_0x7fa49264bba0;  1 drivers
v0x7fa492623ba0_0 .net *"_s5", 4 0, L_0x7fa49264bd00;  1 drivers
v0x7fa492622da0_0 .net *"_s6", 0 0, L_0x7fa49264bda0;  1 drivers
v0x7fa492622e30_0 .net *"_s8", 0 0, L_0x7fa49264be80;  1 drivers
v0x7fa4926215b0_0 .net "hazard_o", 0 0, L_0x7fa49264bf30;  1 drivers
v0x7fa492621640_0 .net "inst_i", 31 0, v0x7fa4926433e0_0;  alias, 1 drivers
v0x7fa492624770_0 .net "rt_i", 4 0, v0x7fa49261f270_0;  alias, 1 drivers
L_0x7fa49264bb00 .part v0x7fa4926433e0_0, 21, 5;
L_0x7fa49264bba0 .cmp/eq 5, L_0x7fa49264bb00, v0x7fa49261f270_0;
L_0x7fa49264bd00 .part v0x7fa4926433e0_0, 16, 5;
L_0x7fa49264bda0 .cmp/eq 5, L_0x7fa49264bd00, v0x7fa49261f270_0;
S_0x7fa492615120 .scope module, "IDEX" "IDEX" 3 28, 13 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 2 "M_i"
    .port_info 3 /INPUT 4 "EX_i"
    .port_info 4 /INPUT 32 "data1_i"
    .port_info 5 /INPUT 32 "data2_i"
    .port_info 6 /INPUT 32 "signextend_i"
    .port_info 7 /INPUT 5 "rs_i"
    .port_info 8 /INPUT 5 "rt_i"
    .port_info 9 /INPUT 5 "rd_i"
    .port_info 10 /OUTPUT 2 "WB_o"
    .port_info 11 /OUTPUT 2 "M_o"
    .port_info 12 /OUTPUT 1 "ALUSrc_o"
    .port_info 13 /OUTPUT 2 "ALUOp_o"
    .port_info 14 /OUTPUT 1 "RegDst_o"
    .port_info 15 /OUTPUT 32 "data1_o"
    .port_info 16 /OUTPUT 32 "data2_o"
    .port_info 17 /OUTPUT 32 "signextend_o"
    .port_info 18 /OUTPUT 5 "rs_o"
    .port_info 19 /OUTPUT 5 "rt_o"
    .port_info 20 /OUTPUT 5 "rd_o"
v0x7fa4926342c0_0 .var "ALUOp_o", 1 0;
v0x7fa492634350_0 .var "ALUSrc_o", 0 0;
v0x7fa49262a110_0 .net "EX_i", 3 0, v0x7fa492645f30_0;  1 drivers
v0x7fa49262a1a0_0 .net "M_i", 1 0, v0x7fa492646000_0;  1 drivers
v0x7fa492629370_0 .var "M_o", 1 0;
v0x7fa492629400_0 .var "RegDst_o", 0 0;
v0x7fa492615d70_0 .net "WB_i", 1 0, v0x7fa492646470_0;  1 drivers
v0x7fa492615e00_0 .var "WB_o", 1 0;
v0x7fa49260dd20_0 .net "clk_i", 0 0, v0x7fa49264af20_0;  alias, 1 drivers
v0x7fa49260ddb0_0 .net "data1_i", 31 0, L_0x7fa49264d330;  1 drivers
v0x7fa492615860_0 .var "data1_o", 31 0;
v0x7fa4926158f0_0 .net "data2_i", 31 0, L_0x7fa49264d5e0;  1 drivers
v0x7fa492615550_0 .var "data2_o", 31 0;
v0x7fa4926155e0_0 .net "rd_i", 4 0, L_0x7fa49264b8d0;  1 drivers
v0x7fa49261fab0_0 .var "rd_o", 4 0;
v0x7fa49261fb40_0 .net "rs_i", 4 0, L_0x7fa49264b6f0;  1 drivers
v0x7fa49261e5b0_0 .var "rs_o", 4 0;
v0x7fa49261f1e0_0 .net "rt_i", 4 0, L_0x7fa49264b7b0;  1 drivers
v0x7fa49261f270_0 .var "rt_o", 4 0;
v0x7fa492642e70_0 .net "signextend_i", 31 0, L_0x7fa49264def0;  1 drivers
v0x7fa492642f00_0 .var "signextend_o", 31 0;
L_0x7fa49264c260 .part v0x7fa492629370_0, 1, 1;
L_0x7fa4926517c0 .part v0x7fa492642f00_0, 0, 6;
S_0x7fa492643040 .scope module, "IFID" "IFID" 3 18, 14 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 1 "hazard_i"
    .port_info 3 /INPUT 1 "flush_i"
    .port_info 4 /INPUT 32 "inst_i"
    .port_info 5 /OUTPUT 32 "inst_o"
    .port_info 6 /OUTPUT 32 "pc_o"
v0x7fa4926431a0_0 .net "clk_i", 0 0, v0x7fa49264af20_0;  alias, 1 drivers
v0x7fa492643230_0 .net "flush_i", 0 0, L_0x7fa49264dbb0;  alias, 1 drivers
v0x7fa4926432c0_0 .net "hazard_i", 0 0, L_0x7fa49264c080;  alias, 1 drivers
v0x7fa492643350_0 .net "inst_i", 31 0, L_0x7fa49264cdf0;  1 drivers
v0x7fa4926433e0_0 .var "inst_o", 31 0;
v0x7fa492643470_0 .net "pc_i", 31 0, L_0x7fa49264c990;  alias, 1 drivers
v0x7fa492643500_0 .var "pc_o", 31 0;
S_0x7fa492643590 .scope module, "Instruction_Memory" "Instruction_Memory" 3 179, 15 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fa49264cdf0 .functor BUFZ 32, L_0x7fa49264cb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa4926436f0_0 .net *"_s0", 31 0, L_0x7fa49264cb90;  1 drivers
v0x7fa492643780_0 .net *"_s2", 31 0, L_0x7fa49264ccd0;  1 drivers
v0x7fa492643810_0 .net *"_s4", 29 0, L_0x7fa49264cc30;  1 drivers
L_0x10bf440e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa4926438a0_0 .net *"_s6", 1 0, L_0x10bf440e0;  1 drivers
v0x7fa492643930_0 .net "addr_i", 31 0, v0x7fa4926486b0_0;  alias, 1 drivers
v0x7fa4926439c0_0 .net "instr_o", 31 0, L_0x7fa49264cdf0;  alias, 1 drivers
v0x7fa492643a50 .array "memory", 255 0, 31 0;
L_0x7fa49264cb90 .array/port v0x7fa492643a50, L_0x7fa49264ccd0;
L_0x7fa49264cc30 .part v0x7fa4926486b0_0, 2, 30;
L_0x7fa49264ccd0 .concat [ 30 2 0 0], L_0x7fa49264cc30, L_0x10bf440e0;
S_0x7fa492643ae0 .scope module, "MEMWB" "MEMWB" 3 67, 16 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 32 "data_i"
    .port_info 4 /INPUT 5 "rd_i"
    .port_info 5 /OUTPUT 1 "MemtoReg_o"
    .port_info 6 /OUTPUT 1 "RegWrite_o"
    .port_info 7 /OUTPUT 32 "addr_o"
    .port_info 8 /OUTPUT 32 "data_o"
    .port_info 9 /OUTPUT 5 "rd_o"
v0x7fa492643d30_0 .var "MemtoReg_o", 0 0;
v0x7fa492643dc0_0 .var "RegWrite_o", 0 0;
v0x7fa492643e50_0 .net "WB_i", 1 0, v0x7fa492435400_0;  1 drivers
o0x10bf149d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa492643f00_0 .net "addr_i", 31 0, o0x10bf149d8;  0 drivers
v0x7fa492643f90_0 .var "addr_o", 31 0;
v0x7fa492644060_0 .net "clk_i", 0 0, v0x7fa49264af20_0;  alias, 1 drivers
v0x7fa492644170_0 .net "data_i", 31 0, v0x7fa492434a20_0;  1 drivers
v0x7fa492644220_0 .var "data_o", 31 0;
v0x7fa4926442c0_0 .net "rd_i", 4 0, v0x7fa49260b810_0;  alias, 1 drivers
v0x7fa4926443d0_0 .var "rd_o", 4 0;
S_0x7fa492644520 .scope module, "MUX32_2" "MUX32" 3 235, 17 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x10bf44200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa49264de70 .functor XNOR 1, v0x7fa492634350_0, L_0x10bf44200, C4<0>, C4<0>;
v0x7fa492644700_0 .net/2u *"_s0", 0 0, L_0x10bf44200;  1 drivers
v0x7fa4926447c0_0 .net *"_s2", 0 0, L_0x7fa49264de70;  1 drivers
o0x10bf14ca8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa492644860_0 .net "data1_i", 31 0, o0x10bf14ca8;  0 drivers
v0x7fa492644920_0 .net "data2_i", 31 0, v0x7fa492642f00_0;  1 drivers
v0x7fa4926449e0_0 .net "data_o", 31 0, L_0x7fa49264e310;  alias, 1 drivers
v0x7fa492644ab0_0 .net "select_i", 0 0, v0x7fa492634350_0;  1 drivers
L_0x7fa49264e310 .functor MUXZ 32, v0x7fa492642f00_0, o0x10bf14ca8, L_0x7fa49264de70, C4<>;
S_0x7fa492644bb0 .scope module, "MUX5" "MUX5" 3 185, 18 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
L_0x10bf44128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa49264cf20 .functor XNOR 1, v0x7fa492629400_0, L_0x10bf44128, C4<0>, C4<0>;
v0x7fa492644dc0_0 .net/2u *"_s0", 0 0, L_0x10bf44128;  1 drivers
v0x7fa492644e80_0 .net *"_s2", 0 0, L_0x7fa49264cf20;  1 drivers
v0x7fa492644f20_0 .net "data1_i", 4 0, v0x7fa49261f270_0;  alias, 1 drivers
v0x7fa492644fd0_0 .net "data2_i", 4 0, v0x7fa49261fab0_0;  1 drivers
v0x7fa492645090_0 .net "data_o", 4 0, L_0x7fa49264d010;  alias, 1 drivers
v0x7fa492645160_0 .net "select_i", 0 0, v0x7fa492629400_0;  1 drivers
L_0x7fa49264d010 .functor MUXZ 5, v0x7fa49261fab0_0, v0x7fa49261f270_0, L_0x7fa49264cf20, C4<>;
S_0x7fa492645250 .scope module, "MUX_Add" "MUX_Add" 3 116, 19 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /INPUT 1 "Zero_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fa492645580_0 .net "Zero_i", 0 0, L_0x7fa49264f690;  alias, 1 drivers
v0x7fa492645650_0 .net "data1_i", 31 0, L_0x7fa49264c990;  alias, 1 drivers
v0x7fa492645730_0 .net "data2_i", 31 0, L_0x7fa49264c890;  alias, 1 drivers
v0x7fa4926457c0_0 .var "data_o", 31 0;
v0x7fa492645870_0 .var "select", 0 0;
v0x7fa492645950_0 .net "select_i", 0 0, v0x7fa49264a4b0_0;  alias, 1 drivers
E_0x7fa492645530 .event edge, v0x7fa492500fc0_0, v0x7fa492642b80_0, v0x7fa492433fd0_0, v0x7fa492433b50_0;
S_0x7fa492645a50 .scope module, "MUX_Control" "MUX_Control" 3 203, 20 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "hazard_i"
    .port_info 1 /INPUT 1 "RegDst_i"
    .port_info 2 /INPUT 2 "ALUOp_i"
    .port_info 3 /INPUT 1 "ALUSrc_i"
    .port_info 4 /INPUT 1 "RegWrite_i"
    .port_info 5 /INPUT 1 "MemRead_i"
    .port_info 6 /INPUT 1 "MemWrite_i"
    .port_info 7 /INPUT 1 "MemtoReg_i"
    .port_info 8 /OUTPUT 2 "WB_o"
    .port_info 9 /OUTPUT 2 "M_o"
    .port_info 10 /OUTPUT 4 "EX_o"
v0x7fa492645dc0_0 .net "ALUOp_i", 1 0, L_0x7fa49264d8c0;  alias, 1 drivers
v0x7fa492645e90_0 .net "ALUSrc_i", 0 0, v0x7fa49264a420_0;  1 drivers
v0x7fa492645f30_0 .var "EX_o", 3 0;
v0x7fa492646000_0 .var "M_o", 1 0;
v0x7fa4926460b0_0 .net "MemRead_i", 0 0, v0x7fa49264a650_0;  1 drivers
v0x7fa492646180_0 .net "MemWrite_i", 0 0, v0x7fa49264a6e0_0;  1 drivers
v0x7fa492646220_0 .net "MemtoReg_i", 0 0, v0x7fa49264a7b0_0;  1 drivers
v0x7fa4926462c0_0 .net "RegDst_i", 0 0, v0x7fa49264a860_0;  1 drivers
v0x7fa492646360_0 .net "RegWrite_i", 0 0, v0x7fa49264a910_0;  1 drivers
v0x7fa492646470_0 .var "WB_o", 1 0;
v0x7fa492646520_0 .net "hazard_i", 0 0, L_0x7fa49264c130;  alias, 1 drivers
E_0x7fa492645500/0 .event edge, v0x7fa492434350_0, v0x7fa4926460b0_0, v0x7fa492646180_0, v0x7fa492646360_0;
E_0x7fa492645500/1 .event edge, v0x7fa492646220_0, v0x7fa492645e90_0, v0x7fa4926462c0_0, v0x7fa492612a10_0;
E_0x7fa492645500 .event/or E_0x7fa492645500/0, E_0x7fa492645500/1;
S_0x7fa492646680 .scope module, "MUX_Jump" "MUX_Jump" 3 124, 21 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 28 "data1_28_i"
    .port_info 1 /INPUT 32 "data1_32_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 1 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fa492646940_0 .var "data1", 31 0;
v0x7fa492646a00_0 .net "data1_28_i", 27 0, L_0x7fa49264c590;  1 drivers
v0x7fa492646aa0_0 .net "data1_32_i", 31 0, L_0x7fa49264c990;  alias, 1 drivers
v0x7fa492646b30_0 .net "data2_i", 31 0, v0x7fa4926457c0_0;  1 drivers
v0x7fa492646bc0_0 .var "data_o", 31 0;
v0x7fa492646ca0_0 .net "select_i", 0 0, v0x7fa49264a580_0;  alias, 1 drivers
E_0x7fa4926468e0 .event edge, v0x7fa492612580_0, v0x7fa4926457c0_0, v0x7fa492433b50_0, v0x7fa492646a00_0;
S_0x7fa492646da0 .scope module, "MUX_Write" "MUX_Write" 3 132, 22 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x10bf44008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fa49264c340 .functor XNOR 1, v0x7fa492643d30_0, L_0x10bf44008, C4<0>, C4<0>;
v0x7fa492646fd0_0 .net/2u *"_s0", 0 0, L_0x10bf44008;  1 drivers
v0x7fa492647090_0 .net *"_s2", 0 0, L_0x7fa49264c340;  1 drivers
v0x7fa492647130_0 .net "data1_i", 31 0, v0x7fa492643f90_0;  1 drivers
v0x7fa4926471e0_0 .net "data2_i", 31 0, v0x7fa492644220_0;  1 drivers
v0x7fa492647290_0 .net "data_o", 31 0, L_0x7fa49264c3f0;  1 drivers
v0x7fa492647360_0 .net "select_i", 0 0, v0x7fa492643d30_0;  1 drivers
L_0x7fa49264c3f0 .functor MUXZ 32, v0x7fa492644220_0, v0x7fa492643f90_0, L_0x7fa49264c340, C4<>;
S_0x7fa492647440 .scope module, "MUXforward_1" "MUXForward" 3 91, 23 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select_i"
    .port_info 1 /INPUT 32 "data_i"
    .port_info 2 /INPUT 32 "EXMEM_addr_i"
    .port_info 3 /INPUT 32 "MEMWB_data_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fa4926476e0_0 .net "EXMEM_addr_i", 31 0, v0x7fa492642910_0;  alias, 1 drivers
v0x7fa4926477d0_0 .net "MEMWB_data_i", 31 0, L_0x7fa49264c3f0;  alias, 1 drivers
v0x7fa492647870_0 .net "data_i", 31 0, v0x7fa492615860_0;  1 drivers
v0x7fa492647940_0 .var "data_o", 31 0;
v0x7fa4926479f0_0 .net "select_i", 1 0, v0x7fa49261afa0_0;  1 drivers
E_0x7fa4926476a0 .event edge, v0x7fa492647290_0, v0x7fa492434b70_0, v0x7fa492615860_0, v0x7fa49261afa0_0;
S_0x7fa492647b30 .scope module, "MUXforward_2" "MUXForward" 3 99, 23 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select_i"
    .port_info 1 /INPUT 32 "data_i"
    .port_info 2 /INPUT 32 "EXMEM_addr_i"
    .port_info 3 /INPUT 32 "MEMWB_data_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fa492647dc0_0 .net "EXMEM_addr_i", 31 0, v0x7fa492642910_0;  alias, 1 drivers
v0x7fa492647e70_0 .net "MEMWB_data_i", 31 0, L_0x7fa49264c3f0;  alias, 1 drivers
v0x7fa492647f50_0 .net "data_i", 31 0, v0x7fa492615550_0;  1 drivers
v0x7fa492648000_0 .var "data_o", 31 0;
v0x7fa4926480b0_0 .net "select_i", 1 0, v0x7fa4926348c0_0;  1 drivers
E_0x7fa492647d60 .event edge, v0x7fa492647290_0, v0x7fa492434b70_0, v0x7fa492615550_0, v0x7fa4926348c0_0;
S_0x7fa4926481f0 .scope module, "PC" "PC" 3 170, 24 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /INPUT 1 "hazard_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0x7fa492648480_0 .net "clk_i", 0 0, v0x7fa49264af20_0;  alias, 1 drivers
v0x7fa492648520_0 .net "hazard_i", 0 0, L_0x7fa49264bf30;  alias, 1 drivers
v0x7fa4926485e0_0 .net "pc_i", 31 0, v0x7fa492646bc0_0;  1 drivers
v0x7fa4926486b0_0 .var "pc_o", 31 0;
v0x7fa492648780_0 .net "rst_i", 0 0, v0x7fa49264b160_0;  alias, 1 drivers
v0x7fa492648850_0 .net "start_i", 0 0, v0x7fa49264b1f0_0;  alias, 1 drivers
E_0x7fa492648430/0 .event negedge, v0x7fa492648780_0;
E_0x7fa492648430/1 .event posedge, v0x7fa492434c60_0;
E_0x7fa492648430 .event/or E_0x7fa492648430/0, E_0x7fa492648430/1;
S_0x7fa492648950 .scope module, "Registers" "Registers" 3 192, 25 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7fa49264d330 .functor BUFZ 32, L_0x7fa49264d170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa49264d5e0 .functor BUFZ 32, L_0x7fa49264d420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa492648c00_0 .net "RDaddr_i", 4 0, v0x7fa4926443d0_0;  alias, 1 drivers
v0x7fa492648cd0_0 .net "RDdata_i", 31 0, L_0x7fa49264c3f0;  alias, 1 drivers
v0x7fa492648d60_0 .net "RSaddr_i", 4 0, L_0x7fa49264d6d0;  1 drivers
v0x7fa492648df0_0 .net "RSdata_o", 31 0, L_0x7fa49264d330;  alias, 1 drivers
v0x7fa492648ea0_0 .net "RTaddr_i", 4 0, L_0x7fa49264d7e0;  1 drivers
v0x7fa492648f80_0 .net "RTdata_o", 31 0, L_0x7fa49264d5e0;  alias, 1 drivers
v0x7fa492649020_0 .net "RegWrite_i", 0 0, v0x7fa492643dc0_0;  alias, 1 drivers
v0x7fa4926490f0_0 .net *"_s0", 31 0, L_0x7fa49264d170;  1 drivers
v0x7fa492649190_0 .net *"_s10", 6 0, L_0x7fa49264d4c0;  1 drivers
L_0x10bf441b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa4926492a0_0 .net *"_s13", 1 0, L_0x10bf441b8;  1 drivers
v0x7fa492649350_0 .net *"_s2", 6 0, L_0x7fa49264d210;  1 drivers
L_0x10bf44170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa492649400_0 .net *"_s5", 1 0, L_0x10bf44170;  1 drivers
v0x7fa4926494b0_0 .net *"_s8", 31 0, L_0x7fa49264d420;  1 drivers
v0x7fa492649560_0 .net "clk_i", 0 0, v0x7fa49264af20_0;  alias, 1 drivers
v0x7fa4926495f0 .array "register", 31 0, 31 0;
L_0x7fa49264d170 .array/port v0x7fa4926495f0, L_0x7fa49264d210;
L_0x7fa49264d210 .concat [ 5 2 0 0], L_0x7fa49264d6d0, L_0x10bf44170;
L_0x7fa49264d420 .array/port v0x7fa4926495f0, L_0x7fa49264d4c0;
L_0x7fa49264d4c0 .concat [ 5 2 0 0], L_0x7fa49264d7e0, L_0x10bf441b8;
S_0x7fa492649710 .scope module, "ShiftLeft26" "ShiftLeft26" 3 148, 26 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data_i"
    .port_info 1 /OUTPUT 28 "data_o"
L_0x10bf44050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa492649900_0 .net/2u *"_s0", 1 0, L_0x10bf44050;  1 drivers
v0x7fa4926499c0_0 .net "data_i", 25 0, L_0x7fa49264c6b0;  1 drivers
v0x7fa492649a60_0 .net "data_o", 27 0, L_0x7fa49264c590;  alias, 1 drivers
L_0x7fa49264c590 .concat [ 2 26 0 0], L_0x10bf44050, L_0x7fa49264c6b0;
S_0x7fa492649b20 .scope module, "ShiftLeft32" "ShiftLeft32" 3 153, 27 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fa492649d50_0 .net "data_i", 31 0, L_0x7fa49264def0;  alias, 1 drivers
v0x7fa492649e20_0 .var "data_o", 31 0;
E_0x7fa492649d00 .event edge, v0x7fa492642e70_0;
S_0x7fa492649f00 .scope module, "Sign_Extend" "Sign_Extend" 3 230, 28 1 0, S_0x7fa492422c90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fa49264a0e0_0 .net *"_s1", 0 0, L_0x7fa49264dc60;  1 drivers
v0x7fa49264a1a0_0 .net *"_s2", 15 0, L_0x7fa49264dd00;  1 drivers
v0x7fa49264a250_0 .net "data_i", 15 0, L_0x7fa49264e1f0;  1 drivers
v0x7fa49264a310_0 .net "data_o", 31 0, L_0x7fa49264def0;  alias, 1 drivers
L_0x7fa49264dc60 .part L_0x7fa49264e1f0, 15, 1;
LS_0x7fa49264dd00_0_0 .concat [ 1 1 1 1], L_0x7fa49264dc60, L_0x7fa49264dc60, L_0x7fa49264dc60, L_0x7fa49264dc60;
LS_0x7fa49264dd00_0_4 .concat [ 1 1 1 1], L_0x7fa49264dc60, L_0x7fa49264dc60, L_0x7fa49264dc60, L_0x7fa49264dc60;
LS_0x7fa49264dd00_0_8 .concat [ 1 1 1 1], L_0x7fa49264dc60, L_0x7fa49264dc60, L_0x7fa49264dc60, L_0x7fa49264dc60;
LS_0x7fa49264dd00_0_12 .concat [ 1 1 1 1], L_0x7fa49264dc60, L_0x7fa49264dc60, L_0x7fa49264dc60, L_0x7fa49264dc60;
L_0x7fa49264dd00 .concat [ 4 4 4 4], LS_0x7fa49264dd00_0_0, LS_0x7fa49264dd00_0_4, LS_0x7fa49264dd00_0_8, LS_0x7fa49264dd00_0_12;
L_0x7fa49264def0 .concat [ 16 16 0 0], L_0x7fa49264e1f0, L_0x7fa49264dd00;
    .scope S_0x7fa492643040;
T_0 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa492643500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa4926433e0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fa492643040;
T_1 ;
    %wait E_0x7fa492434890;
    %load/vec4 v0x7fa492643230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa492643500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa4926433e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa4926432c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fa492643470_0;
    %assign/vec4 v0x7fa492643500_0, 0;
    %load/vec4 v0x7fa492643350_0;
    %assign/vec4 v0x7fa4926433e0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa492615120;
T_2 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa492615e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa492629370_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa492634350_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa4926342c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa492629400_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa492615860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa492615550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa492642f00_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa49261e5b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa49261f270_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa49261fab0_0, 0, 5;
    %end;
    .thread T_2;
    .scope S_0x7fa492615120;
T_3 ;
    %wait E_0x7fa492434890;
    %load/vec4 v0x7fa492615d70_0;
    %assign/vec4 v0x7fa492615e00_0, 0;
    %load/vec4 v0x7fa49262a1a0_0;
    %assign/vec4 v0x7fa492629370_0, 0;
    %load/vec4 v0x7fa49262a110_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7fa492634350_0, 0;
    %load/vec4 v0x7fa49262a110_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x7fa4926342c0_0, 0;
    %load/vec4 v0x7fa49262a110_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fa492629400_0, 0;
    %load/vec4 v0x7fa49260ddb0_0;
    %assign/vec4 v0x7fa492615860_0, 0;
    %load/vec4 v0x7fa4926158f0_0;
    %assign/vec4 v0x7fa492615550_0, 0;
    %load/vec4 v0x7fa492642e70_0;
    %assign/vec4 v0x7fa492642f00_0, 0;
    %load/vec4 v0x7fa49261fb40_0;
    %assign/vec4 v0x7fa49261e5b0_0, 0;
    %load/vec4 v0x7fa49261f1e0_0;
    %assign/vec4 v0x7fa49261f270_0, 0;
    %load/vec4 v0x7fa4926155e0_0;
    %assign/vec4 v0x7fa49261fab0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa492434e30;
T_4 ;
    %delay 15, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa492435400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa492435200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa4924352a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa492642910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa49260d4b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa49260b810_0, 0;
    %end;
    .thread T_4;
    .scope S_0x7fa492434e30;
T_5 ;
    %wait E_0x7fa492434890;
    %load/vec4 v0x7fa492435370_0;
    %assign/vec4 v0x7fa492435400_0, 0;
    %load/vec4 v0x7fa492435160_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fa492435200_0, 0;
    %load/vec4 v0x7fa492435160_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fa4924352a0_0, 0;
    %load/vec4 v0x7fa4924354d0_0;
    %assign/vec4 v0x7fa492642910_0, 0;
    %load/vec4 v0x7fa492610700_0;
    %assign/vec4 v0x7fa49260d4b0_0, 0;
    %load/vec4 v0x7fa49260f490_0;
    %assign/vec4 v0x7fa49260b810_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fa492643ae0;
T_6 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa492643d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa492643dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa492643f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa492644220_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa4926443d0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7fa492643ae0;
T_7 ;
    %wait E_0x7fa492434890;
    %load/vec4 v0x7fa492643e50_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fa492643d30_0, 0;
    %load/vec4 v0x7fa492643e50_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fa492643dc0_0, 0;
    %load/vec4 v0x7fa492643f00_0;
    %assign/vec4 v0x7fa492643f90_0, 0;
    %load/vec4 v0x7fa492644170_0;
    %assign/vec4 v0x7fa492644220_0, 0;
    %load/vec4 v0x7fa4926442c0_0;
    %assign/vec4 v0x7fa4926443d0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fa492617f40;
T_8 ;
    %wait E_0x7fa49261f950;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa49261afa0_0, 0, 2;
    %load/vec4 v0x7fa49261aaf0_0;
    %load/vec4 v0x7fa49260da80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fa49260da80_0;
    %load/vec4 v0x7fa492634950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa49261afa0_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fa49261cf00_0;
    %load/vec4 v0x7fa49261a560_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fa49261a560_0;
    %load/vec4 v0x7fa492634950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fa49260da80_0;
    %load/vec4 v0x7fa492634950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa49261afa0_0, 0, 2;
T_8.2 ;
T_8.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa4926348c0_0, 0, 2;
    %load/vec4 v0x7fa49261aaf0_0;
    %load/vec4 v0x7fa49260da80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fa49260da80_0;
    %load/vec4 v0x7fa49261a4d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa4926348c0_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x7fa49261cf00_0;
    %load/vec4 v0x7fa49261a560_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fa49261a560_0;
    %load/vec4 v0x7fa49261a4d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fa49260da80_0;
    %load/vec4 v0x7fa49261a4d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa4926348c0_0, 0, 2;
T_8.6 ;
T_8.5 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fa492647440;
T_9 ;
    %wait E_0x7fa4926476a0;
    %load/vec4 v0x7fa4926479f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x7fa4926476e0_0;
    %cassign/vec4 v0x7fa492647940_0;
    %cassign/link v0x7fa492647940_0, v0x7fa4926476e0_0;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x7fa4926477d0_0;
    %cassign/vec4 v0x7fa492647940_0;
    %cassign/link v0x7fa492647940_0, v0x7fa4926477d0_0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fa492647870_0;
    %cassign/vec4 v0x7fa492647940_0;
    %cassign/link v0x7fa492647940_0, v0x7fa492647870_0;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa492647b30;
T_10 ;
    %wait E_0x7fa492647d60;
    %load/vec4 v0x7fa4926480b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x7fa492647dc0_0;
    %cassign/vec4 v0x7fa492648000_0;
    %cassign/link v0x7fa492648000_0, v0x7fa492647dc0_0;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x7fa492647e70_0;
    %cassign/vec4 v0x7fa492648000_0;
    %cassign/link v0x7fa492648000_0, v0x7fa492647e70_0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fa492647f50_0;
    %cassign/vec4 v0x7fa492648000_0;
    %cassign/link v0x7fa492648000_0, v0x7fa492647f50_0;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fa492645250;
T_11 ;
    %wait E_0x7fa492645530;
    %load/vec4 v0x7fa492645950_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa492645580_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %pad/s 1;
    %store/vec4 v0x7fa492645870_0, 0, 1;
    %load/vec4 v0x7fa492645870_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x7fa492645730_0;
    %store/vec4 v0x7fa4926457c0_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x7fa492645650_0;
    %store/vec4 v0x7fa4926457c0_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fa492646680;
T_12 ;
    %wait E_0x7fa4926468e0;
    %load/vec4 v0x7fa492646aa0_0;
    %pushi/vec4 4026531840, 0, 32;
    %and;
    %load/vec4 v0x7fa492646a00_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x7fa492646940_0, 0, 32;
    %load/vec4 v0x7fa492646ca0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x7fa492646940_0;
    %store/vec4 v0x7fa492646bc0_0, 0, 32;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0x7fa492646b30_0;
    %store/vec4 v0x7fa492646bc0_0, 0, 32;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fa4924345d0;
T_13 ;
    %wait E_0x7fa492434890;
    %load/vec4 v0x7fa492434980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fa492434ac0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x7fa492434b70_0;
    %store/vec4a v0x7fa492434d00, 4, 0;
    %load/vec4 v0x7fa492434ac0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fa492434b70_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fa492434d00, 4, 0;
    %load/vec4 v0x7fa492434ac0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fa492434b70_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fa492434d00, 4, 0;
    %load/vec4 v0x7fa492434ac0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fa492434b70_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fa492434d00, 4, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fa4924345d0;
T_14 ;
    %wait E_0x7fa492434840;
    %load/vec4 v0x7fa4924348d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fa492434b70_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa492434d00, 4;
    %load/vec4 v0x7fa492434b70_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa492434b70_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x7fa492434b70_0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa492434a20_0, 0, 32;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fa492649b20;
T_15 ;
    %wait E_0x7fa492649d00;
    %load/vec4 v0x7fa492649e20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fa492649e20_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fa4926481f0;
T_16 ;
    %wait E_0x7fa492648430;
    %load/vec4 v0x7fa492648780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa4926486b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fa492648850_0;
    %load/vec4 v0x7fa492648520_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7fa4926485e0_0;
    %assign/vec4 v0x7fa4926486b0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fa4926486b0_0;
    %assign/vec4 v0x7fa4926486b0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fa492648950;
T_17 ;
    %wait E_0x7fa492434890;
    %load/vec4 v0x7fa492649020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7fa492648cd0_0;
    %load/vec4 v0x7fa492648c00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa4926495f0, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fa492645a50;
T_18 ;
    %wait E_0x7fa492645500;
    %load/vec4 v0x7fa492646520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa492646470_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa492646000_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa492645f30_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fa492646360_0;
    %load/vec4 v0x7fa492646220_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fa492646470_0, 0;
    %load/vec4 v0x7fa4926460b0_0;
    %load/vec4 v0x7fa492646180_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fa492646000_0, 0;
    %load/vec4 v0x7fa492645e90_0;
    %load/vec4 v0x7fa492645dc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa4926462c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fa492645f30_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fa4924340e0;
T_19 ;
    %wait E_0x7fa492434320;
    %load/vec4 v0x7fa492434410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fa4924344c0_0, 0;
    %jmp T_19.8;
T_19.0 ;
    %pushi/vec4 912, 0, 10;
    %assign/vec4 v0x7fa4924344c0_0, 0;
    %jmp T_19.8;
T_19.1 ;
    %pushi/vec4 80, 0, 10;
    %assign/vec4 v0x7fa4924344c0_0, 0;
    %jmp T_19.8;
T_19.2 ;
    %pushi/vec4 116, 0, 10;
    %assign/vec4 v0x7fa4924344c0_0, 0;
    %jmp T_19.8;
T_19.3 ;
    %pushi/vec4 72, 0, 10;
    %assign/vec4 v0x7fa4924344c0_0, 0;
    %jmp T_19.8;
T_19.4 ;
    %pushi/vec4 258, 0, 10;
    %assign/vec4 v0x7fa4924344c0_0, 0;
    %jmp T_19.8;
T_19.5 ;
    %pushi/vec4 592, 0, 10;
    %assign/vec4 v0x7fa4924344c0_0, 0;
    %jmp T_19.8;
T_19.6 ;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x7fa4924344c0_0, 0;
    %jmp T_19.8;
T_19.8 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fa492422c90;
T_20 ;
    %wait E_0x7fa492428ad0;
    %load/vec4 v0x7fa49264ab60_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x7fa49264a860_0, 0;
    %load/vec4 v0x7fa49264ab60_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x7fa49264a420_0, 0;
    %load/vec4 v0x7fa49264ab60_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x7fa49264a7b0_0, 0;
    %load/vec4 v0x7fa49264ab60_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x7fa49264a910_0, 0;
    %load/vec4 v0x7fa49264ab60_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7fa49264a6e0_0, 0;
    %load/vec4 v0x7fa49264ab60_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x7fa49264a650_0, 0;
    %load/vec4 v0x7fa49264ab60_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fa49264a4b0_0, 0;
    %load/vec4 v0x7fa49264ab60_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fa49264a580_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fa492428340;
T_21 ;
    %delay 25, 0;
    %load/vec4 v0x7fa49264af20_0;
    %inv;
    %store/vec4 v0x7fa49264af20_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fa492428340;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa49264b2c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa49264b640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa49264b3e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa49264b480_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x7fa49264b480_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fa49264b480_0;
    %store/vec4a v0x7fa492643a50, 4, 0;
    %load/vec4 v0x7fa49264b480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa49264b480_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa49264b480_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x7fa49264b480_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fa49264b480_0;
    %store/vec4a v0x7fa492434d00, 4, 0;
    %load/vec4 v0x7fa49264b480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa49264b480_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa49264b480_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x7fa49264b480_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fa49264b480_0;
    %store/vec4a v0x7fa4926495f0, 4, 0;
    %load/vec4 v0x7fa49264b480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa49264b480_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %vpi_call 2 40 "$readmemb", "instruction.txt", v0x7fa492643a50 {0 0 0};
    %vpi_func 2 43 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fa49264b590_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa492434d00, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa49264af20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa49264b160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa49264b1f0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa49264b160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa49264b1f0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x7fa492428340;
T_23 ;
    %wait E_0x7fa492428c90;
    %load/vec4 v0x7fa49264b350_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fa49264ae90_0, 0;
    %load/vec4 v0x7fa49264b350_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fa49264b0b0_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fa492428340;
T_24 ;
    %wait E_0x7fa492434890;
    %load/vec4 v0x7fa49264b2c0_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %vpi_call 2 67 "$stop" {0 0 0};
T_24.0 ;
    %load/vec4 v0x7fa492612a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa49264b0b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fa49264ae90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x7fa49264b640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa49264b640_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x7fa492622930_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x7fa49264b3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa49264b3e0_0, 0, 32;
T_24.4 ;
    %vpi_call 2 76 "$fdisplay", v0x7fa49264b590_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7fa49264b2c0_0, v0x7fa49264b1f0_0, v0x7fa49264b640_0, v0x7fa49264b3e0_0, v0x7fa4926486b0_0 {0 0 0};
    %vpi_call 2 79 "$fdisplay", v0x7fa49264b590_0, "Registers" {0 0 0};
    %vpi_call 2 80 "$fdisplay", v0x7fa49264b590_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7fa4926495f0, 0>, &A<v0x7fa4926495f0, 8>, &A<v0x7fa4926495f0, 16>, &A<v0x7fa4926495f0, 24> {0 0 0};
    %vpi_call 2 81 "$fdisplay", v0x7fa49264b590_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7fa4926495f0, 1>, &A<v0x7fa4926495f0, 9>, &A<v0x7fa4926495f0, 17>, &A<v0x7fa4926495f0, 25> {0 0 0};
    %vpi_call 2 82 "$fdisplay", v0x7fa49264b590_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7fa4926495f0, 2>, &A<v0x7fa4926495f0, 10>, &A<v0x7fa4926495f0, 18>, &A<v0x7fa4926495f0, 26> {0 0 0};
    %vpi_call 2 83 "$fdisplay", v0x7fa49264b590_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7fa4926495f0, 3>, &A<v0x7fa4926495f0, 11>, &A<v0x7fa4926495f0, 19>, &A<v0x7fa4926495f0, 27> {0 0 0};
    %vpi_call 2 84 "$fdisplay", v0x7fa49264b590_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7fa4926495f0, 4>, &A<v0x7fa4926495f0, 12>, &A<v0x7fa4926495f0, 20>, &A<v0x7fa4926495f0, 28> {0 0 0};
    %vpi_call 2 85 "$fdisplay", v0x7fa49264b590_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7fa4926495f0, 5>, &A<v0x7fa4926495f0, 13>, &A<v0x7fa4926495f0, 21>, &A<v0x7fa4926495f0, 29> {0 0 0};
    %vpi_call 2 86 "$fdisplay", v0x7fa49264b590_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7fa4926495f0, 6>, &A<v0x7fa4926495f0, 14>, &A<v0x7fa4926495f0, 22>, &A<v0x7fa4926495f0, 30> {0 0 0};
    %vpi_call 2 87 "$fdisplay", v0x7fa49264b590_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7fa4926495f0, 7>, &A<v0x7fa4926495f0, 15>, &A<v0x7fa4926495f0, 23>, &A<v0x7fa4926495f0, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 90 "$fdisplay", v0x7fa49264b590_0, "Data Memory: 0x00 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 91 "$fdisplay", v0x7fa49264b590_0, "Data Memory: 0x04 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 92 "$fdisplay", v0x7fa49264b590_0, "Data Memory: 0x08 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 93 "$fdisplay", v0x7fa49264b590_0, "Data Memory: 0x0c = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 94 "$fdisplay", v0x7fa49264b590_0, "Data Memory: 0x10 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 95 "$fdisplay", v0x7fa49264b590_0, "Data Memory: 0x14 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 96 "$fdisplay", v0x7fa49264b590_0, "Data Memory: 0x18 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa492434d00, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 97 "$fdisplay", v0x7fa49264b590_0, "Data Memory: 0x1c = %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 99 "$fdisplay", v0x7fa49264b590_0, "\012" {0 0 0};
    %load/vec4 v0x7fa49264b2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa49264b2c0_0, 0, 32;
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 29;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "DataMemory.v";
    "EXMEM.v";
    "Flush.v";
    "ForwardUnit.v";
    "HazardDetection.v";
    "IDEX.v";
    "IFID.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX32.v";
    "MUX5.v";
    "MUX_Add.v";
    "MUX_Control.v";
    "MUX_Jump.v";
    "MUX_Write.v";
    "MUXForward.v";
    "PC.v";
    "Registers.v";
    "ShiftLeft26.v";
    "ShiftLeft32.v";
    "Sign_Extend.v";
