Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 02:37:22 2020
| Host         : LAPTOP-AHOKB06N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (6)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.559        0.000                      0                  503        0.085        0.000                      0                  503        4.500        0.000                       0                   212  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.559        0.000                      0                  503        0.085        0.000                      0                  503        4.500        0.000                       0                   212  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_b_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 1.432ns (26.854%)  route 3.901ns (73.146%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.209    buttons/left_button/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  buttons/left_button/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttons/left_button/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.686     6.351    buttons/left_button/M_ctr_q_reg[15]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  buttons/left_button/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.417     6.893    buttons/left_button/M_last_q_i_5__1_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.017 f  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.567     7.584    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.708 f  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.456     8.164    buttons/left_button/M_left_button_out
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.288 f  buttons/left_button/M_register_a_q[15]_i_2/O
                         net (fo=32, routed)          1.107     9.395    system_fsm/M_buttons_zeroInput
    SLICE_X62Y49         LUT3 (Prop_lut3_I2_O)        0.153     9.548 r  system_fsm/M_register_b_q[12]_i_2/O
                         net (fo=4, routed)           0.667    10.215    system_fsm/M_register_b_q[12]_i_2_n_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.327    10.542 r  system_fsm/M_register_b_q[8]_i_1/O
                         net (fo=1, routed)           0.000    10.542    system_fsm/M_register_b_q[8]_i_1_n_0
    SLICE_X62Y48         FDRE                                         r  system_fsm/M_register_b_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.520    14.925    system_fsm/clk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  system_fsm/M_register_b_q_reg[8]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X62Y48         FDRE (Setup_fdre_C_D)        0.031    15.100    system_fsm/M_register_b_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                  4.559    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_b_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.399ns (26.256%)  route 3.929ns (73.744%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.209    buttons/left_button/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  buttons/left_button/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttons/left_button/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.686     6.351    buttons/left_button/M_ctr_q_reg[15]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  buttons/left_button/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.417     6.893    buttons/left_button/M_last_q_i_5__1_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.017 f  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.567     7.584    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.708 f  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.456     8.164    buttons/left_button/M_left_button_out
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.288 f  buttons/left_button/M_register_a_q[15]_i_2/O
                         net (fo=32, routed)          1.168     9.456    system_fsm/M_buttons_zeroInput
    SLICE_X61Y47         LUT3 (Prop_lut3_I2_O)        0.120     9.576 r  system_fsm/M_register_b_q[15]_i_2/O
                         net (fo=4, routed)           0.635    10.210    system_fsm/M_register_b_q[15]_i_2_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I0_O)        0.327    10.537 r  system_fsm/M_register_b_q[3]_i_1/O
                         net (fo=1, routed)           0.000    10.537    system_fsm/M_register_b_q[3]_i_1_n_0
    SLICE_X58Y47         FDRE                                         r  system_fsm/M_register_b_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  system_fsm/M_register_b_q_reg[3]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y47         FDRE (Setup_fdre_C_D)        0.031    15.099    system_fsm/M_register_b_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_b_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 1.399ns (26.381%)  route 3.904ns (73.619%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.209    buttons/left_button/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  buttons/left_button/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttons/left_button/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.686     6.351    buttons/left_button/M_ctr_q_reg[15]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  buttons/left_button/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.417     6.893    buttons/left_button/M_last_q_i_5__1_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.017 f  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.567     7.584    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.708 f  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.456     8.164    buttons/left_button/M_left_button_out
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.288 f  buttons/left_button/M_register_a_q[15]_i_2/O
                         net (fo=32, routed)          1.168     9.456    system_fsm/M_buttons_zeroInput
    SLICE_X61Y47         LUT3 (Prop_lut3_I2_O)        0.120     9.576 r  system_fsm/M_register_b_q[15]_i_2/O
                         net (fo=4, routed)           0.609    10.185    system_fsm/M_register_b_q[15]_i_2_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I0_O)        0.327    10.512 r  system_fsm/M_register_b_q[15]_i_1/O
                         net (fo=1, routed)           0.000    10.512    system_fsm/M_register_b_q[15]_i_1_n_0
    SLICE_X58Y47         FDRE                                         r  system_fsm/M_register_b_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  system_fsm/M_register_b_q_reg[15]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y47         FDRE (Setup_fdre_C_D)        0.029    15.097    system_fsm/M_register_b_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 1.396ns (26.106%)  route 3.951ns (73.894%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.209    buttons/left_button/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  buttons/left_button/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  buttons/left_button/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.686     6.351    buttons/left_button/M_ctr_q_reg[15]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  buttons/left_button/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.417     6.893    buttons/left_button/M_last_q_i_5__1_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.017 r  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.567     7.584    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.708 r  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.456     8.164    buttons/left_button/M_left_button_out
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.288 r  buttons/left_button/M_register_a_q[15]_i_2/O
                         net (fo=32, routed)          0.969     9.257    buttons/up_ed/M_register_b_q_reg[12]
    SLICE_X61Y49         LUT5 (Prop_lut5_I2_O)        0.118     9.375 r  buttons/up_ed/M_register_a_q[15]_i_3/O
                         net (fo=16, routed)          0.855    10.230    system_fsm/M_register_a_q_reg[15]_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I1_O)        0.326    10.556 r  system_fsm/M_register_a_q[8]_i_1/O
                         net (fo=1, routed)           0.000    10.556    system_fsm/M_register_a_q[8]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[8]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y45         FDRE (Setup_fdre_C_D)        0.077    15.145    system_fsm/M_register_a_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.396ns (26.124%)  route 3.948ns (73.876%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.209    buttons/left_button/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  buttons/left_button/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  buttons/left_button/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.686     6.351    buttons/left_button/M_ctr_q_reg[15]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  buttons/left_button/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.417     6.893    buttons/left_button/M_last_q_i_5__1_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.017 r  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.567     7.584    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.708 r  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.456     8.164    buttons/left_button/M_left_button_out
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.288 r  buttons/left_button/M_register_a_q[15]_i_2/O
                         net (fo=32, routed)          0.969     9.257    buttons/up_ed/M_register_b_q_reg[12]
    SLICE_X61Y49         LUT5 (Prop_lut5_I2_O)        0.118     9.375 r  buttons/up_ed/M_register_a_q[15]_i_3/O
                         net (fo=16, routed)          0.851    10.227    system_fsm/M_register_a_q_reg[15]_0
    SLICE_X64Y46         LUT6 (Prop_lut6_I1_O)        0.326    10.553 r  system_fsm/M_register_a_q[5]_i_1/O
                         net (fo=1, routed)           0.000    10.553    system_fsm/M_register_a_q[5]_i_1_n_0
    SLICE_X64Y46         FDRE                                         r  system_fsm/M_register_a_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  system_fsm/M_register_a_q_reg[5]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y46         FDRE (Setup_fdre_C_D)        0.079    15.147    system_fsm/M_register_a_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_b_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.399ns (26.436%)  route 3.893ns (73.564%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.209    buttons/left_button/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  buttons/left_button/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttons/left_button/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.686     6.351    buttons/left_button/M_ctr_q_reg[15]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  buttons/left_button/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.417     6.893    buttons/left_button/M_last_q_i_5__1_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.017 f  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.567     7.584    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.708 f  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.456     8.164    buttons/left_button/M_left_button_out
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.288 f  buttons/left_button/M_register_a_q[15]_i_2/O
                         net (fo=32, routed)          1.168     9.456    system_fsm/M_buttons_zeroInput
    SLICE_X61Y47         LUT3 (Prop_lut3_I2_O)        0.120     9.576 r  system_fsm/M_register_b_q[15]_i_2/O
                         net (fo=4, routed)           0.598    10.174    system_fsm/M_register_b_q[15]_i_2_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I0_O)        0.327    10.501 r  system_fsm/M_register_b_q[11]_i_1/O
                         net (fo=1, routed)           0.000    10.501    system_fsm/M_register_b_q[11]_i_1_n_0
    SLICE_X59Y47         FDRE                                         r  system_fsm/M_register_b_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  system_fsm/M_register_b_q_reg[11]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y47         FDRE (Setup_fdre_C_D)        0.029    15.097    system_fsm/M_register_b_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_b_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 1.399ns (26.508%)  route 3.879ns (73.492%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.209    buttons/left_button/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  buttons/left_button/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttons/left_button/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.686     6.351    buttons/left_button/M_ctr_q_reg[15]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  buttons/left_button/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.417     6.893    buttons/left_button/M_last_q_i_5__1_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.017 f  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.567     7.584    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.708 f  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.456     8.164    buttons/left_button/M_left_button_out
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.288 f  buttons/left_button/M_register_a_q[15]_i_2/O
                         net (fo=32, routed)          1.168     9.456    system_fsm/M_buttons_zeroInput
    SLICE_X61Y47         LUT3 (Prop_lut3_I2_O)        0.120     9.576 r  system_fsm/M_register_b_q[15]_i_2/O
                         net (fo=4, routed)           0.584    10.160    system_fsm/M_register_b_q[15]_i_2_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I0_O)        0.327    10.487 r  system_fsm/M_register_b_q[7]_i_1/O
                         net (fo=1, routed)           0.000    10.487    system_fsm/M_register_b_q[7]_i_1_n_0
    SLICE_X58Y47         FDRE                                         r  system_fsm/M_register_b_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  system_fsm/M_register_b_q_reg[7]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y47         FDRE (Setup_fdre_C_D)        0.031    15.099    system_fsm/M_register_b_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_b_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.200ns (22.798%)  route 4.064ns (77.202%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.209    buttons/left_button/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  buttons/left_button/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  buttons/left_button/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.686     6.351    buttons/left_button/M_ctr_q_reg[15]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  buttons/left_button/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.417     6.893    buttons/left_button/M_last_q_i_5__1_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.017 f  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.567     7.584    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.708 f  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.456     8.164    buttons/left_button/M_left_button_out
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.288 f  buttons/left_button/M_register_a_q[15]_i_2/O
                         net (fo=32, routed)          1.168     9.456    system_fsm/M_buttons_zeroInput
    SLICE_X61Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.580 r  system_fsm/M_register_b_q[14]_i_2/O
                         net (fo=4, routed)           0.769    10.349    system_fsm/M_register_b_q[14]_i_2_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.473 r  system_fsm/M_register_b_q[6]_i_1/O
                         net (fo=1, routed)           0.000    10.473    system_fsm/M_register_b_q[6]_i_1_n_0
    SLICE_X62Y45         FDRE                                         r  system_fsm/M_register_b_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  system_fsm/M_register_b_q_reg[6]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y45         FDRE (Setup_fdre_C_D)        0.031    15.099    system_fsm/M_register_b_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.396ns (26.439%)  route 3.884ns (73.561%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.209    buttons/left_button/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  buttons/left_button/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  buttons/left_button/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.686     6.351    buttons/left_button/M_ctr_q_reg[15]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  buttons/left_button/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.417     6.893    buttons/left_button/M_last_q_i_5__1_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.017 r  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.567     7.584    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.708 r  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.456     8.164    buttons/left_button/M_left_button_out
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.288 r  buttons/left_button/M_register_a_q[15]_i_2/O
                         net (fo=32, routed)          0.969     9.257    buttons/up_ed/M_register_b_q_reg[12]
    SLICE_X61Y49         LUT5 (Prop_lut5_I2_O)        0.118     9.375 r  buttons/up_ed/M_register_a_q[15]_i_3/O
                         net (fo=16, routed)          0.788    10.163    system_fsm/M_register_a_q_reg[15]_0
    SLICE_X64Y46         LUT6 (Prop_lut6_I1_O)        0.326    10.489 r  system_fsm/M_register_a_q[13]_i_1/O
                         net (fo=1, routed)           0.000    10.489    system_fsm/M_register_a_q[13]_i_1_n_0
    SLICE_X64Y46         FDRE                                         r  system_fsm/M_register_a_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  system_fsm/M_register_a_q_reg[13]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y46         FDRE (Setup_fdre_C_D)        0.079    15.147    system_fsm/M_register_a_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 1.396ns (26.860%)  route 3.801ns (73.140%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.625     5.209    buttons/left_button/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  buttons/left_button/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  buttons/left_button/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.686     6.351    buttons/left_button/M_ctr_q_reg[15]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  buttons/left_button/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.417     6.893    buttons/left_button/M_last_q_i_5__1_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.017 r  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.567     7.584    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.708 r  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.456     8.164    buttons/left_button/M_left_button_out
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.288 r  buttons/left_button/M_register_a_q[15]_i_2/O
                         net (fo=32, routed)          0.969     9.257    buttons/up_ed/M_register_b_q_reg[12]
    SLICE_X61Y49         LUT5 (Prop_lut5_I2_O)        0.118     9.375 r  buttons/up_ed/M_register_a_q[15]_i_3/O
                         net (fo=16, routed)          0.705    10.080    system_fsm/M_register_a_q_reg[15]_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I1_O)        0.326    10.406 r  system_fsm/M_register_a_q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.406    system_fsm/M_register_a_q[0]_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[0]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y45         FDRE (Setup_fdre_C_D)        0.029    15.097    system_fsm/M_register_a_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                  4.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.596     1.540    system_fsm/out_fsm/slowclock_fsm/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.818    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.975    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.028 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[12]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.028    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[12]_i_1__4_n_7
    SLICE_X64Y50         FDRE                                         r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.864     2.054    system_fsm/out_fsm/slowclock_fsm/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.595     1.539    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seven_seg_counter/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    seven_seg_counter/M_ctr_q_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  seven_seg_counter/M_ctr_q_reg[8]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.003    seven_seg_counter/M_ctr_q_reg[8]_i_1__4_n_7
    SLICE_X59Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.863     2.052    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    seven_seg_counter/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.596     1.540    system_fsm/out_fsm/slowclock_fsm/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.818    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.975    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.041 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[12]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.041    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[12]_i_1__4_n_5
    SLICE_X64Y50         FDRE                                         r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.864     2.054    system_fsm/out_fsm/slowclock_fsm/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.595     1.539    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seven_seg_counter/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    seven_seg_counter/M_ctr_q_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.014 r  seven_seg_counter/M_ctr_q_reg[8]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.014    seven_seg_counter/M_ctr_q_reg[8]_i_1__4_n_5
    SLICE_X59Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.863     2.052    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    seven_seg_counter/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.596     1.540    system_fsm/out_fsm/slowclock_fsm/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.818    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.975    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.064 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[12]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     2.064    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[12]_i_1__4_n_6
    SLICE_X64Y50         FDRE                                         r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.864     2.054    system_fsm/out_fsm/slowclock_fsm/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.596     1.540    system_fsm/out_fsm/slowclock_fsm/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.818    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.975    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.066 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[12]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     2.066    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[12]_i_1__4_n_4
    SLICE_X64Y50         FDRE                                         r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.864     2.054    system_fsm/out_fsm/slowclock_fsm/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 buttons/down_ed/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/out_fsm/FSM_sequential_M_output_status_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.502%)  route 0.297ns (61.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.595     1.539    buttons/down_ed/clk_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  buttons/down_ed/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttons/down_ed/M_last_q_reg/Q
                         net (fo=5, routed)           0.297     1.977    buttons/middle_button/M_last_q
    SLICE_X58Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.022 r  buttons/middle_button/FSM_sequential_M_output_status_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.022    system_fsm/out_fsm/FSM_sequential_M_output_status_q_reg[0]_1
    SLICE_X58Y51         FDRE                                         r  system_fsm/out_fsm/FSM_sequential_M_output_status_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.863     2.052    system_fsm/out_fsm/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  system_fsm/out_fsm/FSM_sequential_M_output_status_q_reg[0]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.091     1.898    system_fsm/out_fsm/FSM_sequential_M_output_status_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.596     1.540    system_fsm/out_fsm/slowclock_fsm/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.818    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.975    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.015 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     2.015    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[12]_i_1__4_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.068 r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[16]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.068    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[16]_i_1__4_n_7
    SLICE_X64Y51         FDRE                                         r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.864     2.054    system_fsm/out_fsm/slowclock_fsm/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.943    system_fsm/out_fsm/slowclock_fsm/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.595     1.539    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seven_seg_counter/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    seven_seg_counter/M_ctr_q_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.039 r  seven_seg_counter/M_ctr_q_reg[8]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     2.039    seven_seg_counter/M_ctr_q_reg[8]_i_1__4_n_4
    SLICE_X59Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.863     2.052    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    seven_seg_counter/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.595     1.539    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seven_seg_counter/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    seven_seg_counter/M_ctr_q_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.039 r  seven_seg_counter/M_ctr_q_reg[8]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     2.039    seven_seg_counter/M_ctr_q_reg[8]_i_1__4_n_6
    SLICE_X59Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.863     2.052    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    seven_seg_counter/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55   buttons/down_button/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   buttons/down_button/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   buttons/down_button/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y58   buttons/down_button/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y58   buttons/down_button/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y58   buttons/down_button/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y58   buttons/down_button/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y59   buttons/down_button/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y59   buttons/down_button/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttons/down_button/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttons/down_button/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttons/down_button/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttons/down_button/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttons/down_button/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttons/down_button/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttons/down_button/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttons/down_button/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y54   buttons/up_button/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   buttons/up_button/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttons/down_button/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   buttons/down_button/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   buttons/down_button/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58   buttons/down_button/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58   buttons/down_button/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58   buttons/down_button/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58   buttons/down_button/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttons/down_button/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttons/down_button/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttons/down_button/M_ctr_q_reg[3]/C



