

================================================================
== Vivado HLS Report for 'aes128_add_round_key'
================================================================
* Date:           Tue Apr  9 20:29:32 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     34|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     45|
|Register         |        -|      -|      17|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      17|     79|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_15_fu_59_p2      |     +    |      0|  0|  15|           5|           1|
    |exitcond_fu_53_p2  |   icmp   |      0|  0|  11|           5|           6|
    |state_d0           |    xor   |      0|  0|   8|           8|           8|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  34|          18|          15|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  21|          4|    1|          4|
    |i_reg_42        |   9|          2|    5|         10|
    |state_address0  |  15|          3|    4|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |  45|          9|   10|         26|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  3|   0|    3|          0|
    |i_15_reg_81        |  5|   0|    5|          0|
    |i_reg_42           |  5|   0|    5|          0|
    |state_addr_reg_91  |  4|   0|    4|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 17|   0|   17|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_start            |  in |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_done             | out |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_idle             | out |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_ready            | out |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|state_address0      | out |    4|  ap_memory |         state        |     array    |
|state_ce0           | out |    1|  ap_memory |         state        |     array    |
|state_we0           | out |    1|  ap_memory |         state        |     array    |
|state_d0            | out |    8|  ap_memory |         state        |     array    |
|state_q0            |  in |    8|  ap_memory |         state        |     array    |
|round_key_address0  | out |    4|  ap_memory |       round_key      |     array    |
|round_key_ce0       | out |    1|  ap_memory |       round_key      |     array    |
|round_key_q0        |  in |    8|  ap_memory |       round_key      |     array    |
+--------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (1.76ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:188]   --->   Operation 4 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_15, %2 ]"   --->   Operation 5 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %i, -16" [AES_HLS_ECE1155/src/aes_hw.cpp:188]   --->   Operation 6 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 7 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.78ns)   --->   "%i_15 = add i5 %i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:188]   --->   Operation 8 'add' 'i_15' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [AES_HLS_ECE1155/src/aes_hw.cpp:188]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = zext i5 %i to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:188]   --->   Operation 10 'zext' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%round_key_addr = getelementptr [16 x i8]* %round_key, i64 0, i64 %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:188]   --->   Operation 11 'getelementptr' 'round_key_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (2.32ns)   --->   "%round_key_load = load i8* %round_key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:188]   --->   Operation 12 'load' 'round_key_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:188]   --->   Operation 13 'getelementptr' 'state_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:188]   --->   Operation 14 'load' 'state_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:189]   --->   Operation 15 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.63>
ST_3 : Operation 16 [1/2] (2.32ns)   --->   "%round_key_load = load i8* %round_key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:188]   --->   Operation 16 'load' 'round_key_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 17 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:188]   --->   Operation 17 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 18 [1/1] (0.99ns)   --->   "%tmp_s = xor i8 %state_load, %round_key_load" [AES_HLS_ECE1155/src/aes_hw.cpp:188]   --->   Operation 18 'xor' 'tmp_s' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (2.32ns)   --->   "store i8 %tmp_s, i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:188]   --->   Operation 19 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:188]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ round_key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4     (br               ) [ 0111]
i              (phi              ) [ 0010]
exitcond       (icmp             ) [ 0011]
empty          (speclooptripcount) [ 0000]
i_15           (add              ) [ 0111]
StgValue_9     (br               ) [ 0000]
tmp            (zext             ) [ 0000]
round_key_addr (getelementptr    ) [ 0001]
state_addr     (getelementptr    ) [ 0001]
StgValue_15    (ret              ) [ 0000]
round_key_load (load             ) [ 0000]
state_load     (load             ) [ 0000]
tmp_s          (xor              ) [ 0000]
StgValue_19    (store            ) [ 0000]
StgValue_20    (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="round_key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round_key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="round_key_addr_gep_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="8" slack="0"/>
<pin id="18" dir="0" index="1" bw="1" slack="0"/>
<pin id="19" dir="0" index="2" bw="5" slack="0"/>
<pin id="20" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="round_key_addr/2 "/>
</bind>
</comp>

<comp id="23" class="1004" name="grp_access_fu_23">
<pin_list>
<pin id="24" dir="0" index="0" bw="4" slack="0"/>
<pin id="25" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="26" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="27" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="round_key_load/2 "/>
</bind>
</comp>

<comp id="29" class="1004" name="state_addr_gep_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="8" slack="0"/>
<pin id="31" dir="0" index="1" bw="1" slack="0"/>
<pin id="32" dir="0" index="2" bw="5" slack="0"/>
<pin id="33" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/2 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_access_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="4" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="40" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/2 StgValue_19/3 "/>
</bind>
</comp>

<comp id="42" class="1005" name="i_reg_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="5" slack="1"/>
<pin id="44" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_phi_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="1"/>
<pin id="48" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="exitcond_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="5" slack="0"/>
<pin id="55" dir="0" index="1" bw="5" slack="0"/>
<pin id="56" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="i_15_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="5" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="tmp_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="5" slack="0"/>
<pin id="67" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="tmp_s_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="0"/>
<pin id="74" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="81" class="1005" name="i_15_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="86" class="1005" name="round_key_addr_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="1"/>
<pin id="88" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="round_key_addr "/>
</bind>
</comp>

<comp id="91" class="1005" name="state_addr_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="1"/>
<pin id="93" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="22"><net_src comp="14" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="28"><net_src comp="16" pin="3"/><net_sink comp="23" pin=0"/></net>

<net id="34"><net_src comp="0" pin="0"/><net_sink comp="29" pin=0"/></net>

<net id="35"><net_src comp="14" pin="0"/><net_sink comp="29" pin=1"/></net>

<net id="41"><net_src comp="29" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="52"><net_src comp="42" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="57"><net_src comp="46" pin="4"/><net_sink comp="53" pin=0"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="63"><net_src comp="46" pin="4"/><net_sink comp="59" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="68"><net_src comp="46" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="69"><net_src comp="65" pin="1"/><net_sink comp="16" pin=2"/></net>

<net id="70"><net_src comp="65" pin="1"/><net_sink comp="29" pin=2"/></net>

<net id="75"><net_src comp="36" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="23" pin="3"/><net_sink comp="71" pin=1"/></net>

<net id="77"><net_src comp="71" pin="2"/><net_sink comp="36" pin=1"/></net>

<net id="84"><net_src comp="59" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="89"><net_src comp="16" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="23" pin=0"/></net>

<net id="94"><net_src comp="29" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="36" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {3 }
 - Input state : 
	Port: aes128_add_round_key : state | {2 3 }
	Port: aes128_add_round_key : round_key | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_15 : 1
		StgValue_9 : 2
		tmp : 1
		round_key_addr : 2
		round_key_load : 3
		state_addr : 2
		state_load : 3
	State 3
		tmp_s : 1
		StgValue_19 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    add   |   i_15_fu_59   |    0    |    15   |
|----------|----------------|---------|---------|
|   icmp   | exitcond_fu_53 |    0    |    11   |
|----------|----------------|---------|---------|
|    xor   |   tmp_s_fu_71  |    0    |    8    |
|----------|----------------|---------|---------|
|   zext   |    tmp_fu_65   |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    34   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_15_reg_81     |    5   |
|       i_reg_42      |    5   |
|round_key_addr_reg_86|    4   |
|  state_addr_reg_91  |    4   |
+---------------------+--------+
|        Total        |   18   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_23 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_36 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   34   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   18   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   18   |   52   |
+-----------+--------+--------+--------+
