Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto d831e647d19641b88a844baf4047d310 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot huffman_decoder_tb_func_impl xil_defaultlib.huffman_decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port data_in_length [D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/sim_1/new/huffman_decoder_tb.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.RAM32X1S
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module unisims_ver.RAM64M
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.raw_decoder
Compiling module unisims_ver.RAMB18E1(IS_ENARDEN_INVERTED=1'b...
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.RAM32X1D
Compiling module xil_defaultlib.create_tree
Compiling module xil_defaultlib.huffman_decoder
Compiling module xil_defaultlib.huffman_decoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot huffman_decoder_tb_func_impl
