# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART.srcs/sources_1/new/baud_rate_generator.vhd" \
"../../../../UART.srcs/sources_1/new/reciver.vhd" \
"../../../../UART.srcs/sources_1/new/transmitter.vhd" \
"../../../../UART.srcs/sources_1/new/uart_main.vhd" \
"../../../../UART.srcs/sim_1/new/tb_uart.vhd" \

# Do not sort compile order
nosort
