// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VmkTbSoc.h for the primary calling header

#include "VmkTbSoc.h"
#include "VmkTbSoc__Syms.h"

VL_INLINE_OPT void VmkTbSoc::_sequent__TOP__8(VmkTbSoc__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VmkTbSoc::_sequent__TOP__8\n"); );
    VmkTbSoc* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    // Begin mtask footprint all: 
    WData/*511:0*/ __Vtemp1199[16];
    WData/*511:0*/ __Vtemp1201[16];
    WData/*511:0*/ __Vtemp1203[16];
    WData/*511:0*/ __Vtemp1205[16];
    // Body
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5493 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0xdU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                >> 0xdU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                   >> 0xdU)) 
                                               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                     >> 0xdU))) 
                                              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                      >> 0xdU)) 
                                                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                        >> 0xdU))) 
                                                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                         >> 0xdU)) 
                                                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                           >> 0xdU))) 
                                                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                            >> 0xdU)) 
                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                              >> 0xdU))) 
                                                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                               >> 0xdU)) 
                                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                 >> 0xdU))) 
                                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                  >> 0xdU)) 
                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                    >> 0xdU))) 
                                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                     >> 0xdU)) 
                                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                       >> 0xdU))) 
                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                        >> 0xdU)) 
                                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                          >> 0xdU))) 
                                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                           >> 0xdU)) 
                                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                             >> 0xdU))) 
                                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                              >> 0xdU)) 
                                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0xdU))) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0xdU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0xdU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5588 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0xcU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                >> 0xcU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                   >> 0xcU)) 
                                               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                     >> 0xcU))) 
                                              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                      >> 0xcU)) 
                                                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                        >> 0xcU))) 
                                                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                         >> 0xcU)) 
                                                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                           >> 0xcU))) 
                                                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                            >> 0xcU)) 
                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                              >> 0xcU))) 
                                                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                               >> 0xcU)) 
                                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                 >> 0xcU))) 
                                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                  >> 0xcU)) 
                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                    >> 0xcU))) 
                                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                     >> 0xcU)) 
                                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                       >> 0xcU))) 
                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                        >> 0xcU)) 
                                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                          >> 0xcU))) 
                                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                           >> 0xcU)) 
                                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                             >> 0xcU))) 
                                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                              >> 0xcU)) 
                                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0xcU))) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0xcU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0xcU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5684 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0xbU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                >> 0xbU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                   >> 0xbU)) 
                                               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                     >> 0xbU))) 
                                              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                      >> 0xbU)) 
                                                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                        >> 0xbU))) 
                                                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                         >> 0xbU)) 
                                                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                           >> 0xbU))) 
                                                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                            >> 0xbU)) 
                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                              >> 0xbU))) 
                                                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                               >> 0xbU)) 
                                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                 >> 0xbU))) 
                                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                  >> 0xbU)) 
                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                    >> 0xbU))) 
                                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                     >> 0xbU)) 
                                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                       >> 0xbU))) 
                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                        >> 0xbU)) 
                                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                          >> 0xbU))) 
                                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                           >> 0xbU)) 
                                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                             >> 0xbU))) 
                                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                              >> 0xbU)) 
                                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0xbU))) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0xbU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0xbU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5779 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 0xaU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                                >> 0xaU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                                   >> 0xaU)) 
                                               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                     >> 0xaU))) 
                                              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                      >> 0xaU)) 
                                                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                        >> 0xaU))) 
                                                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                         >> 0xaU)) 
                                                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                           >> 0xaU))) 
                                                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                            >> 0xaU)) 
                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                              >> 0xaU))) 
                                                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                               >> 0xaU)) 
                                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                                 >> 0xaU))) 
                                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                                  >> 0xaU)) 
                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                    >> 0xaU))) 
                                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                     >> 0xaU)) 
                                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                       >> 0xaU))) 
                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                        >> 0xaU)) 
                                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                          >> 0xaU))) 
                                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                           >> 0xaU)) 
                                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                             >> 0xaU))) 
                                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                              >> 0xaU)) 
                                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                                >> 0xaU))) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                                >> 0xaU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                                >> 0xaU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5875 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 9U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                              >> 9U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                               >> 9U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                 >> 9U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                  >> 9U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                    >> 9U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                     >> 9U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                       >> 9U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                        >> 9U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                          >> 9U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                           >> 9U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                             >> 9U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                              >> 9U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                >> 9U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                 >> 9U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                   >> 9U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                    >> 9U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                      >> 9U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                       >> 9U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                         >> 9U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                          >> 9U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                            >> 9U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                            >> 9U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                              >> 9U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5970 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 8U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                              >> 8U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                               >> 8U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                 >> 8U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                  >> 8U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                    >> 8U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                     >> 8U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                       >> 8U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                        >> 8U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                          >> 8U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                           >> 8U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                             >> 8U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                              >> 8U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                >> 8U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                 >> 8U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                   >> 8U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                    >> 8U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                      >> 8U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                       >> 8U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                         >> 8U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                          >> 8U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                            >> 8U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                            >> 8U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                              >> 8U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d6066 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 7U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                              >> 7U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                               >> 7U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                 >> 7U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                  >> 7U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                    >> 7U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                     >> 7U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                       >> 7U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                        >> 7U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                          >> 7U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                           >> 7U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                             >> 7U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                              >> 7U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                >> 7U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                 >> 7U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                   >> 7U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                    >> 7U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                      >> 7U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                       >> 7U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                         >> 7U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                          >> 7U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                            >> 7U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                            >> 7U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                              >> 7U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d6161 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 6U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                              >> 6U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                               >> 6U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                 >> 6U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                  >> 6U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                    >> 6U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                     >> 6U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                       >> 6U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                        >> 6U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                          >> 6U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                           >> 6U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                             >> 6U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                              >> 6U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                >> 6U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                 >> 6U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                   >> 6U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                    >> 6U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                      >> 6U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                       >> 6U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                         >> 6U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                          >> 6U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                            >> 6U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                            >> 6U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                              >> 6U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d622 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[2U]) 
            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
               & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[2U])) 
           | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[2U]) 
               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                  & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[2U])) 
              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[2U]) 
                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                     & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[2U])) 
                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                      & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[2U]) 
                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                        & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[2U])) 
                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                         & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[2U]) 
                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                           & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[2U])) 
                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                            & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[2U]) 
                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                              & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[2U])) 
                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                               & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[2U]) 
                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                 & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[2U])) 
                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                  & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[2U]) 
                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                    & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[2U])) 
                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                     & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[2U]) 
                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                       & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[2U])) 
                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[2U]) 
                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                          & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[2U])) 
                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                           & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[2U]) 
                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                             & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[2U])) 
                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                             & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[2U]) 
                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                               & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[2U])))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d6257 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 5U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                              >> 5U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                               >> 5U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                 >> 5U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                  >> 5U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                    >> 5U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                     >> 5U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                       >> 5U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                        >> 5U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                          >> 5U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                           >> 5U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                             >> 5U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                              >> 5U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                >> 5U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                 >> 5U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                   >> 5U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                    >> 5U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                      >> 5U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                       >> 5U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                         >> 5U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                          >> 5U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                            >> 5U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                            >> 5U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                              >> 5U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d6352 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 4U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                              >> 4U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                               >> 4U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                 >> 4U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                  >> 4U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                    >> 4U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                     >> 4U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                       >> 4U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                        >> 4U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                          >> 4U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                           >> 4U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                             >> 4U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                              >> 4U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                >> 4U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                 >> 4U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                   >> 4U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                    >> 4U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                      >> 4U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                       >> 4U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                         >> 4U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                          >> 4U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                            >> 4U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                            >> 4U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                              >> 4U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d718 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x1fU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x1fU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x1fU)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x1fU))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x1fU)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x1fU))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x1fU)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x1fU))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x1fU)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x1fU))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x1fU)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x1fU))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x1fU)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x1fU))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x1fU)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x1fU))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x1fU)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x1fU))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x1fU)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x1fU))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x1fU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x1fU))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x1fU)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x1fU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d813 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x1eU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x1eU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x1eU)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x1eU))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x1eU)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x1eU))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x1eU)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x1eU))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x1eU)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x1eU))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x1eU)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x1eU))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x1eU)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x1eU))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x1eU)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x1eU))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x1eU)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x1eU))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x1eU)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x1eU))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x1eU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x1eU))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x1eU)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x1eU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d909 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[1U] 
                >> 0x1dU)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[1U] 
                                 >> 0x1dU))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[1U] 
                                                     >> 0x1dU)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[1U] 
                                                       >> 0x1dU))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[1U] 
                                                        >> 0x1dU)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[1U] 
                                                          >> 0x1dU))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[1U] 
                                                           >> 0x1dU)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[1U] 
                                                             >> 0x1dU))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[1U] 
                                                              >> 0x1dU)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[1U] 
                                                                >> 0x1dU))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[1U] 
                                                                 >> 0x1dU)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[1U] 
                                                                   >> 0x1dU))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[1U] 
                                                                    >> 0x1dU)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[1U] 
                                                                      >> 0x1dU))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[1U] 
                                                                       >> 0x1dU)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[1U] 
                                                                         >> 0x1dU))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[1U] 
                                                                          >> 0x1dU)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[1U] 
                                                                            >> 0x1dU))) 
                                                                     | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[1U] 
                                                                             >> 0x1dU)) 
                                                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[1U] 
                                                                               >> 0x1dU))) 
                                                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[1U] 
                                                                                >> 0x1dU)) 
                                                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[1U] 
                                                                                >> 0x1dU))) 
                                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[1U] 
                                                                                >> 0x1dU)) 
                                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[1U] 
                                                                                >> 0x1dU))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT___theResult___05F___05F_6___05Fh8146 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
            << 0x1fU) | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                          << 0x1eU) | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                        << 0x1dU) | 
                                       ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                         << 0x1cU) 
                                        | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                            << 0x1bU) 
                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                               << 0x1aU) 
                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                  << 0x19U) 
                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                     << 0x18U) 
                                                    | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                        << 0x17U) 
                                                       | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                           << 0x16U) 
                                                          | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                              << 0x15U) 
                                                             | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                                 << 0x14U) 
                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                                    << 0x13U) 
                                                                   | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                                       << 0x12U) 
                                                                      | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                                          << 0x11U) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                                             << 0x10U) 
                                                                            | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                                                << 0xfU) 
                                                                               | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                                                << 0xeU) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                                                << 0xdU) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                                                                << 0xcU) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                                                                << 0xbU) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                                                                << 0xaU) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                                                                                << 9U) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
                                                                                << 8U) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 7U) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 6U) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 5U) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 4U) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 3U) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 2U) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 1U) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)))))))))))))))))))))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d6448 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 3U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                              >> 3U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                               >> 3U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                 >> 3U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                  >> 3U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                    >> 3U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                     >> 3U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                       >> 3U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                        >> 3U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                          >> 3U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                           >> 3U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                             >> 3U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                              >> 3U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                >> 3U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                 >> 3U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                   >> 3U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                    >> 3U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                      >> 3U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                       >> 3U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                         >> 3U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                          >> 3U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                            >> 3U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                            >> 3U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                              >> 3U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d6543 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U] 
                >> 2U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U] 
                              >> 2U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U] 
                                               >> 2U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U] 
                                                 >> 2U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U] 
                                                  >> 2U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U] 
                                                    >> 2U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U] 
                                                     >> 2U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U] 
                                                       >> 2U))) 
                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U] 
                                                        >> 2U)) 
                                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U] 
                                                          >> 2U))) 
                                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U] 
                                                           >> 2U)) 
                                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U] 
                                                             >> 2U))) 
                                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U] 
                                                              >> 2U)) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U] 
                                                                >> 2U))) 
                                                         | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U] 
                                                                 >> 2U)) 
                                                             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U] 
                                                                   >> 2U))) 
                                                            | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U] 
                                                                    >> 2U)) 
                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U] 
                                                                      >> 2U))) 
                                                               | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U] 
                                                                       >> 2U)) 
                                                                   | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U] 
                                                                         >> 2U))) 
                                                                  | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U] 
                                                                          >> 2U)) 
                                                                      | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U] 
                                                                            >> 2U))) 
                                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U] 
                                                                            >> 2U)) 
                                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U] 
                                                                              >> 2U))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d7049 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d148) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8)) 
             & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_8[0U]) 
            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_mav_pred_ETC___05F_d143) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)) 
               & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_9[0U])) 
           | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_mav_pre_ETC___05F_d138) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10)) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_10[0U]) 
               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11_31_BITS_62_TO_1_32_EQ_mav_pre_ETC___05F_d133) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_11)) 
                  & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_11[0U])) 
              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_mav_pre_ETC___05F_d128) 
                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12)) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_12[0U]) 
                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_mav_pre_ETC___05F_d123) 
                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)) 
                     & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_13[0U])) 
                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_mav_pre_ETC___05F_d118) 
                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14)) 
                      & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_14[0U]) 
                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15_11_BITS_62_TO_1_12_EQ_mav_pre_ETC___05F_d113) 
                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_15)) 
                        & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_15[0U])) 
                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_mav_pre_ETC___05F_d108) 
                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16)) 
                         & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_16[0U]) 
                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_mav_pre_ETC___05F_d103) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)) 
                           & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_17[0U])) 
                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d98) 
                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18)) 
                            & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_18[0U]) 
                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d93) 
                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_19)) 
                              & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_19[0U])) 
                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d88) 
                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20)) 
                               & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_20[0U]) 
                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d83) 
                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)) 
                                 & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_21[0U])) 
                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d78) 
                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22)) 
                                  & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_22[0U]) 
                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d73) 
                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_23)) 
                                    & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_23[0U])) 
                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d68) 
                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24)) 
                                     & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_24[0U]) 
                                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d63) 
                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)) 
                                       & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_25[0U])) 
                                   | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d58) 
                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26)) 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_26[0U]) 
                                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d53) 
                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_27)) 
                                          & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_27[0U])) 
                                      | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d48) 
                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28)) 
                                           & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_28[0U]) 
                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_mav_predi_ETC___05F_d43) 
                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)) 
                                             & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_29[0U])) 
                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_mav_predi_ETC___05F_d38) 
                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)) 
                                             & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_30[0U]) 
                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_predi_ETC___05F_d33) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)) 
                                               & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_31[0U])))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__IF_NOT_v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ___05FETC___05F_d7388 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_ma___05FETC___05F_d7332) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_ma_tr_ETC___05F_d7347))
            ? ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_ma_tr_ETC___05F_d7363)
                ? ((1U & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7364)) 
                           | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28))) 
                          & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_ma_train___05FETC___05F_d7367)) 
                             | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)))))
                    ? ((1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7371)) 
                              | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30))))
                        ? 0x1fU : 0x1eU) : ((1U & (
                                                   (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7364)) 
                                                   | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28))))
                                             ? 0x1dU
                                             : 0x1cU))
                : ((1U & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7349)) 
                           | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24))) 
                          & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25_1_BITS_62_TO_1_2_EQ_ma_train___05FETC___05F_d7352)) 
                             | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_25)))))
                    ? ((1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7356)) 
                              | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_26))))
                        ? 0x1bU : 0x1aU) : ((1U & (
                                                   (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7349)) 
                                                   | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_24))))
                                             ? 0x19U
                                             : 0x18U)))
            : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_ma___05FETC___05F_d7332)
                ? ((1U & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7333)) 
                           | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20))) 
                          & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21_1_BITS_62_TO_1_2_EQ_ma_train___05FETC___05F_d7336)) 
                             | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_21)))))
                    ? ((1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7340)) 
                              | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_22))))
                        ? 0x17U : 0x16U) : ((1U & (
                                                   (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7333)) 
                                                   | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_20))))
                                             ? 0x15U
                                             : 0x14U))
                : ((1U & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_ma_trai_ETC___05F_d7318)) 
                           | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16))) 
                          & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17_01_BITS_62_TO_1_02_EQ_ma_trai_ETC___05F_d7321)) 
                             | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_17)))))
                    ? ((1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7325)) 
                              | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_18))))
                        ? 0x13U : 0x12U) : ((1U & (
                                                   (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_ma_trai_ETC___05F_d7318)) 
                                                   | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_16))))
                                             ? 0x11U
                                             : 0x10U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_ma_t_ETC___05F_d7550 
        = ((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_ma_t_ETC___05F_d7269) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_ma_t_ETC___05F_d7284)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_ma_t_ETC___05F_d7300)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_ma___05FETC___05F_d7315)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ_ma___05FETC___05F_d7332)) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_20_6_BITS_62_TO_1_7_EQ_ma_tr_ETC___05F_d7347)) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_24_6_BITS_62_TO_1_7_EQ_ma_tr_ETC___05F_d7363)) 
           & (((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7364)) 
                 | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_28))) 
                & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29_1_BITS_62_TO_1_2_EQ_ma_train___05FETC___05F_d7367)) 
                   | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_29)))) 
               & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30_6_BITS_62_TO_1_7_EQ_ma_train___05FETC___05F_d7371)) 
                  | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_30)))) 
              & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_ma_train___05FETC___05F_d7463)) 
                 | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_31)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__IF_NOT_v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_m_ETC___05F_d7403 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_ma_t_ETC___05F_d7269) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_ma_t_ETC___05F_d7284))
            ? ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_ma_t_ETC___05F_d7300)
                ? ((1U & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_ma_trai_ETC___05F_d7301)) 
                           | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12))) 
                          & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13_21_BITS_62_TO_1_22_EQ_ma_trai_ETC___05F_d7304)) 
                             | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_13)))))
                    ? ((1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14_16_BITS_62_TO_1_17_EQ_ma_trai_ETC___05F_d7308)) 
                              | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_14))))
                        ? 0xfU : 0xeU) : ((1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_ma_trai_ETC___05F_d7301)) 
                                                 | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_12))))
                                           ? 0xdU : 0xcU))
                : ((1U & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_ma_train_ETC___05F_d7286)) 
                           | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8))) 
                          & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9_41_BITS_62_TO_1_42_EQ_ma_train_ETC___05F_d7289)) 
                             | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_9)))))
                    ? ((1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10_36_BITS_62_TO_1_37_EQ_ma_trai_ETC___05F_d7293)) 
                              | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_10))))
                        ? 0xbU : 0xaU) : ((1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_ma_train_ETC___05F_d7286)) 
                                                 | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8))))
                                           ? 9U : 8U)))
            : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_ma_t_ETC___05F_d7269)
                ? ((1U & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_ma_train_ETC___05F_d7270)) 
                           | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4))) 
                          & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_ma_train_ETC___05F_d7273)) 
                             | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)))))
                    ? ((1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_ma_train_ETC___05F_d7277)) 
                              | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6))))
                        ? 7U : 6U) : ((1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_ma_train_ETC___05F_d7270)) 
                                             | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4))))
                                       ? 5U : 4U)) : 
               ((1U & (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_ma_train_ETC___05F_d7255)) 
                        | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0))) 
                       & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_ma_train_ETC___05F_d7258)) 
                          | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)))))
                 ? ((1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_ma_train_ETC___05F_d7262)) 
                           | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2))))
                     ? 3U : 2U) : ((1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_ma_train_ETC___05F_d7255)) 
                                          | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0))))
                                    ? 1U : 0U))));
    if (vlTOPp->RST_N) {
        if (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_rl_clear_stall_in_decode_stage) 
             | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__CAN_FIRE_RL_decode_and_opfetch) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__eEpoch_read___05F8_CONCAT_wEpoch_read___05F9_0_EQ_IF_r_ETC___05F_d73)) 
                & (7U != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2_tx_tx_instrtype_to_stage3_enq_data))))) {
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__rg_microtrap 
                = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__rg_microtrap_D_IN;
        }
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__rg_microtrap = 0U;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__instance_fn_decode_2__DOT__instance_fn_decode_fn_4__DOT__fn_decode_fn_inst_BIT_27_OR_fn_decode_fn_inst___05FETC___05F_d8 
        = (1U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                  >> 5U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                            >> 6U)));
    if ((0x10000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__instance_fn_decode_2__DOT__fn_decode_mem_access___05F_d8 
            = ((0x8000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                ? ((0x4000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                    ? ((0x2000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                        ? 0U : ((0x1000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                                 ? 0U : (((9U == (0x7fU 
                                                  & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[2U] 
                                                      << 0x1dU) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                        >> 3U)))) 
                                          & (0U == 
                                             (7U & 
                                              ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                << 0xaU) 
                                               | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                  >> 0x16U)))))
                                          ? 5U : 0U)))
                    : 0U) : 0U);
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__instance_fn_decode_2__DOT__instance_fn_decode_immediate_9__DOT__CASE_fn_decode_immediate_inst_BITS_6_TO_2_0b10_ETC___05Fq1 
            = (0xffU & ((0x8000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                         ? ((0x4000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                             ? ((0x2000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                                 ? (- (IData)((1U & 
                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                >> 9U))))
                                 : ((0x1000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                                     ? (- (IData)((1U 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                      >> 9U))))
                                     : ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                         << 0xaU) | 
                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                         >> 0x16U))))
                             : ((0x2000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                                 ? ((0x1000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                                     ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                         << 0xaU) | 
                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                         >> 0x16U))
                                     : (- (IData)((1U 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                      >> 9U)))))
                                 : (- (IData)((1U & 
                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                >> 9U))))))
                         : (- (IData)((1U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                             >> 9U))))));
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__instance_fn_decode_2__DOT__fn_decode_mem_access___05F_d8 
            = ((0x8000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                ? ((0x4000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                    ? 0U : ((0x2000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                             ? ((0x1000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                                 ? 2U : 0U) : 1U)) : 
               ((0x4000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                 ? 0U : ((0x2000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                          ? ((0x1000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                              ? ((0x400000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                                  ? 4U : 3U) : 0U) : 0U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__instance_fn_decode_2__DOT__instance_fn_decode_immediate_9__DOT__CASE_fn_decode_immediate_inst_BITS_6_TO_2_0b10_ETC___05Fq1 
            = (0xffU & ((0x8000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                         ? ((0x4000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                             ? ((0x2000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                                 ? (- (IData)((1U & 
                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                >> 9U))))
                                 : ((0x1000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                                     ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                         << 0xaU) | 
                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                         >> 0x16U))
                                     : (- (IData)((1U 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                      >> 9U))))))
                             : ((0x2000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                                 ? ((0x1000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                                     ? 0U : (- (IData)(
                                                       (1U 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                           >> 9U)))))
                                 : (- (IData)((1U & 
                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                >> 9U))))))
                         : ((0x4000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                             ? ((0x2000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                                 ? (- (IData)((1U & 
                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                >> 9U))))
                                 : ((0x1000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U])
                                     ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                         << 0xaU) | 
                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                         >> 0x16U))
                                     : (- (IData)((1U 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                      >> 9U))))))
                             : (- (IData)((1U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                 >> 9U)))))));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__nlogical_pc___05Fh22984 
        = ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_meta_D_OUT[2U])) 
             << 0x39U) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_meta_D_OUT[1U])) 
                           << 0x19U) | ((QData)((IData)(
                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_meta_D_OUT[0U])) 
                                        >> 7U))) + 
           ((0x40000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_meta_D_OUT[2U])
             ? 2ULL : 4ULL));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__req_atomic_op___05Fh18774 
        = ((0x10U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_meta_D_OUT[2U] 
                     >> 6U)) | (0xfU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_meta_D_OUT[2U] 
                                        >> 0xdU)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__rg_eEpoch_read___05F16_CONCAT_rg_wEpoch_7_17_EQ_IF_ETC___05F_d120 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__rg_eEpoch) 
             << 1U) | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__rg_wEpoch)) 
           == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_meta_D_OUT[1U] 
                      << 0x1bU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_meta_D_OUT[0U] 
                                   >> 5U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sb_rs2id___05Fh5522 
        = (0xfU & ((0x10U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                    ? ((8U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                        ? ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                            ? ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[4U] 
                                        << 4U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                                  >> 0x1cU))
                                    : ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[4U] 
                                        << 8U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                                  >> 0x18U)))
                                : ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[4U] 
                                        << 0xcU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        >> 0x14U)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[4U] 
                                     << 0x10U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                                  >> 0x10U))))
                            : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[4U] 
                                        << 0x14U) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        >> 0xcU)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[4U] 
                                     << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                                  >> 8U)))
                                : ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[4U] 
                                        << 0x1cU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        >> 4U)) : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U])))
                        : ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                            ? ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        << 4U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                                  >> 0x1cU))
                                    : ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        << 8U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                                  >> 0x18U)))
                                : ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        << 0xcU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        >> 0x14U)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                     << 0x10U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                                  >> 0x10U))))
                            : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        << 0x14U) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        >> 0xcU)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                     << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                                  >> 8U)))
                                : ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        << 0x1cU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        >> 4U)) : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U]))))
                    : ((8U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                        ? ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                            ? ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        << 4U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                                  >> 0x1cU))
                                    : ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        << 8U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                                  >> 0x18U)))
                                : ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        << 0xcU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        >> 0x14U)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                     << 0x10U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                                  >> 0x10U))))
                            : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        << 0x14U) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        >> 0xcU)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                     << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                                  >> 8U)))
                                : ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        << 0x1cU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        >> 4U)) : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U])))
                        : ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                            ? ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        << 4U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U] 
                                                  >> 0x1cU))
                                    : ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        << 8U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U] 
                                                  >> 0x18U)))
                                : ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        << 0xcU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U] 
                                        >> 0x14U)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                     << 0x10U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U] 
                                                  >> 0x10U))))
                            : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        << 0x14U) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U] 
                                        >> 0xcU)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                     << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U] 
                                                  >> 8U)))
                                : ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        << 0x1cU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U] 
                                        >> 4U)) : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U]))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sb_rs1id___05Fh5521 
        = (0xfU & ((0x200U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                    ? ((0x100U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                        ? ((0x80U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                            ? ((0x40U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[4U] 
                                        << 4U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                                  >> 0x1cU))
                                    : ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[4U] 
                                        << 8U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                                  >> 0x18U)))
                                : ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[4U] 
                                        << 0xcU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        >> 0x14U)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[4U] 
                                     << 0x10U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                                  >> 0x10U))))
                            : ((0x40U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[4U] 
                                        << 0x14U) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        >> 0xcU)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[4U] 
                                     << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                                  >> 8U)))
                                : ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[4U] 
                                        << 0x1cU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        >> 4U)) : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U])))
                        : ((0x80U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                            ? ((0x40U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        << 4U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                                  >> 0x1cU))
                                    : ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        << 8U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                                  >> 0x18U)))
                                : ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        << 0xcU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        >> 0x14U)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                     << 0x10U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                                  >> 0x10U))))
                            : ((0x40U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        << 0x14U) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        >> 0xcU)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                     << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                                  >> 8U)))
                                : ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[3U] 
                                        << 0x1cU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        >> 4U)) : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U]))))
                    : ((0x100U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                        ? ((0x80U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                            ? ((0x40U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        << 4U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                                  >> 0x1cU))
                                    : ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        << 8U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                                  >> 0x18U)))
                                : ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        << 0xcU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        >> 0x14U)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                     << 0x10U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                                  >> 0x10U))))
                            : ((0x40U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        << 0x14U) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        >> 0xcU)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                     << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                                  >> 8U)))
                                : ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[2U] 
                                        << 0x1cU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        >> 4U)) : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U])))
                        : ((0x80U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                            ? ((0x40U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        << 4U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U] 
                                                  >> 0x1cU))
                                    : ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        << 8U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U] 
                                                  >> 0x18U)))
                                : ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        << 0xcU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U] 
                                        >> 0x14U)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                     << 0x10U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U] 
                                                  >> 0x10U))))
                            : ((0x40U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                ? ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        << 0x14U) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U] 
                                        >> 0xcU)) : 
                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                     << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U] 
                                                  >> 8U)))
                                : ((0x20U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))
                                    ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[1U] 
                                        << 0x1cU) | 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U] 
                                        >> 4U)) : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[0U]))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v___05Fh47367 
        = (3U & ((0xfU == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__valid___05Fh47370))
                  ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__replacement_random_r)
                  : ((8U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__valid___05Fh47370))
                      ? ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__valid___05Fh47370))
                          ? ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__valid___05Fh47370))
                              ? 0U : 1U) : 2U) : 3U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__phyaddr___05Fh45987 
        = ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                   >> 8U))) ? (IData)(
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                       >> 8U))
            : (0xfffffff8U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                       >> 0xbU)) << 3U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__CAN_FIRE_RL_rl_fillbuffer_check 
        = (((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                     >> 0x28U)) & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_core_request__DOT__empty_reg)) 
           & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_core_request__DOT__data0_reg[0U] 
                 >> 2U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__CAN_FIRE_RL_rl_ram_check 
        = (((((((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                         >> 0x28U)) & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_core_request__DOT__empty_reg)) 
               & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_core_request__DOT__data0_reg[0U] 
                     >> 2U))) & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__rg_handling_miss))) 
             & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__rg_performing_replay))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__rg_polling_mode))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mv_fbfull)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_tag_mv_read_response 
        = (((QData)((IData)((((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_tag__DOT__v_tags_3_ram_single_0__DOT__out_reg 
                               == (0xfffffU & (IData)(
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                       >> 0x14U)))) 
                              << 3U) | (((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_tag__DOT__v_tags_2_ram_single_0__DOT__out_reg 
                                          == (0xfffffU 
                                              & (IData)(
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                         >> 0x14U)))) 
                                         << 2U) | (
                                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_tag__DOT__v_tags_1_ram_single_0__DOT__out_reg 
                                                     == 
                                                     (0xfffffU 
                                                      & (IData)(
                                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                 >> 0x14U)))) 
                                                    << 1U) 
                                                   | ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_tag__DOT__v_tags_0_ram_single_0__DOT__out_reg 
                                                       == 
                                                       (0xfffffU 
                                                        & (IData)(
                                                                  (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                   >> 0x14U))))
                                                       ? 1U
                                                       : 0U)))))) 
            << 0x20U) | (QData)((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_tag__DOT__v_tags_0_ram_single_0__DOT__out_reg 
                                         << 0xcU))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__SEL_ARR_v_reg_valid_0_4_v_reg_valid_1_5_v_reg___05FETC___05F_d150 
        = ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                          >> 0x13U))) ? ((1U & (IData)(
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                        >> 0x12U)))
                                          ? ((1U & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                            >> 0x11U)))
                                              ? ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0x10U)))
                                                  ? 
                                                 ((1U 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                              >> 0xfU)))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_63)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_62))
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_61)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_60)))
                                                  : 
                                                 ((1U 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                              >> 0xfU)))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_59)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_58))
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_57)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_56))))
                                              : ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0x10U)))
                                                  ? 
                                                 ((1U 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                              >> 0xfU)))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_55)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_54))
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_53)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_52)))
                                                  : 
                                                 ((1U 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                              >> 0xfU)))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_51)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_50))
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_49)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_48)))))
                                          : ((1U & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                            >> 0x11U)))
                                              ? ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0x10U)))
                                                  ? 
                                                 ((1U 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                              >> 0xfU)))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_47)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_46))
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_45)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_44)))
                                                  : 
                                                 ((1U 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                              >> 0xfU)))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_43)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_42))
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_41)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_40))))
                                              : ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0x10U)))
                                                  ? 
                                                 ((1U 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                              >> 0xfU)))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_39)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_38))
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_37)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_36)))
                                                  : 
                                                 ((1U 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                              >> 0xfU)))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_35)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_34))
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_33)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_32))))))
            : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                              >> 0x12U))) ? ((1U & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                            >> 0x11U)))
                                              ? ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0x10U)))
                                                  ? 
                                                 ((1U 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                              >> 0xfU)))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_31)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_30))
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_29)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_28)))
                                                  : 
                                                 ((1U 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                              >> 0xfU)))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_27)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_26))
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_25)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_24))))
                                              : ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0x10U)))
                                                  ? 
                                                 ((1U 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                              >> 0xfU)))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_23)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_22))
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_21)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_20)))
                                                  : 
                                                 ((1U 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                              >> 0xfU)))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_19)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_18))
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_17)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_16)))))
                : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                  >> 0x11U))) ? ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0x10U)))
                                                  ? 
                                                 ((1U 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                              >> 0xfU)))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_15)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_14))
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_13)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_12)))
                                                  : 
                                                 ((1U 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                              >> 0xfU)))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_11)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_10))
                                                   : 
                                                  ((1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xeU)))
                                                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_9)
                                                    : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_8))))
                    : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                      >> 0x10U))) ? 
                       ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                       >> 0xfU))) ? 
                        ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                        >> 0xeU))) ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_7)
                          : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_6))
                         : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                           >> 0xeU)))
                             ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_5)
                             : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_4)))
                        : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                          >> 0xfU)))
                            ? ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                              >> 0xeU)))
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_3)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_2))
                            : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                              >> 0xeU)))
                                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_1)
                                : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v_reg_valid_0)))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__IF_v_fb_addr_1_57_BITS_31_TO_6_87_EQ_mav_polli_ETC___05F_d413 
        = ((((0x3ffffffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_1 
                            >> 6U)) == (0x3ffffffU 
                                        & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                   >> 0xeU)))) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_valid_1))
            ? ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                              >> 0xdU))) ? ((1U & (IData)(
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                           >> 0xcU)))
                                             ? ((1U 
                                                 & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                            >> 0xbU)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_15
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_14)
                                                 : 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_13
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_12))
                                             : ((1U 
                                                 & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                            >> 0xbU)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_11
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_10)
                                                 : 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_9
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_8)))
                : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                  >> 0xcU))) ? ((1U 
                                                 & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                            >> 0xbU)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_7
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_6)
                                                 : 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_5
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_4))
                    : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                      >> 0xbU))) ? 
                       ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                       >> 0xaU))) ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_3
                         : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_2)
                        : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                          >> 0xaU)))
                            ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_1
                            : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_1_0))))
            : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                              >> 0xdU))) ? ((1U & (IData)(
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                           >> 0xcU)))
                                             ? ((1U 
                                                 & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                            >> 0xbU)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_15
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_14)
                                                 : 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_13
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_12))
                                             : ((1U 
                                                 & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                            >> 0xbU)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_11
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_10)
                                                 : 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_9
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_8)))
                : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                  >> 0xcU))) ? ((1U 
                                                 & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                            >> 0xbU)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_7
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_6)
                                                 : 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_5
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_4))
                    : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                      >> 0xbU))) ? 
                       ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                       >> 0xaU))) ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_3
                         : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_2)
                        : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                          >> 0xaU)))
                            ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_1
                            : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_0_0)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__IF_v_fb_addr_0_56_BITS_31_TO_6_90_EQ_mav_polli_ETC___05F_d393 
        = ((((0x3ffffffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_0 
                            >> 6U)) == (0x3ffffffU 
                                        & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                   >> 0xeU)))) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_valid_0))
            ? 1U : 0U);
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULE_fn_pmp_look_ETC___05F_d64 
        = ((0x1fffffffU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                   >> 0xbU))) <= (0x1fffffffU 
                                                  & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[3U] 
                                                      << 0x1dU) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[2U] 
                                                        >> 3U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULE_fn_pmp_look_ETC___05F_d19 
        = ((0x1fffffffU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                   >> 0xbU))) <= (0x1fffffffU 
                                                  & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[1U] 
                                                      << 0x1dU) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[0U] 
                                                        >> 3U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULE_fn_pmp_look_ETC___05F_d41 
        = ((0x1fffffffU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                   >> 0xbU))) <= (0x1fffffffU 
                                                  & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[2U] 
                                                      << 0x1dU) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[1U] 
                                                        >> 3U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_handle_io_write_resp 
        = (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_io_resp__DOT__empty_reg)) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__memory_xactor_crg_wr_resp_full)) 
           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__memory_xactor_rg_wr_resp) 
              >> 2U));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_handle_dmem_line_write_resp 
        = (((~ ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_resp_rv) 
                >> 1U)) & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__memory_xactor_crg_wr_resp_full)) 
           & (~ ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__memory_xactor_rg_wr_resp) 
                 >> 2U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_handle_io_read_response 
        = (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_io_resp__DOT__empty_reg)) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__memory_xactor_crg_rd_data_full)) 
           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__memory_xactor_rg_rd_data[2U] 
              >> 3U));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_handle_dmem_line_resp 
        = (((~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_rd_resp_rv[2U] 
                >> 2U)) & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__memory_xactor_crg_rd_data_full)) 
           & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__memory_xactor_rg_rd_data[2U] 
                 >> 3U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue_ENQ 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__WILL_FIRE_RL_rl_itlb_req_to_ptwalk) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_dtlb_req_to_ptwalk));
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__WILL_FIRE_RL_rl_itlb_req_to_ptwalk) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue_D_IN[0U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__ff_request_to_ptw__DOT__data0_reg[0U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue_D_IN[1U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__ff_request_to_ptw__DOT__data0_reg[1U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue_D_IN[2U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__ff_request_to_ptw__DOT__data0_reg[2U];
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue_D_IN[0U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_request_to_ptw__DOT__data0_reg[0U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue_D_IN[1U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_request_to_ptw__DOT__data0_reg[1U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue_D_IN[2U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_request_to_ptw__DOT__data0_reg[2U];
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULT_IF_fn_pmp_l_ETC___05F_d62 
        = ((0x1fffffffU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                   >> 0xbU))) < (0x1fffffffU 
                                                 & (((1U 
                                                      == 
                                                      (3U 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                          >> 0x13U)))
                                                      ? 
                                                     ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[2U] 
                                                       << 0x1dU) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[1U] 
                                                         >> 3U))
                                                      : 
                                                     ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[3U] 
                                                       << 0x1dU) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[2U] 
                                                         >> 3U))) 
                                                    & ((3U 
                                                        == 
                                                        (3U 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                            >> 0x13U)))
                                                        ? 
                                                       (~ 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh1138 
                                                         & (~ 
                                                            ((IData)(1U) 
                                                             + vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh1138))))
                                                        : 0x1fffffffU))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULT_IF_fn_pmp_l_ETC___05F_d17 
        = ((0x1fffffffU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                   >> 0xbU))) < (0x1fffffffU 
                                                 & (((1U 
                                                      == 
                                                      (3U 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                          >> 3U)))
                                                      ? 0U
                                                      : 
                                                     ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[1U] 
                                                       << 0x1dU) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[0U] 
                                                         >> 3U))) 
                                                    & ((3U 
                                                        == 
                                                        (3U 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                            >> 3U)))
                                                        ? 
                                                       (~ 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh409 
                                                         & (~ 
                                                            ((IData)(1U) 
                                                             + vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh409))))
                                                        : 0x1fffffffU))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULT_IF_fn_pmp_l_ETC___05F_d39 
        = ((0x1fffffffU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                   >> 0xbU))) < (0x1fffffffU 
                                                 & (((1U 
                                                      == 
                                                      (3U 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                          >> 0xbU)))
                                                      ? 
                                                     ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[1U] 
                                                       << 0x1dU) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[0U] 
                                                         >> 3U))
                                                      : 
                                                     ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[2U] 
                                                       << 0x1dU) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[1U] 
                                                         >> 3U))) 
                                                    & ((3U 
                                                        == 
                                                        (3U 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                            >> 0xbU)))
                                                        ? 
                                                       (~ 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh918 
                                                         & (~ 
                                                            ((IData)(1U) 
                                                             + vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh918))))
                                                        : 0x1fffffffU))));
    if (vlTOPp->RST_N) {
        if ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_dmem_burst_write_data) 
              & (7U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__rg_burst_count))) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__WILL_FIRE_RL_rl_handle_dmem_write_request))) {
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__wr_write_req 
                = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__MUX_wr_write_req_write_1___05FSEL_1)
                    ? 0ULL : (0x100000000ULL | (QData)((IData)(
                                                               ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0x11U] 
                                                                 << 0x15U) 
                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0x10U] 
                                                                   >> 0xbU))))));
        }
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__wr_write_req = 0ULL;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__MUX_memory_xactor_rg_rd_addr_write_1___05FVAL_1 
        = (0x2000000000000000ULL | (((QData)((IData)(
                                                     ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_io_request_D_OUT[3U] 
                                                       << 0x1cU) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_io_request_D_OUT[2U] 
                                                         >> 4U)))) 
                                     << 0x1dU) | (QData)((IData)(
                                                                 ((0xc0000U 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_io_request_D_OUT[0U] 
                                                                      << 0x12U)) 
                                                                  | (0x100U 
                                                                     & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv) 
                                                                        << 7U)))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__NOT_ptwalk_ff_req_queue_first___05F09_BITS_1_TO_0___05FETC___05F_d435 
        = (1U & (((((0U != (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                       >> 0xdU)) | ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                     >> 0xfU) & (IData)(
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                                                         >> 0x12U)))) 
                  & ((((3U != (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                       | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                             >> 0xfU))) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                           >> 0x10U)) 
                     | (0U != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv)))) 
                 & (((((((3U != (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                         | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                               >> 0xfU))) | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                >> 0x10U))) 
                       | (1U != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv))) 
                      & ((3U != (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                         | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                            >> 0xfU))) & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                          >> 0x12U)) 
                    & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                        >> 0x13U) | ((2U != (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                     & (1U != (3U & 
                                               vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])))))));
    if ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                       >> 0x10U)))) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__priv___05Fh3170 
            = (3U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                             >> 0xaU)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__priv___05Fh2553 
            = (3U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                             >> 0xaU)));
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__priv___05Fh3170 
            = (3U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__priv___05Fh2553 
            = (3U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5509 
        = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_misa_mxl_warl)) 
            << 0x3eU) | (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_misa_extensions_warl)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_sbread_mv_csr_misa 
        = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_misa_mxl_warl)) 
            << 0x3eU) | (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_misa_extensions_warl)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__NOT_grp1_rg_mideleg_warl_48_SRL_mav_upd_on_tra_ETC___05F_d683 
        = (1U & ((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mideleg_warl_48_SRL_mav_upd_on_trap_ca_ETC___05F_d670)) 
                   & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_medeleg_warl_49_SRL_mav_upd_on_trap_ca_ETC___05F_d675))) 
                  | (0U != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv))) 
                 | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_misa_extensions_warl 
                       >> 0xdU))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__NOT_grp1_rg_mideleg_warl_48_SRL_mav_upd_on_tra_ETC___05F_d698 
        = (1U & ((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mideleg_warl_48_SRL_mav_upd_on_trap_ca_ETC___05F_d670)) 
                   & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_medeleg_warl_49_SRL_mav_upd_on_trap_ca_ETC___05F_d675))) 
                  | (1U < (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv))) 
                 | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_misa_extensions_warl 
                       >> 0x12U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mideleg_warl_48_SRL_mav_upd_on_trap_ca_ETC___05F_d689 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mideleg_warl_48_SRL_mav_upd_on_trap_ca_ETC___05F_d670) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_medeleg_warl_49_SRL_mav_upd_on_trap_ca_ETC___05F_d675)) 
            & (1U >= (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv))) 
           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_misa_extensions_warl 
              >> 0x12U));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__v___05Fh13116 
        = (0x7fffffffffffffffULL & ((1U == (3U & ((
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[1U] 
                                                   << 0x15U) 
                                                  | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[0U] 
                                                     >> 0xbU))))
                                     ? (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_sepc_warl 
                                        >> 1U) : (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mepc_warl 
                                                  >> 1U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
        = ((0xfffffff8U & ((IData)((((QData)((IData)(
                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[2U])) 
                                     << 0x2fU) | (((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[1U])) 
                                                   << 0xfU) 
                                                  | ((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[0U])) 
                                                     >> 0x11U)))) 
                           << 3U)) | ((6U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[0U] 
                                             << 1U)) 
                                      | (1U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_fuid_D_OUT[0U] 
                                               >> 9U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
        = ((7U & ((IData)((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[2U])) 
                            << 0x2fU) | (((QData)((IData)(
                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[1U])) 
                                          << 0xfU) 
                                         | ((QData)((IData)(
                                                            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[0U])) 
                                            >> 0x11U)))) 
                  >> 0x1dU)) | (0xfffffff8U & ((IData)(
                                                       ((((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[2U])) 
                                                          << 0x2fU) 
                                                         | (((QData)((IData)(
                                                                             vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[1U])) 
                                                             << 0xfU) 
                                                            | ((QData)((IData)(
                                                                               vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[0U])) 
                                                               >> 0x11U))) 
                                                        >> 0x20U)) 
                                               << 3U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U] 
        = ((0x7ff8U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[0U]) 
           | (7U & ((IData)(((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[2U])) 
                               << 0x2fU) | (((QData)((IData)(
                                                             vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[1U])) 
                                             << 0xfU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[0U])) 
                                               >> 0x11U))) 
                             >> 0x20U)) >> 0x1dU)));
    if (vlTOPp->RST_N) {
        if ((0xcU == (0x1dU & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_connect_ena_8) 
                                << 3U) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_connect_ena_data_8) 
                                           << 2U) | 
                                          (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__hasodata) 
                                            << 1U) 
                                           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__ring_empty))))))) {
            if ((6U >= (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__head))) {
                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[0U] 
                    = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr
                    [vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__head][0U];
                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[1U] 
                    = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr
                    [vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__head][1U];
                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[2U] 
                    = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr
                    [vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__head][2U];
            } else {
                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[0U] = 0U;
                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[1U] = 0U;
                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[2U] = 0U;
            }
        } else {
            if ((0xdU == (0x1dU & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_connect_ena_8) 
                                    << 3U) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_connect_ena_data_8) 
                                               << 2U) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__hasodata) 
                                                  << 1U) 
                                                 | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__ring_empty))))))) {
                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[0U] 
                    = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3_tx_tx_systemout_to_stage4_enq_data[0U];
                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[1U] 
                    = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3_tx_tx_systemout_to_stage4_enq_data[1U];
                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[2U] 
                    = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3_tx_tx_systemout_to_stage4_enq_data[2U];
            } else {
                if ((8U == (0x1dU & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_connect_ena_8) 
                                      << 3U) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_connect_ena_data_8) 
                                                 << 2U) 
                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__hasodata) 
                                                    << 1U) 
                                                   | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__ring_empty))))))) {
                    if ((6U >= (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__head))) {
                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[0U] 
                            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr
                            [vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__head][0U];
                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[1U] 
                            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr
                            [vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__head][1U];
                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[2U] 
                            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr
                            [vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__head][2U];
                    } else {
                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[0U] = 0U;
                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[1U] = 0U;
                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[2U] = 0U;
                    }
                } else {
                    if ((4U == (0x1eU & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_connect_ena_8) 
                                          << 3U) | 
                                         (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_connect_ena_data_8) 
                                           << 2U) | 
                                          (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__hasodata) 
                                            << 1U) 
                                           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__ring_empty))))))) {
                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[0U] 
                            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3_tx_tx_systemout_to_stage4_enq_data[0U];
                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[1U] 
                            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3_tx_tx_systemout_to_stage4_enq_data[1U];
                        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[2U] 
                            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3_tx_tx_systemout_to_stage4_enq_data[2U];
                    }
                }
            }
        }
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1_D_OUT[2U] = 0U;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__next_head 
        = ((6U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__head))
            ? 0U : (7U & ((IData)(1U) + (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__head))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__CAN_FIRE_RL_rl_writeback_system 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_fuid__DOT__hasodata) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout__DOT__hasodata)) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_commitlog__DOT__hasodata)) 
           & (1U == (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_fuid_D_OUT[0U])));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_awfifo_DEQ 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_awfifo__DOT__empty_reg) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_crg_wr_addr_full_port1___05Fread)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_wfifo_DEQ 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_wfifo__DOT__empty_reg) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_crg_wr_data_full_port1___05Fread)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_rd_addr_full_port1___05Fread 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4_err_rl_receive_read_request)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_rd_addr_full));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_arfifo__DOT__data0_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_arfifo__DOT__data0_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_arfifo__DOT__empty_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_arfifo__DOT__empty_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_read_request_burst 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_state) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_capture_response_port1___05Fread)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_read_request 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_rd_addr_full) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_state))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_capture_response_port1___05Fread)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__address___05Fh2718 
        = ((0U == (3U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_req 
                                 >> 0x10U)))) ? (IData)(
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_req 
                                                         >> 0x1dU))
            : ((1U == (3U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_req 
                                     >> 0x10U)))) ? vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__new_address___05Fh2788
                : (((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_req 
                             >> 0x1dU)) & ((IData)(0xffffffffU) 
                                           << (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__x___05Fh2833))) 
                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__new_address___05Fh2788 
                      & (~ ((IData)(0xffffffffU) << (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__x___05Fh2833)))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_arfifo__DOT__data0_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_arfifo__DOT__data0_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_arfifo__DOT__empty_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_arfifo__DOT__empty_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__address___05Fh2313 
        = ((0U == (3U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_rd_req 
                                 >> 0x10U)))) ? (IData)(
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_rd_req 
                                                         >> 0x1dU))
            : ((1U == (3U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_rd_req 
                                     >> 0x10U)))) ? vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__new_address___05Fh2383
                : (((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_rd_req 
                             >> 0x1dU)) & ((IData)(0xffffffffU) 
                                           << (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__x___05Fh2428))) 
                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__new_address___05Fh2383 
                      & (~ ((IData)(0xffffffffU) << (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__x___05Fh2428)))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo_DEQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__WILL_FIRE_RL_rl_write_frm_axi) 
            & (4U >= (0xffU & ((IData)(1U) << (7U & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_awfifo__DOT__data0_reg 
                                                             >> 0x12U))))))) 
           | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_send_wr_burst_req) 
              & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count) 
                  == (0xffU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_burst) 
                               - (IData)(4U)))) | (0U 
                                                   == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_burst)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_accum_mask_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_read_response_to_axi)
            ? ((0xf0U & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_accum_mask) 
                         << 4U)) | (0xfU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_accum_mask) 
                                            >> 4U)))
            : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_read_frm_axi)
                ? ((4U >= (0xffU & ((IData)(1U) << 
                                    (7U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_arfifo__DOT__data0_reg 
                                                   >> 0x12U))))))
                    ? 0xffU : 0xfU) : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__WILL_FIRE_RL_rl_write_frm_axi)
                                        ? ((4U >= (0xffU 
                                                   & ((IData)(1U) 
                                                      << 
                                                      (7U 
                                                       & (IData)(
                                                                 (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_awfifo__DOT__data0_reg 
                                                                  >> 0x12U))))))
                                            ? 0xffU
                                            : 0xfU)
                                        : 0U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_req_beat_D_IN 
        = (0xffU & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__MUX_rg_child_req_count_write_1___05FPSEL_1) 
                     & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count) 
                         == (0xffU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_burst) 
                                      - (IData)(4U)))) 
                        | (0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_burst))))
                     ? ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_req_beat) 
                        - (IData)(1U)) : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_read_frm_axi)
                                           ? ((4U >= 
                                               (0xffU 
                                                & ((IData)(1U) 
                                                   << 
                                                   (7U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_arfifo__DOT__data0_reg 
                                                               >> 0x12U))))))
                                               ? (IData)(
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_arfifo__DOT__data0_reg 
                                                          >> 0x15U))
                                               : ((IData)(1U) 
                                                  + (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_arfifo__DOT__data0_reg 
                                                             >> 0x15U))))
                                           : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__WILL_FIRE_RL_rl_write_frm_axi)
                                               ? ((4U 
                                                   >= 
                                                   (0xffU 
                                                    & ((IData)(1U) 
                                                       << 
                                                       (7U 
                                                        & (IData)(
                                                                  (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_awfifo__DOT__data0_reg 
                                                                   >> 0x12U))))))
                                                   ? (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_awfifo__DOT__data0_reg 
                                                              >> 0x15U))
                                                   : 
                                                  ((IData)(1U) 
                                                   + (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_awfifo__DOT__data0_reg 
                                                              >> 0x15U))))
                                               : 0U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_rfifo_ENQ 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_read_response_to_axi) 
           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_res_count_07_EQ_rg_child_burst_66___05F_d308) 
              | (0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_burst))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_bfifo_ENQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_write_response_to_axi) 
            & (1U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_resp_beat))) 
           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_res_count_07_EQ_rg_child_burst_66___05F_d308) 
              | (0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_burst))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_res_count_D_IN 
        = (0xffU & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__MUX_rg_child_res_count_write_1___05FPSEL_1) 
                     & (0U != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_burst)))
                     ? ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_res_count_07_EQ_rg_child_burst_66___05F_d308)
                         ? 4U : ((IData)(4U) + (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_res_count)))
                     : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_read_frm_axi)
                         ? ((4U >= (0xffU & ((IData)(1U) 
                                             << (7U 
                                                 & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_arfifo__DOT__data0_reg 
                                                            >> 0x12U))))))
                             ? 0U : 4U) : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__WILL_FIRE_RL_rl_write_frm_axi)
                                            ? ((4U 
                                                >= 
                                                (0xffU 
                                                 & ((IData)(1U) 
                                                    << 
                                                    (7U 
                                                     & (IData)(
                                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_awfifo__DOT__data0_reg 
                                                                >> 0x12U))))))
                                                ? 0U
                                                : 4U)
                                            : 0U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_resp_beat_D_IN 
        = (0xffU & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__MUX_rg_child_res_count_write_1___05FPSEL_1) 
                     & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_res_count_07_EQ_rg_child_burst_66___05F_d308) 
                        | (0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_burst))))
                     ? ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_resp_beat) 
                        - (IData)(1U)) : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_read_frm_axi)
                                           ? ((IData)(1U) 
                                              + (IData)(
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_arfifo__DOT__data0_reg 
                                                         >> 0x15U)))
                                           : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__WILL_FIRE_RL_rl_write_frm_axi)
                                               ? ((IData)(1U) 
                                                  + (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_awfifo__DOT__data0_reg 
                                                             >> 0x15U)))
                                               : 0U))));
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count_69_EQ_rg_child_burst_66___05F_d170) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__x___05Fh12471 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__data0_reg[2U])) 
                << 0x37U) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__data0_reg[1U])) 
                              << 0x17U) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__data0_reg[0U])) 
                                           >> 9U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__x___05Fh12498 
            = (0xffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__data0_reg[1U] 
                         << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__data0_reg[0U] 
                                      >> 1U)));
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__x___05Fh12471 
            = ((0x3fU >= ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count) 
                          << 3U)) ? ((((QData)((IData)(
                                                       vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__data0_reg[2U])) 
                                       << 0x37U) | 
                                      (((QData)((IData)(
                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__data0_reg[1U])) 
                                        << 0x17U) | 
                                       ((QData)((IData)(
                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__data0_reg[0U])) 
                                        >> 9U))) >> 
                                     ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count) 
                                      << 3U)) : 0ULL);
        vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__x___05Fh12498 
            = (0xffU & ((7U >= (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count))
                         ? ((0xffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__data0_reg[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_wfifo__DOT__data0_reg[0U] 
                                       >> 1U))) >> (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count))
                         : 0U));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_rd_request_D_IN 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_send_rd_burst_req) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count_69_EQ_rg_child_burst_66___05F_d170))
            ? (((QData)((IData)((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_rd_request 
                                               >> 0x3dU))))) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__new_address___05Fh4593)) 
                              << 0x1dU) | (QData)((IData)(
                                                          (0x1fffffffU 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_rd_request))))))
            : vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_arfifo__DOT__data0_reg);
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_wr_request_D_IN 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_send_wr_burst_req) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count_69_EQ_rg_child_burst_66___05F_d170))
            ? (((QData)((IData)((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_wr_request 
                                               >> 0x3dU))))) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__new_address___05Fh11793)) 
                              << 0x1dU) | (QData)((IData)(
                                                          (0x1fffffffU 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_wr_request))))))
            : vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_awfifo__DOT__data0_reg);
    vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count_D_IN 
        = (0xffU & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__MUX_rg_child_req_count_write_1___05FPSEL_1) 
                     & ((0U != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_burst)) 
                        | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count_69_EQ_rg_child_burst_66___05F_d170))))
                     ? ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count_69_EQ_rg_child_burst_66___05F_d170)
                         ? 4U : ((IData)(4U) + (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count)))
                     : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__CAN_FIRE_RL_rl_read_frm_axi)
                         ? ((4U >= (0xffU & ((IData)(1U) 
                                             << (7U 
                                                 & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_arfifo__DOT__data0_reg 
                                                            >> 0x12U))))))
                             ? 0U : 4U) : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__WILL_FIRE_RL_rl_write_frm_axi)
                                            ? ((4U 
                                                >= 
                                                (0xffU 
                                                 & ((IData)(1U) 
                                                    << 
                                                    (7U 
                                                     & (IData)(
                                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__axi_xactor_f_awfifo__DOT__data0_reg 
                                                                >> 0x12U))))))
                                                ? 0U
                                                : 4U)
                                            : 0U))));
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count_69_EQ_rg_child_burst_66___05F_d170) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__apb_request_paddr___05Fh12461 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__new_address___05Fh11793;
        vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__v___05Fh4598 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__new_address___05Fh4593;
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__apb_request_paddr___05Fh12461 
            = ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_wr_request 
                        >> 0x1dU)) + (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count));
        vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__v___05Fh4598 
            = ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_rd_request 
                        >> 0x1dU)) + (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bridge__DOT__rg_child_req_count));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_2_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_2)
            ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_7)
                     ? 1U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_12)
                              ? 2U : 0U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_2_ENQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_2) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_7)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_12));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_arfifo_ENQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_2) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_7)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_12));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_arfifo_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_2)
            ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_arfifo__DOT__data0_reg
            : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_7)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_12)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg
                    : 0ULL)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_0_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave)
            ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_5)
                     ? 1U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_10)
                              ? 2U : 0U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_0_ENQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_5)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_10));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_arfifo_ENQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_5)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_10));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_arfifo_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave)
            ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_arfifo__DOT__data0_reg
            : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_5)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_10)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg
                    : 0ULL)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_4_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_4)
            ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_9)
                     ? 1U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_14)
                              ? 2U : 0U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_4_ENQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_4) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_9)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_14));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_arfifo_ENQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_4) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_9)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_14));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_arfifo_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_4)
            ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_arfifo__DOT__data0_reg
            : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_9)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_14)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg
                    : 0ULL)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_1_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_1)
            ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_6)
                     ? 1U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_11)
                              ? 2U : 0U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_rd_route_info_1_ENQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_1) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_6)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_11));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_arfifo_ENQ 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_1) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_6)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_11));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_2_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_10)
            ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_11)
                     ? 1U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_12)
                              ? 2U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_14)
                                       ? 4U : 0U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_rd_route_info_2_ENQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_10) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_11)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_12)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_14));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo_DEQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_14) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_12)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_11)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_10));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_arfifo_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_1)
            ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_arfifo__DOT__data0_reg
            : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_6)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_arfifo__DOT__data0_reg
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_rd_xaction_master_to_slave_11)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_arfifo__DOT__data0_reg
                    : 0ULL)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__MUX_rg_start_address_write_1___05FSEL_2 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__CAN_FIRE_RL_send_request) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__rg_start_address_1_ULT_rg_end_address_8___05F_d39));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_wfifo_DEQ 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_wfifo__DOT__empty_reg) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_crg_wr_data_full_port1___05Fread)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_crg_wr_addr_full_port1___05Fread 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__CAN_FIRE_RL_configure_registers)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_crg_wr_addr_full));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_awfifo__DOT__data0_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_awfifo__DOT__data0_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_awfifo__DOT__empty_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_awfifo__DOT__empty_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_wfifo_DEQ 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_wfifo__DOT__empty_reg) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_wr_data_full_port1___05Fread)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_wr_addr_full_port1___05Fread 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4_err_rl_receive_write_request)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_wr_addr_full));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_awfifo__DOT__data0_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_awfifo__DOT__data0_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_awfifo__DOT__empty_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_awfifo__DOT__empty_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_wfifo_DEQ 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_wfifo__DOT__empty_reg) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_wr_data_full_port1___05Fread)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_wr_addr_full_port1___05Fread 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_write_request)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_wr_addr_full));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_awfifo__DOT__data0_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_awfifo__DOT__data0_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_awfifo__DOT__empty_reg 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_awfifo__DOT__empty_reg;
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_response_rv_port1___05Fread 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__CAN_FIRE_RL_clint_rl_pop_apb_req)
            ? (0x200000000ULL | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__resp_prdata___05Fh10648)) 
                                  << 1U) | (QData)((IData)(
                                                           ((((0U 
                                                               != 
                                                               (0x1fffffffU 
                                                                & ((((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                                                                      << 0x18U) 
                                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                                                        >> 8U)) 
                                                                    - (IData)(0x2000000U)) 
                                                                   >> 3U))) 
                                                              | (0U 
                                                                 != 
                                                                 (3U 
                                                                  & ((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                                                                      << 0x18U) 
                                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                                                        >> 8U))))) 
                                                             & (0x800U 
                                                                != 
                                                                (0x1fffffffU 
                                                                 & ((((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                                                                       << 0x18U) 
                                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                                                         >> 8U)) 
                                                                     - (IData)(0x2000000U)) 
                                                                    >> 3U)))) 
                                                            & (0x17ffU 
                                                               != 
                                                               (0x1fffffffU 
                                                                & ((((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[2U] 
                                                                      << 0x18U) 
                                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_request_D_OUT[1U] 
                                                                        >> 8U)) 
                                                                    - (IData)(0x2000000U)) 
                                                                   >> 3U))))))))
            : vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_s_xactor_ff_response_rv);
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__y___05Fh4834 
        = (1U & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_msip_inner_reg) 
                 & (~ (- (IData)((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70)))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh4833 
        = (0xffU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d66) 
                    & (- (IData)((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh5894 
        = (0xffU & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d66 
                             >> 0x38U)) & (- (IData)(
                                                     (1U 
                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                         >> 7U))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh6478 
        = (0xffU & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d66 
                             >> 0x30U)) & (- (IData)(
                                                     (1U 
                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                         >> 6U))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh6617 
        = (0xffU & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d66 
                             >> 0x28U)) & (- (IData)(
                                                     (1U 
                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                         >> 5U))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh6756 
        = (0xffU & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d66 
                             >> 0x20U)) & (- (IData)(
                                                     (1U 
                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                         >> 4U))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh6895 
        = (0xffU & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d66 
                             >> 0x18U)) & (- (IData)(
                                                     (1U 
                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                         >> 3U))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh7034 
        = (0xffU & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d66 
                             >> 0x10U)) & (- (IData)(
                                                     (1U 
                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                         >> 2U))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh7173 
        = (0xffU & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d66 
                             >> 8U)) & (- (IData)((1U 
                                                   & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                      >> 1U))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__MUX_rg_ptw_state_write_1___05FSEL_1 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_ptwalk_resp_to_dtlb) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_ptwalk_resp_to_itlb));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__rg_replace_D_IN 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_ptwalk_resp_to_itlb) 
            & (~ (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_response__DOT__data0_reg 
                          >> 7U)))) ? (3U & ((IData)(1U) 
                                             + (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__itlb__DOT__rg_replace)))
            : 0U);
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_2) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_2_D_IN = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_awfifo_D_IN 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_awfifo__DOT__data0_reg;
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_2_D_IN 
            = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_7)
                ? 1U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_12)
                         ? 2U : 0U));
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_2_f_awfifo_D_IN 
            = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_7)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_12)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg
                    : 0ULL));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_2_enqw_whas 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_2) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_7)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_12));
    vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh7299 = 
        ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_2)
          ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_7)
                   ? 1U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_12)
                            ? 2U : 0U)));
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_0_D_IN = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_awfifo_D_IN 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_awfifo__DOT__data0_reg;
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_0_D_IN 
            = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_5)
                ? 1U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_10)
                         ? 2U : 0U));
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_awfifo_D_IN 
            = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_5)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_10)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg
                    : 0ULL));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_0_enqw_whas 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_5)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_10));
    vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh6709 = 
        ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave)
          ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_5)
                   ? 1U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_10)
                            ? 2U : 0U)));
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_3) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_3_D_IN = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_awfifo_D_IN 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_awfifo__DOT__data0_reg;
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_3_D_IN 
            = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_8)
                ? 1U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_13)
                         ? 2U : 0U));
        vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_awfifo_D_IN 
            = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_8)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_13)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg
                    : 0ULL));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_3_enqw_whas 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_3) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_8)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_13));
    vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh7593 = 
        ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_3)
          ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_8)
                   ? 1U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_13)
                            ? 2U : 0U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__x_first___05Fh5947 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_1_ff__DOT__empty_reg)
            ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_1_ff__DOT__data0_reg)
            : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh5915));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wr_route_info_4_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_4)
            ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_9)
                     ? 1U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_14)
                              ? 2U : 0U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wr_route_info_2_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_10)
            ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_12)
                     ? 2U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_13)
                              ? 3U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_14)
                                       ? 4U : 0U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo_DEQ 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_14) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_13)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_12)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_10));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_awfifo_D_IN 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_4)
            ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_0_f_awfifo__DOT__data0_reg
            : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_9)
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_awfifo__DOT__data0_reg
                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_14)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_2_f_awfifo__DOT__data0_reg
                    : 0ULL)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_4_enqw_whas 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_4) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_9)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_14));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_2_enqw_whas 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_10) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_12)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_13)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_14));
    vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh7887 = 
        ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_4)
          ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_9)
                   ? 1U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_14)
                            ? 2U : 0U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh6209 = 
        ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_10)
          ? 0U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_12)
                   ? 2U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_13)
                            ? 3U : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_axi4fabric_rl_wr_xaction_master_to_slave_14)
                                     ? 4U : 0U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_connect_ena_13 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_mbox_out_ff__DOT__hasodata) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_connect_ena_data_13)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage4__DOT__CAN_FIRE_RL_rl_capture_muldiv));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__mul___DOT__CAN_FIRE_RL_rl_perform_mul_0 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__mul___DOT__rg_valid_in_0__DOT__empty_reg) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__mul___DOT__rg_valid_out_0_FULL_N));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d6861 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                >> 1U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                              >> 1U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                               >> 1U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                 >> 1U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                  >> 1U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                    >> 1U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                     >> 1U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                       >> 1U))) 
                                                | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d6853)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__hit_entry_target___05Fh10186 
        = (((QData)((IData)((((0x80000000U & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                << 0x1fU) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[2U] 
                                                  << 0x1cU)) 
                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                  << 0x1fU) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[2U] 
                                                    << 0x1cU)))) 
                              | ((0x80000000U & (((
                                                   ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                   << 0x1fU) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[2U] 
                                                     << 0x1cU)) 
                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                     << 0x1fU) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[2U] 
                                                       << 0x1cU)))) 
                                 | ((0x80000000U & 
                                     (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                        << 0x1fU) & 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[2U] 
                                        << 0x1cU)) 
                                      | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                          << 0x1fU) 
                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[2U] 
                                            << 0x1cU)))) 
                                    | ((0x80000000U 
                                        & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                             << 0x1fU) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[2U] 
                                               << 0x1cU)) 
                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                               << 0x1fU) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[2U] 
                                                 << 0x1cU)))) 
                                       | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d336) 
                                          << 0x1fU))))) 
                             | (((0xc0000000U & (((
                                                   ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                   << 0x1eU) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[2U] 
                                                     << 0x1cU)) 
                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                     << 0x1eU) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[2U] 
                                                       << 0x1cU)))) 
                                 | ((0xc0000000U & 
                                     (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                        << 0x1eU) & 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[2U] 
                                        << 0x1cU)) 
                                      | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                          << 0x1eU) 
                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[2U] 
                                            << 0x1cU)))) 
                                    | ((0xc0000000U 
                                        & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                             << 0x1eU) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[2U] 
                                               << 0x1cU)) 
                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                               << 0x1eU) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[2U] 
                                                 << 0x1cU)))) 
                                       | ((0xc0000000U 
                                           & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                << 0x1eU) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[2U] 
                                                  << 0x1cU)) 
                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                  << 0x1eU) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[2U] 
                                                    << 0x1cU)))) 
                                          | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d431) 
                                             << 0x1eU))))) 
                                | (((0xe0000000U & 
                                     (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                        << 0x1dU) & 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[2U] 
                                        << 0x1cU)) 
                                      | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                          << 0x1dU) 
                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[2U] 
                                            << 0x1cU)))) 
                                    | ((0xe0000000U 
                                        & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                             << 0x1dU) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[2U] 
                                               << 0x1cU)) 
                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                               << 0x1dU) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[2U] 
                                                 << 0x1cU)))) 
                                       | ((0xe0000000U 
                                           & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                << 0x1dU) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[2U] 
                                                  << 0x1cU)) 
                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                  << 0x1dU) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[2U] 
                                                    << 0x1cU)))) 
                                          | ((0xe0000000U 
                                              & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                   << 0x1dU) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[2U] 
                                                     << 0x1cU)) 
                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                     << 0x1dU) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[2U] 
                                                       << 0x1cU)))) 
                                             | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d527) 
                                                << 0x1dU))))) 
                                   | (((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                          & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[2U]) 
                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                            & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[2U])) 
                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                             & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[2U]) 
                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                               & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[2U])) 
                                           | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[2U]) 
                                               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                  & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[2U])) 
                                              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[2U]) 
                                                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                     & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[2U])) 
                                                 | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d622))))) 
                                       << 0x1cU) | 
                                      (((0x8000000U 
                                         & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                              << 0x1bU) 
                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                >> 4U)) 
                                            | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                << 0x1bU) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                  >> 4U)))) 
                                        | ((0x8000000U 
                                            & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                 << 0x1bU) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                   >> 4U)) 
                                               | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                   << 0x1bU) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                     >> 4U)))) 
                                           | ((0x8000000U 
                                               & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                    << 0x1bU) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                      >> 4U)) 
                                                  | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                      << 0x1bU) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                        >> 4U)))) 
                                              | ((0x8000000U 
                                                  & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                       << 0x1bU) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                         >> 4U)) 
                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                         << 0x1bU) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                           >> 4U)))) 
                                                 | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d718) 
                                                    << 0x1bU))))) 
                                       | (((0xc000000U 
                                            & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                 << 0x1aU) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                   >> 4U)) 
                                               | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                   << 0x1aU) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                     >> 4U)))) 
                                           | ((0xc000000U 
                                               & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                    << 0x1aU) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                      >> 4U)) 
                                                  | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                      << 0x1aU) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                        >> 4U)))) 
                                              | ((0xc000000U 
                                                  & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                       << 0x1aU) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                         >> 4U)) 
                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                         << 0x1aU) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                           >> 4U)))) 
                                                 | ((0xc000000U 
                                                     & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                          << 0x1aU) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                            >> 4U)) 
                                                        | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                            << 0x1aU) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                              >> 4U)))) 
                                                    | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d813) 
                                                       << 0x1aU))))) 
                                          | (((0xe000000U 
                                               & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                    << 0x19U) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                      >> 4U)) 
                                                  | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                      << 0x19U) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                        >> 4U)))) 
                                              | ((0xe000000U 
                                                  & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                       << 0x19U) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                         >> 4U)) 
                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                         << 0x19U) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                           >> 4U)))) 
                                                 | ((0xe000000U 
                                                     & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                          << 0x19U) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                            >> 4U)) 
                                                        | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                            << 0x19U) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                              >> 4U)))) 
                                                    | ((0xe000000U 
                                                        & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                             << 0x19U) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                               >> 4U)) 
                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                               << 0x19U) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                 >> 4U)))) 
                                                       | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d909) 
                                                          << 0x19U))))) 
                                             | (((0xf000000U 
                                                  & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                       << 0x18U) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                         >> 4U)) 
                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                         << 0x18U) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                           >> 4U)))) 
                                                 | ((0xf000000U 
                                                     & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                          << 0x18U) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                            >> 4U)) 
                                                        | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                            << 0x18U) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                              >> 4U)))) 
                                                    | ((0xf000000U 
                                                        & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                             << 0x18U) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                               >> 4U)) 
                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                               << 0x18U) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                 >> 4U)))) 
                                                       | ((0xf000000U 
                                                           & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                << 0x18U) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                  >> 4U)) 
                                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                  << 0x18U) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                    >> 4U)))) 
                                                          | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1004) 
                                                             << 0x18U))))) 
                                                | (((0xf800000U 
                                                     & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                          << 0x17U) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                            >> 4U)) 
                                                        | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                            << 0x17U) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                              >> 4U)))) 
                                                    | ((0xf800000U 
                                                        & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                             << 0x17U) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                               >> 4U)) 
                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                               << 0x17U) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                 >> 4U)))) 
                                                       | ((0xf800000U 
                                                           & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                << 0x17U) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                  >> 4U)) 
                                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                  << 0x17U) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                    >> 4U)))) 
                                                          | ((0xf800000U 
                                                              & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                   << 0x17U) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                     >> 4U)) 
                                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                     << 0x17U) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                       >> 4U)))) 
                                                             | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1100) 
                                                                << 0x17U))))) 
                                                   | (((0xfc00000U 
                                                        & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                             << 0x16U) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                               >> 4U)) 
                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                               << 0x16U) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                 >> 4U)))) 
                                                       | ((0xfc00000U 
                                                           & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                << 0x16U) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                  >> 4U)) 
                                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                  << 0x16U) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                    >> 4U)))) 
                                                          | ((0xfc00000U 
                                                              & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                   << 0x16U) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                     >> 4U)) 
                                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                     << 0x16U) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                       >> 4U)))) 
                                                             | ((0xfc00000U 
                                                                 & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                      << 0x16U) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                        >> 4U)) 
                                                                    | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                        << 0x16U) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                          >> 4U)))) 
                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1195) 
                                                                   << 0x16U))))) 
                                                      | (((0xfe00000U 
                                                           & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                << 0x15U) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                  >> 4U)) 
                                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                  << 0x15U) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                    >> 4U)))) 
                                                          | ((0xfe00000U 
                                                              & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                   << 0x15U) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                     >> 4U)) 
                                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                     << 0x15U) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                       >> 4U)))) 
                                                             | ((0xfe00000U 
                                                                 & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                      << 0x15U) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                        >> 4U)) 
                                                                    | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                        << 0x15U) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                          >> 4U)))) 
                                                                | ((0xfe00000U 
                                                                    & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                         << 0x15U) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                           >> 4U)) 
                                                                       | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                           << 0x15U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                             >> 4U)))) 
                                                                   | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1291) 
                                                                      << 0x15U))))) 
                                                         | (((0xff00000U 
                                                              & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                   << 0x14U) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                     >> 4U)) 
                                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                     << 0x14U) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                       >> 4U)))) 
                                                             | ((0xff00000U 
                                                                 & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                      << 0x14U) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                        >> 4U)) 
                                                                    | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                        << 0x14U) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                          >> 4U)))) 
                                                                | ((0xff00000U 
                                                                    & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                         << 0x14U) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                           >> 4U)) 
                                                                       | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                           << 0x14U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                             >> 4U)))) 
                                                                   | ((0xff00000U 
                                                                       & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                            << 0x14U) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                              >> 4U)) 
                                                                          | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                              << 0x14U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                      | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1386) 
                                                                         << 0x14U))))) 
                                                            | (((0xff80000U 
                                                                 & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                      << 0x13U) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                        >> 4U)) 
                                                                    | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                        << 0x13U) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                          >> 4U)))) 
                                                                | ((0xff80000U 
                                                                    & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                         << 0x13U) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                           >> 4U)) 
                                                                       | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                           << 0x13U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                             >> 4U)))) 
                                                                   | ((0xff80000U 
                                                                       & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                            << 0x13U) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                              >> 4U)) 
                                                                          | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                              << 0x13U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                      | ((0xff80000U 
                                                                          & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                               << 0x13U) 
                                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                             | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                         | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1482) 
                                                                            << 0x13U))))) 
                                                               | (((0xffc0000U 
                                                                    & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                         << 0x12U) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                           >> 4U)) 
                                                                       | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                           << 0x12U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                             >> 4U)))) 
                                                                   | ((0xffc0000U 
                                                                       & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                            << 0x12U) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                              >> 4U)) 
                                                                          | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                              << 0x12U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                      | ((0xffc0000U 
                                                                          & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                               << 0x12U) 
                                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                             | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                         | ((0xffc0000U 
                                                                             & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                            | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1577) 
                                                                               << 0x12U))))) 
                                                                  | (((0xffe0000U 
                                                                       & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                            << 0x11U) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                              >> 4U)) 
                                                                          | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                              << 0x11U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                      | ((0xffe0000U 
                                                                          & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                               << 0x11U) 
                                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                             | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                         | ((0xffe0000U 
                                                                             & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                            | ((0xffe0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                               | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1673) 
                                                                                << 0x11U))))) 
                                                                     | (((0xfff0000U 
                                                                          & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                               << 0x10U) 
                                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                             | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                         | ((0xfff0000U 
                                                                             & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                            | ((0xfff0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                               | ((0xfff0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1768) 
                                                                                << 0x10U))))) 
                                                                        | (((0xfff8000U 
                                                                             & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                            | ((0xfff8000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                               | ((0xfff8000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfff8000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1864) 
                                                                                << 0xfU))))) 
                                                                           | (((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                               | ((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d1959) 
                                                                                << 0xeU))))) 
                                                                              | (((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2055) 
                                                                                << 0xdU))))) 
                                                                                | (((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2150) 
                                                                                << 0xcU))))) 
                                                                                | (((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2246) 
                                                                                << 0xbU))))) 
                                                                                | (((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2341) 
                                                                                << 0xaU))))) 
                                                                                | (((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2437) 
                                                                                << 9U))))) 
                                                                                | (((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2532) 
                                                                                << 8U))))) 
                                                                                | (((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2628) 
                                                                                << 7U))))) 
                                                                                | (((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2723) 
                                                                                << 6U))))) 
                                                                                | (((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2819) 
                                                                                << 5U))))) 
                                                                                | (((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d2914) 
                                                                                << 4U))))) 
                                                                                | (((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3010) 
                                                                                << 3U))))) 
                                                                                | (((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3105) 
                                                                                << 2U))))) 
                                                                                | (((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3201) 
                                                                                << 1U))))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U))) 
                                                                                | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3296)))))))))))))))))))))))))))))))))))))) 
            << 0x20U) | (QData)((IData)((((0x80000000U 
                                           & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                << 0x1fU) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                  << 0x1cU)) 
                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                  << 0x1fU) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                    << 0x1cU)))) 
                                          | ((0x80000000U 
                                              & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                   << 0x1fU) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                     << 0x1cU)) 
                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                     << 0x1fU) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                       << 0x1cU)))) 
                                             | ((0x80000000U 
                                                 & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                      << 0x1fU) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                        << 0x1cU)) 
                                                    | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                        << 0x1fU) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                          << 0x1cU)))) 
                                                | ((0x80000000U 
                                                    & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                         << 0x1fU) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                           << 0x1cU)) 
                                                       | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                           << 0x1fU) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                             << 0x1cU)))) 
                                                   | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3392) 
                                                      << 0x1fU))))) 
                                         | (((0xc0000000U 
                                              & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                   << 0x1eU) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                     << 0x1cU)) 
                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                     << 0x1eU) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                       << 0x1cU)))) 
                                             | ((0xc0000000U 
                                                 & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                      << 0x1eU) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                        << 0x1cU)) 
                                                    | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                        << 0x1eU) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                          << 0x1cU)))) 
                                                | ((0xc0000000U 
                                                    & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                         << 0x1eU) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                           << 0x1cU)) 
                                                       | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                           << 0x1eU) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                             << 0x1cU)))) 
                                                   | ((0xc0000000U 
                                                       & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                            << 0x1eU) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                              << 0x1cU)) 
                                                          | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                              << 0x1eU) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                << 0x1cU)))) 
                                                      | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3487) 
                                                         << 0x1eU))))) 
                                            | (((0xe0000000U 
                                                 & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                      << 0x1dU) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                        << 0x1cU)) 
                                                    | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                        << 0x1dU) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                          << 0x1cU)))) 
                                                | ((0xe0000000U 
                                                    & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                         << 0x1dU) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                           << 0x1cU)) 
                                                       | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                           << 0x1dU) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                             << 0x1cU)))) 
                                                   | ((0xe0000000U 
                                                       & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                            << 0x1dU) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                              << 0x1cU)) 
                                                          | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                              << 0x1dU) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                << 0x1cU)))) 
                                                      | ((0xe0000000U 
                                                          & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                               << 0x1dU) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                 << 0x1cU)) 
                                                             | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                 << 0x1dU) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                   << 0x1cU)))) 
                                                         | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3583) 
                                                            << 0x1dU))))) 
                                               | (((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                      & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U]) 
                                                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U])) 
                                                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                         & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U]) 
                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                           & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U])) 
                                                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                            & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U]) 
                                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                              & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U])) 
                                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                               & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U]) 
                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                 & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U])) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3678))))) 
                                                   << 0x1cU) 
                                                  | (((0x8000000U 
                                                       & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                            << 0x1bU) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                              >> 4U)) 
                                                          | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                              << 0x1bU) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                >> 4U)))) 
                                                      | ((0x8000000U 
                                                          & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                               << 0x1bU) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                 >> 4U)) 
                                                             | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                 << 0x1bU) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                   >> 4U)))) 
                                                         | ((0x8000000U 
                                                             & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                  << 0x1bU) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                    >> 4U)) 
                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                    << 0x1bU) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                      >> 4U)))) 
                                                            | ((0x8000000U 
                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                     << 0x1bU) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                       >> 4U)) 
                                                                   | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                       << 0x1bU) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                         >> 4U)))) 
                                                               | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3774) 
                                                                  << 0x1bU))))) 
                                                     | (((0xc000000U 
                                                          & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                               << 0x1aU) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                 >> 4U)) 
                                                             | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                 << 0x1aU) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                   >> 4U)))) 
                                                         | ((0xc000000U 
                                                             & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                  << 0x1aU) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                    >> 4U)) 
                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                    << 0x1aU) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                      >> 4U)))) 
                                                            | ((0xc000000U 
                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                     << 0x1aU) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                       >> 4U)) 
                                                                   | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                       << 0x1aU) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                         >> 4U)))) 
                                                               | ((0xc000000U 
                                                                   & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                        << 0x1aU) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                          >> 4U)) 
                                                                      | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                          << 0x1aU) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                            >> 4U)))) 
                                                                  | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3869) 
                                                                     << 0x1aU))))) 
                                                        | (((0xe000000U 
                                                             & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                  << 0x19U) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                    >> 4U)) 
                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                    << 0x19U) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                      >> 4U)))) 
                                                            | ((0xe000000U 
                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                     << 0x19U) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                       >> 4U)) 
                                                                   | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                       << 0x19U) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                         >> 4U)))) 
                                                               | ((0xe000000U 
                                                                   & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                        << 0x19U) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                          >> 4U)) 
                                                                      | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                          << 0x19U) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                            >> 4U)))) 
                                                                  | ((0xe000000U 
                                                                      & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                           << 0x19U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                             >> 4U)) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                             << 0x19U) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                               >> 4U)))) 
                                                                     | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d3965) 
                                                                        << 0x19U))))) 
                                                           | (((0xf000000U 
                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                     << 0x18U) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                       >> 4U)) 
                                                                   | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                       << 0x18U) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                         >> 4U)))) 
                                                               | ((0xf000000U 
                                                                   & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                        << 0x18U) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                          >> 4U)) 
                                                                      | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                          << 0x18U) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                            >> 4U)))) 
                                                                  | ((0xf000000U 
                                                                      & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                           << 0x18U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                             >> 4U)) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                             << 0x18U) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                               >> 4U)))) 
                                                                     | ((0xf000000U 
                                                                         & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                              << 0x18U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                            | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x18U) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                        | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4060) 
                                                                           << 0x18U))))) 
                                                              | (((0xf800000U 
                                                                   & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                        << 0x17U) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                          >> 4U)) 
                                                                      | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                          << 0x17U) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                            >> 4U)))) 
                                                                  | ((0xf800000U 
                                                                      & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                           << 0x17U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                             >> 4U)) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                             << 0x17U) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                               >> 4U)))) 
                                                                     | ((0xf800000U 
                                                                         & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                              << 0x17U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                            | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x17U) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                        | ((0xf800000U 
                                                                            & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x17U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                               | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x17U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                           | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4156) 
                                                                              << 0x17U))))) 
                                                                 | (((0xfc00000U 
                                                                      & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                           << 0x16U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                             >> 4U)) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                             << 0x16U) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                               >> 4U)))) 
                                                                     | ((0xfc00000U 
                                                                         & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                              << 0x16U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                            | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x16U) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                        | ((0xfc00000U 
                                                                            & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x16U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                               | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x16U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                           | ((0xfc00000U 
                                                                               & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x16U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x16U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                              | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4251) 
                                                                                << 0x16U))))) 
                                                                    | (((0xfe00000U 
                                                                         & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                              << 0x15U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                            | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0x15U) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                        | ((0xfe00000U 
                                                                            & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0x15U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                               | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x15U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                           | ((0xfe00000U 
                                                                               & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x15U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x15U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                              | ((0xfe00000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x15U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x15U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4347) 
                                                                                << 0x15U))))) 
                                                                       | (((0xff00000U 
                                                                            & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                               | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                           | ((0xff00000U 
                                                                               & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                              | ((0xff00000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xff00000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4442) 
                                                                                << 0x14U))))) 
                                                                          | (((0xff80000U 
                                                                               & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                              | ((0xff80000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xff80000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xff80000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4538) 
                                                                                << 0x13U))))) 
                                                                             | (((0xffc0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffc0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffc0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffc0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4633) 
                                                                                << 0x12U))))) 
                                                                                | (((0xffe0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffe0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffe0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffe0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4729) 
                                                                                << 0x11U))))) 
                                                                                | (((0xfff0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfff0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfff0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfff0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4824) 
                                                                                << 0x10U))))) 
                                                                                | (((0xfff8000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfff8000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfff8000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfff8000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d4920) 
                                                                                << 0xfU))))) 
                                                                                | (((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5015) 
                                                                                << 0xeU))))) 
                                                                                | (((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5111) 
                                                                                << 0xdU))))) 
                                                                                | (((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5206) 
                                                                                << 0xcU))))) 
                                                                                | (((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5302) 
                                                                                << 0xbU))))) 
                                                                                | (((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5397) 
                                                                                << 0xaU))))) 
                                                                                | (((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5493) 
                                                                                << 9U))))) 
                                                                                | (((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5588) 
                                                                                << 8U))))) 
                                                                                | (((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5684) 
                                                                                << 7U))))) 
                                                                                | (((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5779) 
                                                                                << 6U))))) 
                                                                                | (((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5875) 
                                                                                << 5U))))) 
                                                                                | (((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d5970) 
                                                                                << 4U))))) 
                                                                                | (((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d6066) 
                                                                                << 3U))))) 
                                                                                | (((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d6161) 
                                                                                << 2U))))) 
                                                                                | (((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d6257) 
                                                                                << 1U))))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U))) 
                                                                                | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d6352)))))))))))))))))))))))))))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d6456 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                >> 3U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                              >> 3U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                               >> 3U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                 >> 3U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                  >> 3U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                    >> 3U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                     >> 3U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                       >> 3U))) 
                                                | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d6448)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d6551 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                >> 2U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                              >> 2U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                               >> 2U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                 >> 2U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                  >> 2U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                    >> 2U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                     >> 2U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                       >> 2U))) 
                                                | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d6543)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d7057 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d188) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
             & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U]) 
            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_81_BITS_62_TO_1_82_EQ_mav_pred_ETC___05F_d183) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
               & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U])) 
           | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_76_BITS_62_TO_1_77_EQ_mav_pred_ETC___05F_d178) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U]) 
               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_71_BITS_62_TO_1_72_EQ_mav_pred_ETC___05F_d173) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                  & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U])) 
              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_mav_pred_ETC___05F_d168) 
                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U]) 
                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_61_BITS_62_TO_1_62_EQ_mav_pred_ETC___05F_d163) 
                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                     & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U])) 
                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_56_BITS_62_TO_1_57_EQ_mav_pred_ETC___05F_d158) 
                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                      & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U]) 
                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_51_BITS_62_TO_1_52_EQ_mav_pred_ETC___05F_d153) 
                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                        & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U])) 
                    | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_mav_pred_ETC___05F_d7049)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__x___05Fh387506 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_ma_t_ETC___05F_d7269) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_4_66_BITS_62_TO_1_67_EQ_ma_t_ETC___05F_d7284)) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_8_46_BITS_62_TO_1_47_EQ_ma_t_ETC___05F_d7300)) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_12_26_BITS_62_TO_1_27_EQ_ma___05FETC___05F_d7315))
            ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__IF_NOT_v_reg_btb_tag_16_06_BITS_62_TO_1_07_EQ___05FETC___05F_d7388)
            : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__IF_NOT_v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_m_ETC___05F_d7403));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__eEpoch_read___05F8_CONCAT_wEpoch_read___05F9_0_EQ_IF_r_ETC___05F_d73 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__eEpoch) 
             << 1U) | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__wEpoch)) 
           == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                      << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                   >> 8U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3_tx_tx_memoryout_to_stage4_enq_data 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__req_atomic_op___05Fh18774) 
            << 3U) | (7U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_meta_D_OUT[2U] 
                            >> 7U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__CAN_FIRE_RL_rl_drop_instr 
        = ((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_meta__DOT__empty_reg) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta__DOT__empty_reg)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_mtval__DOT__empty_reg)) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_insttype__DOT__empty_reg)) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_commitlog__DOT__empty_reg)) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__rg_eEpoch_read___05F16_CONCAT_rg_wEpoch_7_17_EQ_IF_ETC___05F_d120)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__CAN_FIRE_RL_rl_trap_from_prev 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_meta__DOT__empty_reg) 
             & (((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta__DOT__empty_reg) 
                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_mtval__DOT__empty_reg)) 
                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_insttype__DOT__empty_reg)) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_commitlog__DOT__empty_reg)) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_fuid_1__DOT__not_ring_full)) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_commitlog_1__DOT__not_ring_full)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_trapout_1__DOT__not_ring_full))) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__rg_eEpoch_read___05F16_CONCAT_rg_wEpoch_7_17_EQ_IF_ETC___05F_d120)) 
           & (6U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_insttype_D_OUT)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__CAN_FIRE_RL_rl_system_instr 
        = (((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_meta__DOT__empty_reg) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__CAN_FIRE_RL_rl_perform_fwding)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_insttype__DOT__empty_reg)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta__DOT__empty_reg)) 
             & ((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_mtval__DOT__empty_reg) 
                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_commitlog__DOT__empty_reg)) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__not_ring_full)) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_fuid_1__DOT__not_ring_full)) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_commitlog_1__DOT__not_ring_full)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__CAN_FIRE_RL_rl_perform_fwding))) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__rg_eEpoch_read___05F16_CONCAT_rg_wEpoch_7_17_EQ_IF_ETC___05F_d120)) 
           & (5U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_insttype_D_OUT)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__CAN_FIRE_RL_rl_exe_base_arith 
        = ((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_insttype__DOT__empty_reg) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__CAN_FIRE_RL_rl_perform_fwding)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_meta__DOT__empty_reg)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__CAN_FIRE_RL_rl_perform_fwding)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta__DOT__empty_reg)) 
             & (((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_mtval__DOT__empty_reg) 
                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_commitlog__DOT__empty_reg)) 
                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__CAN_FIRE_RL_rl_perform_fwding)) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_fuid_1__DOT__not_ring_full)) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_commitlog_1__DOT__not_ring_full)) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_baseout_1__DOT__not_ring_full)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__CAN_FIRE_RL_rl_perform_fwding))) 
            & (0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_insttype_D_OUT))) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__rg_eEpoch_read___05F16_CONCAT_rg_wEpoch_7_17_EQ_IF_ETC___05F_d120));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__CAN_FIRE_RL_rl_exe_base_control 
        = ((((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_meta__DOT__empty_reg) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_insttype__DOT__empty_reg)) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__CAN_FIRE_RL_rl_perform_fwding)) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__CAN_FIRE_RL_rl_perform_fwding)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__CAN_FIRE_RL_rl_perform_fwding)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__CAN_FIRE_RL_rl_perform_fwding)) 
              & (((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta__DOT__empty_reg) 
                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_mtval__DOT__empty_reg)) 
                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_commitlog__DOT__empty_reg)) 
                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_fuid_1__DOT__not_ring_full)) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_commitlog_1__DOT__not_ring_full)) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_baseout_1__DOT__not_ring_full)) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_trapout_1__DOT__not_ring_full))) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__rg_eEpoch_read___05F16_CONCAT_rg_wEpoch_7_17_EQ_IF_ETC___05F_d120)) 
            & (((4U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_insttype_D_OUT)) 
                | (3U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_insttype_D_OUT))) 
               | (2U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_insttype_D_OUT)))) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__empty_reg));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_2__fn_bypass_req 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sb_rs2id___05Fh5522) 
             << 7U) | (0x7cU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT) 
                                << 2U))) | ((2U & (
                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[
                                                    (7U 
                                                     & (((IData)(0x80U) 
                                                         + 
                                                         (0x1fU 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))) 
                                                        >> 5U))] 
                                                    >> 
                                                    (0x1fU 
                                                     & ((IData)(0x80U) 
                                                        + 
                                                        (0x1fU 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT))))) 
                                                   << 1U)) 
                                            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__rg_wEpoch)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_3__fn_bypass_req 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sb_rs1id___05Fh5521) 
             << 7U) | (0x7cU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT) 
                                >> 3U))) | ((2U & (
                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__sboard_mv_board[
                                                    (7U 
                                                     & (((IData)(0x80U) 
                                                         + 
                                                         (0x1fU 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT) 
                                                             >> 5U))) 
                                                        >> 5U))] 
                                                    >> 
                                                    (0x1fU 
                                                     & ((IData)(0x80U) 
                                                        + 
                                                        (0x1fU 
                                                         & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__pipe_s2s3_notEmpty_ff_opmeta_D_OUT) 
                                                            >> 5U))))) 
                                                   << 1U)) 
                                            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__rg_wEpoch)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__MUX_v_reg_valid_0_write_1___05FVAL_1 
        = (0xfU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__valid___05Fh47370) 
                   | ((IData)(1U) << (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__v___05Fh47367))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_read_mem_request_D_IN 
        = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__phyaddr___05Fh45987)) 
            << 0xcU) | (QData)((IData)(((((0x80000000U 
                                           > (IData)(
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                      >> 8U)))
                                           ? 0U : 7U) 
                                         << 4U) | (
                                                   (((0x80000000U 
                                                      > (IData)(
                                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                 >> 8U)))
                                                      ? 2U
                                                      : 3U) 
                                                    << 1U) 
                                                   | (0x80000000U 
                                                      > (IData)(
                                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                 >> 8U))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_pending_req_D_IN 
        = ((0x78U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__phyaddr___05Fh45987 
                     << 1U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__rg_fbtail) 
                                 << 1U) | (0x80000000U 
                                           > (IData)(
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                      >> 8U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637 
        = ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_tag_mv_read_response 
                    >> 0x20U)) & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__SEL_ARR_v_reg_valid_0_4_v_reg_valid_1_5_v_reg___05FETC___05F_d150));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__IF_v_fb_addr_2_58_BITS_31_TO_6_84_EQ_mav_polli_ETC___05F_d414 
        = ((((0x3ffffffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_2 
                            >> 6U)) == (0x3ffffffU 
                                        & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                   >> 0xeU)))) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_valid_2))
            ? ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                              >> 0xdU))) ? ((1U & (IData)(
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                           >> 0xcU)))
                                             ? ((1U 
                                                 & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                            >> 0xbU)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_15
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_14)
                                                 : 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_13
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_12))
                                             : ((1U 
                                                 & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                            >> 0xbU)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_11
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_10)
                                                 : 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_9
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_8)))
                : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                  >> 0xcU))) ? ((1U 
                                                 & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                            >> 0xbU)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_7
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_6)
                                                 : 
                                                ((1U 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xaU)))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_5
                                                  : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_4))
                    : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                      >> 0xbU))) ? 
                       ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                       >> 0xaU))) ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_3
                         : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_2)
                        : ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                          >> 0xaU)))
                            ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_1
                            : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_2_0))))
            : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__IF_v_fb_addr_1_57_BITS_31_TO_6_87_EQ_mav_polli_ETC___05F_d413);
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT___theResult___05F___05Fh16748 
        = (((((0x3ffffffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_3 
                             >> 6U)) == (0x3ffffffU 
                                         & (IData)(
                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                    >> 0xeU)))) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_valid_3)) 
            << 3U) | (((((0x3ffffffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_2 
                                        >> 6U)) == 
                         (0x3ffffffU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                >> 0xeU)))) 
                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_valid_2)) 
                       << 2U) | (((((0x3ffffffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_1 
                                                   >> 6U)) 
                                    == (0x3ffffffU 
                                        & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                   >> 0xeU)))) 
                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_valid_1)) 
                                  << 1U) | (1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__IF_v_fb_addr_0_56_BITS_31_TO_6_90_EQ_mav_polli_ETC___05F_d393)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__IF_v_fb_addr_3_59_BITS_31_TO_6_80_EQ_mav_polli_ETC___05F_d398 
        = ((((0x3ffffffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_3 
                            >> 6U)) == (0x3ffffffU 
                                        & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                   >> 0xeU)))) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_valid_3))
            ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_line_valid_3)
            : ((((0x3ffffffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_2 
                                >> 6U)) == (0x3ffffffU 
                                            & (IData)(
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                       >> 0xeU)))) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_valid_2))
                ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_line_valid_2)
                : ((((0x3ffffffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_1 
                                    >> 6U)) == (0x3ffffffU 
                                                & (IData)(
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                           >> 0xeU)))) 
                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_valid_1))
                    ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_line_valid_1)
                    : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__IF_v_fb_addr_0_56_BITS_31_TO_6_90_EQ_mav_polli_ETC___05F_d393) 
                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_line_valid_0)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_resp_rv_port1___05Fread 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_handle_dmem_line_write_resp)
            ? (2U | (0U != (3U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__memory_xactor_rg_wr_resp))))
            : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_resp_rv));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__memory_xactor_crg_wr_resp_full_port2___05Fread 
        = ((~ ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_handle_dmem_line_write_resp) 
               | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_handle_io_write_resp))) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__memory_xactor_crg_wr_resp_full));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem_EN_receive_mem_io_resp_put 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_handle_io_read_response) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_handle_io_write_resp));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__memory_xactor_crg_rd_data_full_port2___05Fread 
        = ((~ ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_handle_dmem_line_resp) 
               | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_handle_io_read_response))) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__memory_xactor_crg_rd_data_full));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULT_IF_fn_pmp_l_ETC___05F_d99 
        = (1U & ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULT_IF_fn_pmp_l_ETC___05F_d17) 
                   | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULE_fn_pmp_look_ETC___05F_d19))) 
                  | (0U == (3U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                  >> 3U)))) & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULT_IF_fn_pmp_l_ETC___05F_d39) 
                                                | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULE_fn_pmp_look_ETC___05F_d41))) 
                                               | (0U 
                                                  == 
                                                  (3U 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                      >> 0xbU))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue_first___05F09_BITS_1_TO_0_11_E_ETC___05F_d395 
        = (1U & ((((3U == (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                   | (1U != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__priv___05Fh3170))) 
                  | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                        >> 0x10U))) | (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                                               >> 0x11U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels_18_EQ_0_43_AND_NOT_ptwalk_ff___05FETC___05F_d350 
        = (1U & ((((0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                   & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                         >> 0xdU))) & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                          >> 0xfU))) 
                 | ((((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                       >> 0xfU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                   >> 0xdU)) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                >> 0xeU)) 
                    & (((((1U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                          & (0U != (0x1ffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[1U] 
                                               << 0xaU) 
                                              | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                 >> 0x16U))))) 
                         | ((2U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                            & (0U != (0x3ffffU & ((
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[1U] 
                                                   << 0xaU) 
                                                  | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                     >> 0x16U)))))) 
                        | ((3U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                           & (0U != (0x7ffffffU & (
                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[1U] 
                                                    << 0xaU) 
                                                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                      >> 0x16U)))))) 
                       | (((((2U == (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                             | (1U == (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U]))) 
                            & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                  >> 0xeU))) | ((~ 
                                                 (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                  >> 0x10U)) 
                                                & (0U 
                                                   == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__priv___05Fh3170)))) 
                          | ((((((1U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__priv___05Fh3170)) 
                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                    >> 0x10U)) & (~ (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                                                             >> 0x11U)))) 
                               | (((0U == (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                   & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                         >> 0xdU))) 
                                  & ((~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                         >> 0xfU)) 
                                     | (~ (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                                                   >> 0x12U)))))) 
                              | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                    >> 0x12U))) | (
                                                   (~ 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                     >> 0x13U)) 
                                                   & ((2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                                      | (1U 
                                                         == 
                                                         (3U 
                                                          & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U]))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels_18_EQ_1_44_AND_NOT_ptwalk_ff___05FETC___05F_d328 
        = (1U & ((((((1U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                     & (0U != (0x1ffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[1U] 
                                          << 0xaU) 
                                         | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                            >> 0x16U))))) 
                    | ((2U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                       & (0U != (0x3ffffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[1U] 
                                              << 0xaU) 
                                             | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                >> 0x16U)))))) 
                   | ((3U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                      & (0U != (0x7ffffffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[1U] 
                                               << 0xaU) 
                                              | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                 >> 0x16U)))))) 
                  | (((2U == (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                      | (1U == (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U]))) 
                     & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                           >> 0xeU)))) | (((((3U != 
                                              (3U & 
                                               vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                             & (~ (
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                   >> 0x10U))) 
                                            & (0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__priv___05Fh3170))) 
                                           | ((((3U 
                                                 != 
                                                 (3U 
                                                  & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                                & (1U 
                                                   == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__priv___05Fh3170))) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                  >> 0x10U)) 
                                              & (~ (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                                                            >> 0x11U))))) 
                                          | (((((0U 
                                                 == 
                                                 (3U 
                                                  & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                                & (~ 
                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                    >> 0xdU))) 
                                               & ((~ 
                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                    >> 0xfU)) 
                                                  | (~ (IData)(
                                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                                                                >> 0x12U))))) 
                                              | ((((3U 
                                                    == 
                                                    (3U 
                                                     & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                      >> 0xfU)) 
                                                  & (~ 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                      >> 0x10U))) 
                                                 & (0U 
                                                    == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv)))) 
                                             | (((((((3U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                        >> 0xfU)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                       >> 0x10U)) 
                                                   & (1U 
                                                      == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv))) 
                                                  | ((3U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                                     & (~ 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                         >> 0xfU)))) 
                                                 | (~ 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                     >> 0x12U))) 
                                                | ((~ 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                     >> 0x13U)) 
                                                   & ((2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                                      | (1U 
                                                         == 
                                                         (3U 
                                                          & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_response_ENQ 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_ptwalk_check_pte) 
           & (((((((~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                       >> 0xcU)) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                    >> 0xeU)) | (0U 
                                                 == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels))) 
                 | ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                     >> 0xeU) & (((((1U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                                    & (0U != (0x1ffU 
                                              & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[1U] 
                                                  << 0xaU) 
                                                 | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                    >> 0x16U))))) 
                                   | ((2U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                                      & (0U != (0x3ffffU 
                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[1U] 
                                                    << 0xaU) 
                                                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                      >> 0x16U)))))) 
                                  | ((3U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                                     & (0U != (0x7ffffffU 
                                               & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[1U] 
                                                   << 0xaU) 
                                                  | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                     >> 0x16U)))))) 
                                 | (((((2U == (3U & 
                                               vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                       | (1U == (3U 
                                                 & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U]))) 
                                      & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                            >> 0xeU))) 
                                     | ((~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                            >> 0x10U)) 
                                        & (0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__priv___05Fh3170)))) 
                                    | (((((((1U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__priv___05Fh3170)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                               >> 0x10U)) 
                                           & (~ (IData)(
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                                                         >> 0x11U)))) 
                                          | (0U == 
                                             (3U & 
                                              vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U]))) 
                                         | (3U == (3U 
                                                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U]))) 
                                        | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                              >> 0x12U))) 
                                       | ((~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                              >> 0x13U)) 
                                          & ((2U == 
                                              (3U & 
                                               vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                             | (1U 
                                                == 
                                                (3U 
                                                 & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U]))))))))) 
                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                   >> 0xbU)) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                >> 0xdU)) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                             >> 0xfU)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__IF_IF_wr_mstatus_whas___05F9_THEN_wr_mstatus_wget___05FETC___05F_d129 
        = (1U & (((((((1U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__priv___05Fh2553)) 
                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[3U] 
                         >> 7U)) & (~ (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                                               >> 0x11U)))) 
                    | (((0U == (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[0U])) 
                        & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[3U] 
                              >> 4U))) & ((~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[3U] 
                                              >> 6U)) 
                                          | (~ (IData)(
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                                                        >> 0x12U)))))) 
                   | (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[3U] 
                         >> 9U))) | ((~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[3U] 
                                         >> 0xaU)) 
                                     & (0U != (3U & 
                                               vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[0U])))) 
                 | ((0x1ffffffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[5U] 
                                    << 0xeU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[4U] 
                                                >> 0x12U))) 
                    != (0x1ffffffU & (- (IData)((1U 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[4U] 
                                                    >> 0x11U))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[0U] 
        = (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                   << 1U));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[1U] 
        = (IData)(((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                    << 1U) >> 0x20U));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[2U] 
        = ((0xf8000000U & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3799) 
                           << 0x1bU)) | (0x3ffffffU 
                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_sbread_mv_csr_misa)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[3U] 
        = ((0xc0000000U & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mideleg_warl) 
                           << 0x1eU)) | ((0xf0000000U 
                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv) 
                                             << 0x1cU)) 
                                         | ((0xffff000U 
                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3602) 
                                                << 0xcU)) 
                                            | (0x7ffU 
                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3799) 
                                                  >> 5U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[4U] 
        = (0x7fffU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mideleg_warl) 
                      >> 2U));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__NOT_grp1_rg_mideleg_warl_48_SRL_mav_upd_on_tra_ETC___05F_d705 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__NOT_grp1_rg_mideleg_warl_48_SRL_mav_upd_on_tra_ETC___05F_d698) 
            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__NOT_grp1_rg_mideleg_warl_48_SRL_mav_upd_on_tra_ETC___05F_d683) 
               | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_misa_extensions_warl 
                  >> 0x12U))) & (((0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv)) 
                                  | (1U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv))) 
                                 | (3U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__MUX_grp1_rg_mstatus_sie_write_1___05FSEL_2 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_EN_mav_upd_on_trap) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mideleg_warl_48_SRL_mav_upd_on_trap_ca_ETC___05F_d689));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mav_upd_on_trap 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mideleg_warl_48_SRL_mav_upd_on_trap_ca_ETC___05F_d689)
            ? (((1U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_stvec_mode_warl)) 
                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mav_upd_on_trap_cause) 
                   >> 6U)) ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_stvec_base_warl 
                               << 2U) + ((QData)((IData)(
                                                         (0x3fU 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mav_upd_on_trap_cause)))) 
                                         << 2U)) : 
               (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_stvec_base_warl 
                << 2U)) : (((1U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mtvec_mode_warl)) 
                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mav_upd_on_trap_cause) 
                               >> 6U)) ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mtvec_base_warl 
                                           << 2U) + 
                                          ((QData)((IData)(
                                                           (0x3fU 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mav_upd_on_trap_cause)))) 
                                           << 2U)) : 
                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mtvec_base_warl 
                            << 2U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mav_upd_on_ret 
        = (((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_misa_extensions_warl)
             ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__v___05Fh13116
             : (0x7ffffffffffffffeULL & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__v___05Fh13116)) 
           << 1U);
    if ((1U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                       << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                    >> 1U))))) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mscratch_warl_D_IN 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_sscratch_warl_D_IN 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh6927 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh7086 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh7245 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh8168 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__word___05Fh8764 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh10734 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh9559 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh10082 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh10561 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__IF_ma_core_req_req_BITS_2_TO_1_83_EQ_1_04_THEN_ETC___05F_d510 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__IF_ma_core_req_req_BITS_2_TO_1_83_EQ_1_04_THEN_ETC___05F_d518 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__CASE_ma_core_req_req_BITS_2_TO_1_1_ma_core_req_ETC___05Fq3 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__CASE_ma_core_req_req_BITS_2_TO_1_1_ma_core_req_ETC___05Fq4 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__CASE_ma_core_req_req_BITS_2_TO_1_1_ma_core_req_ETC___05Fq5 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__CASE_ma_core_req_req_BITS_2_TO_1_1_ma_core_req_ETC___05Fq6 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__word___05Fh6656 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh12616 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh11141 
            = (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                              << 0x1dU) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                           >> 3U)));
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mscratch_warl_D_IN 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mscratch_warl)
                : ((~ (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                        << 0x3dU) | (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                      << 0x1dU) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                   >> 3U)))) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mscratch_warl));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_sscratch_warl_D_IN 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_sscratch_warl)
                : ((~ (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                        << 0x3dU) | (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                      << 0x1dU) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                   >> 3U)))) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_sscratch_warl));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh6927 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5528)
                : ((~ (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                        << 0x3dU) | (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                      << 0x1dU) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                   >> 3U)))) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5528));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh7086 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5538)
                : ((~ (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                        << 0x3dU) | (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                      << 0x1dU) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                   >> 3U)))) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5538));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh7245 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                      << 1U)) : ((~ (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                                      << 0x3dU) | (
                                                   ((QData)((IData)(
                                                                    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                                    << 0x1dU) 
                                                   | ((QData)((IData)(
                                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                      >> 3U)))) 
                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3445 
                                    << 1U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh8168 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh6116 
                      << 1U)) : ((~ (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                                      << 0x3dU) | (
                                                   ((QData)((IData)(
                                                                    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                                    << 0x1dU) 
                                                   | ((QData)((IData)(
                                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                      >> 3U)))) 
                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh6116 
                                    << 1U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__word___05Fh8764 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3602 
                      << 1U)) : ((~ (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                                      << 0x3dU) | (
                                                   ((QData)((IData)(
                                                                    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                                    << 0x1dU) 
                                                   | ((QData)((IData)(
                                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                      >> 3U)))) 
                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3602 
                                    << 1U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh10734 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5705)
                : ((~ (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                        << 0x3dU) | (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                      << 0x1dU) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                   >> 3U)))) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5705));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh9559 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3799 
                      << 1U)) : ((~ (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                                      << 0x3dU) | (
                                                   ((QData)((IData)(
                                                                    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                                    << 0x1dU) 
                                                   | ((QData)((IData)(
                                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                      >> 3U)))) 
                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3799 
                                    << 1U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh10082 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3877 
                      << 1U)) : ((~ (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                                      << 0x3dU) | (
                                                   ((QData)((IData)(
                                                                    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                                    << 0x1dU) 
                                                   | ((QData)((IData)(
                                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                      >> 3U)))) 
                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__r1___05Fread___05Fh3877 
                                    << 1U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh10561 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5675)
                : ((~ (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                        << 0x3dU) | (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                      << 0x1dU) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                   >> 3U)))) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5675));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__IF_ma_core_req_req_BITS_2_TO_1_83_EQ_1_04_THEN_ETC___05F_d510 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mideleg_warl)
                : ((~ (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                        << 0x3dU) | (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                      << 0x1dU) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                   >> 3U)))) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_mideleg_warl));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__IF_ma_core_req_req_BITS_2_TO_1_83_EQ_1_04_THEN_ETC___05F_d518 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_medeleg_warl)
                : ((~ (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                        << 0x3dU) | (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                      << 0x1dU) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                   >> 3U)))) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_medeleg_warl));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__CASE_ma_core_req_req_BITS_2_TO_1_1_ma_core_req_ETC___05Fq3 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_pmpaddr0_warl)
                : ((~ (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                        << 0x3dU) | (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                      << 0x1dU) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                   >> 3U)))) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_pmpaddr0_warl));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__CASE_ma_core_req_req_BITS_2_TO_1_1_ma_core_req_ETC___05Fq4 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_pmpaddr1_warl)
                : ((~ (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                        << 0x3dU) | (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                      << 0x1dU) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                   >> 3U)))) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_pmpaddr1_warl));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__CASE_ma_core_req_req_BITS_2_TO_1_1_ma_core_req_ETC___05Fq5 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_pmpaddr3_warl)
                : ((~ (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                        << 0x3dU) | (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                      << 0x1dU) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                   >> 3U)))) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_pmpaddr3_warl));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__CASE_ma_core_req_req_BITS_2_TO_1_1_ma_core_req_ETC___05Fq6 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_pmpaddr2_warl)
                : ((~ (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                        << 0x3dU) | (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                      << 0x1dU) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                   >> 3U)))) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__grp1_rg_pmpaddr2_warl));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__word___05Fh6656 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5509)
                : ((~ (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                        << 0x3dU) | (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                      << 0x1dU) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                   >> 3U)))) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5509));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh12616 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5814)
                : ((~ (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                        << 0x3dU) | (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                      << 0x1dU) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                   >> 3U)))) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5814));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__x___05Fh11141 
            = ((2U == (3U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U] 
                              << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U] 
                                           >> 1U))))
                ? ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                     << 0x3dU) | (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                   << 0x1dU) | ((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                >> 3U))) 
                   | vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5764)
                : ((~ (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[2U])) 
                        << 0x3dU) | (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[1U])) 
                                      << 0x1dU) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_ma_core_req_req[0U])) 
                                                   >> 3U)))) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__readdata___05Fh5764));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__ring_empty 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__ring_empty;
    if (vlTOPp->__Vdlyvset__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr__v0) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr__v0][0U] 
            = vlTOPp->__Vdlyvval__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr__v0[0U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr__v0][1U] 
            = vlTOPp->__Vdlyvval__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr__v0[1U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[vlTOPp->__Vdlyvdim0__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr__v0][2U] 
            = vlTOPp->__Vdlyvval__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr__v0[2U];
    }
    if (vlTOPp->__Vdlyvset__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr__v1) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[0U][0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[0U][1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[0U][2U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[1U][0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[1U][1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[1U][2U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[2U][0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[2U][1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[2U][2U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[3U][0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[3U][1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[3U][2U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[4U][0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[4U][1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[4U][2U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[5U][0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[5U][1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[5U][2U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[6U][0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[6U][1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__arr[6U][2U] = 0U;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__head 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__head;
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__hasodata 
        = vlTOPp->__Vdly__mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_1__DOT__hasodata;
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__WILL_FIRE_RL_rl_no_op 
        = (1U & ((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__CAN_FIRE_RL_rl_writeback_memop)) 
                   & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__CAN_FIRE_RL_rl_writeback_baseout))) 
                  & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__CAN_FIRE_RL_rl_writeback_system))) 
                 & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__CAN_FIRE_RL_rl_writeback_trap))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__MUX_rg_epoch_write_1___05FSEL_2 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__CAN_FIRE_RL_rl_writeback_system) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__rg_epoch_5_EQ_IF_rx_fuid_w_data_whas___05F6_THEN_r_ETC___05F_d98)) 
           & (0U == (7U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[0U])));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_EN_ma_core_req 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__CAN_FIRE_RL_rl_writeback_system) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__rg_epoch_5_EQ_IF_rx_fuid_w_data_whas___05F6_THEN_r_ETC___05F_d98)) 
            & (0U != (7U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[0U]))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__rg_csr_wait)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__wr_flush_whas 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__CAN_FIRE_RL_rl_writeback_trap) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__rg_epoch_5_EQ_IF_rx_fuid_w_data_whas___05F6_THEN_r_ETC___05F_d105)) 
            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__CAN_FIRE_RL_rl_writeback_system) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__rg_epoch_5_EQ_IF_rx_fuid_w_data_whas___05F6_THEN_r_ETC___05F_d98)) 
               & (0U == (7U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_systemout_D_OUT[0U])))) 
           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__CAN_FIRE_RL_rl_writeback_memop) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__rg_epoch_5_EQ_IF_rx_fuid_w_data_whas___05F6_THEN_r_ETC___05F_d98)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__IF_rx_memio_w_data_whas___05F56_THEN_rx_memio_w_da_ETC___05F_d709)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_arfifo_DEQ 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_arfifo__DOT__empty_reg) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_rd_addr_full_port1___05Fread)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_rd_addr_full_port1___05Fread 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_read_request)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_rd_addr_full));
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_read_request) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_readreq_count_D_IN 
            = (0xffU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_rg_rd_addr 
                                >> 0x15U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_readresp_count_port2___05Fread 
            = (0xffU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_rg_rd_addr 
                                >> 0x15U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_req_D_IN 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_rg_rd_addr;
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_readreq_count_D_IN 
            = (0xffU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_readreq_count) 
                        - (IData)(1U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_readresp_count_port2___05Fread 
            = (0xffU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_read_response)
                         ? ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_readresp_count) 
                            - (IData)(1U)) : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_readresp_count)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_req_D_IN 
            = (((QData)((IData)((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_req 
                                               >> 0x3dU))))) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__address___05Fh2718)) 
                              << 0x1dU) | (QData)((IData)(
                                                          (0x1fffffffU 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_rd_req))))));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__CAN_FIRE_RL_rl_read_request 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_crg_rd_addr_full) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_rd_state))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__rg_capture_response)));
    if (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_arfifo__DOT__empty_reg) 
         & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_crg_rd_addr_full_port1___05Fread)))) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__bootrom__DOT__s_xactor_rg_rd_addr 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_1_f_arfifo__DOT__data0_reg;
    }
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__uart__DOT__CAN_FIRE_RL_uart_ifc_uart_receive_buffer_shift) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__uart__DOT__uart_ifc_uart_vrRecvBuffer_4 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__uart__DOT__uart_ifc_uart_vrRecvBuffer_5;
    }
    if (vlTOPp->mkTbSoc__DOT__CAN_FIRE_RL_uart_ifc_uart_receive_buffer_shift) {
        vlTOPp->mkTbSoc__DOT__uart_ifc_uart_vrRecvBuffer_4 
            = vlTOPp->mkTbSoc__DOT__uart_ifc_uart_vrRecvBuffer_5;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__rg_start_address_D_IN 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__CAN_FIRE_RL_configure_registers) 
            & (0U == (0xfU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_rg_wr_addr 
                                      >> 0x1dU)))))
            ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_rg_wr_data[1U] 
                << 0x17U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_rg_wr_data[0U] 
                             >> 9U)) : ((IData)(4U) 
                                        + vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__rg_start_address));
    vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__MUX_rg_total_count_write_1___05FSEL_1 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__CAN_FIRE_RL_configure_registers) 
           & (8U == (0xfU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_rg_wr_addr 
                                     >> 0x1dU)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_awfifo_DEQ 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_3_f_awfifo__DOT__empty_reg) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__signature__DOT__s_xactor_crg_wr_addr_full_port1___05Fread)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_awfifo_DEQ 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_4_f_awfifo__DOT__empty_reg) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4_err_s_xactor_crg_wr_addr_full_port1___05Fread)));
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__CAN_FIRE_RL_rl_write_request) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0_addra 
            = (0x3fffffU & (((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_rg_wr_addr 
                                      >> 0x1dU)) - (IData)(0x80000000U)) 
                            >> 3U));
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_wr_req_D_IN 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_rg_wr_addr;
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__ram_v_mem_0_addra 
            = (0x3fffffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__address___05Fh4584 
                             - (IData)(0x80000000U)) 
                            >> 3U));
        vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_wr_req_D_IN 
            = (((QData)((IData)((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_wr_req 
                                               >> 0x3dU))))) 
                << 0x3dU) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__address___05Fh4584)) 
                              << 0x1dU) | (QData)((IData)(
                                                          (0x1fffffffU 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__rg_wr_req))))));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_awfifo_DEQ 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_to_slaves_0_f_awfifo__DOT__empty_reg) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__main_memory__DOT__s_xactor_crg_wr_addr_full_port1___05Fread)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtimecmp_inner_reg_D_IN 
        = ((((QData)((IData)(((0xff000000U & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh5894) 
                                               | ((IData)(
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtimecmp_inner_reg 
                                                           >> 0x38U)) 
                                                  & (~ 
                                                     (- (IData)(
                                                                (1U 
                                                                 & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                                    >> 7U))))))) 
                                              << 0x18U)) 
                              | ((0xff0000U & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh6478) 
                                                | ((IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtimecmp_inner_reg 
                                                            >> 0x30U)) 
                                                   & (~ 
                                                      (- (IData)(
                                                                 (1U 
                                                                  & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                                     >> 6U))))))) 
                                               << 0x10U)) 
                                 | ((0xff00U & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh6617) 
                                                 | ((IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtimecmp_inner_reg 
                                                             >> 0x28U)) 
                                                    & (~ 
                                                       (- (IData)(
                                                                  (1U 
                                                                   & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                                      >> 5U))))))) 
                                                << 8U)) 
                                    | (0xffU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh6756) 
                                                | ((IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtimecmp_inner_reg 
                                                            >> 0x20U)) 
                                                   & (~ 
                                                      (- (IData)(
                                                                 (1U 
                                                                  & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                                     >> 4U))))))))))))) 
             << 0x20U) | ((QData)((IData)(((0xff00U 
                                            & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh6895) 
                                                | ((IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtimecmp_inner_reg 
                                                            >> 0x18U)) 
                                                   & (~ 
                                                      (- (IData)(
                                                                 (1U 
                                                                  & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                                     >> 3U))))))) 
                                               << 8U)) 
                                           | (0xffU 
                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh7034) 
                                                 | ((IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtimecmp_inner_reg 
                                                             >> 0x10U)) 
                                                    & (~ 
                                                       (- (IData)(
                                                                  (1U 
                                                                   & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                                      >> 2U))))))))))) 
                          << 0x10U)) | (QData)((IData)(
                                                       ((0xff00U 
                                                         & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh7173) 
                                                             | ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtimecmp_inner_reg 
                                                                         >> 8U)) 
                                                                & (~ 
                                                                   (- (IData)(
                                                                              (1U 
                                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                                                >> 1U))))))) 
                                                            << 8U)) 
                                                        | (0xffU 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh4833) 
                                                              | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtimecmp_inner_reg) 
                                                                 & (~ 
                                                                    (- (IData)(
                                                                               (1U 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtime_inner_reg_D_IN 
        = ((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__CAN_FIRE_RL_clint_rl_pop_apb_req)) 
             & (0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_tick))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__MUX_clint_ifc_rg_mtime_inner_reg_write_1___05FSEL_2)))
            ? (1ULL + vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtime_inner_reg)
            : ((((QData)((IData)(((0xff000000U & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh5894) 
                                                   | ((IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtime_inner_reg 
                                                               >> 0x38U)) 
                                                      & (~ 
                                                         (- (IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                                        >> 7U))))))) 
                                                  << 0x18U)) 
                                  | ((0xff0000U & (
                                                   ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh6478) 
                                                    | ((IData)(
                                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtime_inner_reg 
                                                                >> 0x30U)) 
                                                       & (~ 
                                                          (- (IData)(
                                                                     (1U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                                         >> 6U))))))) 
                                                   << 0x10U)) 
                                     | ((0xff00U & 
                                         (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh6617) 
                                           | ((IData)(
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtime_inner_reg 
                                                       >> 0x28U)) 
                                              & (~ 
                                                 (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                                >> 5U))))))) 
                                          << 8U)) | 
                                        (0xffU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh6756) 
                                                  | ((IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtime_inner_reg 
                                                              >> 0x20U)) 
                                                     & (~ 
                                                        (- (IData)(
                                                                   (1U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                                       >> 4U))))))))))))) 
                 << 0x20U) | ((QData)((IData)(((0xff00U 
                                                & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh6895) 
                                                    | ((IData)(
                                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtime_inner_reg 
                                                                >> 0x18U)) 
                                                       & (~ 
                                                          (- (IData)(
                                                                     (1U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                                         >> 3U))))))) 
                                                   << 8U)) 
                                               | (0xffU 
                                                  & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh7034) 
                                                     | ((IData)(
                                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtime_inner_reg 
                                                                 >> 0x10U)) 
                                                        & (~ 
                                                           (- (IData)(
                                                                      (1U 
                                                                       & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                                          >> 2U))))))))))) 
                              << 0x10U)) | (QData)((IData)(
                                                           ((0xff00U 
                                                             & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh7173) 
                                                                 | ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtime_inner_reg 
                                                                             >> 8U)) 
                                                                    & (~ 
                                                                       (- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70) 
                                                                                >> 1U))))))) 
                                                                << 8U)) 
                                                            | (0xffU 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__x___05Fh4833) 
                                                                  | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__clint_ifc_rg_mtime_inner_reg) 
                                                                     & (~ 
                                                                        (- (IData)(
                                                                                (1U 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__clint__DOT__IF_clint_s_xactor_ff_request_first___05F5_BITS_71___05FETC___05F_d70)))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__x_first___05Fh7331 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_2_ff__DOT__empty_reg)
            ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_2_ff__DOT__data0_reg)
            : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh7299));
    vlTOPp->mkTbSoc__DOT__soc__DOT__x_first___05Fh6743 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_0_ff__DOT__empty_reg)
            ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_0_ff__DOT__data0_reg)
            : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh6709));
    vlTOPp->mkTbSoc__DOT__soc__DOT__x_first___05Fh7625 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_3_ff__DOT__empty_reg)
            ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_3_ff__DOT__data0_reg)
            : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh7593));
    vlTOPp->mkTbSoc__DOT__soc__DOT__x_first___05Fh7919 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_4_ff__DOT__empty_reg)
            ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_m_wd_route_info_4_ff__DOT__data0_reg)
            : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh7887));
    vlTOPp->mkTbSoc__DOT__soc__DOT__x_first___05Fh6241 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_2_ff__DOT__empty_reg)
            ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_f_s_wd_route_info_2_ff__DOT__data0_reg)
            : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh6209));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_ff_mbox_out_dequeue 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_connect_ena_13) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_mbox_out_ff__DOT__hasodata));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_ff_mbox_out_enqueue 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_connect_ena_data_13) 
           & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__CAN_FIRE_RL_connect_ena_13)) 
              | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_mbox_out_ff__DOT__hasodata)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__mul___DOT__rg_valid_in_0_FULL_N 
        = (1U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__mul___DOT__rg_valid_in_0__DOT__empty_reg)) 
                 | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__mbox__DOT__mul___DOT__CAN_FIRE_RL_rl_perform_mul_0)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__push_pc___05Fh378832 
        = ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[1U])) 
             << 0x20U) | (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[0U]))) 
           + ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d7057)
               ? ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d6861)
                   ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])
                       ? 2ULL : 4ULL) : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U])
                                          ? 4ULL : 6ULL))
               : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d6861)
                   ? 2ULL : 4ULL)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_p_ETC___05F_d7101 
        = (((0U != vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT___theResult___05F___05F_6___05Fh8146) 
            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d7057) 
               | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U]))) 
           & (0U == (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d6456) 
                      << 1U) | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d6551))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__NOT_v_reg_btb_tag_31_0_BITS_62_TO_1_1_EQ_mav_p_ETC___05F_d7085 
        = (((0U != vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT___theResult___05F___05F_6___05Fh8146) 
            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d7057) 
               | (~ vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu_mav_prediction_response_r[2U]))) 
           & (3U == (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d6456) 
                      << 1U) | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d6551))));
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d7057) {
        if (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_86_BITS_62_TO_1_87_EQ_mav_pred_ETC___05F_d7057) {
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__y_avValue_fst___05Fh379635 
                = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__rg_bht_arr_1__DOT__arr
                [vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__bht_index___05F_h8122];
        }
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__y_avValue_fst___05Fh379635 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__rg_bht_arr_0__DOT__arr
            [vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage0__DOT__bpu__DOT__bht_index___05F_h8122];
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__instance_fn_bypass_2__DOT__IF_fn_bypass_fwd_BIT_70_4_AND_fn_bypass_fwd_BI_ETC___05F_d24 
        = (((((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_2__fn_bypass_fwd[2U] 
               >> 6U) & ((0x1fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_2__fn_bypass_fwd[3U] 
                                    << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_2__fn_bypass_fwd[2U] 
                                                 >> 1U))) 
                         == (0x1fU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_2__fn_bypass_req) 
                                      >> 2U)))) & (
                                                   (1U 
                                                    & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_2__fn_bypass_fwd[0U]) 
                                                   == 
                                                   (1U 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_2__fn_bypass_req)))) 
            & ((0xfU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_2__fn_bypass_fwd[3U] 
                         << 0x19U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_2__fn_bypass_fwd[2U] 
                                      >> 7U))) == (0xfU 
                                                   & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_2__fn_bypass_req) 
                                                      >> 7U))))
            ? 1U : 0U);
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT__instance_fn_bypass_3__DOT__IF_fn_bypass_fwd_BIT_70_4_AND_fn_bypass_fwd_BI_ETC___05F_d24 
        = (((((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_3__fn_bypass_fwd[2U] 
               >> 6U) & ((0x1fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_3__fn_bypass_fwd[3U] 
                                    << 0x1fU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_3__fn_bypass_fwd[2U] 
                                                 >> 1U))) 
                         == (0x1fU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_3__fn_bypass_req) 
                                      >> 2U)))) & (
                                                   (1U 
                                                    & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_3__fn_bypass_fwd[0U]) 
                                                   == 
                                                   (1U 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_3__fn_bypass_req)))) 
            & ((0xfU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_3__fn_bypass_fwd[3U] 
                         << 0x19U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_3__fn_bypass_fwd[2U] 
                                      >> 7U))) == (0xfU 
                                                   & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage3__DOT____Vcellinp__instance_fn_bypass_3__fn_bypass_req) 
                                                      >> 7U))))
            ? 1U : 0U);
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__NOT_0_CONCAT_m_tag_mv_read_response_ff_from_tl_ETC___05F_d199 
        = (1U < (7U & ((((1U & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637) 
                                >> 3U)) + (1U & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637) 
                                                 >> 2U))) 
                        + (1U & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637) 
                                 >> 1U))) + (1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637)))));
    VL_SHIFTR_WWI(512,512,9, __Vtemp1199, vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566, 
                  (0x1e0U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                      >> 0xaU)) << 5U)));
    VL_SHIFTR_WWI(512,512,9, __Vtemp1201, vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858, 
                  (0x1e0U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                      >> 0xaU)) << 5U)));
    VL_SHIFTR_WWI(512,512,9, __Vtemp1203, vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149, 
                  (0x1e0U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                      >> 0xaU)) << 5U)));
    VL_SHIFTR_WWI(512,512,9, __Vtemp1205, vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440, 
                  (0x1e0U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                      >> 0xaU)) << 5U)));
    if ((8U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0U] 
            = __Vtemp1199[0U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[1U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[0U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[2U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[1U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[3U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[2U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[4U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[3U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[5U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[4U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[6U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[5U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[7U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[6U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[8U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[7U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[9U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[8U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0xaU] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[9U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0xbU] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[0xaU];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0xcU] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[0xbU];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0xdU] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[0xcU];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0xeU] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[0xdU];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0xfU] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[0xeU];
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0x10U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh36566[0xfU];
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0U] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? __Vtemp1201[0U] : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                                      ? __Vtemp1203[0U]
                                      : __Vtemp1205[0U]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[1U] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[0U]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[0U]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[0U]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[2U] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[1U]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[1U]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[1U]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[3U] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[2U]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[2U]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[2U]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[4U] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[3U]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[3U]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[3U]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[5U] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[4U]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[4U]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[4U]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[6U] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[5U]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[5U]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[5U]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[7U] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[6U]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[6U]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[6U]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[8U] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[7U]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[7U]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[7U]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[9U] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[8U]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[8U]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[8U]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0xaU] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[9U]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[9U]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[9U]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0xbU] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[0xaU]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[0xaU]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[0xaU]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0xcU] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[0xbU]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[0xbU]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[0xbU]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0xdU] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[0xcU]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[0xcU]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[0xcU]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0xeU] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[0xdU]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[0xdU]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[0xdU]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0xfU] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[0xeU]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[0xeU]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[0xeU]));
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data_mv_read_response[0x10U] 
            = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh37858[0xfU]
                : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__lv_hitmask___05Fh12637))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh39149[0xfU]
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_data__DOT__lv_selected_line___05Fh40440[0xfU]));
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer_mav_polling_response 
        = (((QData)((IData)(((((0x3ffffffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_3 
                                              >> 6U)) 
                               == (0x3ffffffU & (IData)(
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                         >> 0xeU)))) 
                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_valid_3))
                              ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_err_3)
                              : ((((0x3ffffffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_2 
                                                  >> 6U)) 
                                   == (0x3ffffffU & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                             >> 0xeU)))) 
                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_valid_2))
                                  ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_err_2)
                                  : ((((0x3ffffffU 
                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_1 
                                           >> 6U)) 
                                       == (0x3ffffffU 
                                           & (IData)(
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                      >> 0xeU)))) 
                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_valid_1))
                                      ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_err_1)
                                      : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_err_0)))))) 
            << 0x26U) | (((QData)((IData)(((((0x3ffffffU 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_3 
                                                 >> 6U)) 
                                             == (0x3ffffffU 
                                                 & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                            >> 0xeU)))) 
                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_addr_valid_3))
                                            ? ((1U 
                                                & (IData)(
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                           >> 0xdU)))
                                                ? (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xcU)))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(
                                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                >> 0xbU)))
                                                     ? 
                                                    ((1U 
                                                      & (IData)(
                                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                 >> 0xaU)))
                                                      ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_15
                                                      : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_14)
                                                     : 
                                                    ((1U 
                                                      & (IData)(
                                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                 >> 0xaU)))
                                                      ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_13
                                                      : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_12))
                                                    : 
                                                   ((1U 
                                                     & (IData)(
                                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                >> 0xbU)))
                                                     ? 
                                                    ((1U 
                                                      & (IData)(
                                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                 >> 0xaU)))
                                                      ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_11
                                                      : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_10)
                                                     : 
                                                    ((1U 
                                                      & (IData)(
                                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                 >> 0xaU)))
                                                      ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_9
                                                      : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_8)))
                                                : (
                                                   (1U 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xcU)))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(
                                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                >> 0xbU)))
                                                     ? 
                                                    ((1U 
                                                      & (IData)(
                                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                 >> 0xaU)))
                                                      ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_7
                                                      : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_6)
                                                     : 
                                                    ((1U 
                                                      & (IData)(
                                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                 >> 0xaU)))
                                                      ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_5
                                                      : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_4))
                                                    : 
                                                   ((1U 
                                                     & (IData)(
                                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                >> 0xbU)))
                                                     ? 
                                                    ((1U 
                                                      & (IData)(
                                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                 >> 0xaU)))
                                                      ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_3
                                                      : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_2)
                                                     : 
                                                    ((1U 
                                                      & (IData)(
                                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                 >> 0xaU)))
                                                      ? vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_1
                                                      : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__v_fb_data_3_0))))
                                            : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__IF_v_fb_addr_2_58_BITS_31_TO_6_84_EQ_mav_polli_ETC___05F_d414))) 
                          << 6U) | (QData)((IData)(
                                                   (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT___theResult___05F___05Fh16748) 
                                                     << 2U) 
                                                    | (((0U 
                                                         != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT___theResult___05F___05Fh16748)) 
                                                        << 1U) 
                                                       | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__IF_v_fb_addr_3_59_BITS_31_TO_6_80_EQ_mav_polli_ETC___05F_d398) 
                                                          | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_pending_req__DOT__empty_reg) 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT___theResult___05F___05Fh16748) 
                                                                 >> 
                                                                 (3U 
                                                                  & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_pending_req__DOT__data0_reg) 
                                                                     >> 1U)))) 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__m_fillbuffer__DOT__rg_fb_enables) 
                                                                >> 
                                                                (0xfU 
                                                                 & (IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                            >> 0xaU))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_bfifo_DEQ 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__memory_xactor_crg_wr_resp_full_port2___05Fread)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_bfifo__DOT__empty_reg));
    vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo_DEQ 
        = ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__memory_xactor_crg_rd_data_full_port2___05Fread)) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__axi4fabric_xactors_from_masters_1_f_rfifo__DOT__empty_reg));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__NOT_fn_pmp_lookup_req_BITS_33_TO_5_ULT_IF_fn_p_ETC___05F_d169 
        = (((((((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULT_IF_fn_pmp_l_ETC___05F_d17)) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULE_fn_pmp_look_ETC___05F_d19)) 
               & (0U != (3U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                               >> 3U)))) | (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULT_IF_fn_pmp_l_ETC___05F_d39)) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULE_fn_pmp_look_ETC___05F_d41)) 
                                            & (0U != 
                                               (3U 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                   >> 0xbU))))) 
             | (((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULT_IF_fn_pmp_l_ETC___05F_d62)) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULE_fn_pmp_look_ETC___05F_d64)) 
                & (0U != (3U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                >> 0x13U))))) | (((
                                                   (0x1fffffffU 
                                                    & (IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                               >> 0xbU))) 
                                                   >= 
                                                   (0x1fffffffU 
                                                    & (((1U 
                                                         == 
                                                         (3U 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                             >> 0x1bU)))
                                                         ? 
                                                        ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[3U] 
                                                          << 0x1dU) 
                                                         | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[2U] 
                                                            >> 3U))
                                                         : 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[3U] 
                                                         >> 3U)) 
                                                       & ((3U 
                                                           == 
                                                           (3U 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                               >> 0x1bU)))
                                                           ? 
                                                          (~ 
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh1358 
                                                            & (~ 
                                                               ((IData)(1U) 
                                                                + vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__mask___05Fh1358))))
                                                           : 0x1fffffffU)))) 
                                                  & ((0x1fffffffU 
                                                      & (IData)(
                                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__ff_from_tlb_rv_port1___05Fread 
                                                                 >> 0xbU))) 
                                                     <= 
                                                     (0x1fffffffU 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpaddr[3U] 
                                                         >> 3U)))) 
                                                 & (0U 
                                                    != 
                                                    (3U 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                        >> 0x1bU))))) 
           & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULT_IF_fn_pmp_l_ETC___05F_d99) 
               & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULT_IF_fn_pmp_l_ETC___05F_d62) 
                   | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULE_fn_pmp_look_ETC___05F_d64))) 
                  | (0U == (3U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                  >> 0x13U))))) ? (
                                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                     >> 0x1fU) 
                                                    | (3U 
                                                       != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv))) 
                                                   & (~ 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                       >> 0x1aU)))
               : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULT_IF_fn_pmp_l_ETC___05F_d99)
                   ? (((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                        >> 0x17U) | (3U != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv))) 
                      & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                            >> 0x12U))) : ((1U & (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULT_IF_fn_pmp_l_ETC___05F_d17) 
                                                   | (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__imem__DOT__icache__DOT__instance_fn_pmp_lookup_0__DOT__fn_pmp_lookup_req_BITS_33_TO_5_ULE_fn_pmp_look_ETC___05F_d19))) 
                                                  | (0U 
                                                     == 
                                                     (3U 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                         >> 3U)))))
                                            ? (((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                 >> 0xfU) 
                                                | (3U 
                                                   != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv))) 
                                               & (~ 
                                                  (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                   >> 0xaU)))
                                            : (((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                 >> 7U) 
                                                | (3U 
                                                   != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr__DOT__rg_prv))) 
                                               & (~ 
                                                  (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5__DOT__csr_mv_pmpcfg 
                                                   >> 2U)))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__IF_wr_write_req_23_BIT_32_24_THEN_wr_write_req_ETC___05F_d630 
        = ((0xffffU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__wr_write_req 
                               >> 0x10U))) == (0xffffU 
                                               & (IData)(
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_rd_request__DOT__data0_reg 
                                                          >> 0x1bU))));
    if (vlTOPp->RST_N) {
        if (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__WILL_FIRE_RL_rl_handle_dmem_write_request) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__CAN_FIRE_RL_rl_dmem_burst_write_data))) {
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__rg_burst_count 
                = vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__rg_burst_count_D_IN;
        }
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__rg_burst_count = 0U;
    }
    if (vlTOPp->RST_N) {
        if (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__CAN_FIRE_RL_rl_line_eviction) {
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0U] 
                = (0x3bU | (0xfffff800U & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[0U] 
                                           << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[1U] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[0U] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[1U] 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[2U] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[1U] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[2U] 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[3U] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[2U] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[3U] 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[4U] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[3U] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[4U] 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[5U] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[4U] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[5U] 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[6U] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[5U] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[6U] 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[7U] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[6U] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[7U] 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[8U] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[7U] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[8U] 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[9U] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[8U] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[9U] 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0xaU] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[9U] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[0xaU] 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0xbU] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[0xaU] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[0xbU] 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0xcU] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[0xbU] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[0xcU] 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0xdU] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[0xcU] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[0xdU] 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0xeU] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[0xdU] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[0xeU] 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0xfU] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[0xeU] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[0xfU] 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0x10U] 
                = ((0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evicted_line[0xfU] 
                              >> 0x15U)) | (0xfffff800U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evict_addr 
                                               << 0xbU)));
            vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0x11U] 
                = (0x7ffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__rg_evict_addr 
                             >> 0x15U));
        }
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[1U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[2U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[3U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[4U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[5U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[6U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[7U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[8U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[9U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0xaU] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0xbU] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0xcU] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0xdU] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0xeU] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0xfU] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0x10U] = 0U;
        vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dcache__DOT__ff_mem_wr_request_D_OUT[0x11U] = 0U;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__NOT_ptwalk_rg_levels_18_EQ_0_43_74_OR_ptwalk_f_ETC___05F_d441 
        = (1U & ((((0U != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                      >> 0xdU)) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                   >> 0xfU)) & ((((~ 
                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                    >> 0xfU)) 
                                                  & (~ 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                      >> 0xdU))) 
                                                 & (~ 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                     >> 0xeU))) 
                                                | ((((((1U 
                                                        != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                                                       | (0U 
                                                          == 
                                                          (0x1ffU 
                                                           & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[1U] 
                                                               << 0xaU) 
                                                              | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                                 >> 0x16U))))) 
                                                      & ((2U 
                                                          != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                                                         | (0U 
                                                            == 
                                                            (0x3ffffU 
                                                             & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[1U] 
                                                                 << 0xaU) 
                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                                   >> 0x16U)))))) 
                                                     & ((3U 
                                                         != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                                                        | (0U 
                                                           == 
                                                           (0x7ffffffU 
                                                            & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[1U] 
                                                                << 0xaU) 
                                                               | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                                  >> 0x16U)))))) 
                                                    & (((2U 
                                                         != 
                                                         (3U 
                                                          & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                                        & (1U 
                                                           != 
                                                           (3U 
                                                            & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U]))) 
                                                       | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                          >> 0xeU))) 
                                                   & (((((3U 
                                                          == 
                                                          (3U 
                                                           & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                                         | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                            >> 0x10U)) 
                                                        | (0U 
                                                           != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__priv___05Fh3170))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue_first___05F09_BITS_1_TO_0_11_E_ETC___05F_d395)) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__NOT_ptwalk_ff_req_queue_first___05F09_BITS_1_TO_0___05FETC___05F_d435))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__NOT_ptwalk_rg_levels_18_EQ_1_44_77_OR_ptwalk_f_ETC___05F_d406 
        = (((((((1U != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                | (0U == (0x1ffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[1U] 
                                     << 0xaU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                 >> 0x16U))))) 
               & ((2U != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                  | (0U == (0x3ffffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[1U] 
                                         << 0xaU) | 
                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                         >> 0x16U)))))) 
              & ((3U != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
                 | (0U == (0x7ffffffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[1U] 
                                          << 0xaU) 
                                         | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                            >> 0x16U)))))) 
             & (((2U != (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                 & (1U != (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U]))) 
                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                   >> 0xeU))) & (((3U == (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                  | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                     >> 0x10U)) | (0U 
                                                   != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__priv___05Fh3170)))) 
           & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue_first___05F09_BITS_1_TO_0_11_E_ETC___05F_d395) 
                 & ((0U != (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                       >> 0xdU))) & ((3U != (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                        >> 0xfU))) 
               & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                  >> 0x12U)) & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                 >> 0x13U) | ((2U != 
                                               (3U 
                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])) 
                                              & (1U 
                                                 != 
                                                 (3U 
                                                  & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U]))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__NOT_ptwalk_ff_memory_response_first___05F61_BIT_12_ETC___05F_d367 
        = (((((~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                  >> 0xcU)) | ((~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                   >> 0xdU)) & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                >> 0xeU))) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels_18_EQ_0_43_AND_NOT_ptwalk_ff___05FETC___05F_d350)) 
            | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
               >> 0xbU)) & (3U != (3U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_req_queue__DOT__data0_reg[0U])));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels_18_EQ_0_43_AND_NOT_ptwalk_ff___05FETC___05F_d330 
        = ((((0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels)) 
             & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                   >> 0xdU))) & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                    >> 0xfU))) | ((
                                                   ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                     >> 0xfU) 
                                                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                       >> 0xdU)) 
                                                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_ff_memory_response__DOT__data0_reg[0U] 
                                                      >> 0xeU)) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__ptwalk_rg_levels_18_EQ_1_44_AND_NOT_ptwalk_ff___05FETC___05F_d328)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_core_response_rv_port1___05Fread 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__CAN_FIRE_RL_rl_send_response)
            ? (0x20000000000ULL | ((0x800U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[5U])
                                    ? (((QData)((IData)(
                                                        ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[4U] 
                                                          << 0x15U) 
                                                         | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[3U] 
                                                            >> 0xbU)))) 
                                        << 9U) | (QData)((IData)(
                                                                 (0x1feU 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[5U] 
                                                                     >> 0xcU)))))
                                    : (((QData)((IData)(
                                                        ((0xc0000000U 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[0U] 
                                                             << 0xaU)) 
                                                         | ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__lower_pa___05Fh3158 
                                                             << 0xcU) 
                                                            | (0xfffU 
                                                               & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[4U] 
                                                                   << 0x15U) 
                                                                  | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[3U] 
                                                                     >> 0xbU))))))) 
                                        << 9U) | (QData)((IData)(
                                                                 ((((~ 
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[5U] 
                                                                      >> 0xcU)) 
                                                                    & ((((0U 
                                                                          != 
                                                                          (3U 
                                                                           & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[0U])) 
                                                                         & (~ 
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[3U] 
                                                                             >> 5U))) 
                                                                        | ((~ 
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[3U] 
                                                                             >> 7U)) 
                                                                           & (0U 
                                                                              == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__priv___05Fh2553)))) 
                                                                       | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__IF_IF_wr_mstatus_whas___05F9_THEN_wr_mstatus_wget___05FETC___05F_d129))) 
                                                                   << 8U) 
                                                                  | ((((0U 
                                                                        == 
                                                                        (3U 
                                                                         & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[0U]))
                                                                        ? 0xdU
                                                                        : 0xfU) 
                                                                      << 1U) 
                                                                     | (1U 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_lookup_result__DOT__data0_reg[5U] 
                                                                           >> 0xcU)))))))))
            : vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__dmem__DOT__dtlb__DOT__ff_core_response_rv);
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__instance_fn_decode_2__DOT__instance_fn_decode_immediate_9__DOT__IF_fn_decode_immediate_inst_BITS_6_TO_2_EQ_0b1_ETC___05F_d57 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__instance_fn_decode_2__DOT__instance_fn_decode_immediate_9__DOT__CASE_fn_decode_immediate_inst_BITS_6_TO_2_0b10_ETC___05Fq1) 
            << 0xcU) | ((((0xbU != (0x1fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                              << 0x14U) 
                                             | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                >> 0xcU)))) 
                          & ((0x18U == (0x1fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                  << 0x14U) 
                                                 | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                    >> 0xcU))))
                              ? (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                 >> 0x11U) : (((0xdU 
                                                != 
                                                (0x1fU 
                                                 & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                     << 0x14U) 
                                                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                       >> 0xcU)))) 
                                               & (5U 
                                                  != 
                                                  (0x1fU 
                                                   & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                       << 0x14U) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                         >> 0xcU))))) 
                                              & ((0x1bU 
                                                  == 
                                                  (0x1fU 
                                                   & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                       << 0x14U) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                         >> 0xcU))))
                                                  ? 
                                                 (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                  >> 0x1eU)
                                                  : 
                                                 (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                  >> 9U))))) 
                         << 0xbU) | ((((((5U == (0x1fU 
                                                 & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                     << 0x14U) 
                                                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                       >> 0xcU)))) 
                                         | (0xbU == 
                                            (0x1fU 
                                             & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                 << 0x14U) 
                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                   >> 0xcU))))) 
                                        | (0xdU == 
                                           (0x1fU & 
                                            ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                              << 0x14U) 
                                             | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                >> 0xcU)))))
                                        ? 0U : (0x3fU 
                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[2U] 
                                                    << 0x1dU) 
                                                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                      >> 3U)))) 
                                      << 5U) | ((((0xbU 
                                                   == 
                                                   (0x1fU 
                                                    & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                        << 0x14U) 
                                                       | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                          >> 0xcU))))
                                                   ? 0U
                                                   : 
                                                  (0xfU 
                                                   & ((((8U 
                                                         == 
                                                         (0x1fU 
                                                          & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                              << 0x14U) 
                                                             | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                >> 0xcU)))) 
                                                        | ((9U 
                                                            == 
                                                            (0x1fU 
                                                             & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                 << 0x14U) 
                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                   >> 0xcU)))) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[2U] 
                                                              >> 5U))) 
                                                       | (0x18U 
                                                          == 
                                                          (0x1fU 
                                                           & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                               << 0x14U) 
                                                              | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                 >> 0xcU)))))
                                                       ? 
                                                      ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                        << 0xeU) 
                                                       | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                          >> 0x12U))
                                                       : 
                                                      (((5U 
                                                         == 
                                                         (0x1fU 
                                                          & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                              << 0x14U) 
                                                             | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                >> 0xcU)))) 
                                                        | (0xdU 
                                                           == 
                                                           (0x1fU 
                                                            & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                << 0x14U) 
                                                               | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                  >> 0xcU)))))
                                                        ? 0U
                                                        : 
                                                       ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                         << 1U) 
                                                        | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                           >> 0x1fU)))))) 
                                                 << 1U) 
                                                | ((0xbU 
                                                    != 
                                                    (0x1fU 
                                                     & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                         << 0x14U) 
                                                        | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                           >> 0xcU)))) 
                                                   & (((8U 
                                                        == 
                                                        (0x1fU 
                                                         & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                             << 0x14U) 
                                                            | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                               >> 0xcU)))) 
                                                       | ((9U 
                                                           == 
                                                           (0x1fU 
                                                            & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                << 0x14U) 
                                                               | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                  >> 0xcU)))) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[2U] 
                                                             >> 5U)))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                       >> 0x11U)
                                                       : 
                                                      (((((0x18U 
                                                           != 
                                                           (0x1fU 
                                                            & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                << 0x14U) 
                                                               | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                  >> 0xcU)))) 
                                                          & (0xdU 
                                                             != 
                                                             (0x1fU 
                                                              & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                  << 0x14U) 
                                                                 | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                    >> 0xcU))))) 
                                                         & (5U 
                                                            != 
                                                            (0x1fU 
                                                             & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                 << 0x14U) 
                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                   >> 0xcU))))) 
                                                        & (0x1bU 
                                                           != 
                                                           (0x1fU 
                                                            & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                << 0x14U) 
                                                               | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                  >> 0xcU))))) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                          >> 0x1eU))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__instance_chk_interrupt_1__DOT__x___05Fh159 
        = (0x1ffffU & (((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[3U] 
                         << 6U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[2U] 
                                   >> 0x1aU)) & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[4U] 
                                                  << 0x15U) 
                                                 | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[3U] 
                                                    >> 0xbU))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__instance_fn_decode_2__DOT__instance_fn_decode_insttype_3__DOT__IF_fn_decode_insttype_inst_BITS_31_TO_27_81_EQ_ETC___05F_d409 
        = ((0x200U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U])
            ? ((0x40U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U])
                ? 6U : ((0x20U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U])
                         ? 6U : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[2U])
                                  ? 1U : 6U))) : ((0x100U 
                                                   & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U])
                                                   ? 
                                                  ((0x40U 
                                                    & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U])
                                                    ? 6U
                                                    : 
                                                   ((0x20U 
                                                     & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U])
                                                     ? 6U
                                                     : 
                                                    ((1U 
                                                      & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[2U])
                                                      ? 1U
                                                      : 6U)))
                                                   : 
                                                  ((0x80U 
                                                    & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U])
                                                    ? 
                                                   ((0x40U 
                                                     & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U])
                                                     ? 6U
                                                     : 
                                                    ((0x20U 
                                                      & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U])
                                                      ? 6U
                                                      : 
                                                     ((1U 
                                                       & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[2U])
                                                       ? 1U
                                                       : 6U)))
                                                    : 
                                                   ((0x40U 
                                                     & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U])
                                                     ? 
                                                    ((0x20U 
                                                      & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U])
                                                      ? 
                                                     ((1U 
                                                       & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[2U])
                                                       ? 1U
                                                       : 6U)
                                                      : 
                                                     (((0U 
                                                        == 
                                                        (0x1fU 
                                                         & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                             << 2U) 
                                                            | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                               >> 0x1eU)))) 
                                                       & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[2U])
                                                       ? 1U
                                                       : 6U))
                                                     : 
                                                    ((1U 
                                                      & vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[2U])
                                                      ? 1U
                                                      : 6U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage2__DOT__instance_fn_decode_2__DOT__instance_fn_decode_insttype_3__DOT__CASE_fn_decode_insttype_inst_BITS_31_TO_20_0x1_ETC___05Fq1 
        = (1U & (((((0x140U == (0xfffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                           << 2U) | 
                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                           >> 0x1eU)))) 
                    | (0x141U == (0xfffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                             << 2U) 
                                            | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                               >> 0x1eU))))) 
                   | (0x142U == (0xfffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                            << 2U) 
                                           | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                              >> 0x1eU))))) 
                  | (0x143U == (0xfffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                           << 2U) | 
                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                           >> 0x1eU)))))
                  ? (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[2U] 
                     >> 0x12U) : ((((((((((((((((((0x341U 
                                                   == 
                                                   (0xfffU 
                                                    & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                        << 2U) 
                                                       | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                          >> 0x1eU)))) 
                                                  | (0x343U 
                                                     == 
                                                     (0xfffU 
                                                      & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                          << 2U) 
                                                         | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                            >> 0x1eU))))) 
                                                 | (0x342U 
                                                    == 
                                                    (0xfffU 
                                                     & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                         << 2U) 
                                                        | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                           >> 0x1eU))))) 
                                                | (0xb00U 
                                                   == 
                                                   (0xfffU 
                                                    & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                        << 2U) 
                                                       | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                          >> 0x1eU))))) 
                                               | (0xb02U 
                                                  == 
                                                  (0xfffU 
                                                   & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                       << 2U) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                         >> 0x1eU))))) 
                                              | (0xc01U 
                                                 == 
                                                 (0xfffU 
                                                  & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                      << 2U) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                        >> 0x1eU))))) 
                                             | (0x303U 
                                                == 
                                                (0xfffU 
                                                 & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                     << 2U) 
                                                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                       >> 0x1eU))))) 
                                            | (0x302U 
                                               == (0xfffU 
                                                   & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                       << 2U) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                         >> 0x1eU))))) 
                                           | (0x3a0U 
                                              == (0xfffU 
                                                  & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                      << 2U) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                        >> 0x1eU))))) 
                                          | (0x3b0U 
                                             == (0xfffU 
                                                 & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                     << 2U) 
                                                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                       >> 0x1eU))))) 
                                         | (0x3b1U 
                                            == (0xfffU 
                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                    << 2U) 
                                                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                      >> 0x1eU))))) 
                                        | (0x3b2U == 
                                           (0xfffU 
                                            & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                << 2U) 
                                               | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                  >> 0x1eU))))) 
                                       | (0x3b3U == 
                                          (0xfffU & 
                                           ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                             << 2U) 
                                            | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                               >> 0x1eU))))) 
                                      | (0xb03U == 
                                         (0xfffU & 
                                          ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                            << 2U) 
                                           | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                              >> 0x1eU))))) 
                                     | (0xb04U == (0xfffU 
                                                   & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                       << 2U) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                         >> 0x1eU))))) 
                                    | (0x323U == (0xfffU 
                                                  & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                      << 2U) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                        >> 0x1eU))))) 
                                   | (0x324U == (0xfffU 
                                                 & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                     << 2U) 
                                                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                       >> 0x1eU))))) 
                                  | ((0x180U == (0xfffU 
                                                 & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                     << 2U) 
                                                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                       >> 0x1eU))))
                                      ? (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[2U] 
                                         >> 0x12U) : 
                                     ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((0x306U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU)))) 
                                                                                | (0x320U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x325U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb05U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x326U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb06U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x327U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb07U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x328U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb08U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x329U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb09U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x32aU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb0aU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x32bU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb0bU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x32cU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb0cU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x32dU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb0dU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x32eU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb0eU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x32fU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb0fU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x330U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb10U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x331U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb11U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x332U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb12U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x333U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb13U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x334U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb14U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x335U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb15U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x336U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb16U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x337U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb17U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x338U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb18U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x339U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb19U 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0x33aU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                                | (0xb1aU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                               | (0x33bU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                              | (0xb1bU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                             | (0x33cU 
                                                                                == 
                                                                                (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                            | (0xb1cU 
                                                                               == 
                                                                               (0xfffU 
                                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                           | (0x33dU 
                                                                              == 
                                                                              (0xfffU 
                                                                               & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                          | (0xb1dU 
                                                                             == 
                                                                             (0xfffU 
                                                                              & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                         | (0x33eU 
                                                                            == 
                                                                            (0xfffU 
                                                                             & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                        | (0xb1eU 
                                                                           == 
                                                                           (0xfffU 
                                                                            & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                                << 2U) 
                                                                               | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                       | (0x33fU 
                                                                          == 
                                                                          (0xfffU 
                                                                           & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                               << 2U) 
                                                                              | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                      | (0xb1fU 
                                                                         == 
                                                                         (0xfffU 
                                                                          & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                              << 2U) 
                                                                             | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                                >> 0x1eU))))) 
                                                                     | (0xc00U 
                                                                        == 
                                                                        (0xfffU 
                                                                         & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                             << 2U) 
                                                                            | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                               >> 0x1eU))))) 
                                                                    | (0xc02U 
                                                                       == 
                                                                       (0xfffU 
                                                                        & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                            << 2U) 
                                                                           | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                              >> 0x1eU))))) 
                                                                   | (0xc03U 
                                                                      == 
                                                                      (0xfffU 
                                                                       & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                           << 2U) 
                                                                          | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                             >> 0x1eU))))) 
                                                                  | (0xc04U 
                                                                     == 
                                                                     (0xfffU 
                                                                      & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                          << 2U) 
                                                                         | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                            >> 0x1eU))))) 
                                                                 | (0xc05U 
                                                                    == 
                                                                    (0xfffU 
                                                                     & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                         << 2U) 
                                                                        | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                           >> 0x1eU))))) 
                                                                | (0xc06U 
                                                                   == 
                                                                   (0xfffU 
                                                                    & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                        << 2U) 
                                                                       | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                          >> 0x1eU))))) 
                                                               | (0xc07U 
                                                                  == 
                                                                  (0xfffU 
                                                                   & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                       << 2U) 
                                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                         >> 0x1eU))))) 
                                                              | (0xc08U 
                                                                 == 
                                                                 (0xfffU 
                                                                  & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                      << 2U) 
                                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                        >> 0x1eU))))) 
                                                             | (0xc09U 
                                                                == 
                                                                (0xfffU 
                                                                 & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                     << 2U) 
                                                                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                       >> 0x1eU))))) 
                                                            | (0xc0aU 
                                                               == 
                                                               (0xfffU 
                                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                    << 2U) 
                                                                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                      >> 0x1eU))))) 
                                                           | (0xc0bU 
                                                              == 
                                                              (0xfffU 
                                                               & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                   << 2U) 
                                                                  | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                     >> 0x1eU))))) 
                                                          | (0xc0cU 
                                                             == 
                                                             (0xfffU 
                                                              & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                  << 2U) 
                                                                 | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                    >> 0x1eU))))) 
                                                         | (0xc0dU 
                                                            == 
                                                            (0xfffU 
                                                             & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                 << 2U) 
                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                   >> 0x1eU))))) 
                                                        | (0xc0eU 
                                                           == 
                                                           (0xfffU 
                                                            & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                                << 2U) 
                                                               | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                  >> 0x1eU))))) 
                                                       | (0xc0fU 
                                                          == 
                                                          (0xfffU 
                                                           & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                               << 2U) 
                                                              | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                 >> 0x1eU))))) 
                                                      | (0xc10U 
                                                         == 
                                                         (0xfffU 
                                                          & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                              << 2U) 
                                                             | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                                >> 0x1eU))))) 
                                                     | (0xc11U 
                                                        == 
                                                        (0xfffU 
                                                         & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                             << 2U) 
                                                            | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                               >> 0x1eU))))) 
                                                    | (0xc12U 
                                                       == 
                                                       (0xfffU 
                                                        & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                            << 2U) 
                                                           | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                              >> 0x1eU))))) 
                                                   | (0xc13U 
                                                      == 
                                                      (0xfffU 
                                                       & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                           << 2U) 
                                                          | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                             >> 0x1eU))))) 
                                                  | (0xc14U 
                                                     == 
                                                     (0xfffU 
                                                      & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                          << 2U) 
                                                         | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                            >> 0x1eU))))) 
                                                 | (0xc15U 
                                                    == 
                                                    (0xfffU 
                                                     & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                         << 2U) 
                                                        | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                           >> 0x1eU))))) 
                                                | (0xc16U 
                                                   == 
                                                   (0xfffU 
                                                    & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                        << 2U) 
                                                       | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                          >> 0x1eU))))) 
                                               | (0xc17U 
                                                  == 
                                                  (0xfffU 
                                                   & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                       << 2U) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                         >> 0x1eU))))) 
                                              | (0xc18U 
                                                 == 
                                                 (0xfffU 
                                                  & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                      << 2U) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                        >> 0x1eU))))) 
                                             | (0xc19U 
                                                == 
                                                (0xfffU 
                                                 & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                     << 2U) 
                                                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                       >> 0x1eU))))) 
                                            | (0xc1aU 
                                               == (0xfffU 
                                                   & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                       << 2U) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                         >> 0x1eU))))) 
                                           | (0xc1bU 
                                              == (0xfffU 
                                                  & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                      << 2U) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                        >> 0x1eU))))) 
                                          | (0xc1cU 
                                             == (0xfffU 
                                                 & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                     << 2U) 
                                                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                       >> 0x1eU))))) 
                                         | (0xc1dU 
                                            == (0xfffU 
                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                    << 2U) 
                                                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                      >> 0x1eU))))) 
                                        | (0xc1eU == 
                                           (0xfffU 
                                            & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                << 2U) 
                                               | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                  >> 0x1eU))))) 
                                       | (0xc1fU == 
                                          (0xfffU & 
                                           ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                             << 2U) 
                                            | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                               >> 0x1eU))))) 
                                      | ((0x106U == 
                                          (0xfffU & 
                                           ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                             << 2U) 
                                            | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                               >> 0x1eU))))
                                          ? (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__stage5_csrs_mv_csrs_to_decode[2U] 
                                             >> 0x12U)
                                          : (0x800U 
                                             == (0xfffU 
                                                 & ((vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[1U] 
                                                     << 2U) 
                                                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__ccore_0__DOT__riscv__DOT__ff_pipe1__DOT__data0_reg[0U] 
                                                       >> 0x1eU))))))))));
}
