Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Jun  8 10:08:58 2017
| Host         : mc-Lenovo-G500 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -rpx top_wrapper_timing_summary_routed.rpx
| Design       : top_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/sampled_axi_araddr_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.318        0.000                      0                 1736        0.037        0.000                      0                 1736        4.020        0.000                       0                   817  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.318        0.000                      0                 1736        0.037        0.000                      0                 1736        4.020        0.000                       0                   817  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 4.481ns (57.901%)  route 3.258ns (42.099%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.677     2.985    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X11Y37         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/Q
                         net (fo=8, routed)           0.354     3.795    top_i/dht11_axi_top/U0/u0/u0/dp/threshold__0[11]
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.124     3.919 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17/O
                         net (fo=1, routed)           0.000     3.919    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.493 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[2]
                         net (fo=2, routed)           0.356     4.849    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_1
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.627 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[2]
                         net (fo=3, routed)           0.351     5.978    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_1
    SLICE_X10Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     6.762 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.762    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.879 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.879    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.996 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.996    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.311 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.793     8.104    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X12Y39         LUT6 (Prop_lut6_I1_O)        0.307     8.411 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.411    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.787 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.787    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.016 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.688     9.704    top_i/dht11_axi_top/U0/u0/u0/CU/CO[0]
    SLICE_X19Y40         LUT3 (Prop_lut3_I2_O)        0.304    10.008 r  top_i/dht11_axi_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.716    10.724    top_i/dht11_axi_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[2]_5
    SLICE_X16Y42         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.499    12.691    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X16Y42         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[20]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.726    12.042    top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[20]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 4.481ns (57.901%)  route 3.258ns (42.099%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.677     2.985    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X11Y37         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/Q
                         net (fo=8, routed)           0.354     3.795    top_i/dht11_axi_top/U0/u0/u0/dp/threshold__0[11]
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.124     3.919 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17/O
                         net (fo=1, routed)           0.000     3.919    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.493 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[2]
                         net (fo=2, routed)           0.356     4.849    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_1
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.627 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[2]
                         net (fo=3, routed)           0.351     5.978    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_1
    SLICE_X10Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     6.762 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.762    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.879 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.879    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.996 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.996    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.311 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.793     8.104    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X12Y39         LUT6 (Prop_lut6_I1_O)        0.307     8.411 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.411    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.787 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.787    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.016 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.688     9.704    top_i/dht11_axi_top/U0/u0/u0/CU/CO[0]
    SLICE_X19Y40         LUT3 (Prop_lut3_I2_O)        0.304    10.008 r  top_i/dht11_axi_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.716    10.724    top_i/dht11_axi_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[2]_5
    SLICE_X16Y42         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.499    12.691    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X16Y42         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[21]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.726    12.042    top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 4.481ns (57.901%)  route 3.258ns (42.099%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.677     2.985    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X11Y37         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/Q
                         net (fo=8, routed)           0.354     3.795    top_i/dht11_axi_top/U0/u0/u0/dp/threshold__0[11]
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.124     3.919 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17/O
                         net (fo=1, routed)           0.000     3.919    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.493 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[2]
                         net (fo=2, routed)           0.356     4.849    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_1
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.627 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[2]
                         net (fo=3, routed)           0.351     5.978    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_1
    SLICE_X10Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     6.762 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.762    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.879 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.879    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.996 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.996    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.311 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.793     8.104    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X12Y39         LUT6 (Prop_lut6_I1_O)        0.307     8.411 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.411    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.787 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.787    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.016 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.688     9.704    top_i/dht11_axi_top/U0/u0/u0/CU/CO[0]
    SLICE_X19Y40         LUT3 (Prop_lut3_I2_O)        0.304    10.008 r  top_i/dht11_axi_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.716    10.724    top_i/dht11_axi_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[2]_5
    SLICE_X16Y42         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.499    12.691    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X16Y42         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[22]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.726    12.042    top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[22]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 4.481ns (57.901%)  route 3.258ns (42.099%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.677     2.985    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X11Y37         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/Q
                         net (fo=8, routed)           0.354     3.795    top_i/dht11_axi_top/U0/u0/u0/dp/threshold__0[11]
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.124     3.919 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17/O
                         net (fo=1, routed)           0.000     3.919    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.493 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[2]
                         net (fo=2, routed)           0.356     4.849    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_1
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.627 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[2]
                         net (fo=3, routed)           0.351     5.978    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_1
    SLICE_X10Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     6.762 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.762    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.879 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.879    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.996 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.996    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.311 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.793     8.104    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X12Y39         LUT6 (Prop_lut6_I1_O)        0.307     8.411 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.411    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.787 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.787    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.016 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.688     9.704    top_i/dht11_axi_top/U0/u0/u0/CU/CO[0]
    SLICE_X19Y40         LUT3 (Prop_lut3_I2_O)        0.304    10.008 r  top_i/dht11_axi_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.716    10.724    top_i/dht11_axi_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[2]_5
    SLICE_X16Y42         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.499    12.691    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X16Y42         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[23]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.726    12.042    top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 4.481ns (57.899%)  route 3.258ns (42.101%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.677     2.985    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X11Y37         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/Q
                         net (fo=8, routed)           0.354     3.795    top_i/dht11_axi_top/U0/u0/u0/dp/threshold__0[11]
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.124     3.919 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17/O
                         net (fo=1, routed)           0.000     3.919    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.493 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[2]
                         net (fo=2, routed)           0.356     4.849    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_1
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.627 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[2]
                         net (fo=3, routed)           0.351     5.978    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_1
    SLICE_X10Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     6.762 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.762    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.879 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.879    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.996 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.996    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.311 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.793     8.104    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X12Y39         LUT6 (Prop_lut6_I1_O)        0.307     8.411 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.411    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.787 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.787    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.016 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.688     9.704    top_i/dht11_axi_top/U0/u0/u0/CU/CO[0]
    SLICE_X19Y40         LUT3 (Prop_lut3_I2_O)        0.304    10.008 r  top_i/dht11_axi_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.716    10.724    top_i/dht11_axi_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[2]_5
    SLICE_X16Y43         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.500    12.692    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X16Y43         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[24]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X16Y43         FDRE (Setup_fdre_C_R)       -0.726    12.043    top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 4.481ns (57.899%)  route 3.258ns (42.101%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.677     2.985    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X11Y37         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/Q
                         net (fo=8, routed)           0.354     3.795    top_i/dht11_axi_top/U0/u0/u0/dp/threshold__0[11]
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.124     3.919 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17/O
                         net (fo=1, routed)           0.000     3.919    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.493 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[2]
                         net (fo=2, routed)           0.356     4.849    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_1
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.627 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[2]
                         net (fo=3, routed)           0.351     5.978    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_1
    SLICE_X10Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     6.762 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.762    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.879 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.879    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.996 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.996    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.311 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.793     8.104    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X12Y39         LUT6 (Prop_lut6_I1_O)        0.307     8.411 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.411    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.787 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.787    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.016 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.688     9.704    top_i/dht11_axi_top/U0/u0/u0/CU/CO[0]
    SLICE_X19Y40         LUT3 (Prop_lut3_I2_O)        0.304    10.008 r  top_i/dht11_axi_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.716    10.724    top_i/dht11_axi_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[2]_5
    SLICE_X16Y43         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.500    12.692    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X16Y43         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[25]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X16Y43         FDRE (Setup_fdre_C_R)       -0.726    12.043    top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 4.481ns (57.899%)  route 3.258ns (42.101%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.677     2.985    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X11Y37         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/Q
                         net (fo=8, routed)           0.354     3.795    top_i/dht11_axi_top/U0/u0/u0/dp/threshold__0[11]
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.124     3.919 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17/O
                         net (fo=1, routed)           0.000     3.919    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.493 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[2]
                         net (fo=2, routed)           0.356     4.849    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_1
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.627 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[2]
                         net (fo=3, routed)           0.351     5.978    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_1
    SLICE_X10Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     6.762 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.762    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.879 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.879    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.996 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.996    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.311 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.793     8.104    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X12Y39         LUT6 (Prop_lut6_I1_O)        0.307     8.411 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.411    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.787 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.787    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.016 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.688     9.704    top_i/dht11_axi_top/U0/u0/u0/CU/CO[0]
    SLICE_X19Y40         LUT3 (Prop_lut3_I2_O)        0.304    10.008 r  top_i/dht11_axi_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.716    10.724    top_i/dht11_axi_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[2]_5
    SLICE_X16Y43         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.500    12.692    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X16Y43         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[26]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X16Y43         FDRE (Setup_fdre_C_R)       -0.726    12.043    top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 4.481ns (57.899%)  route 3.258ns (42.101%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.677     2.985    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X11Y37         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/Q
                         net (fo=8, routed)           0.354     3.795    top_i/dht11_axi_top/U0/u0/u0/dp/threshold__0[11]
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.124     3.919 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17/O
                         net (fo=1, routed)           0.000     3.919    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.493 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[2]
                         net (fo=2, routed)           0.356     4.849    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_1
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.627 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[2]
                         net (fo=3, routed)           0.351     5.978    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_1
    SLICE_X10Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     6.762 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.762    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.879 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.879    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.996 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.996    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.311 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.793     8.104    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X12Y39         LUT6 (Prop_lut6_I1_O)        0.307     8.411 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.411    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.787 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.787    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.016 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.688     9.704    top_i/dht11_axi_top/U0/u0/u0/CU/CO[0]
    SLICE_X19Y40         LUT3 (Prop_lut3_I2_O)        0.304    10.008 r  top_i/dht11_axi_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.716    10.724    top_i/dht11_axi_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[2]_5
    SLICE_X16Y43         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.500    12.692    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X16Y43         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[27]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X16Y43         FDRE (Setup_fdre_C_R)       -0.726    12.043    top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[27]
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 4.481ns (57.904%)  route 3.258ns (42.096%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.677     2.985    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X11Y37         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/Q
                         net (fo=8, routed)           0.354     3.795    top_i/dht11_axi_top/U0/u0/u0/dp/threshold__0[11]
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.124     3.919 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17/O
                         net (fo=1, routed)           0.000     3.919    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.493 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[2]
                         net (fo=2, routed)           0.356     4.849    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_1
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.627 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[2]
                         net (fo=3, routed)           0.351     5.978    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_1
    SLICE_X10Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     6.762 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.762    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.879 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.879    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.996 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.996    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.311 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.793     8.104    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X12Y39         LUT6 (Prop_lut6_I1_O)        0.307     8.411 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.411    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.787 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.787    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.016 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.688     9.704    top_i/dht11_axi_top/U0/u0/u0/CU/CO[0]
    SLICE_X19Y40         LUT3 (Prop_lut3_I2_O)        0.304    10.008 r  top_i/dht11_axi_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.715    10.724    top_i/dht11_axi_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[2]_5
    SLICE_X16Y44         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.500    12.692    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X16Y44         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[28]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X16Y44         FDRE (Setup_fdre_C_R)       -0.726    12.043    top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 4.481ns (57.904%)  route 3.258ns (42.096%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.677     2.985    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X11Y37         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  top_i/dht11_axi_top/U0/u0/u0/dp/threshold_reg[11]/Q
                         net (fo=8, routed)           0.354     3.795    top_i/dht11_axi_top/U0/u0/u0/dp/threshold__0[11]
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.124     3.919 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17/O
                         net (fo=1, routed)           0.000     3.919    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_17_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.493 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8/CO[2]
                         net (fo=2, routed)           0.356     4.849    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_8_n_1
    SLICE_X11Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.627 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[2]
                         net (fo=3, routed)           0.351     5.978    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_1
    SLICE_X10Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     6.762 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.762    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.879 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.879    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.996 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.996    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.311 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.793     8.104    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt1[21]
    SLICE_X12Y39         LUT6 (Prop_lut6_I1_O)        0.307     8.411 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.411    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.787 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.787    top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.016 r  top_i/dht11_axi_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.688     9.704    top_i/dht11_axi_top/U0/u0/u0/CU/CO[0]
    SLICE_X19Y40         LUT3 (Prop_lut3_I2_O)        0.304    10.008 r  top_i/dht11_axi_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.715    10.724    top_i/dht11_axi_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[2]_5
    SLICE_X16Y44         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         1.500    12.692    top_i/dht11_axi_top/U0/u0/u0/dp/aclk
    SLICE_X16Y44         FDRE                                         r  top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[29]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X16Y44         FDRE (Setup_fdre_C_R)       -0.726    12.043    top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[29]
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  1.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/rst_ps7_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.611%)  route 0.213ns (53.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.562     0.903    top_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X14Y50         FDRE                                         r  top_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  top_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.213     1.257    top_i/rst_ps7_100M/U0/SEQ/seq_cnt[0]
    SLICE_X14Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.302 r  top_i/rst_ps7_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.302    top_i/rst_ps7_100M/U0/SEQ/pr_dec0__0
    SLICE_X14Y49         FDRE                                         r  top_i/rst_ps7_100M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.832     1.202    top_i/rst_ps7_100M/U0/SEQ/slowest_sync_clk
    SLICE_X14Y49         FDRE                                         r  top_i/rst_ps7_100M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    top_i/rst_ps7_100M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/rst_ps7_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.229ns (54.035%)  route 0.195ns (45.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.562     0.903    top_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X14Y50         FDRE                                         r  top_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  top_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/Q
                         net (fo=4, routed)           0.195     1.225    top_i/rst_ps7_100M/U0/SEQ/seq_cnt[4]
    SLICE_X14Y49         LUT4 (Prop_lut4_I3_O)        0.101     1.326 r  top_i/rst_ps7_100M/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.326    top_i/rst_ps7_100M/U0/SEQ/p_3_out[0]
    SLICE_X14Y49         FDRE                                         r  top_i/rst_ps7_100M/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.832     1.202    top_i/rst_ps7_100M/U0/SEQ/slowest_sync_clk
    SLICE_X14Y49         FDRE                                         r  top_i/rst_ps7_100M/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.107     1.280    top_i/rst_ps7_100M/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/rst_ps7_100M/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.226ns (53.707%)  route 0.195ns (46.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.562     0.903    top_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X14Y50         FDRE                                         r  top_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  top_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/Q
                         net (fo=4, routed)           0.195     1.225    top_i/rst_ps7_100M/U0/SEQ/seq_cnt[4]
    SLICE_X14Y49         LUT4 (Prop_lut4_I0_O)        0.098     1.323 r  top_i/rst_ps7_100M/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.323    top_i/rst_ps7_100M/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X14Y49         FDRE                                         r  top_i/rst_ps7_100M/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.832     1.202    top_i/rst_ps7_100M/U0/SEQ/slowest_sync_clk
    SLICE_X14Y49         FDRE                                         r  top_i/rst_ps7_100M/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.091     1.264    top_i/rst_ps7_100M/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 top_i/dht11_axi_top/U0/u0/current_state_read_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.743%)  route 0.148ns (51.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.566     0.907    top_i/dht11_axi_top/U0/u0/aclk
    SLICE_X9Y43          FDRE                                         r  top_i/dht11_axi_top/U0/u0/current_state_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  top_i/dht11_axi_top/U0/u0/current_state_read_reg[0]/Q
                         net (fo=6, routed)           0.148     1.196    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X6Y43          SRLC32E                                      r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.834     1.204    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y43          SRLC32E                                      r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.251ns (50.063%)  route 0.250ns (49.937%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.565     0.906    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y52          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=19, routed)          0.250     1.297    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.342 r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_3/O
                         net (fo=1, routed)           0.000     1.342    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.407 r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.407    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_5
    SLICE_X8Y49          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.835     1.205    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y49          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.134     1.310    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.252ns (48.897%)  route 0.263ns (51.103%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.565     0.906    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y52          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=19, routed)          0.263     1.310    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.355 r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_4/O
                         net (fo=1, routed)           0.000     1.355    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_4_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.421 r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.421    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_6
    SLICE_X8Y49          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.835     1.205    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y49          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.134     1.310    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.227ns (44.438%)  route 0.284ns (55.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.567     0.908    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X7Y47          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[2]/Q
                         net (fo=7, routed)           0.284     1.319    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[2]
    SLICE_X10Y50         LUT6 (Prop_lut6_I0_O)        0.099     1.418 r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_boundary_axaddr_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.418    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][2]
    SLICE_X10Y50         FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.834     1.204    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X10Y50         FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.121     1.296    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.336%)  route 0.217ns (60.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.584     0.925    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/Q
                         net (fo=91, routed)          0.217     1.283    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready
    SLICE_X3Y49          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.854     1.224    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[18]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.156    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.336%)  route 0.217ns (60.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.584     0.925    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/Q
                         net (fo=91, routed)          0.217     1.283    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready
    SLICE_X3Y49          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.854     1.224    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[22]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.156    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.336%)  route 0.217ns (60.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.584     0.925    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/Q
                         net (fo=91, routed)          0.217     1.283    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready
    SLICE_X3Y49          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=817, routed)         0.854     1.224    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[29]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.156    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  top_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y42   top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y42   top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y42   top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y43   top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y43   top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y43   top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y43   top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y44   top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y44   top_i/dht11_axi_top/U0/u0/u0/dp/count_reg[29]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y42   top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y42   top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y42   top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y42   top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



