
ssp.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001bc  00800200  000048b4  00004948  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000048b4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000003ca  008003bc  008003bc  00004b04  2**0
                  ALLOC
  3 .debug_aranges 000011d0  00000000  00000000  00004b04  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00003b4e  00000000  00000000  00005cd4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0001440d  00000000  00000000  00009822  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000234f  00000000  00000000  0001dc2f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00008b83  00000000  00000000  0001ff7e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000021a0  00000000  00000000  00028b04  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000072ba  00000000  00000000  0002aca4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000aacc  00000000  00000000  00031f5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000011b8  00000000  00000000  0003ca2a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
// uint32_t MPU6050::dmpGetGyroSumOfSquare();
// uint32_t MPU6050::dmpGetAccelSumOfSquare();
// void MPU6050::dmpOverrideQuaternion(long *q);
uint16_t MPU6050::dmpGetFIFOPacketSize() {
    return dmpPacketSize;
}
       0:	0c 94 56 05 	jmp	0xaac	; 0xaac <__ctors_end>
#if !defined(USART_RX_vect) && !defined(USART0_RX_vect) && \
    !defined(USART_RXC_vect)
  #error "Don't know what the Data Received vector is called for the first UART"
#else
  void serialEvent() __attribute__((weak));
  void serialEvent() {}
       4:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
/** Default constructor, uses default I2C address.
 * @see MPU6050_DEFAULT_ADDRESS
 */
MPU6050::MPU6050() {
    devAddr = MPU6050_DEFAULT_ADDRESS;
}
       8:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
    n += write(*buffer++);
  }
  return n;
}

size_t Print::print(const __FlashStringHelper *ifsh)
       c:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
// initial characters that are not digits (or the minus sign) are skipped
// function is terminated by the first character that is not a digit.
long Stream::parseInt()
{
  return parseInt(NO_SKIP_CHAR); // terminate on first non-digit character (or timeout)
}
      10:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire()
{
}
      14:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
 */
void twi_setAddress(uint8_t address)
{
  // set twi slave address (skip over TWGCE bit)
  TWAR = address << 1;
}
      18:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
	SREG = oldSREG;

	return m;
}

unsigned long micros() {
      1c:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
	high = 0;
#endif

	// combine the two bytes
	return (high << 8) | low;
}
      20:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
#endif

/** Default constructor.
 */
I2Cdev::I2Cdev() {
}
      24:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      28:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      2c:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      30:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      34:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      38:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      3c:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      40:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      44:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      48:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      4c:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      50:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      54:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      58:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      5c:	0c 94 63 1b 	jmp	0x36c6	; 0x36c6 <__vector_23>
      60:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      64:	0c 94 b4 0d 	jmp	0x1b68	; 0x1b68 <__vector_25>
      68:	0c 94 fb 0e 	jmp	0x1df6	; 0x1df6 <__vector_26>
      6c:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      70:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      74:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      78:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      7c:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      80:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      84:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      88:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      8c:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      90:	0c 94 f3 0d 	jmp	0x1be6	; 0x1be6 <__vector_36>
      94:	0c 94 3a 0f 	jmp	0x1e74	; 0x1e74 <__vector_37>
      98:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      9c:	0c 94 b0 19 	jmp	0x3360	; 0x3360 <__vector_39>
      a0:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      a4:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      a8:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      ac:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      b0:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      b4:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      b8:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      bc:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      c0:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      c4:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      c8:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      cc:	0c 94 33 0e 	jmp	0x1c66	; 0x1c66 <__vector_51>
      d0:	0c 94 79 0f 	jmp	0x1ef2	; 0x1ef2 <__vector_52>
      d4:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      d8:	0c 94 73 0e 	jmp	0x1ce6	; 0x1ce6 <__vector_54>
      dc:	0c 94 b8 0f 	jmp	0x1f70	; 0x1f70 <__vector_55>
      e0:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__bad_interrupt>
      e4:	8f 08       	sbc	r8, r15
      e6:	94 08       	sbc	r9, r4
      e8:	99 08       	sbc	r9, r9
      ea:	a4 08       	sbc	r10, r4
      ec:	af 08       	sbc	r10, r15
      ee:	b2 08       	sbc	r11, r2
      f0:	b9 08       	sbc	r11, r9
      f2:	bc 08       	sbc	r11, r12
      f4:	c5 08       	sbc	r12, r5
      f6:	cc 08       	sbc	r12, r12
      f8:	01 09       	sbc	r16, r1
      fa:	3d 09       	sbc	r19, r13
      fc:	48 09       	sbc	r20, r8
      fe:	7d 09       	sbc	r23, r13
     100:	b9 09       	sbc	r27, r9
     102:	c2 09       	sbc	r28, r2
     104:	f7 09       	sbc	r31, r7
     106:	35 0a       	sbc	r3, r21
     108:	46 0a       	sbc	r4, r22
     10a:	40 0a       	sbc	r4, r16
     10c:	43 0a       	sbc	r4, r19

0000010e <_ZL9dmpMemory>:
     10e:	fb 00 00 3e 00 0b 00 36 00 01 00 02 00 03 00 00     ...>...6........
     11e:	00 65 00 54 ff ef 00 00 fa 80 00 0b 12 82 00 01     .e.T............
     12e:	00 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
     13e:	00 28 00 00 ff ff 45 81 ff ff fa 72 00 00 00 00     .(....E....r....
     14e:	00 00 03 e8 00 00 00 01 00 01 7f ff ff fe 80 01     ................
     15e:	00 1b 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
     16e:	00 3e 03 30 40 00 00 00 02 ca e3 09 3e 80 00 00     .>.0@.......>...
     17e:	20 00 00 00 00 00 00 00 40 00 00 00 60 00 00 00      .......@...`...
     18e:	41 ff 00 00 00 00 0b 2a 00 00 16 55 00 00 21 82     A......*...U..!.
     19e:	fd 87 26 50 fd 80 00 00 00 1f 00 00 00 05 80 00     ..&P............
     1ae:	00 00 00 00 00 01 00 00 00 02 00 00 00 03 00 00     ................
     1be:	40 00 00 00 00 00 04 6f 00 02 65 32 00 00 5e c0     @......o..e2..^.
     1ce:	40 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     @...............
     1de:	fb 8c 6f 5d fd 5d 08 d9 00 7c 73 3b 00 6c 12 cc     ..o].]...|s;.l..
     1ee:	32 00 13 9d 32 00 d0 d6 32 00 08 00 40 00 01 f4     2...2...2...@...
     1fe:	ff e6 80 79 02 00 00 00 00 00 d0 d6 00 00 27 10     ...y..........'.
     20e:	fb 00 00 00 40 00 00 00 00 00 00 00 00 00 00 00     ....@...........
     21e:	00 00 00 01 00 00 00 00 00 00 01 00 01 00 00 00     ................
     22e:	00 00 fa 36 ff bc 30 8e 00 05 fb f0 ff d9 5b c8     ...6..0.......[.
     23e:	ff d0 9a be 00 00 10 a9 ff f4 1e b2 00 ce bb f7     ................
     24e:	00 00 00 01 00 00 00 04 00 02 00 02 02 00 00 0c     ................
     25e:	ff c2 80 00 00 01 80 00 00 cf 80 00 40 00 00 00     ............@...
     26e:	00 00 00 01 00 00 00 00 00 00 06 00 00 00 00 14     ................
	...
     2b2:	03 3f 68 b6 79 35 28 bc c6 7e d1 6c 80 00 00 00     .?h.y5(..~.l....
     2c2:	40 00 00 00 00 00 b2 6a 00 00 00 00 00 00 00 00     @......j........
     2d2:	00 00 00 00 00 00 3f f0 00 00 00 30 00 00 00 00     ......?....0....
	...
     2fe:	00 00 25 4d 00 2f 70 6d 00 00 05 ae 00 0c 02 d0     ..%M./pm........
     30e:	00 00 00 00 00 65 00 54 ff ef 00 00 00 00 00 00     .....e.T........
     31e:	00 00 01 00 00 44 00 00 00 00 0c 00 00 00 01 00     .....D..........
     32e:	00 00 00 00 00 65 00 00 00 54 00 00 ff ef 00 00     .....e...T......
	...
     34e:	40 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     @...............
     35e:	40 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     @...............
     36e:	00 00 00 01 00 00 00 02 00 00 00 00 00 00 00 00     ................
	...
     39e:	00 1b 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...
     3ca:	40 00 00 00 00 1b 00 00 00 00 00 00 00 00 00 00     @...............
	...
     40e:	d8 dc ba a2 f1 de b2 b8 b4 a8 81 91 f7 4a 90 7f     .............J..
     41e:	91 6a f3 f9 db a8 f9 b0 ba a0 80 f2 ce 81 f3 c2     .j..............
     42e:	f1 c1 f2 c3 f3 cc a2 b2 80 f1 c6 d8 80 ba a7 df     ................
     43e:	df df f2 a7 c3 cb c5 b6 f0 87 a2 94 24 48 70 3c     ............$Hp<
     44e:	95 40 68 34 58 9b 78 a2 f1 83 92 2d 55 7d d8 b1     .@h4X.x....-U}..
     45e:	b4 b8 a1 d0 91 80 f2 70 f3 70 f2 7c 80 a8 f1 01     .......p.p.|....
     46e:	b0 98 87 d9 43 d8 86 c9 88 ba a1 f2 0e b8 97 80     ....C...........
     47e:	f1 a9 df df df aa df df df f2 aa c5 cd c7 a9 0c     ................
     48e:	c9 2c 97 97 97 97 f1 a9 89 26 46 66 b0 b4 ba 80     .,.......&Ff....
     49e:	ac de f2 ca f1 b2 8c 02 a9 b6 98 00 89 0e 16 1e     ................
     4ae:	b8 a9 b4 99 2c 54 7c b0 8a a8 96 36 56 76 f1 b9     ....,T|....6Vv..
     4be:	af b4 b0 83 c0 b8 a8 97 11 b1 8f 98 b9 af f0 24     ...............$
     4ce:	08 44 10 64 18 f1 a3 29 55 7d af 83 b5 93 af f0     .D.d...)U}......
     4de:	00 28 50 f1 a3 86 9f 61 a6 da de df d9 fa a3 86     .(P....a........
     4ee:	96 db 31 a6 d9 f8 df ba a6 8f c2 c5 c7 b2 8c c1     ..1.............
     4fe:	b8 a2 df df df a3 df df df d8 d8 f1 b8 a8 b2 86     ................
     50e:	b4 98 0d 35 5d b8 aa 98 b0 87 2d 35 3d b2 b6 ba     ...5].....-5=...
     51e:	af 8c 96 19 8f 9f a7 0e 16 1e b4 9a b8 aa 87 2c     ...............,
     52e:	54 7c b9 a3 de df df a3 b1 80 f2 c4 cd c9 f1 b8     T|..............
     53e:	a9 b4 99 83 0d 35 5d 89 b9 a3 2d 55 7d b5 93 a3     .....5]...-U}...
     54e:	0e 16 1e a9 2c 54 7c b8 b4 b0 f1 97 83 a8 11 84     ....,T|.........
     55e:	a5 09 98 a3 83 f0 da 24 08 44 10 64 18 d8 f1 a5     .......$.D.d....
     56e:	29 55 7d a5 85 95 02 1a 2e 3a 56 5a 40 48 f9 f3     )U}......:VZ@H..
     57e:	a3 d9 f8 f0 98 83 24 08 44 10 64 18 97 82 a8 f1     ......$.D.d.....
     58e:	11 f0 98 a2 24 08 44 10 64 18 da f3 de d8 83 a5     ....$.D.d.......
     59e:	94 01 d9 a3 02 f1 a2 c3 c5 c7 d8 f1 84 92 a2 4d     ...............M
     5ae:	da 2a d8 48 69 d9 2a d8 68 55 da 32 d8 50 71 d9     .*.Hi.*.hU.2.Pq.
     5be:	32 d8 70 5d da 3a d8 58 79 d9 3a d8 78 93 a3 4d     2.p].:.Xy.:.x..M
     5ce:	da 2a d8 48 69 d9 2a d8 68 55 da 32 d8 50 71 d9     .*.Hi.*.hU.2.Pq.
     5de:	32 d8 70 5d da 3a d8 58 79 d9 3a d8 78 a8 8a 9a     2.p].:.Xy.:.x...
     5ee:	f0 28 50 78 9e f3 88 18 f1 9f 1d 98 a8 d9 08 d8     .(Px............
     5fe:	c8 9f 12 9e f3 15 a8 da 12 10 d8 f1 af c8 97 87     ................
     60e:	34 b5 b9 94 a4 21 f3 d9 22 d8 f2 2d f3 d9 2a d8     4....!.."..-..*.
     61e:	f2 35 f3 d9 32 d8 81 a4 60 60 61 d9 61 d8 6c 68     .5..2...``a.a.lh
     62e:	69 d9 69 d8 74 70 71 d9 71 d8 b1 a3 84 19 3d 5d     i.i.tpq.q.....=]
     63e:	a3 83 1a 3e 5e 93 10 30 81 10 11 b8 b0 af 8f 94     ...>^..0........
     64e:	f2 da 3e d8 b4 9a a8 87 29 da f8 d8 87 9a 35 da     ..>.....).....5.
     65e:	f8 d8 87 9a 3d da f8 d8 b1 b9 a4 98 85 02 2e 56     ....=..........V
     66e:	a5 81 00 0c 14 a3 97 b0 8a f1 2d d9 28 d8 4d d9     ..........-.(.M.
     67e:	48 d8 6d d9 68 d8 b1 84 0d da 0e d8 a3 29 83 da     H.m.h........)..
     68e:	2c 0e d8 a3 84 49 83 da 2c 4c 0e d8 b8 b0 a8 8a     ,....I..,L......
     69e:	9a f5 20 aa da df d8 a8 40 aa d0 da de d8 a8 60     .. .....@......`
     6ae:	aa da d0 df d8 f1 97 86 a8 31 9b 06 99 07 ab 97     .........1......
     6be:	28 88 9b f0 0c 20 14 40 b8 b0 b4 a8 8c 9c f0 04     (.... .@........
     6ce:	28 51 79 1d 30 14 38 b2 82 ab d0 98 2c 50 50 78     (Qy.0.8.....,PPx
     6de:	78 9b f1 1a b0 f0 8a 9c a8 29 51 79 8b 29 51 79     x........)Qy.)Qy
     6ee:	8a 24 70 59 8b 20 58 71 8a 44 69 38 8b 39 40 68     .$pY. Xq.Di8.9@h
     6fe:	8a 64 48 31 8b 30 49 60 a5 88 20 09 71 58 44 68     .dH1.0I`.. .qXDh
     70e:	11 39 64 49 30 19 f1 ac 00 2c 54 7c f0 8c a8 04     .9dI0....,T|....
     71e:	28 50 78 f1 88 97 26 a8 59 98 ac 8c 02 26 46 66     (Px...&.Y....&Ff
     72e:	f0 89 9c a8 29 51 79 24 70 59 44 69 38 64 48 31     ....)Qy$pYDi8dH1
     73e:	a9 88 09 20 59 70 ab 11 38 40 69 a8 19 31 48 60     ... Yp..8@i..1H`
     74e:	8c a8 3c 41 5c 20 7c 00 f1 87 98 19 86 a8 6e 76     ..<A\ |.......nv
     75e:	7e a9 99 88 2d 55 7d 9e b9 a3 8a 22 8a 6e 8a 56     ~...-U}....".n.V
     76e:	8a 5e 9f b1 83 06 26 46 66 0e 2e 4e 6e 9d b8 ad     .^....&Ff..Nn...
     77e:	00 2c 54 7c f2 b1 8c b4 99 b9 a3 2d 55 7d 81 91     .,T|.......-U}..
     78e:	ac 38 ad 3a b5 83 91 ac 2d d9 28 d8 4d d9 48 d8     .8.:....-.(.M.H.
     79e:	6d d9 68 d8 8c 9d ae 29 d9 04 ae d8 51 d9 04 ae     m.h....)....Q...
     7ae:	d8 79 d9 04 d8 81 f3 9d ad 00 8d ae 19 81 ad d9     .y..............
     7be:	01 d8 f2 ae da 26 d8 8e 91 29 83 a7 d9 ad ad ad     .....&...)......
     7ce:	ad f3 2a d8 d8 f1 b0 ac 89 91 3e 5e 76 f3 ac 2e     ..*.......>^v...
     7de:	2e f1 b1 8c 5a 9c ac 2c 28 28 28 9c ac 30 18 a8     ....Z..,(((..0..
     7ee:	98 81 28 34 3c 97 24 a7 28 34 3c 9c 24 f2 b0 89     ..(4<.$.(4<.$...
     7fe:	ac 91 2c 4c 6c 8a 9b 2d d9 d8 d8 51 d9 d8 d8 79     ..,Ll..-...Q...y
     80e:	d9 d8 d8 f1 9e 88 a3 31 da d8 d8 91 2d d9 28 d8     .......1....-.(.
     81e:	4d d9 48 d8 6d d9 68 d8 b1 83 93 35 3d 80 25 da     M.H.m.h....5=.%.
     82e:	d8 d8 85 69 da d8 d8 b4 93 81 a3 28 34 3c f3 ab     ...i.......(4<..
     83e:	8b f8 a3 91 b6 09 b4 d9 ab de fa b0 87 9c b9 a3     ................
     84e:	dd f1 a3 a3 a3 a3 95 f1 a3 a3 a3 9d f1 a3 a3 a3     ................
     85e:	a3 f2 a3 b4 90 80 f2 a3 a3 a3 a3 a3 a3 a3 a3 a3     ................
     86e:	a3 b2 a3 a3 a3 a3 a3 a3 b0 87 b5 99 f1 a3 a3 a3     ................
     87e:	98 f1 a3 a3 a3 a3 97 a3 a3 a3 a3 f3 9b a3 a3 dc     ................
     88e:	b9 a7 f1 26 26 26 d8 d8 ff                          ...&&&...

00000897 <_ZL9dmpConfig>:
     897:	03 7b 03 4c cd 6c 03 ab 03 36 56 76 00 68 04 02     .{.L.l...6Vv.h..
     8a7:	cb 47 a2 02 18 04 00 05 8b c1 01 0c 04 00 00 00     .G..............
     8b7:	00 03 7f 06 0c c9 2c 97 97 97 03 89 03 26 46 66     ......,......&Ff
     8c7:	00 6c 02 20 00 02 40 04 00 00 00 00 02 44 04 00     .l. ..@......D..
     8d7:	00 00 00 02 48 04 00 00 00 00 02 4c 04 00 00 00     ....H......L....
     8e7:	00 02 50 04 00 00 00 00 02 54 04 00 00 00 00 02     ..P......T......
     8f7:	58 04 00 00 00 00 02 5c 04 00 00 00 00 02 bc 04     X......\........
     907:	00 00 00 00 01 ec 04 00 00 40 00 03 7f 06 0c c9     .........@......
     917:	2c 97 97 97 04 02 03 0d 35 5d 04 09 04 87 2d 35     ,.......5]....-5
     927:	3d 00 a3 01 00 00 00 00 01 07 86 01 fe 07 41 05     =.............A.
     937:	f1 20 28 30 38 07 7e 01 30 07 46 01 9a 07 47 04     . (08.~.0.F...G.
     947:	f1 28 30 38 07 6c 04 f1 28 30 38 02 16 02 00 01     .(08.l..(08.....

00000957 <_ZL10dmpUpdates>:
     957:	01 b2 02 ff ff 01 90 04 09 23 a1 35 01 6a 02 06     .........#.5.j..
     967:	00 01 60 08 00 00 00 00 00 00 00 00 00 60 04 40     ..`..........`.@
     977:	00 00 00 01 62 02 00 00 00 60 04 00 40 00 00        ....b....`..@..

00000986 <port_to_mode_PGM>:
     986:	00 00 21 00 24 00 27 00 2a 00 2d 00 30 00 33 00     ..!.$.'.*.-.0.3.
     996:	01 01 00 00 04 01 07 01 0a 01                       ..........

000009a0 <port_to_output_PGM>:
     9a0:	00 00 22 00 25 00 28 00 2b 00 2e 00 31 00 34 00     ..".%.(.+...1.4.
     9b0:	02 01 00 00 05 01 08 01 0b 01                       ..........

000009ba <port_to_input_PGM>:
     9ba:	00 00 20 00 23 00 26 00 29 00 2c 00 2f 00 32 00     .. .#.&.).,./.2.
     9ca:	00 01 00 00 03 01 06 01 09 01                       ..........

000009d4 <digital_pin_to_port_PGM>:
     9d4:	05 05 05 05 07 05 08 08 08 08 02 02 02 02 0a 0a     ................
     9e4:	08 08 04 04 04 04 01 01 01 01 01 01 01 01 03 03     ................
     9f4:	03 03 03 03 03 03 04 07 07 07 0c 0c 0c 0c 0c 0c     ................
     a04:	0c 0c 02 02 02 02 06 06 06 06 06 06 06 06 0b 0b     ................
     a14:	0b 0b 0b 0b 0b 0b                                   ......

00000a1a <digital_pin_to_bit_mask_PGM>:
     a1a:	01 02 10 20 20 08 08 10 20 40 10 20 40 80 02 01     ...  ... @. @...
     a2a:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 80 40     ........... @..@
     a3a:	20 10 08 04 02 01 80 04 02 01 80 40 20 10 08 04      ..........@ ...
     a4a:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 01 02     ........... @...
     a5a:	04 08 10 20 40 80                                   ... @.

00000a60 <digital_pin_to_timer_PGM>:
     a60:	00 00 09 0a 02 08 0b 0c 0d 07 06 03 04 01 00 00     ................
	...
     a8c:	11 10 0f 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...

00000aa6 <__ctors_start>:
     aa6:	9b 05       	cpc	r25, r11
     aa8:	28 11       	cpse	r18, r8
     aaa:	3d 18       	sub	r3, r13

00000aac <__ctors_end>:
     aac:	11 24       	eor	r1, r1
     aae:	1f be       	out	0x3f, r1	; 63
     ab0:	cf ef       	ldi	r28, 0xFF	; 255
     ab2:	d1 e2       	ldi	r29, 0x21	; 33
     ab4:	de bf       	out	0x3e, r29	; 62
     ab6:	cd bf       	out	0x3d, r28	; 61
     ab8:	00 e0       	ldi	r16, 0x00	; 0
     aba:	0c bf       	out	0x3c, r16	; 60

00000abc <__do_copy_data>:
     abc:	13 e0       	ldi	r17, 0x03	; 3
     abe:	a0 e0       	ldi	r26, 0x00	; 0
     ac0:	b2 e0       	ldi	r27, 0x02	; 2
     ac2:	e4 eb       	ldi	r30, 0xB4	; 180
     ac4:	f8 e4       	ldi	r31, 0x48	; 72
     ac6:	00 e0       	ldi	r16, 0x00	; 0
     ac8:	0b bf       	out	0x3b, r16	; 59
     aca:	02 c0       	rjmp	.+4      	; 0xad0 <__do_copy_data+0x14>
     acc:	07 90       	elpm	r0, Z+
     ace:	0d 92       	st	X+, r0
     ad0:	ac 3b       	cpi	r26, 0xBC	; 188
     ad2:	b1 07       	cpc	r27, r17
     ad4:	d9 f7       	brne	.-10     	; 0xacc <__do_copy_data+0x10>
     ad6:	1b be       	out	0x3b, r1	; 59

00000ad8 <__do_clear_bss>:
     ad8:	17 e0       	ldi	r17, 0x07	; 7
     ada:	ac eb       	ldi	r26, 0xBC	; 188
     adc:	b3 e0       	ldi	r27, 0x03	; 3
     ade:	01 c0       	rjmp	.+2      	; 0xae2 <.do_clear_bss_start>

00000ae0 <.do_clear_bss_loop>:
     ae0:	1d 92       	st	X+, r1

00000ae2 <.do_clear_bss_start>:
     ae2:	a6 38       	cpi	r26, 0x86	; 134
     ae4:	b1 07       	cpc	r27, r17
     ae6:	e1 f7       	brne	.-8      	; 0xae0 <.do_clear_bss_loop>

00000ae8 <__do_global_ctors>:
     ae8:	1a e0       	ldi	r17, 0x0A	; 10
     aea:	cc ea       	ldi	r28, 0xAC	; 172
     aec:	da e0       	ldi	r29, 0x0A	; 10
     aee:	04 c0       	rjmp	.+8      	; 0xaf8 <.do_global_ctors_start>

00000af0 <.do_global_ctors_loop>:
     af0:	22 97       	sbiw	r28, 0x02	; 2
     af2:	fe 01       	movw	r30, r28
     af4:	0e 94 54 24 	call	0x48a8	; 0x48a8 <__tablejump__>

00000af8 <.do_global_ctors_start>:
     af8:	c6 3a       	cpi	r28, 0xA6	; 166
     afa:	d1 07       	cpc	r29, r17
     afc:	c9 f7       	brne	.-14     	; 0xaf0 <.do_global_ctors_loop>
     afe:	0e 94 e8 18 	call	0x31d0	; 0x31d0 <main>
     b02:	0c 94 58 24 	jmp	0x48b0	; 0x48b0 <_exit>

00000b06 <__bad_interrupt>:
     b06:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000b0a <memcmp>:
     b0a:	fb 01       	movw	r30, r22
     b0c:	dc 01       	movw	r26, r24
     b0e:	04 c0       	rjmp	.+8      	; 0xb18 <memcmp+0xe>
     b10:	8d 91       	ld	r24, X+
     b12:	01 90       	ld	r0, Z+
     b14:	80 19       	sub	r24, r0
     b16:	21 f4       	brne	.+8      	; 0xb20 <memcmp+0x16>
     b18:	41 50       	subi	r20, 0x01	; 1
     b1a:	50 40       	sbci	r21, 0x00	; 0
     b1c:	c8 f7       	brcc	.-14     	; 0xb10 <memcmp+0x6>
     b1e:	88 1b       	sub	r24, r24
     b20:	99 0b       	sbc	r25, r25
     b22:	08 95       	ret

00000b24 <memcpy>:
     b24:	fb 01       	movw	r30, r22
     b26:	dc 01       	movw	r26, r24
     b28:	02 c0       	rjmp	.+4      	; 0xb2e <memcpy+0xa>
     b2a:	01 90       	ld	r0, Z+
     b2c:	0d 92       	st	X+, r0
     b2e:	41 50       	subi	r20, 0x01	; 1
     b30:	50 40       	sbci	r21, 0x00	; 0
     b32:	d8 f7       	brcc	.-10     	; 0xb2a <memcpy+0x6>
     b34:	08 95       	ret

00000b36 <_GLOBAL__I__ZN7MPU605013dmpInitializeEv>:
#include "ssp.h"

MPU6050 mpu;
     b36:	8c eb       	ldi	r24, 0xBC	; 188
     b38:	93 e0       	ldi	r25, 0x03	; 3
     b3a:	0e 94 5e 12 	call	0x24bc	; 0x24bc <_ZN7MPU6050C1Ev>
        float x;
        float y;
        float z;
        
        Quaternion() {
            w = 1.0f;
     b3e:	80 e0       	ldi	r24, 0x00	; 0
     b40:	90 e0       	ldi	r25, 0x00	; 0
     b42:	a0 e8       	ldi	r26, 0x80	; 128
     b44:	bf e3       	ldi	r27, 0x3F	; 63
     b46:	80 93 e5 03 	sts	0x03E5, r24
     b4a:	90 93 e6 03 	sts	0x03E6, r25
     b4e:	a0 93 e7 03 	sts	0x03E7, r26
     b52:	b0 93 e8 03 	sts	0x03E8, r27
            x = 0.0f;
     b56:	80 e0       	ldi	r24, 0x00	; 0
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	a0 e0       	ldi	r26, 0x00	; 0
     b5c:	b0 e0       	ldi	r27, 0x00	; 0
     b5e:	80 93 e9 03 	sts	0x03E9, r24
     b62:	90 93 ea 03 	sts	0x03EA, r25
     b66:	a0 93 eb 03 	sts	0x03EB, r26
     b6a:	b0 93 ec 03 	sts	0x03EC, r27
            y = 0.0f;
     b6e:	80 93 ed 03 	sts	0x03ED, r24
     b72:	90 93 ee 03 	sts	0x03EE, r25
     b76:	a0 93 ef 03 	sts	0x03EF, r26
     b7a:	b0 93 f0 03 	sts	0x03F0, r27
            z = 0.0f;
     b7e:	80 93 f1 03 	sts	0x03F1, r24
     b82:	90 93 f2 03 	sts	0x03F2, r25
     b86:	a0 93 f3 03 	sts	0x03F3, r26
     b8a:	b0 93 f4 03 	sts	0x03F4, r27
        float x;
        float y;
        float z;

        VectorFloat() {
            x = 0;
     b8e:	80 93 f5 03 	sts	0x03F5, r24
     b92:	90 93 f6 03 	sts	0x03F6, r25
     b96:	a0 93 f7 03 	sts	0x03F7, r26
     b9a:	b0 93 f8 03 	sts	0x03F8, r27
            y = 0;
     b9e:	80 93 f9 03 	sts	0x03F9, r24
     ba2:	90 93 fa 03 	sts	0x03FA, r25
     ba6:	a0 93 fb 03 	sts	0x03FB, r26
     baa:	b0 93 fc 03 	sts	0x03FC, r27
            z = 0;
     bae:	80 93 fd 03 	sts	0x03FD, r24
     bb2:	90 93 fe 03 	sts	0x03FE, r25
     bb6:	a0 93 ff 03 	sts	0x03FF, r26
     bba:	b0 93 00 04 	sts	0x0400, r27
	default:
		move_stop();
		front_led_control(false);
		rear_led_control(false);
	}
}
     bbe:	08 95       	ret

00000bc0 <_Z12serialEvent1v>:
	Serial.print(ypr[1] * 180/M_PI); // pitch
	Serial.print(" roll : ");
	Serial.println(ypr[2] * 180/M_PI); //roll
}

void serialEvent1(){
     bc0:	0f 93       	push	r16
     bc2:	1f 93       	push	r17
     bc4:	cf 93       	push	r28
     bc6:	df 93       	push	r29
	unsigned char z, tmp = 0;
	Serial1.readBytes((char *)RX_buf, NUM_RX_BYTES);
     bc8:	83 e5       	ldi	r24, 0x53	; 83
     bca:	96 e0       	ldi	r25, 0x06	; 6
     bcc:	6f ec       	ldi	r22, 0xCF	; 207
     bce:	73 e0       	ldi	r23, 0x03	; 3
     bd0:	41 e1       	ldi	r20, 0x11	; 17
     bd2:	50 e0       	ldi	r21, 0x00	; 0
     bd4:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <_ZN6Stream9readBytesEPcj>

	if ((RX_buf[0] == 0x76) && (RX_buf[1] == 0x00) && (ultrasonic_result == false)){
     bd8:	80 91 cf 03 	lds	r24, 0x03CF
     bdc:	86 37       	cpi	r24, 0x76	; 118
     bde:	09 f0       	breq	.+2      	; 0xbe2 <_Z12serialEvent1v+0x22>
     be0:	77 c0       	rjmp	.+238    	; 0xcd0 <_Z12serialEvent1v+0x110>
     be2:	80 91 d0 03 	lds	r24, 0x03D0
     be6:	88 23       	and	r24, r24
     be8:	09 f0       	breq	.+2      	; 0xbec <_Z12serialEvent1v+0x2c>
     bea:	72 c0       	rjmp	.+228    	; 0xcd0 <_Z12serialEvent1v+0x110>
     bec:	80 91 e0 03 	lds	r24, 0x03E0
     bf0:	88 23       	and	r24, r24
     bf2:	09 f0       	breq	.+2      	; 0xbf6 <_Z12serialEvent1v+0x36>
     bf4:	6d c0       	rjmp	.+218    	; 0xcd0 <_Z12serialEvent1v+0x110>
     bf6:	c1 ed       	ldi	r28, 0xD1	; 209
     bf8:	d3 e0       	ldi	r29, 0x03	; 3
     bfa:	90 e0       	ldi	r25, 0x00	; 0
		for (z = 2; z < NUM_RX_BYTES-1; z++)
			tmp += RX_buf[z];
     bfc:	89 91       	ld	r24, Y+
     bfe:	98 0f       	add	r25, r24
void serialEvent1(){
	unsigned char z, tmp = 0;
	Serial1.readBytes((char *)RX_buf, NUM_RX_BYTES);

	if ((RX_buf[0] == 0x76) && (RX_buf[1] == 0x00) && (ultrasonic_result == false)){
		for (z = 2; z < NUM_RX_BYTES-1; z++)
     c00:	83 e0       	ldi	r24, 0x03	; 3
     c02:	cf 3d       	cpi	r28, 0xDF	; 223
     c04:	d8 07       	cpc	r29, r24
     c06:	d1 f7       	brne	.-12     	; 0xbfc <_Z12serialEvent1v+0x3c>
			tmp += RX_buf[z];

		tmp = tmp & 0xFF;

		if (RX_buf[NUM_RX_BYTES-1] == tmp){
     c08:	88 81       	ld	r24, Y
     c0a:	89 17       	cp	r24, r25
     c0c:	09 f0       	breq	.+2      	; 0xc10 <_Z12serialEvent1v+0x50>
     c0e:	55 c0       	rjmp	.+170    	; 0xcba <_Z12serialEvent1v+0xfa>
			Serial.println("FRONT");
     c10:	81 e3       	ldi	r24, 0x31	; 49
     c12:	96 e0       	ldi	r25, 0x06	; 6
     c14:	60 e0       	ldi	r22, 0x00	; 0
     c16:	72 e0       	ldi	r23, 0x02	; 2
     c18:	0e 94 a0 17 	call	0x2f40	; 0x2f40 <_ZN5Print7printlnEPKc>
     c1c:	8e 01       	movw	r16, r28
     c1e:	0c 50       	subi	r16, 0x0C	; 12
     c20:	10 40       	sbci	r17, 0x00	; 0
     c22:	c0 e0       	ldi	r28, 0x00	; 0
     c24:	d0 e0       	ldi	r29, 0x00	; 0
			for (z=4; z < 11; z++){
				Serial.print(" F");
     c26:	81 e3       	ldi	r24, 0x31	; 49
     c28:	96 e0       	ldi	r25, 0x06	; 6
     c2a:	66 e0       	ldi	r22, 0x06	; 6
     c2c:	72 e0       	ldi	r23, 0x02	; 2
     c2e:	0e 94 9d 17 	call	0x2f3a	; 0x2f3a <_ZN5Print5printEPKc>
				Serial.print(z-4);
     c32:	81 e3       	ldi	r24, 0x31	; 49
     c34:	96 e0       	ldi	r25, 0x06	; 6
     c36:	be 01       	movw	r22, r28
     c38:	4a e0       	ldi	r20, 0x0A	; 10
     c3a:	50 e0       	ldi	r21, 0x00	; 0
     c3c:	0e 94 8a 17 	call	0x2f14	; 0x2f14 <_ZN5Print5printEii>
				Serial.print(": ");
     c40:	81 e3       	ldi	r24, 0x31	; 49
     c42:	96 e0       	ldi	r25, 0x06	; 6
     c44:	69 e0       	ldi	r22, 0x09	; 9
     c46:	72 e0       	ldi	r23, 0x02	; 2
     c48:	0e 94 9d 17 	call	0x2f3a	; 0x2f3a <_ZN5Print5printEPKc>
				Serial.print(RX_buf[z]);
     c4c:	81 e3       	ldi	r24, 0x31	; 49
     c4e:	96 e0       	ldi	r25, 0x06	; 6
     c50:	f8 01       	movw	r30, r16
     c52:	61 91       	ld	r22, Z+
     c54:	8f 01       	movw	r16, r30
     c56:	4a e0       	ldi	r20, 0x0A	; 10
     c58:	50 e0       	ldi	r21, 0x00	; 0
     c5a:	0e 94 38 17 	call	0x2e70	; 0x2e70 <_ZN5Print5printEhi>
     c5e:	21 96       	adiw	r28, 0x01	; 1

		tmp = tmp & 0xFF;

		if (RX_buf[NUM_RX_BYTES-1] == tmp){
			Serial.println("FRONT");
			for (z=4; z < 11; z++){
     c60:	c7 30       	cpi	r28, 0x07	; 7
     c62:	d1 05       	cpc	r29, r1
     c64:	01 f7       	brne	.-64     	; 0xc26 <_Z12serialEvent1v+0x66>
				Serial.print(z-4);
				Serial.print(": ");
				Serial.print(RX_buf[z]);
			}

			Serial.println("\nBACK");
     c66:	81 e3       	ldi	r24, 0x31	; 49
     c68:	96 e0       	ldi	r25, 0x06	; 6
     c6a:	6c e0       	ldi	r22, 0x0C	; 12
     c6c:	72 e0       	ldi	r23, 0x02	; 2
     c6e:	0e 94 a0 17 	call	0x2f40	; 0x2f40 <_ZN5Print7printlnEPKc>
     c72:	0a ed       	ldi	r16, 0xDA	; 218
     c74:	13 e0       	ldi	r17, 0x03	; 3
     c76:	c0 e0       	ldi	r28, 0x00	; 0
     c78:	d0 e0       	ldi	r29, 0x00	; 0
			for (z=11; z < NUM_RX_BYTES-1; z++){
				Serial.print(" B");
     c7a:	81 e3       	ldi	r24, 0x31	; 49
     c7c:	96 e0       	ldi	r25, 0x06	; 6
     c7e:	62 e1       	ldi	r22, 0x12	; 18
     c80:	72 e0       	ldi	r23, 0x02	; 2
     c82:	0e 94 9d 17 	call	0x2f3a	; 0x2f3a <_ZN5Print5printEPKc>
				Serial.print(z-11);
     c86:	81 e3       	ldi	r24, 0x31	; 49
     c88:	96 e0       	ldi	r25, 0x06	; 6
     c8a:	be 01       	movw	r22, r28
     c8c:	4a e0       	ldi	r20, 0x0A	; 10
     c8e:	50 e0       	ldi	r21, 0x00	; 0
     c90:	0e 94 8a 17 	call	0x2f14	; 0x2f14 <_ZN5Print5printEii>
				Serial.print(": ");
     c94:	81 e3       	ldi	r24, 0x31	; 49
     c96:	96 e0       	ldi	r25, 0x06	; 6
     c98:	69 e0       	ldi	r22, 0x09	; 9
     c9a:	72 e0       	ldi	r23, 0x02	; 2
     c9c:	0e 94 9d 17 	call	0x2f3a	; 0x2f3a <_ZN5Print5printEPKc>
				Serial.print(RX_buf[z]);
     ca0:	81 e3       	ldi	r24, 0x31	; 49
     ca2:	96 e0       	ldi	r25, 0x06	; 6
     ca4:	f8 01       	movw	r30, r16
     ca6:	61 91       	ld	r22, Z+
     ca8:	8f 01       	movw	r16, r30
     caa:	4a e0       	ldi	r20, 0x0A	; 10
     cac:	50 e0       	ldi	r21, 0x00	; 0
     cae:	0e 94 38 17 	call	0x2e70	; 0x2e70 <_ZN5Print5printEhi>
     cb2:	21 96       	adiw	r28, 0x01	; 1
				Serial.print(": ");
				Serial.print(RX_buf[z]);
			}

			Serial.println("\nBACK");
			for (z=11; z < NUM_RX_BYTES-1; z++){
     cb4:	c5 30       	cpi	r28, 0x05	; 5
     cb6:	d1 05       	cpc	r29, r1
     cb8:	01 f7       	brne	.-64     	; 0xc7a <_Z12serialEvent1v+0xba>
				Serial.print(z-11);
				Serial.print(": ");
				Serial.print(RX_buf[z]);
			}
		}
		ultrasonic_result = true;
     cba:	81 e0       	ldi	r24, 0x01	; 1
     cbc:	80 93 e0 03 	sts	0x03E0, r24
		Serial1.write(TX_stop_buf, NUM_TX_BYTES);
     cc0:	83 e5       	ldi	r24, 0x53	; 83
     cc2:	96 e0       	ldi	r25, 0x06	; 6
     cc4:	6f e2       	ldi	r22, 0x2F	; 47
     cc6:	73 e0       	ldi	r23, 0x03	; 3
     cc8:	45 e0       	ldi	r20, 0x05	; 5
     cca:	50 e0       	ldi	r21, 0x00	; 0
     ccc:	0e 94 7b 16 	call	0x2cf6	; 0x2cf6 <_ZN5Print5writeEPKhj>
	}
}
     cd0:	df 91       	pop	r29
     cd2:	cf 91       	pop	r28
     cd4:	1f 91       	pop	r17
     cd6:	0f 91       	pop	r16
     cd8:	08 95       	ret

00000cda <_ZN5Print5writeEPKc>:
  
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
     cda:	cf 93       	push	r28
     cdc:	df 93       	push	r29
     cde:	ec 01       	movw	r28, r24
      if (str == NULL) return 0;
     ce0:	61 15       	cp	r22, r1
     ce2:	71 05       	cpc	r23, r1
     ce4:	19 f4       	brne	.+6      	; 0xcec <_ZN5Print5writeEPKc+0x12>
     ce6:	20 e0       	ldi	r18, 0x00	; 0
     ce8:	30 e0       	ldi	r19, 0x00	; 0
     cea:	0f c0       	rjmp	.+30     	; 0xd0a <_ZN5Print5writeEPKc+0x30>
      return write((const uint8_t *)str, strlen(str));
     cec:	db 01       	movw	r26, r22
     cee:	0d 90       	ld	r0, X+
     cf0:	00 20       	and	r0, r0
     cf2:	e9 f7       	brne	.-6      	; 0xcee <_ZN5Print5writeEPKc+0x14>
     cf4:	11 97       	sbiw	r26, 0x01	; 1
     cf6:	a6 1b       	sub	r26, r22
     cf8:	b7 0b       	sbc	r27, r23
     cfa:	e8 81       	ld	r30, Y
     cfc:	f9 81       	ldd	r31, Y+1	; 0x01
     cfe:	02 80       	ldd	r0, Z+2	; 0x02
     d00:	f3 81       	ldd	r31, Z+3	; 0x03
     d02:	e0 2d       	mov	r30, r0
     d04:	ad 01       	movw	r20, r26
     d06:	19 95       	eicall
     d08:	9c 01       	movw	r18, r24
    }
     d0a:	c9 01       	movw	r24, r18
     d0c:	df 91       	pop	r29
     d0e:	cf 91       	pop	r28
     d10:	08 95       	ret

00000d12 <_Z19line_tracing_enablev>:
	DAC_setting(data);
}

void line_tracing_enable()
{
	line_tracing = true;
     d12:	81 e0       	ldi	r24, 0x01	; 1
     d14:	80 93 e1 03 	sts	0x03E1, r24
	Serial.write("Line tracing is enabled..");
     d18:	81 e3       	ldi	r24, 0x31	; 49
     d1a:	96 e0       	ldi	r25, 0x06	; 6
     d1c:	68 e1       	ldi	r22, 0x18	; 24
     d1e:	72 e0       	ldi	r23, 0x02	; 2
     d20:	0e 94 6d 06 	call	0xcda	; 0xcda <_ZN5Print5writeEPKc>
}
     d24:	08 95       	ret

00000d26 <_Z16rear_led_controlh>:

void front_led_control(boolean x){
	digitalWrite(FRONT_LED_PIN, x);
}

void rear_led_control(boolean x){
     d26:	68 2f       	mov	r22, r24
	digitalWrite(REAR_LED_PIN, x);
     d28:	89 e0       	ldi	r24, 0x09	; 9
     d2a:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
}
     d2e:	08 95       	ret

00000d30 <_Z17front_led_controlh>:
	line_tracing = false;
	move_stop();
	Serial.write("Line tracing is disabled..");
}

void front_led_control(boolean x){
     d30:	68 2f       	mov	r22, r24
	digitalWrite(FRONT_LED_PIN, x);
     d32:	8a e0       	ldi	r24, 0x0A	; 10
     d34:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
}
     d38:	08 95       	ret

00000d3a <_Z11DAC_settingj>:

	analogWrite(LEFT_MOTOR_EN, left);
	analogWrite(RIGHT_MOTOR_EN, right);
}

void DAC_setting(unsigned int data)
     d3a:	0f 93       	push	r16
     d3c:	1f 93       	push	r17
     d3e:	cf 93       	push	r28
     d40:	df 93       	push	r29
     d42:	8c 01       	movw	r16, r24
{
	int z;
	digitalWrite(S_SCLK,HIGH);
     d44:	8b e2       	ldi	r24, 0x2B	; 43
     d46:	61 e0       	ldi	r22, 0x01	; 1
     d48:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	delayMicroseconds(1);
     d4c:	81 e0       	ldi	r24, 0x01	; 1
     d4e:	90 e0       	ldi	r25, 0x00	; 0
     d50:	0e 94 12 1c 	call	0x3824	; 0x3824 <delayMicroseconds>
	digitalWrite(S_SCLK,LOW);
     d54:	8b e2       	ldi	r24, 0x2B	; 43
     d56:	60 e0       	ldi	r22, 0x00	; 0
     d58:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	delayMicroseconds(1);
     d5c:	81 e0       	ldi	r24, 0x01	; 1
     d5e:	90 e0       	ldi	r25, 0x00	; 0
     d60:	0e 94 12 1c 	call	0x3824	; 0x3824 <delayMicroseconds>
	digitalWrite(S_SYNCN,LOW);
     d64:	8c e2       	ldi	r24, 0x2C	; 44
     d66:	60 e0       	ldi	r22, 0x00	; 0
     d68:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	delayMicroseconds(1);
     d6c:	81 e0       	ldi	r24, 0x01	; 1
     d6e:	90 e0       	ldi	r25, 0x00	; 0
     d70:	0e 94 12 1c 	call	0x3824	; 0x3824 <delayMicroseconds>
     d74:	cf e0       	ldi	r28, 0x0F	; 15
     d76:	d0 e0       	ldi	r29, 0x00	; 0
	for(z=15;z>=0;z--)
	{
		digitalWrite(S_DIN,(data>>z)&0x1);
     d78:	b8 01       	movw	r22, r16
     d7a:	0c 2e       	mov	r0, r28
     d7c:	02 c0       	rjmp	.+4      	; 0xd82 <_Z11DAC_settingj+0x48>
     d7e:	76 95       	lsr	r23
     d80:	67 95       	ror	r22
     d82:	0a 94       	dec	r0
     d84:	e2 f7       	brpl	.-8      	; 0xd7e <_Z11DAC_settingj+0x44>
     d86:	61 70       	andi	r22, 0x01	; 1
     d88:	8a e2       	ldi	r24, 0x2A	; 42
     d8a:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
		digitalWrite(S_SCLK,HIGH);
     d8e:	8b e2       	ldi	r24, 0x2B	; 43
     d90:	61 e0       	ldi	r22, 0x01	; 1
     d92:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
		delayMicroseconds(1);
     d96:	81 e0       	ldi	r24, 0x01	; 1
     d98:	90 e0       	ldi	r25, 0x00	; 0
     d9a:	0e 94 12 1c 	call	0x3824	; 0x3824 <delayMicroseconds>
		digitalWrite(S_SCLK,LOW);
     d9e:	8b e2       	ldi	r24, 0x2B	; 43
     da0:	60 e0       	ldi	r22, 0x00	; 0
     da2:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
		delayMicroseconds(1);
     da6:	81 e0       	ldi	r24, 0x01	; 1
     da8:	90 e0       	ldi	r25, 0x00	; 0
     daa:	0e 94 12 1c 	call	0x3824	; 0x3824 <delayMicroseconds>
	delayMicroseconds(1);
	digitalWrite(S_SCLK,LOW);
	delayMicroseconds(1);
	digitalWrite(S_SYNCN,LOW);
	delayMicroseconds(1);
	for(z=15;z>=0;z--)
     dae:	21 97       	sbiw	r28, 0x01	; 1
     db0:	8f ef       	ldi	r24, 0xFF	; 255
     db2:	cf 3f       	cpi	r28, 0xFF	; 255
     db4:	d8 07       	cpc	r29, r24
     db6:	01 f7       	brne	.-64     	; 0xd78 <_Z11DAC_settingj+0x3e>
		digitalWrite(S_SCLK,HIGH);
		delayMicroseconds(1);
		digitalWrite(S_SCLK,LOW);
		delayMicroseconds(1);
	}
	digitalWrite(S_SYNCN,HIGH);
     db8:	8c e2       	ldi	r24, 0x2C	; 44
     dba:	61 e0       	ldi	r22, 0x01	; 1
     dbc:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
}
     dc0:	df 91       	pop	r29
     dc2:	cf 91       	pop	r28
     dc4:	1f 91       	pop	r17
     dc6:	0f 91       	pop	r16
     dc8:	08 95       	ret

00000dca <_Z12DAC_CH_Writejj>:

void DAC_CH_Write(unsigned int ch, unsigned int da)
{
	unsigned int data = ((ch << 12) & 0x7000) | ((da << 4) & 0x0FF0);
	DAC_setting(data);
     dca:	94 e0       	ldi	r25, 0x04	; 4
     dcc:	66 0f       	add	r22, r22
     dce:	77 1f       	adc	r23, r23
     dd0:	9a 95       	dec	r25
     dd2:	e1 f7       	brne	.-8      	; 0xdcc <_Z12DAC_CH_Writejj+0x2>
     dd4:	60 7f       	andi	r22, 0xF0	; 240
     dd6:	7f 70       	andi	r23, 0x0F	; 15
     dd8:	38 2f       	mov	r19, r24
     dda:	32 95       	swap	r19
     ddc:	30 7f       	andi	r19, 0xF0	; 240
     dde:	20 e0       	ldi	r18, 0x00	; 0
     de0:	20 70       	andi	r18, 0x00	; 0
     de2:	30 77       	andi	r19, 0x70	; 112
     de4:	cb 01       	movw	r24, r22
     de6:	82 2b       	or	r24, r18
     de8:	93 2b       	or	r25, r19
     dea:	0e 94 9d 06 	call	0xd3a	; 0xd3a <_Z11DAC_settingj>
}
     dee:	08 95       	ret

00000df0 <_Z22turn_pivot_right_speedii>:

	analogWrite(LEFT_MOTOR_EN, left);
	analogWrite(RIGHT_MOTOR_EN, right);
}

void turn_pivot_right_speed(int left, int right)
     df0:	ef 92       	push	r14
     df2:	ff 92       	push	r15
     df4:	0f 93       	push	r16
     df6:	1f 93       	push	r17
     df8:	8c 01       	movw	r16, r24
     dfa:	7b 01       	movw	r14, r22
{
	digitalWrite(LEFT_MD_A, HIGH);
     dfc:	86 e1       	ldi	r24, 0x16	; 22
     dfe:	61 e0       	ldi	r22, 0x01	; 1
     e00:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(LEFT_MD_B, LOW);
     e04:	87 e1       	ldi	r24, 0x17	; 23
     e06:	60 e0       	ldi	r22, 0x00	; 0
     e08:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>

	digitalWrite(RIGHT_MD_A, HIGH);
     e0c:	88 e1       	ldi	r24, 0x18	; 24
     e0e:	61 e0       	ldi	r22, 0x01	; 1
     e10:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(RIGHT_MD_B, LOW);
     e14:	89 e1       	ldi	r24, 0x19	; 25
     e16:	60 e0       	ldi	r22, 0x00	; 0
     e18:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>

	analogWrite(LEFT_MOTOR_EN, left);
     e1c:	84 e0       	ldi	r24, 0x04	; 4
     e1e:	b8 01       	movw	r22, r16
     e20:	0e 94 7e 1c 	call	0x38fc	; 0x38fc <analogWrite>
	analogWrite(RIGHT_MOTOR_EN, right);
     e24:	85 e0       	ldi	r24, 0x05	; 5
     e26:	b7 01       	movw	r22, r14
     e28:	0e 94 7e 1c 	call	0x38fc	; 0x38fc <analogWrite>
}
     e2c:	1f 91       	pop	r17
     e2e:	0f 91       	pop	r16
     e30:	ff 90       	pop	r15
     e32:	ef 90       	pop	r14
     e34:	08 95       	ret

00000e36 <_Z21turn_pivot_left_speedii>:

	analogWrite(LEFT_MOTOR_EN, left);
	analogWrite(RIGHT_MOTOR_EN, right);
}

void turn_pivot_left_speed(int left, int right)
     e36:	ef 92       	push	r14
     e38:	ff 92       	push	r15
     e3a:	0f 93       	push	r16
     e3c:	1f 93       	push	r17
     e3e:	8c 01       	movw	r16, r24
     e40:	7b 01       	movw	r14, r22
{
	digitalWrite(LEFT_MD_A, LOW);
     e42:	86 e1       	ldi	r24, 0x16	; 22
     e44:	60 e0       	ldi	r22, 0x00	; 0
     e46:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(LEFT_MD_B, HIGH);
     e4a:	87 e1       	ldi	r24, 0x17	; 23
     e4c:	61 e0       	ldi	r22, 0x01	; 1
     e4e:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>

	digitalWrite(RIGHT_MD_A, LOW);
     e52:	88 e1       	ldi	r24, 0x18	; 24
     e54:	60 e0       	ldi	r22, 0x00	; 0
     e56:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(RIGHT_MD_B, HIGH);
     e5a:	89 e1       	ldi	r24, 0x19	; 25
     e5c:	61 e0       	ldi	r22, 0x01	; 1
     e5e:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>

	analogWrite(LEFT_MOTOR_EN, left);
     e62:	84 e0       	ldi	r24, 0x04	; 4
     e64:	b8 01       	movw	r22, r16
     e66:	0e 94 7e 1c 	call	0x38fc	; 0x38fc <analogWrite>
	analogWrite(RIGHT_MOTOR_EN, right);
     e6a:	85 e0       	ldi	r24, 0x05	; 5
     e6c:	b7 01       	movw	r22, r14
     e6e:	0e 94 7e 1c 	call	0x38fc	; 0x38fc <analogWrite>
}
     e72:	1f 91       	pop	r17
     e74:	0f 91       	pop	r16
     e76:	ff 90       	pop	r15
     e78:	ef 90       	pop	r14
     e7a:	08 95       	ret

00000e7c <_Z16turn_right_speedii>:

	analogWrite(LEFT_MOTOR_EN, left);
	analogWrite(RIGHT_MOTOR_EN, right);
}

void turn_right_speed(int left, int right)
     e7c:	ef 92       	push	r14
     e7e:	ff 92       	push	r15
     e80:	0f 93       	push	r16
     e82:	1f 93       	push	r17
     e84:	8c 01       	movw	r16, r24
     e86:	7b 01       	movw	r14, r22
{
	digitalWrite(LEFT_MD_A, HIGH);
     e88:	86 e1       	ldi	r24, 0x16	; 22
     e8a:	61 e0       	ldi	r22, 0x01	; 1
     e8c:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(LEFT_MD_B, LOW);
     e90:	87 e1       	ldi	r24, 0x17	; 23
     e92:	60 e0       	ldi	r22, 0x00	; 0
     e94:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>

	digitalWrite(RIGHT_MD_A, HIGH);
     e98:	88 e1       	ldi	r24, 0x18	; 24
     e9a:	61 e0       	ldi	r22, 0x01	; 1
     e9c:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(RIGHT_MD_B, LOW);
     ea0:	89 e1       	ldi	r24, 0x19	; 25
     ea2:	60 e0       	ldi	r22, 0x00	; 0
     ea4:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>

	analogWrite(LEFT_MOTOR_EN, left);
     ea8:	84 e0       	ldi	r24, 0x04	; 4
     eaa:	b8 01       	movw	r22, r16
     eac:	0e 94 7e 1c 	call	0x38fc	; 0x38fc <analogWrite>
	analogWrite(RIGHT_MOTOR_EN, right);
     eb0:	85 e0       	ldi	r24, 0x05	; 5
     eb2:	b7 01       	movw	r22, r14
     eb4:	0e 94 7e 1c 	call	0x38fc	; 0x38fc <analogWrite>
}
     eb8:	1f 91       	pop	r17
     eba:	0f 91       	pop	r16
     ebc:	ff 90       	pop	r15
     ebe:	ef 90       	pop	r14
     ec0:	08 95       	ret

00000ec2 <_Z15turn_left_speedii>:

	analogWrite(LEFT_MOTOR_EN, left);
	analogWrite(RIGHT_MOTOR_EN, right);
}

void turn_left_speed(int left, int right)
     ec2:	ef 92       	push	r14
     ec4:	ff 92       	push	r15
     ec6:	0f 93       	push	r16
     ec8:	1f 93       	push	r17
     eca:	8c 01       	movw	r16, r24
     ecc:	7b 01       	movw	r14, r22
{
	digitalWrite(LEFT_MD_A, LOW);
     ece:	86 e1       	ldi	r24, 0x16	; 22
     ed0:	60 e0       	ldi	r22, 0x00	; 0
     ed2:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(LEFT_MD_B, HIGH);
     ed6:	87 e1       	ldi	r24, 0x17	; 23
     ed8:	61 e0       	ldi	r22, 0x01	; 1
     eda:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>

	digitalWrite(RIGHT_MD_A, LOW);
     ede:	88 e1       	ldi	r24, 0x18	; 24
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(RIGHT_MD_B, HIGH);
     ee6:	89 e1       	ldi	r24, 0x19	; 25
     ee8:	61 e0       	ldi	r22, 0x01	; 1
     eea:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>

	analogWrite(LEFT_MOTOR_EN, left);
     eee:	84 e0       	ldi	r24, 0x04	; 4
     ef0:	b8 01       	movw	r22, r16
     ef2:	0e 94 7e 1c 	call	0x38fc	; 0x38fc <analogWrite>
	analogWrite(RIGHT_MOTOR_EN, right);
     ef6:	85 e0       	ldi	r24, 0x05	; 5
     ef8:	b7 01       	movw	r22, r14
     efa:	0e 94 7e 1c 	call	0x38fc	; 0x38fc <analogWrite>
}
     efe:	1f 91       	pop	r17
     f00:	0f 91       	pop	r16
     f02:	ff 90       	pop	r15
     f04:	ef 90       	pop	r14
     f06:	08 95       	ret

00000f08 <_Z18move_forward_speedii>:
void move_stop(){
	analogWrite(LEFT_MOTOR_EN, 0);
	analogWrite(RIGHT_MOTOR_EN, 0);
}

void move_forward_speed(int left, int right)
     f08:	ef 92       	push	r14
     f0a:	ff 92       	push	r15
     f0c:	0f 93       	push	r16
     f0e:	1f 93       	push	r17
     f10:	8c 01       	movw	r16, r24
     f12:	7b 01       	movw	r14, r22
{
	digitalWrite(LEFT_MD_A, HIGH);
     f14:	86 e1       	ldi	r24, 0x16	; 22
     f16:	61 e0       	ldi	r22, 0x01	; 1
     f18:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(LEFT_MD_B, LOW);
     f1c:	87 e1       	ldi	r24, 0x17	; 23
     f1e:	60 e0       	ldi	r22, 0x00	; 0
     f20:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>

	digitalWrite(RIGHT_MD_A, LOW);
     f24:	88 e1       	ldi	r24, 0x18	; 24
     f26:	60 e0       	ldi	r22, 0x00	; 0
     f28:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(RIGHT_MD_B, HIGH);
     f2c:	89 e1       	ldi	r24, 0x19	; 25
     f2e:	61 e0       	ldi	r22, 0x01	; 1
     f30:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>

	analogWrite(LEFT_MOTOR_EN, left);
     f34:	84 e0       	ldi	r24, 0x04	; 4
     f36:	b8 01       	movw	r22, r16
     f38:	0e 94 7e 1c 	call	0x38fc	; 0x38fc <analogWrite>
	analogWrite(RIGHT_MOTOR_EN, right);
     f3c:	85 e0       	ldi	r24, 0x05	; 5
     f3e:	b7 01       	movw	r22, r14
     f40:	0e 94 7e 1c 	call	0x38fc	; 0x38fc <analogWrite>
}
     f44:	1f 91       	pop	r17
     f46:	0f 91       	pop	r16
     f48:	ff 90       	pop	r15
     f4a:	ef 90       	pop	r14
     f4c:	08 95       	ret

00000f4e <_Z9move_stopv>:
int pre_end_x2;
float end_x_mean;
int end[2];

void move_stop(){
	analogWrite(LEFT_MOTOR_EN, 0);
     f4e:	84 e0       	ldi	r24, 0x04	; 4
     f50:	60 e0       	ldi	r22, 0x00	; 0
     f52:	70 e0       	ldi	r23, 0x00	; 0
     f54:	0e 94 7e 1c 	call	0x38fc	; 0x38fc <analogWrite>
	analogWrite(RIGHT_MOTOR_EN, 0);
     f58:	85 e0       	ldi	r24, 0x05	; 5
     f5a:	60 e0       	ldi	r22, 0x00	; 0
     f5c:	70 e0       	ldi	r23, 0x00	; 0
     f5e:	0e 94 7e 1c 	call	0x38fc	; 0x38fc <analogWrite>
}
     f62:	08 95       	ret

00000f64 <loop>:
		Serial.print(devStatus);
		Serial.println(")");
	}
}

void loop()
     f64:	ff 92       	push	r15
     f66:	0f 93       	push	r16
     f68:	1f 93       	push	r17
     f6a:	cf 93       	push	r28
     f6c:	df 93       	push	r29
{
	if (line_tracing == true)
     f6e:	80 91 e1 03 	lds	r24, 0x03E1
     f72:	81 30       	cpi	r24, 0x01	; 1
     f74:	09 f0       	breq	.+2      	; 0xf78 <loop+0x14>
     f76:	9e c0       	rjmp	.+316    	; 0x10b4 <loop+0x150>
     f78:	04 e6       	ldi	r16, 0x64	; 100
     f7a:	13 e0       	ldi	r17, 0x03	; 3
     f7c:	c0 e0       	ldi	r28, 0x00	; 0
     f7e:	d0 e0       	ldi	r29, 0x00	; 0
     f80:	ff 24       	eor	r15, r15
		unsigned char sensor_data = 0;
		int z;

		for(z=0;z<8;z++)
		{
			unsigned int val = digitalRead(SensorD[z]);
     f82:	f8 01       	movw	r30, r16
     f84:	80 81       	ld	r24, Z
     f86:	0e 94 44 1e 	call	0x3c88	; 0x3c88 <digitalRead>
			sensor_data |= (val << z);
     f8a:	0c 2e       	mov	r0, r28
     f8c:	02 c0       	rjmp	.+4      	; 0xf92 <loop+0x2e>
     f8e:	88 0f       	add	r24, r24
     f90:	99 1f       	adc	r25, r25
     f92:	0a 94       	dec	r0
     f94:	e2 f7       	brpl	.-8      	; 0xf8e <loop+0x2a>
     f96:	f8 2a       	or	r15, r24
	if (line_tracing == true)
	{
		unsigned char sensor_data = 0;
		int z;

		for(z=0;z<8;z++)
     f98:	21 96       	adiw	r28, 0x01	; 1
     f9a:	0e 5f       	subi	r16, 0xFE	; 254
     f9c:	1f 4f       	sbci	r17, 0xFF	; 255
     f9e:	c8 30       	cpi	r28, 0x08	; 8
     fa0:	d1 05       	cpc	r29, r1
     fa2:	79 f7       	brne	.-34     	; 0xf82 <loop+0x1e>
		{
			unsigned int val = digitalRead(SensorD[z]);
			sensor_data |= (val << z);
		}
		sensor_data = ~sensor_data;
     fa4:	1f 2d       	mov	r17, r15
     fa6:	10 95       	com	r17

		Serial.print(sensor_data, HEX);
     fa8:	81 e3       	ldi	r24, 0x31	; 49
     faa:	96 e0       	ldi	r25, 0x06	; 6
     fac:	61 2f       	mov	r22, r17
     fae:	40 e1       	ldi	r20, 0x10	; 16
     fb0:	50 e0       	ldi	r21, 0x00	; 0
     fb2:	0e 94 38 17 	call	0x2e70	; 0x2e70 <_ZN5Print5printEhi>
		Serial.write(" ");
     fb6:	81 e3       	ldi	r24, 0x31	; 49
     fb8:	96 e0       	ldi	r25, 0x06	; 6
     fba:	65 e1       	ldi	r22, 0x15	; 21
     fbc:	72 e0       	ldi	r23, 0x02	; 2
     fbe:	0e 94 6d 06 	call	0xcda	; 0xcda <_ZN5Print5writeEPKc>

		switch (sensor_data)
     fc2:	1e 31       	cpi	r17, 0x1E	; 30
     fc4:	09 f4       	brne	.+2      	; 0xfc8 <loop+0x64>
     fc6:	52 c0       	rjmp	.+164    	; 0x106c <loop+0x108>
     fc8:	1f 31       	cpi	r17, 0x1F	; 31
     fca:	28 f5       	brcc	.+74     	; 0x1016 <loop+0xb2>
     fcc:	18 30       	cpi	r17, 0x08	; 8
     fce:	09 f4       	brne	.+2      	; 0xfd2 <loop+0x6e>
     fd0:	46 c0       	rjmp	.+140    	; 0x105e <loop+0xfa>
     fd2:	19 30       	cpi	r17, 0x09	; 9
     fd4:	80 f4       	brcc	.+32     	; 0xff6 <loop+0x92>
     fd6:	14 30       	cpi	r17, 0x04	; 4
     fd8:	20 f4       	brcc	.+8      	; 0xfe2 <loop+0x7e>
     fda:	11 30       	cpi	r17, 0x01	; 1
     fdc:	08 f0       	brcs	.+2      	; 0xfe0 <loop+0x7c>
     fde:	54 c0       	rjmp	.+168    	; 0x1088 <loop+0x124>
     fe0:	61 c0       	rjmp	.+194    	; 0x10a4 <loop+0x140>
     fe2:	16 30       	cpi	r17, 0x06	; 6
     fe4:	09 f4       	brne	.+2      	; 0xfe8 <loop+0x84>
     fe6:	42 c0       	rjmp	.+132    	; 0x106c <loop+0x108>
     fe8:	17 30       	cpi	r17, 0x07	; 7
     fea:	08 f0       	brcs	.+2      	; 0xfee <loop+0x8a>
     fec:	4d c0       	rjmp	.+154    	; 0x1088 <loop+0x124>
     fee:	14 30       	cpi	r17, 0x04	; 4
     ff0:	09 f0       	breq	.+2      	; 0xff4 <loop+0x90>
     ff2:	58 c0       	rjmp	.+176    	; 0x10a4 <loop+0x140>
     ff4:	3b c0       	rjmp	.+118    	; 0x106c <loop+0x108>
     ff6:	10 31       	cpi	r17, 0x10	; 16
     ff8:	30 f4       	brcc	.+12     	; 0x1006 <loop+0xa2>
     ffa:	1e 30       	cpi	r17, 0x0E	; 14
     ffc:	b8 f5       	brcc	.+110    	; 0x106c <loop+0x108>
     ffe:	1c 30       	cpi	r17, 0x0C	; 12
    1000:	09 f0       	breq	.+2      	; 0x1004 <loop+0xa0>
    1002:	50 c0       	rjmp	.+160    	; 0x10a4 <loop+0x140>
    1004:	33 c0       	rjmp	.+102    	; 0x106c <loop+0x108>
    1006:	18 31       	cpi	r17, 0x18	; 24
    1008:	51 f1       	breq	.+84     	; 0x105e <loop+0xfa>
    100a:	1c 31       	cpi	r17, 0x1C	; 28
    100c:	41 f1       	breq	.+80     	; 0x105e <loop+0xfa>
    100e:	10 31       	cpi	r17, 0x10	; 16
    1010:	09 f0       	breq	.+2      	; 0x1014 <loop+0xb0>
    1012:	48 c0       	rjmp	.+144    	; 0x10a4 <loop+0x140>
    1014:	24 c0       	rjmp	.+72     	; 0x105e <loop+0xfa>
    1016:	10 37       	cpi	r17, 0x70	; 112
    1018:	81 f1       	breq	.+96     	; 0x107a <loop+0x116>
    101a:	11 37       	cpi	r17, 0x71	; 113
    101c:	80 f4       	brcc	.+32     	; 0x103e <loop+0xda>
    101e:	18 33       	cpi	r17, 0x38	; 56
    1020:	f1 f0       	breq	.+60     	; 0x105e <loop+0xfa>
    1022:	19 33       	cpi	r17, 0x39	; 57
    1024:	28 f4       	brcc	.+10     	; 0x1030 <loop+0xcc>
    1026:	10 32       	cpi	r17, 0x20	; 32
    1028:	41 f1       	breq	.+80     	; 0x107a <loop+0x116>
    102a:	10 33       	cpi	r17, 0x30	; 48
    102c:	d9 f5       	brne	.+118    	; 0x10a4 <loop+0x140>
    102e:	25 c0       	rjmp	.+74     	; 0x107a <loop+0x116>
    1030:	10 34       	cpi	r17, 0x40	; 64
    1032:	89 f1       	breq	.+98     	; 0x1096 <loop+0x132>
    1034:	10 36       	cpi	r17, 0x60	; 96
    1036:	09 f1       	breq	.+66     	; 0x107a <loop+0x116>
    1038:	1c 33       	cpi	r17, 0x3C	; 60
    103a:	a1 f5       	brne	.+104    	; 0x10a4 <loop+0x140>
    103c:	10 c0       	rjmp	.+32     	; 0x105e <loop+0xfa>
    103e:	10 3c       	cpi	r17, 0xC0	; 192
    1040:	51 f1       	breq	.+84     	; 0x1096 <loop+0x132>
    1042:	11 3c       	cpi	r17, 0xC1	; 193
    1044:	28 f4       	brcc	.+10     	; 0x1050 <loop+0xec>
    1046:	18 37       	cpi	r17, 0x78	; 120
    1048:	c1 f0       	breq	.+48     	; 0x107a <loop+0x116>
    104a:	10 38       	cpi	r17, 0x80	; 128
    104c:	59 f5       	brne	.+86     	; 0x10a4 <loop+0x140>
    104e:	23 c0       	rjmp	.+70     	; 0x1096 <loop+0x132>
    1050:	10 3f       	cpi	r17, 0xF0	; 240
    1052:	99 f0       	breq	.+38     	; 0x107a <loop+0x116>
    1054:	1f 3f       	cpi	r17, 0xFF	; 255
    1056:	31 f1       	breq	.+76     	; 0x10a4 <loop+0x140>
    1058:	10 3e       	cpi	r17, 0xE0	; 224
    105a:	21 f5       	brne	.+72     	; 0x10a4 <loop+0x140>
    105c:	1c c0       	rjmp	.+56     	; 0x1096 <loop+0x132>
		case 0x10:
		case 0x08:
		case 0x38:
		case 0x1c:
		case 0x3c:
			move_forward_speed(140, 140);
    105e:	8c e8       	ldi	r24, 0x8C	; 140
    1060:	90 e0       	ldi	r25, 0x00	; 0
    1062:	6c e8       	ldi	r22, 0x8C	; 140
    1064:	70 e0       	ldi	r23, 0x00	; 0
    1066:	0e 94 84 07 	call	0xf08	; 0xf08 <_Z18move_forward_speedii>
    106a:	1e c0       	rjmp	.+60     	; 0x10a8 <loop+0x144>
		case 0x04:
		case 0x06:
		case 0x0e:
		case 0x1e:
		case 0x0f:
			turn_right_speed(200, 0);
    106c:	88 ec       	ldi	r24, 0xC8	; 200
    106e:	90 e0       	ldi	r25, 0x00	; 0
    1070:	60 e0       	ldi	r22, 0x00	; 0
    1072:	70 e0       	ldi	r23, 0x00	; 0
    1074:	0e 94 3e 07 	call	0xe7c	; 0xe7c <_Z16turn_right_speedii>
    1078:	17 c0       	rjmp	.+46     	; 0x10a8 <loop+0x144>
		case 0x20:
		case 0x60:
		case 0x70:
		case 0x78:
		case 0xf0:
			turn_left_speed(0, 200);
    107a:	80 e0       	ldi	r24, 0x00	; 0
    107c:	90 e0       	ldi	r25, 0x00	; 0
    107e:	68 ec       	ldi	r22, 0xC8	; 200
    1080:	70 e0       	ldi	r23, 0x00	; 0
    1082:	0e 94 61 07 	call	0xec2	; 0xec2 <_Z15turn_left_speedii>
    1086:	10 c0       	rjmp	.+32     	; 0x10a8 <loop+0x144>

		case 0x07:
		case 0x03:
		case 0x02:
		case 0x01:
			turn_pivot_right_speed(200, 80);
    1088:	88 ec       	ldi	r24, 0xC8	; 200
    108a:	90 e0       	ldi	r25, 0x00	; 0
    108c:	60 e5       	ldi	r22, 0x50	; 80
    108e:	70 e0       	ldi	r23, 0x00	; 0
    1090:	0e 94 f8 06 	call	0xdf0	; 0xdf0 <_Z22turn_pivot_right_speedii>
    1094:	09 c0       	rjmp	.+18     	; 0x10a8 <loop+0x144>

		case 0xc0:
		case 0x40:
		case 0x80:
		case 0xe0:
			turn_pivot_left_speed(80, 200);
    1096:	80 e5       	ldi	r24, 0x50	; 80
    1098:	90 e0       	ldi	r25, 0x00	; 0
    109a:	68 ec       	ldi	r22, 0xC8	; 200
    109c:	70 e0       	ldi	r23, 0x00	; 0
    109e:	0e 94 1b 07 	call	0xe36	; 0xe36 <_Z21turn_pivot_left_speedii>
    10a2:	02 c0       	rjmp	.+4      	; 0x10a8 <loop+0x144>
		case 0xff:
			move_stop();
			break;

		default:
			move_stop();
    10a4:	0e 94 a7 07 	call	0xf4e	; 0xf4e <_Z9move_stopv>
			break;
		}
		delay(5);
    10a8:	65 e0       	ldi	r22, 0x05	; 5
    10aa:	70 e0       	ldi	r23, 0x00	; 0
    10ac:	80 e0       	ldi	r24, 0x00	; 0
    10ae:	90 e0       	ldi	r25, 0x00	; 0
    10b0:	0e 94 b9 1b 	call	0x3772	; 0x3772 <delay>
	}
}
    10b4:	df 91       	pop	r29
    10b6:	cf 91       	pop	r28
    10b8:	1f 91       	pop	r17
    10ba:	0f 91       	pop	r16
    10bc:	ff 90       	pop	r15
    10be:	08 95       	ret

000010c0 <_Z20line_tracing_disablev>:
	Serial.write("Line tracing is enabled..");
}

void line_tracing_disable()
{
	line_tracing = false;
    10c0:	10 92 e1 03 	sts	0x03E1, r1
	move_stop();
    10c4:	0e 94 a7 07 	call	0xf4e	; 0xf4e <_Z9move_stopv>
	Serial.write("Line tracing is disabled..");
    10c8:	81 e3       	ldi	r24, 0x31	; 49
    10ca:	96 e0       	ldi	r25, 0x06	; 6
    10cc:	62 e3       	ldi	r22, 0x32	; 50
    10ce:	72 e0       	ldi	r23, 0x02	; 2
    10d0:	0e 94 6d 06 	call	0xcda	; 0xcda <_ZN5Print5writeEPKc>
}
    10d4:	08 95       	ret

000010d6 <_Z11serialEventv>:
		ultrasonic_result = true;
		Serial1.write(TX_stop_buf, NUM_TX_BYTES);
	}
}

void serialEvent()
    10d6:	0f 93       	push	r16
    10d8:	1f 93       	push	r17
    10da:	cf 93       	push	r28
    10dc:	df 93       	push	r29
{
	int command = Serial.read();
    10de:	81 e3       	ldi	r24, 0x31	; 49
    10e0:	96 e0       	ldi	r25, 0x06	; 6
    10e2:	0e 94 af 10 	call	0x215e	; 0x215e <_ZN14HardwareSerial4readEv>
    10e6:	8c 01       	movw	r16, r24
	Serial.print(command, DEC);
    10e8:	81 e3       	ldi	r24, 0x31	; 49
    10ea:	96 e0       	ldi	r25, 0x06	; 6
    10ec:	b8 01       	movw	r22, r16
    10ee:	4a e0       	ldi	r20, 0x0A	; 10
    10f0:	50 e0       	ldi	r21, 0x00	; 0
    10f2:	0e 94 8a 17 	call	0x2f14	; 0x2f14 <_ZN5Print5printEii>
	Serial.print("\n");
    10f6:	81 e3       	ldi	r24, 0x31	; 49
    10f8:	96 e0       	ldi	r25, 0x06	; 6
    10fa:	6d e4       	ldi	r22, 0x4D	; 77
    10fc:	72 e0       	ldi	r23, 0x02	; 2
    10fe:	0e 94 9d 17 	call	0x2f3a	; 0x2f3a <_ZN5Print5printEPKc>

	switch (command)
    1102:	f8 01       	movw	r30, r16
    1104:	31 97       	sbiw	r30, 0x01	; 1
    1106:	e5 31       	cpi	r30, 0x15	; 21
    1108:	f1 05       	cpc	r31, r1
    110a:	08 f0       	brcs	.+2      	; 0x110e <_Z11serialEventv+0x38>
    110c:	bf c1       	rjmp	.+894    	; 0x148c <_Z11serialEventv+0x3b6>
    110e:	ee 58       	subi	r30, 0x8E	; 142
    1110:	ff 4f       	sbci	r31, 0xFF	; 255
    1112:	ee 0f       	add	r30, r30
    1114:	ff 1f       	adc	r31, r31
    1116:	05 90       	lpm	r0, Z+
    1118:	f4 91       	lpm	r31, Z+
    111a:	e0 2d       	mov	r30, r0
    111c:	19 94       	eijmp
	{
	case 1:
		start[0]=0;
    111e:	10 92 02 04 	sts	0x0402, r1
    1122:	10 92 01 04 	sts	0x0401, r1
    1126:	16 c0       	rjmp	.+44     	; 0x1154 <_Z11serialEventv+0x7e>
		start[1]=0;
		break;
	case 2:
		start[0]=0;
    1128:	10 92 02 04 	sts	0x0402, r1
    112c:	10 92 01 04 	sts	0x0401, r1
    1130:	29 c0       	rjmp	.+82     	; 0x1184 <_Z11serialEventv+0xae>
		start[1]=1;
		break;
	case 3:
		start[0]=0;
    1132:	10 92 02 04 	sts	0x0402, r1
    1136:	10 92 01 04 	sts	0x0401, r1
		start[1]=2;
    113a:	82 e0       	ldi	r24, 0x02	; 2
    113c:	90 e0       	ldi	r25, 0x00	; 0
    113e:	90 93 04 04 	sts	0x0404, r25
    1142:	80 93 03 04 	sts	0x0403, r24
    1146:	aa c1       	rjmp	.+852    	; 0x149c <_Z11serialEventv+0x3c6>
		break;
	case 4:
		start[0]=1;
    1148:	81 e0       	ldi	r24, 0x01	; 1
    114a:	90 e0       	ldi	r25, 0x00	; 0
    114c:	90 93 02 04 	sts	0x0402, r25
    1150:	80 93 01 04 	sts	0x0401, r24
		start[1]=0;
    1154:	10 92 04 04 	sts	0x0404, r1
    1158:	10 92 03 04 	sts	0x0403, r1
    115c:	9f c1       	rjmp	.+830    	; 0x149c <_Z11serialEventv+0x3c6>
		break;
	case 5:
		start[0]=1;
    115e:	81 e0       	ldi	r24, 0x01	; 1
    1160:	90 e0       	ldi	r25, 0x00	; 0
    1162:	15 c0       	rjmp	.+42     	; 0x118e <_Z11serialEventv+0xb8>
		start[1]=1;
		break;
	case 6:
		start[0]=1;
    1164:	81 e0       	ldi	r24, 0x01	; 1
    1166:	90 e0       	ldi	r25, 0x00	; 0
    1168:	90 93 02 04 	sts	0x0402, r25
    116c:	80 93 01 04 	sts	0x0401, r24
    1170:	e4 cf       	rjmp	.-56     	; 0x113a <_Z11serialEventv+0x64>
		start[1]=2;
		break;
	case 7:
		start[0]=2;
    1172:	82 e0       	ldi	r24, 0x02	; 2
    1174:	90 e0       	ldi	r25, 0x00	; 0
    1176:	ea cf       	rjmp	.-44     	; 0x114c <_Z11serialEventv+0x76>
		start[1]=0;
		break;
	case 8:
		start[0]=2;
    1178:	82 e0       	ldi	r24, 0x02	; 2
    117a:	90 e0       	ldi	r25, 0x00	; 0
    117c:	90 93 02 04 	sts	0x0402, r25
    1180:	80 93 01 04 	sts	0x0401, r24
		start[1]=1;
    1184:	81 e0       	ldi	r24, 0x01	; 1
    1186:	90 e0       	ldi	r25, 0x00	; 0
    1188:	da cf       	rjmp	.-76     	; 0x113e <_Z11serialEventv+0x68>
		break;
	case 9:
		start[0]=2;
    118a:	82 e0       	ldi	r24, 0x02	; 2
    118c:	90 e0       	ldi	r25, 0x00	; 0
    118e:	90 93 02 04 	sts	0x0402, r25
    1192:	80 93 01 04 	sts	0x0401, r24
    1196:	d3 cf       	rjmp	.-90     	; 0x113e <_Z11serialEventv+0x68>
		start[1]=2;
		break;
	case 10:
		pre_end_x1=0;
    1198:	10 92 06 04 	sts	0x0406, r1
    119c:	10 92 05 04 	sts	0x0405, r1
		pre_end_x2=1;
    11a0:	c1 e0       	ldi	r28, 0x01	; 1
    11a2:	d0 e0       	ldi	r29, 0x00	; 0
    11a4:	d0 93 08 04 	sts	0x0408, r29
    11a8:	c0 93 07 04 	sts	0x0407, r28
		end_x_mean=(pre_end_x1+pre_end_x2)/2;
    11ac:	80 e0       	ldi	r24, 0x00	; 0
    11ae:	90 e0       	ldi	r25, 0x00	; 0
    11b0:	a0 e0       	ldi	r26, 0x00	; 0
    11b2:	b0 e0       	ldi	r27, 0x00	; 0
    11b4:	80 93 09 04 	sts	0x0409, r24
    11b8:	90 93 0a 04 	sts	0x040A, r25
    11bc:	a0 93 0b 04 	sts	0x040B, r26
    11c0:	b0 93 0c 04 	sts	0x040C, r27
		if(end_x_mean-start[0]>0){
    11c4:	60 91 01 04 	lds	r22, 0x0401
    11c8:	70 91 02 04 	lds	r23, 0x0402
    11cc:	88 27       	eor	r24, r24
    11ce:	77 fd       	sbrc	r23, 7
    11d0:	80 95       	com	r24
    11d2:	98 2f       	mov	r25, r24
    11d4:	0e 94 36 23 	call	0x466c	; 0x466c <__floatsisf>
    11d8:	9b 01       	movw	r18, r22
    11da:	ac 01       	movw	r20, r24
    11dc:	60 e0       	ldi	r22, 0x00	; 0
    11de:	70 e0       	ldi	r23, 0x00	; 0
    11e0:	80 e0       	ldi	r24, 0x00	; 0
    11e2:	90 e0       	ldi	r25, 0x00	; 0
    11e4:	0e 94 cf 22 	call	0x459e	; 0x459e <__subsf3>
    11e8:	20 e0       	ldi	r18, 0x00	; 0
    11ea:	30 e0       	ldi	r19, 0x00	; 0
    11ec:	40 e0       	ldi	r20, 0x00	; 0
    11ee:	50 e0       	ldi	r21, 0x00	; 0
    11f0:	0e 94 e6 23 	call	0x47cc	; 0x47cc <__gesf2>
    11f4:	18 16       	cp	r1, r24
    11f6:	e4 f5       	brge	.+120    	; 0x1270 <_Z11serialEventv+0x19a>
			end[0]=pre_end_x1;
    11f8:	10 92 0e 04 	sts	0x040E, r1
    11fc:	10 92 0d 04 	sts	0x040D, r1
    1200:	42 c0       	rjmp	.+132    	; 0x1286 <_Z11serialEventv+0x1b0>
			end[0]=pre_end_x2;
		}
		end[1]=0;
		break;
	case 11:
		pre_end_x1=1;
    1202:	01 e0       	ldi	r16, 0x01	; 1
    1204:	10 e0       	ldi	r17, 0x00	; 0
    1206:	10 93 06 04 	sts	0x0406, r17
    120a:	00 93 05 04 	sts	0x0405, r16
		pre_end_x2=2;
    120e:	c2 e0       	ldi	r28, 0x02	; 2
    1210:	d0 e0       	ldi	r29, 0x00	; 0
    1212:	d0 93 08 04 	sts	0x0408, r29
    1216:	c0 93 07 04 	sts	0x0407, r28
		end_x_mean=(pre_end_x1+pre_end_x2)/2;
    121a:	80 e0       	ldi	r24, 0x00	; 0
    121c:	90 e0       	ldi	r25, 0x00	; 0
    121e:	a0 e8       	ldi	r26, 0x80	; 128
    1220:	bf e3       	ldi	r27, 0x3F	; 63
    1222:	80 93 09 04 	sts	0x0409, r24
    1226:	90 93 0a 04 	sts	0x040A, r25
    122a:	a0 93 0b 04 	sts	0x040B, r26
    122e:	b0 93 0c 04 	sts	0x040C, r27
		if(end_x_mean-start[0]>0){
    1232:	60 91 01 04 	lds	r22, 0x0401
    1236:	70 91 02 04 	lds	r23, 0x0402
    123a:	88 27       	eor	r24, r24
    123c:	77 fd       	sbrc	r23, 7
    123e:	80 95       	com	r24
    1240:	98 2f       	mov	r25, r24
    1242:	0e 94 36 23 	call	0x466c	; 0x466c <__floatsisf>
    1246:	9b 01       	movw	r18, r22
    1248:	ac 01       	movw	r20, r24
    124a:	60 e0       	ldi	r22, 0x00	; 0
    124c:	70 e0       	ldi	r23, 0x00	; 0
    124e:	80 e8       	ldi	r24, 0x80	; 128
    1250:	9f e3       	ldi	r25, 0x3F	; 63
    1252:	0e 94 cf 22 	call	0x459e	; 0x459e <__subsf3>
    1256:	20 e0       	ldi	r18, 0x00	; 0
    1258:	30 e0       	ldi	r19, 0x00	; 0
    125a:	40 e0       	ldi	r20, 0x00	; 0
    125c:	50 e0       	ldi	r21, 0x00	; 0
    125e:	0e 94 e6 23 	call	0x47cc	; 0x47cc <__gesf2>
    1262:	18 16       	cp	r1, r24
    1264:	2c f4       	brge	.+10     	; 0x1270 <_Z11serialEventv+0x19a>
			end[0]=pre_end_x1;
    1266:	10 93 0e 04 	sts	0x040E, r17
    126a:	00 93 0d 04 	sts	0x040D, r16
    126e:	0b c0       	rjmp	.+22     	; 0x1286 <_Z11serialEventv+0x1b0>
		}
		else{
			end[0]=pre_end_x2;
    1270:	d0 93 0e 04 	sts	0x040E, r29
    1274:	c0 93 0d 04 	sts	0x040D, r28
    1278:	06 c0       	rjmp	.+12     	; 0x1286 <_Z11serialEventv+0x1b0>
		}
		end[1]=0;
		break;
	case 12:
		end[0]=2;
    127a:	82 e0       	ldi	r24, 0x02	; 2
    127c:	90 e0       	ldi	r25, 0x00	; 0
    127e:	90 93 0e 04 	sts	0x040E, r25
    1282:	80 93 0d 04 	sts	0x040D, r24
		end[1]=0;
    1286:	10 92 10 04 	sts	0x0410, r1
    128a:	10 92 0f 04 	sts	0x040F, r1
    128e:	06 c1       	rjmp	.+524    	; 0x149c <_Z11serialEventv+0x3c6>
		break;
	case 13:
		pre_end_x1=0;
    1290:	10 92 06 04 	sts	0x0406, r1
    1294:	10 92 05 04 	sts	0x0405, r1
		pre_end_x2=1;
    1298:	c1 e0       	ldi	r28, 0x01	; 1
    129a:	d0 e0       	ldi	r29, 0x00	; 0
    129c:	d0 93 08 04 	sts	0x0408, r29
    12a0:	c0 93 07 04 	sts	0x0407, r28
		end_x_mean=(pre_end_x1+pre_end_x2)/2;
    12a4:	80 e0       	ldi	r24, 0x00	; 0
    12a6:	90 e0       	ldi	r25, 0x00	; 0
    12a8:	a0 e0       	ldi	r26, 0x00	; 0
    12aa:	b0 e0       	ldi	r27, 0x00	; 0
    12ac:	80 93 09 04 	sts	0x0409, r24
    12b0:	90 93 0a 04 	sts	0x040A, r25
    12b4:	a0 93 0b 04 	sts	0x040B, r26
    12b8:	b0 93 0c 04 	sts	0x040C, r27
		if(end_x_mean-start[0]>0){
    12bc:	60 91 01 04 	lds	r22, 0x0401
    12c0:	70 91 02 04 	lds	r23, 0x0402
    12c4:	88 27       	eor	r24, r24
    12c6:	77 fd       	sbrc	r23, 7
    12c8:	80 95       	com	r24
    12ca:	98 2f       	mov	r25, r24
    12cc:	0e 94 36 23 	call	0x466c	; 0x466c <__floatsisf>
    12d0:	9b 01       	movw	r18, r22
    12d2:	ac 01       	movw	r20, r24
    12d4:	60 e0       	ldi	r22, 0x00	; 0
    12d6:	70 e0       	ldi	r23, 0x00	; 0
    12d8:	80 e0       	ldi	r24, 0x00	; 0
    12da:	90 e0       	ldi	r25, 0x00	; 0
    12dc:	0e 94 cf 22 	call	0x459e	; 0x459e <__subsf3>
    12e0:	20 e0       	ldi	r18, 0x00	; 0
    12e2:	30 e0       	ldi	r19, 0x00	; 0
    12e4:	40 e0       	ldi	r20, 0x00	; 0
    12e6:	50 e0       	ldi	r21, 0x00	; 0
    12e8:	0e 94 e6 23 	call	0x47cc	; 0x47cc <__gesf2>
    12ec:	18 16       	cp	r1, r24
    12ee:	e4 f5       	brge	.+120    	; 0x1368 <_Z11serialEventv+0x292>
			end[0]=pre_end_x1;
    12f0:	10 92 0e 04 	sts	0x040E, r1
    12f4:	10 92 0d 04 	sts	0x040D, r1
    12f8:	42 c0       	rjmp	.+132    	; 0x137e <_Z11serialEventv+0x2a8>
			end[0]=pre_end_x2;
		}
		end[1]=1;
		break;
	case 14:
		pre_end_x1=1;
    12fa:	01 e0       	ldi	r16, 0x01	; 1
    12fc:	10 e0       	ldi	r17, 0x00	; 0
    12fe:	10 93 06 04 	sts	0x0406, r17
    1302:	00 93 05 04 	sts	0x0405, r16
		pre_end_x2=2;
    1306:	c2 e0       	ldi	r28, 0x02	; 2
    1308:	d0 e0       	ldi	r29, 0x00	; 0
    130a:	d0 93 08 04 	sts	0x0408, r29
    130e:	c0 93 07 04 	sts	0x0407, r28
		end_x_mean=(pre_end_x1+pre_end_x2)/2;
    1312:	80 e0       	ldi	r24, 0x00	; 0
    1314:	90 e0       	ldi	r25, 0x00	; 0
    1316:	a0 e8       	ldi	r26, 0x80	; 128
    1318:	bf e3       	ldi	r27, 0x3F	; 63
    131a:	80 93 09 04 	sts	0x0409, r24
    131e:	90 93 0a 04 	sts	0x040A, r25
    1322:	a0 93 0b 04 	sts	0x040B, r26
    1326:	b0 93 0c 04 	sts	0x040C, r27
		if(end_x_mean-start[0]>0){
    132a:	60 91 01 04 	lds	r22, 0x0401
    132e:	70 91 02 04 	lds	r23, 0x0402
    1332:	88 27       	eor	r24, r24
    1334:	77 fd       	sbrc	r23, 7
    1336:	80 95       	com	r24
    1338:	98 2f       	mov	r25, r24
    133a:	0e 94 36 23 	call	0x466c	; 0x466c <__floatsisf>
    133e:	9b 01       	movw	r18, r22
    1340:	ac 01       	movw	r20, r24
    1342:	60 e0       	ldi	r22, 0x00	; 0
    1344:	70 e0       	ldi	r23, 0x00	; 0
    1346:	80 e8       	ldi	r24, 0x80	; 128
    1348:	9f e3       	ldi	r25, 0x3F	; 63
    134a:	0e 94 cf 22 	call	0x459e	; 0x459e <__subsf3>
    134e:	20 e0       	ldi	r18, 0x00	; 0
    1350:	30 e0       	ldi	r19, 0x00	; 0
    1352:	40 e0       	ldi	r20, 0x00	; 0
    1354:	50 e0       	ldi	r21, 0x00	; 0
    1356:	0e 94 e6 23 	call	0x47cc	; 0x47cc <__gesf2>
    135a:	18 16       	cp	r1, r24
    135c:	2c f4       	brge	.+10     	; 0x1368 <_Z11serialEventv+0x292>
			end[0]=pre_end_x1;
    135e:	10 93 0e 04 	sts	0x040E, r17
    1362:	00 93 0d 04 	sts	0x040D, r16
    1366:	0b c0       	rjmp	.+22     	; 0x137e <_Z11serialEventv+0x2a8>
		}
		else{
			end[0]=pre_end_x2;
    1368:	d0 93 0e 04 	sts	0x040E, r29
    136c:	c0 93 0d 04 	sts	0x040D, r28
    1370:	06 c0       	rjmp	.+12     	; 0x137e <_Z11serialEventv+0x2a8>
		}
		end[1]=1;
		break;
	case 15:
		end[0]=2;
    1372:	82 e0       	ldi	r24, 0x02	; 2
    1374:	90 e0       	ldi	r25, 0x00	; 0
    1376:	90 93 0e 04 	sts	0x040E, r25
    137a:	80 93 0d 04 	sts	0x040D, r24
		end[1]=1;
    137e:	81 e0       	ldi	r24, 0x01	; 1
    1380:	90 e0       	ldi	r25, 0x00	; 0
    1382:	79 c0       	rjmp	.+242    	; 0x1476 <_Z11serialEventv+0x3a0>
		break;
	case 16:
		pre_end_x1=0;
    1384:	10 92 06 04 	sts	0x0406, r1
    1388:	10 92 05 04 	sts	0x0405, r1
		pre_end_x2=1;
    138c:	c1 e0       	ldi	r28, 0x01	; 1
    138e:	d0 e0       	ldi	r29, 0x00	; 0
    1390:	d0 93 08 04 	sts	0x0408, r29
    1394:	c0 93 07 04 	sts	0x0407, r28
		end_x_mean=(pre_end_x1+pre_end_x2)/2;
    1398:	80 e0       	ldi	r24, 0x00	; 0
    139a:	90 e0       	ldi	r25, 0x00	; 0
    139c:	a0 e0       	ldi	r26, 0x00	; 0
    139e:	b0 e0       	ldi	r27, 0x00	; 0
    13a0:	80 93 09 04 	sts	0x0409, r24
    13a4:	90 93 0a 04 	sts	0x040A, r25
    13a8:	a0 93 0b 04 	sts	0x040B, r26
    13ac:	b0 93 0c 04 	sts	0x040C, r27
		if(end_x_mean-start[0]>0){
    13b0:	60 91 01 04 	lds	r22, 0x0401
    13b4:	70 91 02 04 	lds	r23, 0x0402
    13b8:	88 27       	eor	r24, r24
    13ba:	77 fd       	sbrc	r23, 7
    13bc:	80 95       	com	r24
    13be:	98 2f       	mov	r25, r24
    13c0:	0e 94 36 23 	call	0x466c	; 0x466c <__floatsisf>
    13c4:	9b 01       	movw	r18, r22
    13c6:	ac 01       	movw	r20, r24
    13c8:	60 e0       	ldi	r22, 0x00	; 0
    13ca:	70 e0       	ldi	r23, 0x00	; 0
    13cc:	80 e0       	ldi	r24, 0x00	; 0
    13ce:	90 e0       	ldi	r25, 0x00	; 0
    13d0:	0e 94 cf 22 	call	0x459e	; 0x459e <__subsf3>
    13d4:	20 e0       	ldi	r18, 0x00	; 0
    13d6:	30 e0       	ldi	r19, 0x00	; 0
    13d8:	40 e0       	ldi	r20, 0x00	; 0
    13da:	50 e0       	ldi	r21, 0x00	; 0
    13dc:	0e 94 e6 23 	call	0x47cc	; 0x47cc <__gesf2>
    13e0:	18 16       	cp	r1, r24
    13e2:	e4 f5       	brge	.+120    	; 0x145c <_Z11serialEventv+0x386>
			end[0]=pre_end_x1;
    13e4:	10 92 0e 04 	sts	0x040E, r1
    13e8:	10 92 0d 04 	sts	0x040D, r1
    13ec:	3b c0       	rjmp	.+118    	; 0x1464 <_Z11serialEventv+0x38e>
			end[0]=pre_end_x2;
		}
		end[1]=2;
		break;
	case 17:
		pre_end_x1=1;
    13ee:	01 e0       	ldi	r16, 0x01	; 1
    13f0:	10 e0       	ldi	r17, 0x00	; 0
    13f2:	10 93 06 04 	sts	0x0406, r17
    13f6:	00 93 05 04 	sts	0x0405, r16
		pre_end_x2=2;
    13fa:	c2 e0       	ldi	r28, 0x02	; 2
    13fc:	d0 e0       	ldi	r29, 0x00	; 0
    13fe:	d0 93 08 04 	sts	0x0408, r29
    1402:	c0 93 07 04 	sts	0x0407, r28
		end_x_mean=(pre_end_x1+pre_end_x2)/2;
    1406:	80 e0       	ldi	r24, 0x00	; 0
    1408:	90 e0       	ldi	r25, 0x00	; 0
    140a:	a0 e8       	ldi	r26, 0x80	; 128
    140c:	bf e3       	ldi	r27, 0x3F	; 63
    140e:	80 93 09 04 	sts	0x0409, r24
    1412:	90 93 0a 04 	sts	0x040A, r25
    1416:	a0 93 0b 04 	sts	0x040B, r26
    141a:	b0 93 0c 04 	sts	0x040C, r27
		if(end_x_mean-start[0]>0){
    141e:	60 91 01 04 	lds	r22, 0x0401
    1422:	70 91 02 04 	lds	r23, 0x0402
    1426:	88 27       	eor	r24, r24
    1428:	77 fd       	sbrc	r23, 7
    142a:	80 95       	com	r24
    142c:	98 2f       	mov	r25, r24
    142e:	0e 94 36 23 	call	0x466c	; 0x466c <__floatsisf>
    1432:	9b 01       	movw	r18, r22
    1434:	ac 01       	movw	r20, r24
    1436:	60 e0       	ldi	r22, 0x00	; 0
    1438:	70 e0       	ldi	r23, 0x00	; 0
    143a:	80 e8       	ldi	r24, 0x80	; 128
    143c:	9f e3       	ldi	r25, 0x3F	; 63
    143e:	0e 94 cf 22 	call	0x459e	; 0x459e <__subsf3>
    1442:	20 e0       	ldi	r18, 0x00	; 0
    1444:	30 e0       	ldi	r19, 0x00	; 0
    1446:	40 e0       	ldi	r20, 0x00	; 0
    1448:	50 e0       	ldi	r21, 0x00	; 0
    144a:	0e 94 e6 23 	call	0x47cc	; 0x47cc <__gesf2>
    144e:	18 16       	cp	r1, r24
    1450:	2c f4       	brge	.+10     	; 0x145c <_Z11serialEventv+0x386>
			end[0]=pre_end_x1;
    1452:	10 93 0e 04 	sts	0x040E, r17
    1456:	00 93 0d 04 	sts	0x040D, r16
    145a:	04 c0       	rjmp	.+8      	; 0x1464 <_Z11serialEventv+0x38e>
		}
		else{
			end[0]=pre_end_x2;
    145c:	d0 93 0e 04 	sts	0x040E, r29
    1460:	c0 93 0d 04 	sts	0x040D, r28
		}
		end[1]=2;
    1464:	82 e0       	ldi	r24, 0x02	; 2
    1466:	90 e0       	ldi	r25, 0x00	; 0
    1468:	06 c0       	rjmp	.+12     	; 0x1476 <_Z11serialEventv+0x3a0>
		break;
	case 18:
		end[0]=2;
    146a:	82 e0       	ldi	r24, 0x02	; 2
    146c:	90 e0       	ldi	r25, 0x00	; 0
    146e:	90 93 0e 04 	sts	0x040E, r25
    1472:	80 93 0d 04 	sts	0x040D, r24
		end[1]=2;
    1476:	90 93 10 04 	sts	0x0410, r25
    147a:	80 93 0f 04 	sts	0x040F, r24
    147e:	0e c0       	rjmp	.+28     	; 0x149c <_Z11serialEventv+0x3c6>
		break;
	case 20:
		line_tracing_enable();
    1480:	0e 94 89 06 	call	0xd12	; 0xd12 <_Z19line_tracing_enablev>
    1484:	0b c0       	rjmp	.+22     	; 0x149c <_Z11serialEventv+0x3c6>
		break;
	case 21:
		line_tracing_disable();
    1486:	0e 94 60 08 	call	0x10c0	; 0x10c0 <_Z20line_tracing_disablev>
    148a:	08 c0       	rjmp	.+16     	; 0x149c <_Z11serialEventv+0x3c6>
		break;
	default:
		move_stop();
    148c:	0e 94 a7 07 	call	0xf4e	; 0xf4e <_Z9move_stopv>
		front_led_control(false);
    1490:	80 e0       	ldi	r24, 0x00	; 0
    1492:	0e 94 98 06 	call	0xd30	; 0xd30 <_Z17front_led_controlh>
		rear_led_control(false);
    1496:	80 e0       	ldi	r24, 0x00	; 0
    1498:	0e 94 93 06 	call	0xd26	; 0xd26 <_Z16rear_led_controlh>
	}
}
    149c:	df 91       	pop	r29
    149e:	cf 91       	pop	r28
    14a0:	1f 91       	pop	r17
    14a2:	0f 91       	pop	r16
    14a4:	08 95       	ret

000014a6 <_ZN7MPU605013dmpInitializeEv>:
    0x00,   0x60,   0x04,   0x40, 0x00, 0x00, 0x00,
    0x01,   0x62,   0x02,   0x00, 0x00,
    0x00,   0x60,   0x04,   0x00, 0x40, 0x00, 0x00
};

uint8_t MPU6050::dmpInitialize() {
    14a6:	8f 92       	push	r8
    14a8:	9f 92       	push	r9
    14aa:	af 92       	push	r10
    14ac:	bf 92       	push	r11
    14ae:	cf 92       	push	r12
    14b0:	ef 92       	push	r14
    14b2:	0f 93       	push	r16
    14b4:	df 93       	push	r29
    14b6:	cf 93       	push	r28
    14b8:	cd b7       	in	r28, 0x3d	; 61
    14ba:	de b7       	in	r29, 0x3e	; 62
    14bc:	c0 59       	subi	r28, 0x90	; 144
    14be:	d0 40       	sbci	r29, 0x00	; 0
    14c0:	0f b6       	in	r0, 0x3f	; 63
    14c2:	f8 94       	cli
    14c4:	de bf       	out	0x3e, r29	; 62
    14c6:	0f be       	out	0x3f, r0	; 63
    14c8:	cd bf       	out	0x3d, r28	; 61
    14ca:	5c 01       	movw	r10, r24
    // reset device
    DEBUG_PRINTLN(F("\n\nResetting MPU6050..."));
    reset();
    14cc:	0e 94 38 15 	call	0x2a70	; 0x2a70 <_ZN7MPU60505resetEv>
    delay(30); // wait after reset
    14d0:	6e e1       	ldi	r22, 0x1E	; 30
    14d2:	70 e0       	ldi	r23, 0x00	; 0
    14d4:	80 e0       	ldi	r24, 0x00	; 0
    14d6:	90 e0       	ldi	r25, 0x00	; 0
    14d8:	0e 94 b9 1b 	call	0x3772	; 0x3772 <delay>
    Serial.println(F("Enabling wake cycle..."));
    setWakeCycleEnabled(true);*/

    // disable sleep mode
    DEBUG_PRINTLN(F("Disabling sleep mode..."));
    setSleepEnabled(false);
    14dc:	c5 01       	movw	r24, r10
    14de:	60 e0       	ldi	r22, 0x00	; 0
    14e0:	0e 94 30 15 	call	0x2a60	; 0x2a60 <_ZN7MPU605015setSleepEnabledEb>

    // get MPU hardware revision
    DEBUG_PRINTLN(F("Selecting user bank 16..."));
    setMemoryBank(0x10, true, true);
    14e4:	c5 01       	movw	r24, r10
    14e6:	60 e1       	ldi	r22, 0x10	; 16
    14e8:	41 e0       	ldi	r20, 0x01	; 1
    14ea:	21 e0       	ldi	r18, 0x01	; 1
    14ec:	0e 94 77 12 	call	0x24ee	; 0x24ee <_ZN7MPU605013setMemoryBankEhbb>
    DEBUG_PRINTLN(F("Selecting memory byte 6..."));
    setMemoryStartAddress(0x06);
    14f0:	c5 01       	movw	r24, r10
    14f2:	66 e0       	ldi	r22, 0x06	; 6
    14f4:	0e 94 70 12 	call	0x24e0	; 0x24e0 <_ZN7MPU605021setMemoryStartAddressEh>
    DEBUG_PRINTLN(F("Checking hardware revision..."));
    uint8_t hwRevision = readMemoryByte();
    14f8:	c5 01       	movw	r24, r10
    14fa:	0e 94 bb 12 	call	0x2576	; 0x2576 <_ZN7MPU605014readMemoryByteEv>
    DEBUG_PRINT(F("Revision @ user[16][6] = "));
    DEBUG_PRINTLNF(hwRevision, HEX);
    DEBUG_PRINTLN(F("Resetting memory bank selection to 0..."));
    setMemoryBank(0, false, false);
    14fe:	c5 01       	movw	r24, r10
    1500:	60 e0       	ldi	r22, 0x00	; 0
    1502:	40 e0       	ldi	r20, 0x00	; 0
    1504:	20 e0       	ldi	r18, 0x00	; 0
    1506:	0e 94 77 12 	call	0x24ee	; 0x24ee <_ZN7MPU605013setMemoryBankEhbb>

    // check OTP bank valid
    DEBUG_PRINTLN(F("Reading OTP bank valid flag..."));
    uint8_t otpValid = getOTPBankValid();
    150a:	c5 01       	movw	r24, r10
    150c:	0e 94 60 15 	call	0x2ac0	; 0x2ac0 <_ZN7MPU605015getOTPBankValidEv>
    DEBUG_PRINT(F("OTP bank is "));
    DEBUG_PRINTLN(otpValid ? F("valid!") : F("invalid!"));

    // get X/Y/Z gyro offsets
    DEBUG_PRINTLN(F("Reading gyro offset values..."));
    int8_t xgOffset = getXGyroOffset();
    1510:	c5 01       	movw	r24, r10
    1512:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <_ZN7MPU605014getXGyroOffsetEv>
    1516:	88 2e       	mov	r8, r24
    int8_t ygOffset = getYGyroOffset();
    1518:	c5 01       	movw	r24, r10
    151a:	0e 94 19 16 	call	0x2c32	; 0x2c32 <_ZN7MPU605014getYGyroOffsetEv>
    151e:	98 2e       	mov	r9, r24
    int8_t zgOffset = getZGyroOffset();
    1520:	c5 01       	movw	r24, r10
    1522:	0e 94 fb 15 	call	0x2bf6	; 0x2bf6 <_ZN7MPU605014getZGyroOffsetEv>
    1526:	c8 2e       	mov	r12, r24
    DEBUG_PRINT(F("Z gyro offset = "));
    DEBUG_PRINTLN(zgOffset);

    // setup weird slave stuff (?)
    DEBUG_PRINTLN(F("Setting slave 0 address to 0x7F..."));
    setSlaveAddress(0, 0x7F);
    1528:	c5 01       	movw	r24, r10
    152a:	60 e0       	ldi	r22, 0x00	; 0
    152c:	4f e7       	ldi	r20, 0x7F	; 127
    152e:	0e 94 8b 12 	call	0x2516	; 0x2516 <_ZN7MPU605015setSlaveAddressEhh>
    DEBUG_PRINTLN(F("Disabling I2C Master mode..."));
    setI2CMasterModeEnabled(false);
    1532:	c5 01       	movw	r24, r10
    1534:	60 e0       	ldi	r22, 0x00	; 0
    1536:	0e 94 50 15 	call	0x2aa0	; 0x2aa0 <_ZN7MPU605023setI2CMasterModeEnabledEb>
    DEBUG_PRINTLN(F("Setting slave 0 address to 0x68 (self)..."));
    setSlaveAddress(0, 0x68);
    153a:	c5 01       	movw	r24, r10
    153c:	60 e0       	ldi	r22, 0x00	; 0
    153e:	48 e6       	ldi	r20, 0x68	; 104
    1540:	0e 94 8b 12 	call	0x2516	; 0x2516 <_ZN7MPU605015setSlaveAddressEhh>
    DEBUG_PRINTLN(F("Resetting I2C Master control..."));
    resetI2CMaster();
    1544:	c5 01       	movw	r24, r10
    1546:	0e 94 40 15 	call	0x2a80	; 0x2a80 <_ZN7MPU605014resetI2CMasterEv>
    delay(20);
    154a:	64 e1       	ldi	r22, 0x14	; 20
    154c:	70 e0       	ldi	r23, 0x00	; 0
    154e:	80 e0       	ldi	r24, 0x00	; 0
    1550:	90 e0       	ldi	r25, 0x00	; 0
    1552:	0e 94 b9 1b 	call	0x3772	; 0x3772 <delay>

    // load DMP code into memory banks
    DEBUG_PRINT(F("Writing DMP code to MPU memory banks ("));
    DEBUG_PRINT(MPU6050_DMP_CODE_SIZE);
    DEBUG_PRINTLN(F(" bytes)"));
    if (writeProgMemoryBlock(dmpMemory, MPU6050_DMP_CODE_SIZE)) {
    1556:	c5 01       	movw	r24, r10
    1558:	6e e0       	ldi	r22, 0x0E	; 14
    155a:	71 e0       	ldi	r23, 0x01	; 1
    155c:	49 e8       	ldi	r20, 0x89	; 137
    155e:	57 e0       	ldi	r21, 0x07	; 7
    1560:	20 e0       	ldi	r18, 0x00	; 0
    1562:	00 e0       	ldi	r16, 0x00	; 0
    1564:	ee 24       	eor	r14, r14
    1566:	e3 94       	inc	r14
    1568:	0e 94 0d 15 	call	0x2a1a	; 0x2a1a <_ZN7MPU605020writeProgMemoryBlockEPKhjhhb>
    156c:	88 23       	and	r24, r24
    156e:	11 f4       	brne	.+4      	; 0x1574 <_ZN7MPU605013dmpInitializeEv+0xce>
    1570:	81 e0       	ldi	r24, 0x01	; 1
    1572:	b3 c1       	rjmp	.+870    	; 0x18da <_ZN7MPU605013dmpInitializeEv+0x434>

        // write DMP configuration
        DEBUG_PRINT(F("Writing DMP configuration to MPU memory banks ("));
        DEBUG_PRINT(MPU6050_DMP_CONFIG_SIZE);
        DEBUG_PRINTLN(F(" bytes in config def)"));
        if (writeProgDMPConfigurationSet(dmpConfig, MPU6050_DMP_CONFIG_SIZE)) {
    1574:	c5 01       	movw	r24, r10
    1576:	67 e9       	ldi	r22, 0x97	; 151
    1578:	78 e0       	ldi	r23, 0x08	; 8
    157a:	40 ec       	ldi	r20, 0xC0	; 192
    157c:	50 e0       	ldi	r21, 0x00	; 0
    157e:	0e 94 09 15 	call	0x2a12	; 0x2a12 <_ZN7MPU605028writeProgDMPConfigurationSetEPKhj>
    1582:	88 23       	and	r24, r24
    1584:	11 f4       	brne	.+4      	; 0x158a <_ZN7MPU605013dmpInitializeEv+0xe4>
    1586:	82 e0       	ldi	r24, 0x02	; 2
    1588:	a8 c1       	rjmp	.+848    	; 0x18da <_ZN7MPU605013dmpInitializeEv+0x434>
            DEBUG_PRINTLN(F("Success! DMP configuration written and verified."));

            DEBUG_PRINTLN(F("Setting clock source to Z Gyro..."));
            setClockSource(MPU6050_CLOCK_PLL_ZGYRO);
    158a:	c5 01       	movw	r24, r10
    158c:	63 e0       	ldi	r22, 0x03	; 3
    158e:	0e 94 af 15 	call	0x2b5e	; 0x2b5e <_ZN7MPU605014setClockSourceEh>

            DEBUG_PRINTLN(F("Setting DMP and FIFO_OFLOW interrupts enabled..."));
            setIntEnabled(0x12);
    1592:	c5 01       	movw	r24, r10
    1594:	62 e1       	ldi	r22, 0x12	; 18
    1596:	0e 94 84 12 	call	0x2508	; 0x2508 <_ZN7MPU605013setIntEnabledEh>

            DEBUG_PRINTLN(F("Setting sample rate to 200Hz..."));
            setRate(4); // 1khz / (1 + 4) = 200 Hz
    159a:	c5 01       	movw	r24, r10
    159c:	64 e0       	ldi	r22, 0x04	; 4
    159e:	0e 94 b4 12 	call	0x2568	; 0x2568 <_ZN7MPU60507setRateEh>

            DEBUG_PRINTLN(F("Setting external frame sync to TEMP_OUT_L[0]..."));
            setExternalFrameSync(MPU6050_EXT_SYNC_TEMP_OUT_L);
    15a2:	c5 01       	movw	r24, r10
    15a4:	61 e0       	ldi	r22, 0x01	; 1
    15a6:	0e 94 f0 15 	call	0x2be0	; 0x2be0 <_ZN7MPU605020setExternalFrameSyncEh>

            DEBUG_PRINTLN(F("Setting DLPF bandwidth to 42Hz..."));
            setDLPFMode(MPU6050_DLPF_BW_42);
    15aa:	c5 01       	movw	r24, r10
    15ac:	63 e0       	ldi	r22, 0x03	; 3
    15ae:	0e 94 e5 15 	call	0x2bca	; 0x2bca <_ZN7MPU605011setDLPFModeEh>

            DEBUG_PRINTLN(F("Setting gyro sensitivity to +/- 2000 deg/sec..."));
            setFullScaleGyroRange(MPU6050_GYRO_FS_2000);
    15b2:	c5 01       	movw	r24, r10
    15b4:	63 e0       	ldi	r22, 0x03	; 3
    15b6:	0e 94 c5 15 	call	0x2b8a	; 0x2b8a <_ZN7MPU605021setFullScaleGyroRangeEh>

            DEBUG_PRINTLN(F("Setting DMP configuration bytes (function unknown)..."));
            setDMPConfig1(0x03);
    15ba:	c5 01       	movw	r24, r10
    15bc:	63 e0       	ldi	r22, 0x03	; 3
    15be:	0e 94 69 12 	call	0x24d2	; 0x24d2 <_ZN7MPU605013setDMPConfig1Eh>
            setDMPConfig2(0x00);
    15c2:	c5 01       	movw	r24, r10
    15c4:	60 e0       	ldi	r22, 0x00	; 0
    15c6:	0e 94 62 12 	call	0x24c4	; 0x24c4 <_ZN7MPU605013setDMPConfig2Eh>

            DEBUG_PRINTLN(F("Clearing OTP Bank flag..."));
            setOTPBankValid(false);
    15ca:	c5 01       	movw	r24, r10
    15cc:	60 e0       	ldi	r22, 0x00	; 0
    15ce:	0e 94 28 15 	call	0x2a50	; 0x2a50 <_ZN7MPU605015setOTPBankValidEb>

            DEBUG_PRINTLN(F("Setting X/Y/Z gyro offsets to previous values..."));
            setXGyroOffset(xgOffset);
    15d2:	c5 01       	movw	r24, r10
    15d4:	68 2d       	mov	r22, r8
    15d6:	0e 94 a4 15 	call	0x2b48	; 0x2b48 <_ZN7MPU605014setXGyroOffsetEa>
            setYGyroOffset(ygOffset);
    15da:	c5 01       	movw	r24, r10
    15dc:	69 2d       	mov	r22, r9
    15de:	0e 94 99 15 	call	0x2b32	; 0x2b32 <_ZN7MPU605014setYGyroOffsetEa>
            setZGyroOffset(zgOffset);
    15e2:	c5 01       	movw	r24, r10
    15e4:	6c 2d       	mov	r22, r12
    15e6:	0e 94 8e 15 	call	0x2b1c	; 0x2b1c <_ZN7MPU605014setZGyroOffsetEa>

            DEBUG_PRINTLN(F("Setting X/Y/Z gyro user offsets to zero..."));
            setXGyroOffsetUser(0);
    15ea:	c5 01       	movw	r24, r10
    15ec:	60 e0       	ldi	r22, 0x00	; 0
    15ee:	70 e0       	ldi	r23, 0x00	; 0
    15f0:	0e 94 87 15 	call	0x2b0e	; 0x2b0e <_ZN7MPU605018setXGyroOffsetUserEi>
            setYGyroOffsetUser(0);
    15f4:	c5 01       	movw	r24, r10
    15f6:	60 e0       	ldi	r22, 0x00	; 0
    15f8:	70 e0       	ldi	r23, 0x00	; 0
    15fa:	0e 94 80 15 	call	0x2b00	; 0x2b00 <_ZN7MPU605018setYGyroOffsetUserEi>
            setZGyroOffsetUser(0);
    15fe:	c5 01       	movw	r24, r10
    1600:	60 e0       	ldi	r22, 0x00	; 0
    1602:	70 e0       	ldi	r23, 0x00	; 0
    1604:	0e 94 79 15 	call	0x2af2	; 0x2af2 <_ZN7MPU605018setZGyroOffsetUserEi>
    1608:	88 24       	eor	r8, r8
    160a:	99 24       	eor	r9, r9

            DEBUG_PRINTLN(F("Writing final memory update 1/7 (function unknown)..."));
            uint8_t dmpUpdate[16], j;
            uint16_t pos = 0;
            for (j = 0; j < 4 || j < dmpUpdate[2] + 3; j++, pos++) dmpUpdate[j] = pgm_read_byte(&dmpUpdates[pos]);
    160c:	be 01       	movw	r22, r28
    160e:	6f 5f       	subi	r22, 0xFF	; 255
    1610:	7f 4f       	sbci	r23, 0xFF	; 255
    1612:	f4 01       	movw	r30, r8
    1614:	e9 5a       	subi	r30, 0xA9	; 169
    1616:	f6 4f       	sbci	r31, 0xF6	; 246
    1618:	e4 91       	lpm	r30, Z+
    161a:	db 01       	movw	r26, r22
    161c:	a8 0d       	add	r26, r8
    161e:	b1 1d       	adc	r27, r1
    1620:	ec 93       	st	X, r30
    1622:	28 2d       	mov	r18, r8
    1624:	2f 5f       	subi	r18, 0xFF	; 255
    1626:	08 94       	sec
    1628:	81 1c       	adc	r8, r1
    162a:	91 1c       	adc	r9, r1
    162c:	83 e0       	ldi	r24, 0x03	; 3
    162e:	88 15       	cp	r24, r8
    1630:	80 f7       	brcc	.-32     	; 0x1612 <_ZN7MPU605013dmpInitializeEv+0x16c>
    1632:	4b 81       	ldd	r20, Y+3	; 0x03
    1634:	84 2f       	mov	r24, r20
    1636:	90 e0       	ldi	r25, 0x00	; 0
    1638:	02 96       	adiw	r24, 0x02	; 2
    163a:	30 e0       	ldi	r19, 0x00	; 0
    163c:	82 17       	cp	r24, r18
    163e:	93 07       	cpc	r25, r19
    1640:	44 f7       	brge	.-48     	; 0x1612 <_ZN7MPU605013dmpInitializeEv+0x16c>
            writeMemoryBlock(dmpUpdate + 3, dmpUpdate[2], dmpUpdate[0], dmpUpdate[1]);
    1642:	c5 01       	movw	r24, r10
    1644:	be 01       	movw	r22, r28
    1646:	6c 5f       	subi	r22, 0xFC	; 252
    1648:	7f 4f       	sbci	r23, 0xFF	; 255
    164a:	50 e0       	ldi	r21, 0x00	; 0
    164c:	29 81       	ldd	r18, Y+1	; 0x01
    164e:	0a 81       	ldd	r16, Y+2	; 0x02
    1650:	ee 24       	eor	r14, r14
    1652:	e3 94       	inc	r14
    1654:	cc 24       	eor	r12, r12
    1656:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb>
    165a:	50 e0       	ldi	r21, 0x00	; 0

            DEBUG_PRINTLN(F("Writing final memory update 2/7 (function unknown)..."));
            for (j = 0; j < 4 || j < dmpUpdate[2] + 3; j++, pos++) dmpUpdate[j] = pgm_read_byte(&dmpUpdates[pos]);
    165c:	be 01       	movw	r22, r28
    165e:	6f 5f       	subi	r22, 0xFF	; 255
    1660:	7f 4f       	sbci	r23, 0xFF	; 255
    1662:	f4 01       	movw	r30, r8
    1664:	e9 5a       	subi	r30, 0xA9	; 169
    1666:	f6 4f       	sbci	r31, 0xF6	; 246
    1668:	e4 91       	lpm	r30, Z+
    166a:	db 01       	movw	r26, r22
    166c:	a5 0f       	add	r26, r21
    166e:	b1 1d       	adc	r27, r1
    1670:	ec 93       	st	X, r30
    1672:	5f 5f       	subi	r21, 0xFF	; 255
    1674:	08 94       	sec
    1676:	81 1c       	adc	r8, r1
    1678:	91 1c       	adc	r9, r1
    167a:	54 30       	cpi	r21, 0x04	; 4
    167c:	90 f3       	brcs	.-28     	; 0x1662 <_ZN7MPU605013dmpInitializeEv+0x1bc>
    167e:	4b 81       	ldd	r20, Y+3	; 0x03
    1680:	84 2f       	mov	r24, r20
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	02 96       	adiw	r24, 0x02	; 2
    1686:	25 2f       	mov	r18, r21
    1688:	30 e0       	ldi	r19, 0x00	; 0
    168a:	82 17       	cp	r24, r18
    168c:	93 07       	cpc	r25, r19
    168e:	4c f7       	brge	.-46     	; 0x1662 <_ZN7MPU605013dmpInitializeEv+0x1bc>
            writeMemoryBlock(dmpUpdate + 3, dmpUpdate[2], dmpUpdate[0], dmpUpdate[1]);
    1690:	c5 01       	movw	r24, r10
    1692:	be 01       	movw	r22, r28
    1694:	6c 5f       	subi	r22, 0xFC	; 252
    1696:	7f 4f       	sbci	r23, 0xFF	; 255
    1698:	50 e0       	ldi	r21, 0x00	; 0
    169a:	29 81       	ldd	r18, Y+1	; 0x01
    169c:	0a 81       	ldd	r16, Y+2	; 0x02
    169e:	ee 24       	eor	r14, r14
    16a0:	e3 94       	inc	r14
    16a2:	cc 24       	eor	r12, r12
    16a4:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb>

            DEBUG_PRINTLN(F("Resetting FIFO..."));
            resetFIFO();
    16a8:	c5 01       	movw	r24, r10
    16aa:	0e 94 48 15 	call	0x2a90	; 0x2a90 <_ZN7MPU60509resetFIFOEv>

            DEBUG_PRINTLN(F("Reading FIFO count..."));
            uint8_t fifoCount = getFIFOCount();
    16ae:	c5 01       	movw	r24, r10
    16b0:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <_ZN7MPU605012getFIFOCountEv>
    16b4:	48 2f       	mov	r20, r24
            uint8_t fifoBuffer[128];

            DEBUG_PRINT(F("Current FIFO count="));
            DEBUG_PRINTLN(fifoCount);
            getFIFOBytes(fifoBuffer, fifoCount);
    16b6:	c5 01       	movw	r24, r10
    16b8:	be 01       	movw	r22, r28
    16ba:	6f 5e       	subi	r22, 0xEF	; 239
    16bc:	7f 4f       	sbci	r23, 0xFF	; 255
    16be:	0e 94 4d 13 	call	0x269a	; 0x269a <_ZN7MPU605012getFIFOBytesEPhh>

            DEBUG_PRINTLN(F("Setting motion detection threshold to 2..."));
            setMotionDetectionThreshold(2);
    16c2:	c5 01       	movw	r24, r10
    16c4:	62 e0       	ldi	r22, 0x02	; 2
    16c6:	0e 94 ad 12 	call	0x255a	; 0x255a <_ZN7MPU605027setMotionDetectionThresholdEh>

            DEBUG_PRINTLN(F("Setting zero-motion detection threshold to 156..."));
            setZeroMotionDetectionThreshold(156);
    16ca:	c5 01       	movw	r24, r10
    16cc:	6c e9       	ldi	r22, 0x9C	; 156
    16ce:	0e 94 9f 12 	call	0x253e	; 0x253e <_ZN7MPU605031setZeroMotionDetectionThresholdEh>

            DEBUG_PRINTLN(F("Setting motion detection duration to 80..."));
            setMotionDetectionDuration(80);
    16d2:	c5 01       	movw	r24, r10
    16d4:	60 e5       	ldi	r22, 0x50	; 80
    16d6:	0e 94 a6 12 	call	0x254c	; 0x254c <_ZN7MPU605026setMotionDetectionDurationEh>

            DEBUG_PRINTLN(F("Setting zero-motion detection duration to 0..."));
            setZeroMotionDetectionDuration(0);
    16da:	c5 01       	movw	r24, r10
    16dc:	60 e0       	ldi	r22, 0x00	; 0
    16de:	0e 94 98 12 	call	0x2530	; 0x2530 <_ZN7MPU605030setZeroMotionDetectionDurationEh>

            DEBUG_PRINTLN(F("Resetting FIFO..."));
            resetFIFO();
    16e2:	c5 01       	movw	r24, r10
    16e4:	0e 94 48 15 	call	0x2a90	; 0x2a90 <_ZN7MPU60509resetFIFOEv>

            DEBUG_PRINTLN(F("Enabling FIFO..."));
            setFIFOEnabled(true);
    16e8:	c5 01       	movw	r24, r10
    16ea:	61 e0       	ldi	r22, 0x01	; 1
    16ec:	0e 94 58 15 	call	0x2ab0	; 0x2ab0 <_ZN7MPU605014setFIFOEnabledEb>

            DEBUG_PRINTLN(F("Enabling DMP..."));
            setDMPEnabled(true);
    16f0:	c5 01       	movw	r24, r10
    16f2:	61 e0       	ldi	r22, 0x01	; 1
    16f4:	0e 94 20 15 	call	0x2a40	; 0x2a40 <_ZN7MPU605013setDMPEnabledEb>

            DEBUG_PRINTLN(F("Resetting DMP..."));
            resetDMP();
    16f8:	c5 01       	movw	r24, r10
    16fa:	0e 94 18 15 	call	0x2a30	; 0x2a30 <_ZN7MPU60508resetDMPEv>
    16fe:	50 e0       	ldi	r21, 0x00	; 0

            DEBUG_PRINTLN(F("Writing final memory update 3/7 (function unknown)..."));
            for (j = 0; j < 4 || j < dmpUpdate[2] + 3; j++, pos++) dmpUpdate[j] = pgm_read_byte(&dmpUpdates[pos]);
    1700:	be 01       	movw	r22, r28
    1702:	6f 5f       	subi	r22, 0xFF	; 255
    1704:	7f 4f       	sbci	r23, 0xFF	; 255
    1706:	f4 01       	movw	r30, r8
    1708:	e9 5a       	subi	r30, 0xA9	; 169
    170a:	f6 4f       	sbci	r31, 0xF6	; 246
    170c:	e4 91       	lpm	r30, Z+
    170e:	db 01       	movw	r26, r22
    1710:	a5 0f       	add	r26, r21
    1712:	b1 1d       	adc	r27, r1
    1714:	ec 93       	st	X, r30
    1716:	5f 5f       	subi	r21, 0xFF	; 255
    1718:	08 94       	sec
    171a:	81 1c       	adc	r8, r1
    171c:	91 1c       	adc	r9, r1
    171e:	54 30       	cpi	r21, 0x04	; 4
    1720:	90 f3       	brcs	.-28     	; 0x1706 <_ZN7MPU605013dmpInitializeEv+0x260>
    1722:	4b 81       	ldd	r20, Y+3	; 0x03
    1724:	84 2f       	mov	r24, r20
    1726:	90 e0       	ldi	r25, 0x00	; 0
    1728:	02 96       	adiw	r24, 0x02	; 2
    172a:	25 2f       	mov	r18, r21
    172c:	30 e0       	ldi	r19, 0x00	; 0
    172e:	82 17       	cp	r24, r18
    1730:	93 07       	cpc	r25, r19
    1732:	4c f7       	brge	.-46     	; 0x1706 <_ZN7MPU605013dmpInitializeEv+0x260>
            writeMemoryBlock(dmpUpdate + 3, dmpUpdate[2], dmpUpdate[0], dmpUpdate[1]);
    1734:	c5 01       	movw	r24, r10
    1736:	be 01       	movw	r22, r28
    1738:	6c 5f       	subi	r22, 0xFC	; 252
    173a:	7f 4f       	sbci	r23, 0xFF	; 255
    173c:	50 e0       	ldi	r21, 0x00	; 0
    173e:	29 81       	ldd	r18, Y+1	; 0x01
    1740:	0a 81       	ldd	r16, Y+2	; 0x02
    1742:	ee 24       	eor	r14, r14
    1744:	e3 94       	inc	r14
    1746:	cc 24       	eor	r12, r12
    1748:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb>
    174c:	50 e0       	ldi	r21, 0x00	; 0

            DEBUG_PRINTLN(F("Writing final memory update 4/7 (function unknown)..."));
            for (j = 0; j < 4 || j < dmpUpdate[2] + 3; j++, pos++) dmpUpdate[j] = pgm_read_byte(&dmpUpdates[pos]);
    174e:	be 01       	movw	r22, r28
    1750:	6f 5f       	subi	r22, 0xFF	; 255
    1752:	7f 4f       	sbci	r23, 0xFF	; 255
    1754:	f4 01       	movw	r30, r8
    1756:	e9 5a       	subi	r30, 0xA9	; 169
    1758:	f6 4f       	sbci	r31, 0xF6	; 246
    175a:	e4 91       	lpm	r30, Z+
    175c:	db 01       	movw	r26, r22
    175e:	a5 0f       	add	r26, r21
    1760:	b1 1d       	adc	r27, r1
    1762:	ec 93       	st	X, r30
    1764:	5f 5f       	subi	r21, 0xFF	; 255
    1766:	08 94       	sec
    1768:	81 1c       	adc	r8, r1
    176a:	91 1c       	adc	r9, r1
    176c:	54 30       	cpi	r21, 0x04	; 4
    176e:	90 f3       	brcs	.-28     	; 0x1754 <_ZN7MPU605013dmpInitializeEv+0x2ae>
    1770:	4b 81       	ldd	r20, Y+3	; 0x03
    1772:	84 2f       	mov	r24, r20
    1774:	90 e0       	ldi	r25, 0x00	; 0
    1776:	02 96       	adiw	r24, 0x02	; 2
    1778:	25 2f       	mov	r18, r21
    177a:	30 e0       	ldi	r19, 0x00	; 0
    177c:	82 17       	cp	r24, r18
    177e:	93 07       	cpc	r25, r19
    1780:	4c f7       	brge	.-46     	; 0x1754 <_ZN7MPU605013dmpInitializeEv+0x2ae>
            writeMemoryBlock(dmpUpdate + 3, dmpUpdate[2], dmpUpdate[0], dmpUpdate[1]);
    1782:	c5 01       	movw	r24, r10
    1784:	be 01       	movw	r22, r28
    1786:	6c 5f       	subi	r22, 0xFC	; 252
    1788:	7f 4f       	sbci	r23, 0xFF	; 255
    178a:	50 e0       	ldi	r21, 0x00	; 0
    178c:	29 81       	ldd	r18, Y+1	; 0x01
    178e:	0a 81       	ldd	r16, Y+2	; 0x02
    1790:	ee 24       	eor	r14, r14
    1792:	e3 94       	inc	r14
    1794:	cc 24       	eor	r12, r12
    1796:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb>
    179a:	50 e0       	ldi	r21, 0x00	; 0

            DEBUG_PRINTLN(F("Writing final memory update 5/7 (function unknown)..."));
            for (j = 0; j < 4 || j < dmpUpdate[2] + 3; j++, pos++) dmpUpdate[j] = pgm_read_byte(&dmpUpdates[pos]);
    179c:	be 01       	movw	r22, r28
    179e:	6f 5f       	subi	r22, 0xFF	; 255
    17a0:	7f 4f       	sbci	r23, 0xFF	; 255
    17a2:	f4 01       	movw	r30, r8
    17a4:	e9 5a       	subi	r30, 0xA9	; 169
    17a6:	f6 4f       	sbci	r31, 0xF6	; 246
    17a8:	e4 91       	lpm	r30, Z+
    17aa:	db 01       	movw	r26, r22
    17ac:	a5 0f       	add	r26, r21
    17ae:	b1 1d       	adc	r27, r1
    17b0:	ec 93       	st	X, r30
    17b2:	5f 5f       	subi	r21, 0xFF	; 255
    17b4:	08 94       	sec
    17b6:	81 1c       	adc	r8, r1
    17b8:	91 1c       	adc	r9, r1
    17ba:	54 30       	cpi	r21, 0x04	; 4
    17bc:	90 f3       	brcs	.-28     	; 0x17a2 <_ZN7MPU605013dmpInitializeEv+0x2fc>
    17be:	4b 81       	ldd	r20, Y+3	; 0x03
    17c0:	84 2f       	mov	r24, r20
    17c2:	90 e0       	ldi	r25, 0x00	; 0
    17c4:	02 96       	adiw	r24, 0x02	; 2
    17c6:	25 2f       	mov	r18, r21
    17c8:	30 e0       	ldi	r19, 0x00	; 0
    17ca:	82 17       	cp	r24, r18
    17cc:	93 07       	cpc	r25, r19
    17ce:	4c f7       	brge	.-46     	; 0x17a2 <_ZN7MPU605013dmpInitializeEv+0x2fc>
            writeMemoryBlock(dmpUpdate + 3, dmpUpdate[2], dmpUpdate[0], dmpUpdate[1]);
    17d0:	c5 01       	movw	r24, r10
    17d2:	be 01       	movw	r22, r28
    17d4:	6c 5f       	subi	r22, 0xFC	; 252
    17d6:	7f 4f       	sbci	r23, 0xFF	; 255
    17d8:	50 e0       	ldi	r21, 0x00	; 0
    17da:	29 81       	ldd	r18, Y+1	; 0x01
    17dc:	0a 81       	ldd	r16, Y+2	; 0x02
    17de:	ee 24       	eor	r14, r14
    17e0:	e3 94       	inc	r14
    17e2:	cc 24       	eor	r12, r12
    17e4:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb>

            DEBUG_PRINTLN(F("Waiting for FIFO count > 2..."));
            while ((fifoCount = getFIFOCount()) < 3);
    17e8:	c5 01       	movw	r24, r10
    17ea:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <_ZN7MPU605012getFIFOCountEv>
    17ee:	48 2f       	mov	r20, r24
    17f0:	83 30       	cpi	r24, 0x03	; 3
    17f2:	d0 f3       	brcs	.-12     	; 0x17e8 <_ZN7MPU605013dmpInitializeEv+0x342>

            DEBUG_PRINT(F("Current FIFO count="));
            DEBUG_PRINTLN(fifoCount);
            DEBUG_PRINTLN(F("Reading FIFO data..."));
            getFIFOBytes(fifoBuffer, fifoCount);
    17f4:	c5 01       	movw	r24, r10
    17f6:	be 01       	movw	r22, r28
    17f8:	6f 5e       	subi	r22, 0xEF	; 239
    17fa:	7f 4f       	sbci	r23, 0xFF	; 255
    17fc:	0e 94 4d 13 	call	0x269a	; 0x269a <_ZN7MPU605012getFIFOBytesEPhh>

            DEBUG_PRINTLN(F("Reading interrupt status..."));
            uint8_t mpuIntStatus = getIntStatus();
    1800:	c5 01       	movw	r24, r10
    1802:	0e 94 cf 12 	call	0x259e	; 0x259e <_ZN7MPU605012getIntStatusEv>
    1806:	50 e0       	ldi	r21, 0x00	; 0

            DEBUG_PRINT(F("Current interrupt status="));
            DEBUG_PRINTLNF(mpuIntStatus, HEX);

            DEBUG_PRINTLN(F("Reading final memory update 6/7 (function unknown)..."));
            for (j = 0; j < 4 || j < dmpUpdate[2] + 3; j++, pos++) dmpUpdate[j] = pgm_read_byte(&dmpUpdates[pos]);
    1808:	be 01       	movw	r22, r28
    180a:	6f 5f       	subi	r22, 0xFF	; 255
    180c:	7f 4f       	sbci	r23, 0xFF	; 255
    180e:	f4 01       	movw	r30, r8
    1810:	e9 5a       	subi	r30, 0xA9	; 169
    1812:	f6 4f       	sbci	r31, 0xF6	; 246
    1814:	e4 91       	lpm	r30, Z+
    1816:	db 01       	movw	r26, r22
    1818:	a5 0f       	add	r26, r21
    181a:	b1 1d       	adc	r27, r1
    181c:	ec 93       	st	X, r30
    181e:	5f 5f       	subi	r21, 0xFF	; 255
    1820:	08 94       	sec
    1822:	81 1c       	adc	r8, r1
    1824:	91 1c       	adc	r9, r1
    1826:	54 30       	cpi	r21, 0x04	; 4
    1828:	90 f3       	brcs	.-28     	; 0x180e <_ZN7MPU605013dmpInitializeEv+0x368>
    182a:	4b 81       	ldd	r20, Y+3	; 0x03
    182c:	84 2f       	mov	r24, r20
    182e:	90 e0       	ldi	r25, 0x00	; 0
    1830:	02 96       	adiw	r24, 0x02	; 2
    1832:	25 2f       	mov	r18, r21
    1834:	30 e0       	ldi	r19, 0x00	; 0
    1836:	82 17       	cp	r24, r18
    1838:	93 07       	cpc	r25, r19
    183a:	4c f7       	brge	.-46     	; 0x180e <_ZN7MPU605013dmpInitializeEv+0x368>
            readMemoryBlock(dmpUpdate + 3, dmpUpdate[2], dmpUpdate[0], dmpUpdate[1]);
    183c:	c5 01       	movw	r24, r10
    183e:	be 01       	movw	r22, r28
    1840:	6c 5f       	subi	r22, 0xFC	; 252
    1842:	7f 4f       	sbci	r23, 0xFF	; 255
    1844:	50 e0       	ldi	r21, 0x00	; 0
    1846:	29 81       	ldd	r18, Y+1	; 0x01
    1848:	0a 81       	ldd	r16, Y+2	; 0x02
    184a:	0e 94 e3 12 	call	0x25c6	; 0x25c6 <_ZN7MPU605015readMemoryBlockEPhjhh>

            DEBUG_PRINTLN(F("Waiting for FIFO count > 2..."));
            while ((fifoCount = getFIFOCount()) < 3);
    184e:	c5 01       	movw	r24, r10
    1850:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <_ZN7MPU605012getFIFOCountEv>
    1854:	48 2f       	mov	r20, r24
    1856:	83 30       	cpi	r24, 0x03	; 3
    1858:	d0 f3       	brcs	.-12     	; 0x184e <_ZN7MPU605013dmpInitializeEv+0x3a8>

            DEBUG_PRINT(F("Current FIFO count="));
            DEBUG_PRINTLN(fifoCount);

            DEBUG_PRINTLN(F("Reading FIFO data..."));
            getFIFOBytes(fifoBuffer, fifoCount);
    185a:	c5 01       	movw	r24, r10
    185c:	be 01       	movw	r22, r28
    185e:	6f 5e       	subi	r22, 0xEF	; 239
    1860:	7f 4f       	sbci	r23, 0xFF	; 255
    1862:	0e 94 4d 13 	call	0x269a	; 0x269a <_ZN7MPU605012getFIFOBytesEPhh>

            DEBUG_PRINTLN(F("Reading interrupt status..."));
            mpuIntStatus = getIntStatus();
    1866:	c5 01       	movw	r24, r10
    1868:	0e 94 cf 12 	call	0x259e	; 0x259e <_ZN7MPU605012getIntStatusEv>
    186c:	50 e0       	ldi	r21, 0x00	; 0

            DEBUG_PRINT(F("Current interrupt status="));
            DEBUG_PRINTLNF(mpuIntStatus, HEX);

            DEBUG_PRINTLN(F("Writing final memory update 7/7 (function unknown)..."));
            for (j = 0; j < 4 || j < dmpUpdate[2] + 3; j++, pos++) dmpUpdate[j] = pgm_read_byte(&dmpUpdates[pos]);
    186e:	be 01       	movw	r22, r28
    1870:	6f 5f       	subi	r22, 0xFF	; 255
    1872:	7f 4f       	sbci	r23, 0xFF	; 255
    1874:	f4 01       	movw	r30, r8
    1876:	e9 5a       	subi	r30, 0xA9	; 169
    1878:	f6 4f       	sbci	r31, 0xF6	; 246
    187a:	e4 91       	lpm	r30, Z+
    187c:	db 01       	movw	r26, r22
    187e:	a5 0f       	add	r26, r21
    1880:	b1 1d       	adc	r27, r1
    1882:	ec 93       	st	X, r30
    1884:	5f 5f       	subi	r21, 0xFF	; 255
    1886:	08 94       	sec
    1888:	81 1c       	adc	r8, r1
    188a:	91 1c       	adc	r9, r1
    188c:	54 30       	cpi	r21, 0x04	; 4
    188e:	90 f3       	brcs	.-28     	; 0x1874 <_ZN7MPU605013dmpInitializeEv+0x3ce>
    1890:	4b 81       	ldd	r20, Y+3	; 0x03
    1892:	84 2f       	mov	r24, r20
    1894:	90 e0       	ldi	r25, 0x00	; 0
    1896:	02 96       	adiw	r24, 0x02	; 2
    1898:	25 2f       	mov	r18, r21
    189a:	30 e0       	ldi	r19, 0x00	; 0
    189c:	82 17       	cp	r24, r18
    189e:	93 07       	cpc	r25, r19
    18a0:	4c f7       	brge	.-46     	; 0x1874 <_ZN7MPU605013dmpInitializeEv+0x3ce>
            writeMemoryBlock(dmpUpdate + 3, dmpUpdate[2], dmpUpdate[0], dmpUpdate[1]);
    18a2:	c5 01       	movw	r24, r10
    18a4:	be 01       	movw	r22, r28
    18a6:	6c 5f       	subi	r22, 0xFC	; 252
    18a8:	7f 4f       	sbci	r23, 0xFF	; 255
    18aa:	50 e0       	ldi	r21, 0x00	; 0
    18ac:	29 81       	ldd	r18, Y+1	; 0x01
    18ae:	0a 81       	ldd	r16, Y+2	; 0x02
    18b0:	ee 24       	eor	r14, r14
    18b2:	e3 94       	inc	r14
    18b4:	cc 24       	eor	r12, r12
    18b6:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb>

            DEBUG_PRINTLN(F("DMP is good to go! Finally."));

            DEBUG_PRINTLN(F("Disabling DMP (you turn it on later)..."));
            setDMPEnabled(false);
    18ba:	c5 01       	movw	r24, r10
    18bc:	60 e0       	ldi	r22, 0x00	; 0
    18be:	0e 94 20 15 	call	0x2a40	; 0x2a40 <_ZN7MPU605013setDMPEnabledEb>

            DEBUG_PRINTLN(F("Setting up internal 42-byte (default) DMP packet buffer..."));
            dmpPacketSize = 42;
    18c2:	8a e2       	ldi	r24, 0x2A	; 42
    18c4:	90 e0       	ldi	r25, 0x00	; 0
    18c6:	f5 01       	movw	r30, r10
    18c8:	93 83       	std	Z+3, r25	; 0x03
    18ca:	82 83       	std	Z+2, r24	; 0x02
            /*if ((dmpPacketBuffer = (uint8_t *)malloc(42)) == 0) {
                return 3; // TODO: proper error code for no memory
            }*/

            DEBUG_PRINTLN(F("Resetting FIFO and clearing INT status one last time..."));
            resetFIFO();
    18cc:	c5 01       	movw	r24, r10
    18ce:	0e 94 48 15 	call	0x2a90	; 0x2a90 <_ZN7MPU60509resetFIFOEv>
            getIntStatus();
    18d2:	c5 01       	movw	r24, r10
    18d4:	0e 94 cf 12 	call	0x259e	; 0x259e <_ZN7MPU605012getIntStatusEv>
    18d8:	80 e0       	ldi	r24, 0x00	; 0
    } else {
        DEBUG_PRINTLN(F("ERROR! DMP code verification failed."));
        return 1; // main binary block loading failed
    }
    return 0; // success
}
    18da:	c0 57       	subi	r28, 0x70	; 112
    18dc:	df 4f       	sbci	r29, 0xFF	; 255
    18de:	0f b6       	in	r0, 0x3f	; 63
    18e0:	f8 94       	cli
    18e2:	de bf       	out	0x3e, r29	; 62
    18e4:	0f be       	out	0x3f, r0	; 63
    18e6:	cd bf       	out	0x3d, r28	; 61
    18e8:	cf 91       	pop	r28
    18ea:	df 91       	pop	r29
    18ec:	0f 91       	pop	r16
    18ee:	ef 90       	pop	r14
    18f0:	cf 90       	pop	r12
    18f2:	bf 90       	pop	r11
    18f4:	af 90       	pop	r10
    18f6:	9f 90       	pop	r9
    18f8:	8f 90       	pop	r8
    18fa:	08 95       	ret

000018fc <setup>:
void ultrasonic_sensor_read() {
	ultrasonic_result = false;
	Serial1.write(TX_buf, NUM_TX_BYTES);
}

void setup()
    18fc:	cf 92       	push	r12
    18fe:	df 92       	push	r13
    1900:	ef 92       	push	r14
    1902:	ff 92       	push	r15
    1904:	0f 93       	push	r16
    1906:	1f 93       	push	r17
    1908:	df 93       	push	r29
    190a:	cf 93       	push	r28
    190c:	cd b7       	in	r28, 0x3d	; 61
    190e:	de b7       	in	r29, 0x3e	; 62
    1910:	a0 97       	sbiw	r28, 0x20	; 32
    1912:	0f b6       	in	r0, 0x3f	; 63
    1914:	f8 94       	cli
    1916:	de bf       	out	0x3e, r29	; 62
    1918:	0f be       	out	0x3f, r0	; 63
    191a:	cd bf       	out	0x3d, r28	; 61
{
	int z;
	int dac_val_min[8] = {362, 445, 500, 660, 609, 596, 615, 353};
    191c:	de 01       	movw	r26, r28
    191e:	11 96       	adiw	r26, 0x01	; 1
    1920:	ec e8       	ldi	r30, 0x8C	; 140
    1922:	f3 e0       	ldi	r31, 0x03	; 3
    1924:	80 e1       	ldi	r24, 0x10	; 16
    1926:	01 90       	ld	r0, Z+
    1928:	0d 92       	st	X+, r0
    192a:	81 50       	subi	r24, 0x01	; 1
    192c:	e1 f7       	brne	.-8      	; 0x1926 <setup+0x2a>
	int dac_val_max[8] = {74, 76, 84, 130, 117, 125, 135, 67};
    192e:	de 01       	movw	r26, r28
    1930:	51 96       	adiw	r26, 0x11	; 17
    1932:	ec e7       	ldi	r30, 0x7C	; 124
    1934:	f3 e0       	ldi	r31, 0x03	; 3
    1936:	80 e1       	ldi	r24, 0x10	; 16
    1938:	01 90       	ld	r0, Z+
    193a:	0d 92       	st	X+, r0
    193c:	81 50       	subi	r24, 0x01	; 1
    193e:	e1 f7       	brne	.-8      	; 0x1938 <setup+0x3c>

	Wire.begin();
    1940:	8f ef       	ldi	r24, 0xFF	; 255
    1942:	96 e0       	ldi	r25, 0x06	; 6
    1944:	0e 94 dd 18 	call	0x31ba	; 0x31ba <_ZN7TwoWire5beginEv>

	int i = 0;
	Serial.begin(115200);
    1948:	81 e3       	ldi	r24, 0x31	; 49
    194a:	96 e0       	ldi	r25, 0x06	; 6
    194c:	40 e0       	ldi	r20, 0x00	; 0
    194e:	52 ec       	ldi	r21, 0xC2	; 194
    1950:	61 e0       	ldi	r22, 0x01	; 1
    1952:	70 e0       	ldi	r23, 0x00	; 0
    1954:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <_ZN14HardwareSerial5beginEm>
    1958:	04 e3       	ldi	r16, 0x34	; 52
    195a:	13 e0       	ldi	r17, 0x03	; 3
    195c:	04 c0       	rjmp	.+8      	; 0x1966 <setup+0x6a>

	while (text[i] != '\0')
		Serial.write(text[i++]);
    195e:	81 e3       	ldi	r24, 0x31	; 49
    1960:	96 e0       	ldi	r25, 0x06	; 6
    1962:	0e 94 e8 10 	call	0x21d0	; 0x21d0 <_ZN14HardwareSerial5writeEh>
	Wire.begin();

	int i = 0;
	Serial.begin(115200);

	while (text[i] != '\0')
    1966:	f8 01       	movw	r30, r16
    1968:	61 91       	ld	r22, Z+
    196a:	8f 01       	movw	r16, r30
    196c:	66 23       	and	r22, r22
    196e:	b9 f7       	brne	.-18     	; 0x195e <setup+0x62>
		Serial.write(text[i++]);
	Serial.write("Received cmds: ");
    1970:	81 e3       	ldi	r24, 0x31	; 49
    1972:	96 e0       	ldi	r25, 0x06	; 6
    1974:	6a e6       	ldi	r22, 0x6A	; 106
    1976:	72 e0       	ldi	r23, 0x02	; 2
    1978:	0e 94 6d 06 	call	0xcda	; 0xcda <_ZN5Print5writeEPKc>

	Serial1.begin(115200);
    197c:	83 e5       	ldi	r24, 0x53	; 83
    197e:	96 e0       	ldi	r25, 0x06	; 6
    1980:	40 e0       	ldi	r20, 0x00	; 0
    1982:	52 ec       	ldi	r21, 0xC2	; 194
    1984:	61 e0       	ldi	r22, 0x01	; 1
    1986:	70 e0       	ldi	r23, 0x00	; 0
    1988:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <_ZN14HardwareSerial5beginEm>

	pinMode(FRONT_LED_PIN, OUTPUT);
    198c:	8a e0       	ldi	r24, 0x0A	; 10
    198e:	61 e0       	ldi	r22, 0x01	; 1
    1990:	0e 94 5e 1d 	call	0x3abc	; 0x3abc <pinMode>
	pinMode(REAR_LED_PIN, OUTPUT);
    1994:	89 e0       	ldi	r24, 0x09	; 9
    1996:	61 e0       	ldi	r22, 0x01	; 1
    1998:	0e 94 5e 1d 	call	0x3abc	; 0x3abc <pinMode>

	pinMode(LEFT_MD_A, OUTPUT);
    199c:	86 e1       	ldi	r24, 0x16	; 22
    199e:	61 e0       	ldi	r22, 0x01	; 1
    19a0:	0e 94 5e 1d 	call	0x3abc	; 0x3abc <pinMode>
	pinMode(LEFT_MD_B, OUTPUT);
    19a4:	87 e1       	ldi	r24, 0x17	; 23
    19a6:	61 e0       	ldi	r22, 0x01	; 1
    19a8:	0e 94 5e 1d 	call	0x3abc	; 0x3abc <pinMode>
	pinMode(RIGHT_MD_A, OUTPUT);
    19ac:	88 e1       	ldi	r24, 0x18	; 24
    19ae:	61 e0       	ldi	r22, 0x01	; 1
    19b0:	0e 94 5e 1d 	call	0x3abc	; 0x3abc <pinMode>
	pinMode(RIGHT_MD_B, OUTPUT);
    19b4:	89 e1       	ldi	r24, 0x19	; 25
    19b6:	61 e0       	ldi	r22, 0x01	; 1
    19b8:	0e 94 5e 1d 	call	0x3abc	; 0x3abc <pinMode>
	pinMode(LEFT_MOTOR_EN, OUTPUT);
    19bc:	84 e0       	ldi	r24, 0x04	; 4
    19be:	61 e0       	ldi	r22, 0x01	; 1
    19c0:	0e 94 5e 1d 	call	0x3abc	; 0x3abc <pinMode>
	pinMode(RIGHT_MOTOR_EN, OUTPUT);
    19c4:	85 e0       	ldi	r24, 0x05	; 5
    19c6:	61 e0       	ldi	r22, 0x01	; 1
    19c8:	0e 94 5e 1d 	call	0x3abc	; 0x3abc <pinMode>

	digitalWrite(LEFT_MD_A, LOW);
    19cc:	86 e1       	ldi	r24, 0x16	; 22
    19ce:	60 e0       	ldi	r22, 0x00	; 0
    19d0:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(LEFT_MD_B, LOW);
    19d4:	87 e1       	ldi	r24, 0x17	; 23
    19d6:	60 e0       	ldi	r22, 0x00	; 0
    19d8:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(RIGHT_MD_A, LOW);
    19dc:	88 e1       	ldi	r24, 0x18	; 24
    19de:	60 e0       	ldi	r22, 0x00	; 0
    19e0:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(RIGHT_MD_B, LOW);
    19e4:	89 e1       	ldi	r24, 0x19	; 25
    19e6:	60 e0       	ldi	r22, 0x00	; 0
    19e8:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(LEFT_MOTOR_EN, LOW);
    19ec:	84 e0       	ldi	r24, 0x04	; 4
    19ee:	60 e0       	ldi	r22, 0x00	; 0
    19f0:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(RIGHT_MOTOR_EN, LOW);
    19f4:	85 e0       	ldi	r24, 0x05	; 5
    19f6:	60 e0       	ldi	r22, 0x00	; 0
    19f8:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>

	pinMode(IN_SEN_EN,OUTPUT);
    19fc:	8a e1       	ldi	r24, 0x1A	; 26
    19fe:	61 e0       	ldi	r22, 0x01	; 1
    1a00:	0e 94 5e 1d 	call	0x3abc	; 0x3abc <pinMode>
	pinMode(S_DIN,OUTPUT);
    1a04:	8a e2       	ldi	r24, 0x2A	; 42
    1a06:	61 e0       	ldi	r22, 0x01	; 1
    1a08:	0e 94 5e 1d 	call	0x3abc	; 0x3abc <pinMode>
	pinMode(S_SCLK,OUTPUT);
    1a0c:	8b e2       	ldi	r24, 0x2B	; 43
    1a0e:	61 e0       	ldi	r22, 0x01	; 1
    1a10:	0e 94 5e 1d 	call	0x3abc	; 0x3abc <pinMode>
	pinMode(S_SYNCN,OUTPUT);
    1a14:	8c e2       	ldi	r24, 0x2C	; 44
    1a16:	61 e0       	ldi	r22, 0x01	; 1
    1a18:	0e 94 5e 1d 	call	0x3abc	; 0x3abc <pinMode>
	digitalWrite(S_SCLK,LOW);
    1a1c:	8b e2       	ldi	r24, 0x2B	; 43
    1a1e:	60 e0       	ldi	r22, 0x00	; 0
    1a20:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(S_SYNCN,HIGH);
    1a24:	8c e2       	ldi	r24, 0x2C	; 44
    1a26:	61 e0       	ldi	r22, 0x01	; 1
    1a28:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
	digitalWrite(IN_SEN_EN,HIGH);
    1a2c:	8a e1       	ldi	r24, 0x1A	; 26
    1a2e:	61 e0       	ldi	r22, 0x01	; 1
    1a30:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
    1a34:	04 e6       	ldi	r16, 0x64	; 100
    1a36:	13 e0       	ldi	r17, 0x03	; 3

	for (z=0; z<8; z++)
		pinMode(SensorD[z], INPUT);
    1a38:	f8 01       	movw	r30, r16
    1a3a:	80 81       	ld	r24, Z
    1a3c:	60 e0       	ldi	r22, 0x00	; 0
    1a3e:	0e 94 5e 1d 	call	0x3abc	; 0x3abc <pinMode>
    1a42:	0e 5f       	subi	r16, 0xFE	; 254
    1a44:	1f 4f       	sbci	r17, 0xFF	; 255
	pinMode(S_SYNCN,OUTPUT);
	digitalWrite(S_SCLK,LOW);
	digitalWrite(S_SYNCN,HIGH);
	digitalWrite(IN_SEN_EN,HIGH);

	for (z=0; z<8; z++)
    1a46:	f3 e0       	ldi	r31, 0x03	; 3
    1a48:	04 37       	cpi	r16, 0x74	; 116
    1a4a:	1f 07       	cpc	r17, r31
    1a4c:	a9 f7       	brne	.-22     	; 0x1a38 <setup+0x13c>
		pinMode(SensorD[z], INPUT);

	DAC_setting(0x9000); //for Write-Through Mode
    1a4e:	80 e0       	ldi	r24, 0x00	; 0
    1a50:	90 e9       	ldi	r25, 0x90	; 144
    1a52:	0e 94 9d 06 	call	0xd3a	; 0xd3a <_Z11DAC_settingj>
    1a56:	6e 01       	movw	r12, r28
    1a58:	08 94       	sec
    1a5a:	c1 1c       	adc	r12, r1
    1a5c:	d1 1c       	adc	r13, r1
    1a5e:	31 e1       	ldi	r19, 0x11	; 17
    1a60:	e3 2e       	mov	r14, r19
    1a62:	f1 2c       	mov	r15, r1
    1a64:	ec 0e       	add	r14, r28
    1a66:	fd 1e       	adc	r15, r29
    1a68:	00 e0       	ldi	r16, 0x00	; 0
    1a6a:	10 e0       	ldi	r17, 0x00	; 0

	for (z=0; z<8; z++)
	{
		int mean_val = (dac_val_min[z]+dac_val_max[z])/2;

		DAC_CH_Write(z, mean_val >> 2);
    1a6c:	f7 01       	movw	r30, r14
    1a6e:	81 91       	ld	r24, Z+
    1a70:	91 91       	ld	r25, Z+
    1a72:	7f 01       	movw	r14, r30
    1a74:	f6 01       	movw	r30, r12
    1a76:	21 91       	ld	r18, Z+
    1a78:	31 91       	ld	r19, Z+
    1a7a:	6f 01       	movw	r12, r30
    1a7c:	82 0f       	add	r24, r18
    1a7e:	93 1f       	adc	r25, r19
    1a80:	62 e0       	ldi	r22, 0x02	; 2
    1a82:	70 e0       	ldi	r23, 0x00	; 0
    1a84:	0e 94 09 24 	call	0x4812	; 0x4812 <__divmodhi4>
    1a88:	75 95       	asr	r23
    1a8a:	67 95       	ror	r22
    1a8c:	75 95       	asr	r23
    1a8e:	67 95       	ror	r22
    1a90:	c8 01       	movw	r24, r16
    1a92:	0e 94 e5 06 	call	0xdca	; 0xdca <_Z12DAC_CH_Writejj>
	for (z=0; z<8; z++)
		pinMode(SensorD[z], INPUT);

	DAC_setting(0x9000); //for Write-Through Mode

	for (z=0; z<8; z++)
    1a96:	0f 5f       	subi	r16, 0xFF	; 255
    1a98:	1f 4f       	sbci	r17, 0xFF	; 255
    1a9a:	08 30       	cpi	r16, 0x08	; 8
    1a9c:	11 05       	cpc	r17, r1
    1a9e:	31 f7       	brne	.-52     	; 0x1a6c <setup+0x170>
		int mean_val = (dac_val_min[z]+dac_val_max[z])/2;

		DAC_CH_Write(z, mean_val >> 2);
	}

	Serial.println("Initializing I2C devices");
    1aa0:	81 e3       	ldi	r24, 0x31	; 49
    1aa2:	96 e0       	ldi	r25, 0x06	; 6
    1aa4:	6a e7       	ldi	r22, 0x7A	; 122
    1aa6:	72 e0       	ldi	r23, 0x02	; 2
    1aa8:	0e 94 a0 17 	call	0x2f40	; 0x2f40 <_ZN5Print7printlnEPKc>
	mpu.initialize();
    1aac:	8c eb       	ldi	r24, 0xBC	; 188
    1aae:	93 e0       	ldi	r25, 0x03	; 3
    1ab0:	0e 94 d0 15 	call	0x2ba0	; 0x2ba0 <_ZN7MPU605010initializeEv>

	Serial.println("Testing device connections");
    1ab4:	81 e3       	ldi	r24, 0x31	; 49
    1ab6:	96 e0       	ldi	r25, 0x06	; 6
    1ab8:	65 e9       	ldi	r22, 0x95	; 149
    1aba:	72 e0       	ldi	r23, 0x02	; 2
    1abc:	0e 94 a0 17 	call	0x2f40	; 0x2f40 <_ZN5Print7printlnEPKc>
	Serial.println(mpu.testConnection() ? "MPU6050 connection successful" : "MPU6050 connection failed");
    1ac0:	8c eb       	ldi	r24, 0xBC	; 188
    1ac2:	93 e0       	ldi	r25, 0x03	; 3
    1ac4:	0e 94 73 16 	call	0x2ce6	; 0x2ce6 <_ZN7MPU605014testConnectionEv>
    1ac8:	88 23       	and	r24, r24
    1aca:	19 f4       	brne	.+6      	; 0x1ad2 <setup+0x1d6>
    1acc:	62 eb       	ldi	r22, 0xB2	; 178
    1ace:	72 e0       	ldi	r23, 0x02	; 2
    1ad0:	02 c0       	rjmp	.+4      	; 0x1ad6 <setup+0x1da>
    1ad2:	6c ec       	ldi	r22, 0xCC	; 204
    1ad4:	72 e0       	ldi	r23, 0x02	; 2
    1ad6:	81 e3       	ldi	r24, 0x31	; 49
    1ad8:	96 e0       	ldi	r25, 0x06	; 6
    1ada:	0e 94 a0 17 	call	0x2f40	; 0x2f40 <_ZN5Print7printlnEPKc>

	Serial.println("Initializing DMP");
    1ade:	81 e3       	ldi	r24, 0x31	; 49
    1ae0:	96 e0       	ldi	r25, 0x06	; 6
    1ae2:	6a ee       	ldi	r22, 0xEA	; 234
    1ae4:	72 e0       	ldi	r23, 0x02	; 2
    1ae6:	0e 94 a0 17 	call	0x2f40	; 0x2f40 <_ZN5Print7printlnEPKc>
	devStatus = mpu.dmpInitialize();
    1aea:	8c eb       	ldi	r24, 0xBC	; 188
    1aec:	93 e0       	ldi	r25, 0x03	; 3
    1aee:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <_ZN7MPU605013dmpInitializeEv>
    1af2:	80 93 e2 03 	sts	0x03E2, r24

	if (devStatus == 0) {
    1af6:	88 23       	and	r24, r24
    1af8:	a1 f4       	brne	.+40     	; 0x1b22 <setup+0x226>
		Serial.println("Enabling DMP");
    1afa:	81 e3       	ldi	r24, 0x31	; 49
    1afc:	96 e0       	ldi	r25, 0x06	; 6
    1afe:	6d ef       	ldi	r22, 0xFD	; 253
    1b00:	72 e0       	ldi	r23, 0x02	; 2
    1b02:	0e 94 a0 17 	call	0x2f40	; 0x2f40 <_ZN5Print7printlnEPKc>
		mpu.setDMPEnabled(true);
    1b06:	8c eb       	ldi	r24, 0xBC	; 188
    1b08:	93 e0       	ldi	r25, 0x03	; 3
    1b0a:	61 e0       	ldi	r22, 0x01	; 1
    1b0c:	0e 94 20 15 	call	0x2a40	; 0x2a40 <_ZN7MPU605013setDMPEnabledEb>
		packetSize = mpu.dmpGetFIFOPacketSize();
    1b10:	80 91 be 03 	lds	r24, 0x03BE
    1b14:	90 91 bf 03 	lds	r25, 0x03BF
    1b18:	90 93 e4 03 	sts	0x03E4, r25
    1b1c:	80 93 e3 03 	sts	0x03E3, r24
    1b20:	14 c0       	rjmp	.+40     	; 0x1b4a <setup+0x24e>
	}
	else
	{
		Serial.print("DMP Initialization failed (code ");
    1b22:	81 e3       	ldi	r24, 0x31	; 49
    1b24:	96 e0       	ldi	r25, 0x06	; 6
    1b26:	6c e0       	ldi	r22, 0x0C	; 12
    1b28:	73 e0       	ldi	r23, 0x03	; 3
    1b2a:	0e 94 9d 17 	call	0x2f3a	; 0x2f3a <_ZN5Print5printEPKc>
		Serial.print(devStatus);
    1b2e:	81 e3       	ldi	r24, 0x31	; 49
    1b30:	96 e0       	ldi	r25, 0x06	; 6
    1b32:	60 91 e2 03 	lds	r22, 0x03E2
    1b36:	4a e0       	ldi	r20, 0x0A	; 10
    1b38:	50 e0       	ldi	r21, 0x00	; 0
    1b3a:	0e 94 38 17 	call	0x2e70	; 0x2e70 <_ZN5Print5printEhi>
		Serial.println(")");
    1b3e:	81 e3       	ldi	r24, 0x31	; 49
    1b40:	96 e0       	ldi	r25, 0x06	; 6
    1b42:	6d e2       	ldi	r22, 0x2D	; 45
    1b44:	73 e0       	ldi	r23, 0x03	; 3
    1b46:	0e 94 a0 17 	call	0x2f40	; 0x2f40 <_ZN5Print7printlnEPKc>
	}
}
    1b4a:	a0 96       	adiw	r28, 0x20	; 32
    1b4c:	0f b6       	in	r0, 0x3f	; 63
    1b4e:	f8 94       	cli
    1b50:	de bf       	out	0x3e, r29	; 62
    1b52:	0f be       	out	0x3f, r0	; 63
    1b54:	cd bf       	out	0x3d, r28	; 61
    1b56:	cf 91       	pop	r28
    1b58:	df 91       	pop	r29
    1b5a:	1f 91       	pop	r17
    1b5c:	0f 91       	pop	r16
    1b5e:	ff 90       	pop	r15
    1b60:	ef 90       	pop	r14
    1b62:	df 90       	pop	r13
    1b64:	cf 90       	pop	r12
    1b66:	08 95       	ret

00001b68 <__vector_25>:
  #define serialEvent_implemented
#if defined(USART_RX_vect)
  ISR(USART_RX_vect)
#elif defined(USART0_RX_vect)
  ISR(USART0_RX_vect)
    1b68:	1f 92       	push	r1
    1b6a:	0f 92       	push	r0
    1b6c:	0f b6       	in	r0, 0x3f	; 63
    1b6e:	0f 92       	push	r0
    1b70:	0b b6       	in	r0, 0x3b	; 59
    1b72:	0f 92       	push	r0
    1b74:	11 24       	eor	r1, r1
    1b76:	2f 93       	push	r18
    1b78:	3f 93       	push	r19
    1b7a:	4f 93       	push	r20
    1b7c:	8f 93       	push	r24
    1b7e:	9f 93       	push	r25
    1b80:	ef 93       	push	r30
    1b82:	ff 93       	push	r31
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#endif
  {
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
    1b84:	80 91 c0 00 	lds	r24, 0x00C0
    1b88:	82 fd       	sbrc	r24, 2
    1b8a:	1d c0       	rjmp	.+58     	; 0x1bc6 <__vector_25+0x5e>
      unsigned char c = UDR0;
    1b8c:	40 91 c6 00 	lds	r20, 0x00C6
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
    1b90:	20 91 51 04 	lds	r18, 0x0451
    1b94:	30 91 52 04 	lds	r19, 0x0452

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
    1b98:	2f 5f       	subi	r18, 0xFF	; 255
    1b9a:	3f 4f       	sbci	r19, 0xFF	; 255
    1b9c:	2f 73       	andi	r18, 0x3F	; 63
    1b9e:	30 70       	andi	r19, 0x00	; 0
    1ba0:	80 91 53 04 	lds	r24, 0x0453
    1ba4:	90 91 54 04 	lds	r25, 0x0454
    1ba8:	28 17       	cp	r18, r24
    1baa:	39 07       	cpc	r19, r25
    1bac:	71 f0       	breq	.+28     	; 0x1bca <__vector_25+0x62>
    buffer->buffer[buffer->head] = c;
    1bae:	e0 91 51 04 	lds	r30, 0x0451
    1bb2:	f0 91 52 04 	lds	r31, 0x0452
    1bb6:	ef 5e       	subi	r30, 0xEF	; 239
    1bb8:	fb 4f       	sbci	r31, 0xFB	; 251
    1bba:	40 83       	st	Z, r20
    buffer->head = i;
    1bbc:	30 93 52 04 	sts	0x0452, r19
    1bc0:	20 93 51 04 	sts	0x0451, r18
    1bc4:	02 c0       	rjmp	.+4      	; 0x1bca <__vector_25+0x62>
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
      unsigned char c = UDR0;
      store_char(c, &rx_buffer);
    } else {
      unsigned char c = UDR0;
    1bc6:	80 91 c6 00 	lds	r24, 0x00C6
      unsigned char c = UDR;
    };
  #else
    #error UDR not defined
  #endif
  }
    1bca:	ff 91       	pop	r31
    1bcc:	ef 91       	pop	r30
    1bce:	9f 91       	pop	r25
    1bd0:	8f 91       	pop	r24
    1bd2:	4f 91       	pop	r20
    1bd4:	3f 91       	pop	r19
    1bd6:	2f 91       	pop	r18
    1bd8:	0f 90       	pop	r0
    1bda:	0b be       	out	0x3b, r0	; 59
    1bdc:	0f 90       	pop	r0
    1bde:	0f be       	out	0x3f, r0	; 63
    1be0:	0f 90       	pop	r0
    1be2:	1f 90       	pop	r1
    1be4:	18 95       	reti

00001be6 <__vector_36>:

#if defined(USART1_RX_vect)
  void serialEvent1() __attribute__((weak));
  void serialEvent1() {}
  #define serialEvent1_implemented
  ISR(USART1_RX_vect)
    1be6:	1f 92       	push	r1
    1be8:	0f 92       	push	r0
    1bea:	0f b6       	in	r0, 0x3f	; 63
    1bec:	0f 92       	push	r0
    1bee:	0b b6       	in	r0, 0x3b	; 59
    1bf0:	0f 92       	push	r0
    1bf2:	11 24       	eor	r1, r1
    1bf4:	2f 93       	push	r18
    1bf6:	3f 93       	push	r19
    1bf8:	4f 93       	push	r20
    1bfa:	8f 93       	push	r24
    1bfc:	9f 93       	push	r25
    1bfe:	ef 93       	push	r30
    1c00:	ff 93       	push	r31
  {
    if (bit_is_clear(UCSR1A, UPE1)) {
    1c02:	80 91 c8 00 	lds	r24, 0x00C8
    1c06:	82 fd       	sbrc	r24, 2
    1c08:	1d c0       	rjmp	.+58     	; 0x1c44 <__vector_36+0x5e>
      unsigned char c = UDR1;
    1c0a:	40 91 ce 00 	lds	r20, 0x00CE
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
    1c0e:	20 91 d9 04 	lds	r18, 0x04D9
    1c12:	30 91 da 04 	lds	r19, 0x04DA

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
    1c16:	2f 5f       	subi	r18, 0xFF	; 255
    1c18:	3f 4f       	sbci	r19, 0xFF	; 255
    1c1a:	2f 73       	andi	r18, 0x3F	; 63
    1c1c:	30 70       	andi	r19, 0x00	; 0
    1c1e:	80 91 db 04 	lds	r24, 0x04DB
    1c22:	90 91 dc 04 	lds	r25, 0x04DC
    1c26:	28 17       	cp	r18, r24
    1c28:	39 07       	cpc	r19, r25
    1c2a:	71 f0       	breq	.+28     	; 0x1c48 <__vector_36+0x62>
    buffer->buffer[buffer->head] = c;
    1c2c:	e0 91 d9 04 	lds	r30, 0x04D9
    1c30:	f0 91 da 04 	lds	r31, 0x04DA
    1c34:	e7 56       	subi	r30, 0x67	; 103
    1c36:	fb 4f       	sbci	r31, 0xFB	; 251
    1c38:	40 83       	st	Z, r20
    buffer->head = i;
    1c3a:	30 93 da 04 	sts	0x04DA, r19
    1c3e:	20 93 d9 04 	sts	0x04D9, r18
    1c42:	02 c0       	rjmp	.+4      	; 0x1c48 <__vector_36+0x62>
  {
    if (bit_is_clear(UCSR1A, UPE1)) {
      unsigned char c = UDR1;
      store_char(c, &rx_buffer1);
    } else {
      unsigned char c = UDR1;
    1c44:	80 91 ce 00 	lds	r24, 0x00CE
    };
  }
    1c48:	ff 91       	pop	r31
    1c4a:	ef 91       	pop	r30
    1c4c:	9f 91       	pop	r25
    1c4e:	8f 91       	pop	r24
    1c50:	4f 91       	pop	r20
    1c52:	3f 91       	pop	r19
    1c54:	2f 91       	pop	r18
    1c56:	0f 90       	pop	r0
    1c58:	0b be       	out	0x3b, r0	; 59
    1c5a:	0f 90       	pop	r0
    1c5c:	0f be       	out	0x3f, r0	; 63
    1c5e:	0f 90       	pop	r0
    1c60:	1f 90       	pop	r1
    1c62:	18 95       	reti

00001c64 <_Z12serialEvent2v>:
#endif

#if defined(USART2_RX_vect) && defined(UDR2)
  void serialEvent2() __attribute__((weak));
  void serialEvent2() {}
    1c64:	08 95       	ret

00001c66 <__vector_51>:
  #define serialEvent2_implemented
  ISR(USART2_RX_vect)
    1c66:	1f 92       	push	r1
    1c68:	0f 92       	push	r0
    1c6a:	0f b6       	in	r0, 0x3f	; 63
    1c6c:	0f 92       	push	r0
    1c6e:	0b b6       	in	r0, 0x3b	; 59
    1c70:	0f 92       	push	r0
    1c72:	11 24       	eor	r1, r1
    1c74:	2f 93       	push	r18
    1c76:	3f 93       	push	r19
    1c78:	4f 93       	push	r20
    1c7a:	8f 93       	push	r24
    1c7c:	9f 93       	push	r25
    1c7e:	ef 93       	push	r30
    1c80:	ff 93       	push	r31
  {
    if (bit_is_clear(UCSR2A, UPE2)) {
    1c82:	80 91 d0 00 	lds	r24, 0x00D0
    1c86:	82 fd       	sbrc	r24, 2
    1c88:	1d c0       	rjmp	.+58     	; 0x1cc4 <__vector_51+0x5e>
      unsigned char c = UDR2;
    1c8a:	40 91 d6 00 	lds	r20, 0x00D6
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
    1c8e:	20 91 61 05 	lds	r18, 0x0561
    1c92:	30 91 62 05 	lds	r19, 0x0562

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
    1c96:	2f 5f       	subi	r18, 0xFF	; 255
    1c98:	3f 4f       	sbci	r19, 0xFF	; 255
    1c9a:	2f 73       	andi	r18, 0x3F	; 63
    1c9c:	30 70       	andi	r19, 0x00	; 0
    1c9e:	80 91 63 05 	lds	r24, 0x0563
    1ca2:	90 91 64 05 	lds	r25, 0x0564
    1ca6:	28 17       	cp	r18, r24
    1ca8:	39 07       	cpc	r19, r25
    1caa:	71 f0       	breq	.+28     	; 0x1cc8 <__vector_51+0x62>
    buffer->buffer[buffer->head] = c;
    1cac:	e0 91 61 05 	lds	r30, 0x0561
    1cb0:	f0 91 62 05 	lds	r31, 0x0562
    1cb4:	ef 5d       	subi	r30, 0xDF	; 223
    1cb6:	fa 4f       	sbci	r31, 0xFA	; 250
    1cb8:	40 83       	st	Z, r20
    buffer->head = i;
    1cba:	30 93 62 05 	sts	0x0562, r19
    1cbe:	20 93 61 05 	sts	0x0561, r18
    1cc2:	02 c0       	rjmp	.+4      	; 0x1cc8 <__vector_51+0x62>
  {
    if (bit_is_clear(UCSR2A, UPE2)) {
      unsigned char c = UDR2;
      store_char(c, &rx_buffer2);
    } else {
      unsigned char c = UDR2;
    1cc4:	80 91 d6 00 	lds	r24, 0x00D6
    };
  }
    1cc8:	ff 91       	pop	r31
    1cca:	ef 91       	pop	r30
    1ccc:	9f 91       	pop	r25
    1cce:	8f 91       	pop	r24
    1cd0:	4f 91       	pop	r20
    1cd2:	3f 91       	pop	r19
    1cd4:	2f 91       	pop	r18
    1cd6:	0f 90       	pop	r0
    1cd8:	0b be       	out	0x3b, r0	; 59
    1cda:	0f 90       	pop	r0
    1cdc:	0f be       	out	0x3f, r0	; 63
    1cde:	0f 90       	pop	r0
    1ce0:	1f 90       	pop	r1
    1ce2:	18 95       	reti

00001ce4 <_Z12serialEvent3v>:
#endif

#if defined(USART3_RX_vect) && defined(UDR3)
  void serialEvent3() __attribute__((weak));
  void serialEvent3() {}
    1ce4:	08 95       	ret

00001ce6 <__vector_54>:
  #define serialEvent3_implemented
  ISR(USART3_RX_vect)
    1ce6:	1f 92       	push	r1
    1ce8:	0f 92       	push	r0
    1cea:	0f b6       	in	r0, 0x3f	; 63
    1cec:	0f 92       	push	r0
    1cee:	0b b6       	in	r0, 0x3b	; 59
    1cf0:	0f 92       	push	r0
    1cf2:	11 24       	eor	r1, r1
    1cf4:	2f 93       	push	r18
    1cf6:	3f 93       	push	r19
    1cf8:	4f 93       	push	r20
    1cfa:	8f 93       	push	r24
    1cfc:	9f 93       	push	r25
    1cfe:	ef 93       	push	r30
    1d00:	ff 93       	push	r31
  {
    if (bit_is_clear(UCSR3A, UPE3)) {
    1d02:	80 91 30 01 	lds	r24, 0x0130
    1d06:	82 fd       	sbrc	r24, 2
    1d08:	1d c0       	rjmp	.+58     	; 0x1d44 <__vector_54+0x5e>
      unsigned char c = UDR3;
    1d0a:	40 91 36 01 	lds	r20, 0x0136
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
    1d0e:	20 91 e9 05 	lds	r18, 0x05E9
    1d12:	30 91 ea 05 	lds	r19, 0x05EA

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
    1d16:	2f 5f       	subi	r18, 0xFF	; 255
    1d18:	3f 4f       	sbci	r19, 0xFF	; 255
    1d1a:	2f 73       	andi	r18, 0x3F	; 63
    1d1c:	30 70       	andi	r19, 0x00	; 0
    1d1e:	80 91 eb 05 	lds	r24, 0x05EB
    1d22:	90 91 ec 05 	lds	r25, 0x05EC
    1d26:	28 17       	cp	r18, r24
    1d28:	39 07       	cpc	r19, r25
    1d2a:	71 f0       	breq	.+28     	; 0x1d48 <__vector_54+0x62>
    buffer->buffer[buffer->head] = c;
    1d2c:	e0 91 e9 05 	lds	r30, 0x05E9
    1d30:	f0 91 ea 05 	lds	r31, 0x05EA
    1d34:	e7 55       	subi	r30, 0x57	; 87
    1d36:	fa 4f       	sbci	r31, 0xFA	; 250
    1d38:	40 83       	st	Z, r20
    buffer->head = i;
    1d3a:	30 93 ea 05 	sts	0x05EA, r19
    1d3e:	20 93 e9 05 	sts	0x05E9, r18
    1d42:	02 c0       	rjmp	.+4      	; 0x1d48 <__vector_54+0x62>
  {
    if (bit_is_clear(UCSR3A, UPE3)) {
      unsigned char c = UDR3;
      store_char(c, &rx_buffer3);
    } else {
      unsigned char c = UDR3;
    1d44:	80 91 36 01 	lds	r24, 0x0136
    };
  }
    1d48:	ff 91       	pop	r31
    1d4a:	ef 91       	pop	r30
    1d4c:	9f 91       	pop	r25
    1d4e:	8f 91       	pop	r24
    1d50:	4f 91       	pop	r20
    1d52:	3f 91       	pop	r19
    1d54:	2f 91       	pop	r18
    1d56:	0f 90       	pop	r0
    1d58:	0b be       	out	0x3b, r0	; 59
    1d5a:	0f 90       	pop	r0
    1d5c:	0f be       	out	0x3f, r0	; 63
    1d5e:	0f 90       	pop	r0
    1d60:	1f 90       	pop	r1
    1d62:	18 95       	reti

00001d64 <_Z14serialEventRunv>:
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    1d64:	e0 91 3d 06 	lds	r30, 0x063D
    1d68:	f0 91 3e 06 	lds	r31, 0x063E
    1d6c:	e0 5c       	subi	r30, 0xC0	; 192
    1d6e:	ff 4f       	sbci	r31, 0xFF	; 255
    1d70:	81 91       	ld	r24, Z+
    1d72:	91 91       	ld	r25, Z+
    1d74:	20 81       	ld	r18, Z
    1d76:	31 81       	ldd	r19, Z+1	; 0x01
#endif

void serialEventRun(void)
{
#ifdef serialEvent_implemented
  if (Serial.available()) serialEvent();
    1d78:	82 1b       	sub	r24, r18
    1d7a:	93 0b       	sbc	r25, r19
    1d7c:	8f 73       	andi	r24, 0x3F	; 63
    1d7e:	90 70       	andi	r25, 0x00	; 0
    1d80:	89 2b       	or	r24, r25
    1d82:	11 f0       	breq	.+4      	; 0x1d88 <_Z14serialEventRunv+0x24>
    1d84:	0e 94 6b 08 	call	0x10d6	; 0x10d6 <_Z11serialEventv>
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    1d88:	e0 91 5f 06 	lds	r30, 0x065F
    1d8c:	f0 91 60 06 	lds	r31, 0x0660
    1d90:	e0 5c       	subi	r30, 0xC0	; 192
    1d92:	ff 4f       	sbci	r31, 0xFF	; 255
    1d94:	81 91       	ld	r24, Z+
    1d96:	91 91       	ld	r25, Z+
    1d98:	20 81       	ld	r18, Z
    1d9a:	31 81       	ldd	r19, Z+1	; 0x01
{
#ifdef serialEvent_implemented
  if (Serial.available()) serialEvent();
#endif
#ifdef serialEvent1_implemented
  if (Serial1.available()) serialEvent1();
    1d9c:	82 1b       	sub	r24, r18
    1d9e:	93 0b       	sbc	r25, r19
    1da0:	8f 73       	andi	r24, 0x3F	; 63
    1da2:	90 70       	andi	r25, 0x00	; 0
    1da4:	89 2b       	or	r24, r25
    1da6:	11 f0       	breq	.+4      	; 0x1dac <_Z14serialEventRunv+0x48>
    1da8:	0e 94 e0 05 	call	0xbc0	; 0xbc0 <_Z12serialEvent1v>
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    1dac:	e0 91 81 06 	lds	r30, 0x0681
    1db0:	f0 91 82 06 	lds	r31, 0x0682
    1db4:	e0 5c       	subi	r30, 0xC0	; 192
    1db6:	ff 4f       	sbci	r31, 0xFF	; 255
    1db8:	81 91       	ld	r24, Z+
    1dba:	91 91       	ld	r25, Z+
    1dbc:	20 81       	ld	r18, Z
    1dbe:	31 81       	ldd	r19, Z+1	; 0x01
#endif
#ifdef serialEvent1_implemented
  if (Serial1.available()) serialEvent1();
#endif
#ifdef serialEvent2_implemented
  if (Serial2.available()) serialEvent2();
    1dc0:	82 1b       	sub	r24, r18
    1dc2:	93 0b       	sbc	r25, r19
    1dc4:	8f 73       	andi	r24, 0x3F	; 63
    1dc6:	90 70       	andi	r25, 0x00	; 0
    1dc8:	89 2b       	or	r24, r25
    1dca:	11 f0       	breq	.+4      	; 0x1dd0 <_Z14serialEventRunv+0x6c>
    1dcc:	0e 94 32 0e 	call	0x1c64	; 0x1c64 <_Z12serialEvent2v>
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    1dd0:	e0 91 a3 06 	lds	r30, 0x06A3
    1dd4:	f0 91 a4 06 	lds	r31, 0x06A4
    1dd8:	e0 5c       	subi	r30, 0xC0	; 192
    1dda:	ff 4f       	sbci	r31, 0xFF	; 255
    1ddc:	81 91       	ld	r24, Z+
    1dde:	91 91       	ld	r25, Z+
    1de0:	20 81       	ld	r18, Z
    1de2:	31 81       	ldd	r19, Z+1	; 0x01
#endif
#ifdef serialEvent2_implemented
  if (Serial2.available()) serialEvent2();
#endif
#ifdef serialEvent3_implemented
  if (Serial3.available()) serialEvent3();
    1de4:	82 1b       	sub	r24, r18
    1de6:	93 0b       	sbc	r25, r19
    1de8:	8f 73       	andi	r24, 0x3F	; 63
    1dea:	90 70       	andi	r25, 0x00	; 0
    1dec:	89 2b       	or	r24, r25
    1dee:	11 f0       	breq	.+4      	; 0x1df4 <_Z14serialEventRunv+0x90>
    1df0:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <_Z12serialEvent3v>
    1df4:	08 95       	ret

00001df6 <__vector_26>:
#if defined(UART0_UDRE_vect)
ISR(UART0_UDRE_vect)
#elif defined(UART_UDRE_vect)
ISR(UART_UDRE_vect)
#elif defined(USART0_UDRE_vect)
ISR(USART0_UDRE_vect)
    1df6:	1f 92       	push	r1
    1df8:	0f 92       	push	r0
    1dfa:	0f b6       	in	r0, 0x3f	; 63
    1dfc:	0f 92       	push	r0
    1dfe:	0b b6       	in	r0, 0x3b	; 59
    1e00:	0f 92       	push	r0
    1e02:	11 24       	eor	r1, r1
    1e04:	2f 93       	push	r18
    1e06:	3f 93       	push	r19
    1e08:	8f 93       	push	r24
    1e0a:	9f 93       	push	r25
    1e0c:	ef 93       	push	r30
    1e0e:	ff 93       	push	r31
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#endif
{
  if (tx_buffer.head == tx_buffer.tail) {
    1e10:	20 91 95 04 	lds	r18, 0x0495
    1e14:	30 91 96 04 	lds	r19, 0x0496
    1e18:	80 91 97 04 	lds	r24, 0x0497
    1e1c:	90 91 98 04 	lds	r25, 0x0498
    1e20:	28 17       	cp	r18, r24
    1e22:	39 07       	cpc	r19, r25
    1e24:	31 f4       	brne	.+12     	; 0x1e32 <__vector_26+0x3c>
	// Buffer empty, so disable interrupts
#if defined(UCSR0B)
    cbi(UCSR0B, UDRIE0);
    1e26:	80 91 c1 00 	lds	r24, 0x00C1
    1e2a:	8f 7d       	andi	r24, 0xDF	; 223
    1e2c:	80 93 c1 00 	sts	0x00C1, r24
    1e30:	14 c0       	rjmp	.+40     	; 0x1e5a <__vector_26+0x64>
    cbi(UCSRB, UDRIE);
#endif
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer.buffer[tx_buffer.tail];
    1e32:	e0 91 97 04 	lds	r30, 0x0497
    1e36:	f0 91 98 04 	lds	r31, 0x0498
    1e3a:	eb 5a       	subi	r30, 0xAB	; 171
    1e3c:	fb 4f       	sbci	r31, 0xFB	; 251
    1e3e:	20 81       	ld	r18, Z
    tx_buffer.tail = (tx_buffer.tail + 1) % SERIAL_BUFFER_SIZE;
    1e40:	80 91 97 04 	lds	r24, 0x0497
    1e44:	90 91 98 04 	lds	r25, 0x0498
    1e48:	01 96       	adiw	r24, 0x01	; 1
    1e4a:	8f 73       	andi	r24, 0x3F	; 63
    1e4c:	90 70       	andi	r25, 0x00	; 0
    1e4e:	90 93 98 04 	sts	0x0498, r25
    1e52:	80 93 97 04 	sts	0x0497, r24
	
  #if defined(UDR0)
    UDR0 = c;
    1e56:	20 93 c6 00 	sts	0x00C6, r18
    UDR = c;
  #else
    #error UDR not defined
  #endif
  }
}
    1e5a:	ff 91       	pop	r31
    1e5c:	ef 91       	pop	r30
    1e5e:	9f 91       	pop	r25
    1e60:	8f 91       	pop	r24
    1e62:	3f 91       	pop	r19
    1e64:	2f 91       	pop	r18
    1e66:	0f 90       	pop	r0
    1e68:	0b be       	out	0x3b, r0	; 59
    1e6a:	0f 90       	pop	r0
    1e6c:	0f be       	out	0x3f, r0	; 63
    1e6e:	0f 90       	pop	r0
    1e70:	1f 90       	pop	r1
    1e72:	18 95       	reti

00001e74 <__vector_37>:
#endif
#endif

#ifdef USART1_UDRE_vect
ISR(USART1_UDRE_vect)
    1e74:	1f 92       	push	r1
    1e76:	0f 92       	push	r0
    1e78:	0f b6       	in	r0, 0x3f	; 63
    1e7a:	0f 92       	push	r0
    1e7c:	0b b6       	in	r0, 0x3b	; 59
    1e7e:	0f 92       	push	r0
    1e80:	11 24       	eor	r1, r1
    1e82:	2f 93       	push	r18
    1e84:	3f 93       	push	r19
    1e86:	8f 93       	push	r24
    1e88:	9f 93       	push	r25
    1e8a:	ef 93       	push	r30
    1e8c:	ff 93       	push	r31
{
  if (tx_buffer1.head == tx_buffer1.tail) {
    1e8e:	20 91 1d 05 	lds	r18, 0x051D
    1e92:	30 91 1e 05 	lds	r19, 0x051E
    1e96:	80 91 1f 05 	lds	r24, 0x051F
    1e9a:	90 91 20 05 	lds	r25, 0x0520
    1e9e:	28 17       	cp	r18, r24
    1ea0:	39 07       	cpc	r19, r25
    1ea2:	31 f4       	brne	.+12     	; 0x1eb0 <__vector_37+0x3c>
	// Buffer empty, so disable interrupts
    cbi(UCSR1B, UDRIE1);
    1ea4:	80 91 c9 00 	lds	r24, 0x00C9
    1ea8:	8f 7d       	andi	r24, 0xDF	; 223
    1eaa:	80 93 c9 00 	sts	0x00C9, r24
    1eae:	14 c0       	rjmp	.+40     	; 0x1ed8 <__vector_37+0x64>
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer1.buffer[tx_buffer1.tail];
    1eb0:	e0 91 1f 05 	lds	r30, 0x051F
    1eb4:	f0 91 20 05 	lds	r31, 0x0520
    1eb8:	e3 52       	subi	r30, 0x23	; 35
    1eba:	fb 4f       	sbci	r31, 0xFB	; 251
    1ebc:	20 81       	ld	r18, Z
    tx_buffer1.tail = (tx_buffer1.tail + 1) % SERIAL_BUFFER_SIZE;
    1ebe:	80 91 1f 05 	lds	r24, 0x051F
    1ec2:	90 91 20 05 	lds	r25, 0x0520
    1ec6:	01 96       	adiw	r24, 0x01	; 1
    1ec8:	8f 73       	andi	r24, 0x3F	; 63
    1eca:	90 70       	andi	r25, 0x00	; 0
    1ecc:	90 93 20 05 	sts	0x0520, r25
    1ed0:	80 93 1f 05 	sts	0x051F, r24
	
    UDR1 = c;
    1ed4:	20 93 ce 00 	sts	0x00CE, r18
  }
}
    1ed8:	ff 91       	pop	r31
    1eda:	ef 91       	pop	r30
    1edc:	9f 91       	pop	r25
    1ede:	8f 91       	pop	r24
    1ee0:	3f 91       	pop	r19
    1ee2:	2f 91       	pop	r18
    1ee4:	0f 90       	pop	r0
    1ee6:	0b be       	out	0x3b, r0	; 59
    1ee8:	0f 90       	pop	r0
    1eea:	0f be       	out	0x3f, r0	; 63
    1eec:	0f 90       	pop	r0
    1eee:	1f 90       	pop	r1
    1ef0:	18 95       	reti

00001ef2 <__vector_52>:
#endif

#ifdef USART2_UDRE_vect
ISR(USART2_UDRE_vect)
    1ef2:	1f 92       	push	r1
    1ef4:	0f 92       	push	r0
    1ef6:	0f b6       	in	r0, 0x3f	; 63
    1ef8:	0f 92       	push	r0
    1efa:	0b b6       	in	r0, 0x3b	; 59
    1efc:	0f 92       	push	r0
    1efe:	11 24       	eor	r1, r1
    1f00:	2f 93       	push	r18
    1f02:	3f 93       	push	r19
    1f04:	8f 93       	push	r24
    1f06:	9f 93       	push	r25
    1f08:	ef 93       	push	r30
    1f0a:	ff 93       	push	r31
{
  if (tx_buffer2.head == tx_buffer2.tail) {
    1f0c:	20 91 a5 05 	lds	r18, 0x05A5
    1f10:	30 91 a6 05 	lds	r19, 0x05A6
    1f14:	80 91 a7 05 	lds	r24, 0x05A7
    1f18:	90 91 a8 05 	lds	r25, 0x05A8
    1f1c:	28 17       	cp	r18, r24
    1f1e:	39 07       	cpc	r19, r25
    1f20:	31 f4       	brne	.+12     	; 0x1f2e <__vector_52+0x3c>
	// Buffer empty, so disable interrupts
    cbi(UCSR2B, UDRIE2);
    1f22:	80 91 d1 00 	lds	r24, 0x00D1
    1f26:	8f 7d       	andi	r24, 0xDF	; 223
    1f28:	80 93 d1 00 	sts	0x00D1, r24
    1f2c:	14 c0       	rjmp	.+40     	; 0x1f56 <__vector_52+0x64>
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer2.buffer[tx_buffer2.tail];
    1f2e:	e0 91 a7 05 	lds	r30, 0x05A7
    1f32:	f0 91 a8 05 	lds	r31, 0x05A8
    1f36:	eb 59       	subi	r30, 0x9B	; 155
    1f38:	fa 4f       	sbci	r31, 0xFA	; 250
    1f3a:	20 81       	ld	r18, Z
    tx_buffer2.tail = (tx_buffer2.tail + 1) % SERIAL_BUFFER_SIZE;
    1f3c:	80 91 a7 05 	lds	r24, 0x05A7
    1f40:	90 91 a8 05 	lds	r25, 0x05A8
    1f44:	01 96       	adiw	r24, 0x01	; 1
    1f46:	8f 73       	andi	r24, 0x3F	; 63
    1f48:	90 70       	andi	r25, 0x00	; 0
    1f4a:	90 93 a8 05 	sts	0x05A8, r25
    1f4e:	80 93 a7 05 	sts	0x05A7, r24
	
    UDR2 = c;
    1f52:	20 93 d6 00 	sts	0x00D6, r18
  }
}
    1f56:	ff 91       	pop	r31
    1f58:	ef 91       	pop	r30
    1f5a:	9f 91       	pop	r25
    1f5c:	8f 91       	pop	r24
    1f5e:	3f 91       	pop	r19
    1f60:	2f 91       	pop	r18
    1f62:	0f 90       	pop	r0
    1f64:	0b be       	out	0x3b, r0	; 59
    1f66:	0f 90       	pop	r0
    1f68:	0f be       	out	0x3f, r0	; 63
    1f6a:	0f 90       	pop	r0
    1f6c:	1f 90       	pop	r1
    1f6e:	18 95       	reti

00001f70 <__vector_55>:
#endif

#ifdef USART3_UDRE_vect
ISR(USART3_UDRE_vect)
    1f70:	1f 92       	push	r1
    1f72:	0f 92       	push	r0
    1f74:	0f b6       	in	r0, 0x3f	; 63
    1f76:	0f 92       	push	r0
    1f78:	0b b6       	in	r0, 0x3b	; 59
    1f7a:	0f 92       	push	r0
    1f7c:	11 24       	eor	r1, r1
    1f7e:	2f 93       	push	r18
    1f80:	3f 93       	push	r19
    1f82:	8f 93       	push	r24
    1f84:	9f 93       	push	r25
    1f86:	ef 93       	push	r30
    1f88:	ff 93       	push	r31
{
  if (tx_buffer3.head == tx_buffer3.tail) {
    1f8a:	20 91 2d 06 	lds	r18, 0x062D
    1f8e:	30 91 2e 06 	lds	r19, 0x062E
    1f92:	80 91 2f 06 	lds	r24, 0x062F
    1f96:	90 91 30 06 	lds	r25, 0x0630
    1f9a:	28 17       	cp	r18, r24
    1f9c:	39 07       	cpc	r19, r25
    1f9e:	31 f4       	brne	.+12     	; 0x1fac <__vector_55+0x3c>
	// Buffer empty, so disable interrupts
    cbi(UCSR3B, UDRIE3);
    1fa0:	80 91 31 01 	lds	r24, 0x0131
    1fa4:	8f 7d       	andi	r24, 0xDF	; 223
    1fa6:	80 93 31 01 	sts	0x0131, r24
    1faa:	14 c0       	rjmp	.+40     	; 0x1fd4 <__vector_55+0x64>
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer3.buffer[tx_buffer3.tail];
    1fac:	e0 91 2f 06 	lds	r30, 0x062F
    1fb0:	f0 91 30 06 	lds	r31, 0x0630
    1fb4:	e3 51       	subi	r30, 0x13	; 19
    1fb6:	fa 4f       	sbci	r31, 0xFA	; 250
    1fb8:	20 81       	ld	r18, Z
    tx_buffer3.tail = (tx_buffer3.tail + 1) % SERIAL_BUFFER_SIZE;
    1fba:	80 91 2f 06 	lds	r24, 0x062F
    1fbe:	90 91 30 06 	lds	r25, 0x0630
    1fc2:	01 96       	adiw	r24, 0x01	; 1
    1fc4:	8f 73       	andi	r24, 0x3F	; 63
    1fc6:	90 70       	andi	r25, 0x00	; 0
    1fc8:	90 93 30 06 	sts	0x0630, r25
    1fcc:	80 93 2f 06 	sts	0x062F, r24
	
    UDR3 = c;
    1fd0:	20 93 36 01 	sts	0x0136, r18
  }
}
    1fd4:	ff 91       	pop	r31
    1fd6:	ef 91       	pop	r30
    1fd8:	9f 91       	pop	r25
    1fda:	8f 91       	pop	r24
    1fdc:	3f 91       	pop	r19
    1fde:	2f 91       	pop	r18
    1fe0:	0f 90       	pop	r0
    1fe2:	0b be       	out	0x3b, r0	; 59
    1fe4:	0f 90       	pop	r0
    1fe6:	0f be       	out	0x3f, r0	; 63
    1fe8:	0f 90       	pop	r0
    1fea:	1f 90       	pop	r1
    1fec:	18 95       	reti

00001fee <_ZN14HardwareSerial5beginEm>:
  _u2x = u2x;
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud)
    1fee:	af 92       	push	r10
    1ff0:	bf 92       	push	r11
    1ff2:	df 92       	push	r13
    1ff4:	ef 92       	push	r14
    1ff6:	ff 92       	push	r15
    1ff8:	0f 93       	push	r16
    1ffa:	1f 93       	push	r17
    1ffc:	cf 93       	push	r28
    1ffe:	df 93       	push	r29
    2000:	ec 01       	movw	r28, r24
    2002:	7a 01       	movw	r14, r20
    2004:	8b 01       	movw	r16, r22
    2006:	dd 24       	eor	r13, r13
    2008:	40 30       	cpi	r20, 0x00	; 0
    200a:	81 ee       	ldi	r24, 0xE1	; 225
    200c:	58 07       	cpc	r21, r24
    200e:	80 e0       	ldi	r24, 0x00	; 0
    2010:	68 07       	cpc	r22, r24
    2012:	80 e0       	ldi	r24, 0x00	; 0
    2014:	78 07       	cpc	r23, r24
    2016:	11 f0       	breq	.+4      	; 0x201c <_ZN14HardwareSerial5beginEm+0x2e>
    2018:	dd 24       	eor	r13, r13
    201a:	d3 94       	inc	r13
#endif

try_again:
  
  if (use_u2x) {
    *_ucsra = 1 << _u2x;
    201c:	91 e0       	ldi	r25, 0x01	; 1
    201e:	a9 2e       	mov	r10, r25
    2020:	b1 2c       	mov	r11, r1
    2022:	ec 89       	ldd	r30, Y+20	; 0x14
    2024:	fd 89       	ldd	r31, Y+21	; 0x15
  }
#endif

try_again:
  
  if (use_u2x) {
    2026:	dd 20       	and	r13, r13
    2028:	69 f0       	breq	.+26     	; 0x2044 <_ZN14HardwareSerial5beginEm+0x56>
    *_ucsra = 1 << _u2x;
    202a:	c5 01       	movw	r24, r10
    202c:	08 a0       	ldd	r0, Y+32	; 0x20
    202e:	02 c0       	rjmp	.+4      	; 0x2034 <_ZN14HardwareSerial5beginEm+0x46>
    2030:	88 0f       	add	r24, r24
    2032:	99 1f       	adc	r25, r25
    2034:	0a 94       	dec	r0
    2036:	e2 f7       	brpl	.-8      	; 0x2030 <_ZN14HardwareSerial5beginEm+0x42>
    2038:	80 83       	st	Z, r24
    baud_setting = (F_CPU / 4 / baud - 1) / 2;
    203a:	60 e0       	ldi	r22, 0x00	; 0
    203c:	79 e0       	ldi	r23, 0x09	; 9
    203e:	8d e3       	ldi	r24, 0x3D	; 61
    2040:	90 e0       	ldi	r25, 0x00	; 0
    2042:	05 c0       	rjmp	.+10     	; 0x204e <_ZN14HardwareSerial5beginEm+0x60>
  } else {
    *_ucsra = 0;
    2044:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
    2046:	60 e8       	ldi	r22, 0x80	; 128
    2048:	74 e8       	ldi	r23, 0x84	; 132
    204a:	8e e1       	ldi	r24, 0x1E	; 30
    204c:	90 e0       	ldi	r25, 0x00	; 0
    204e:	a8 01       	movw	r20, r16
    2050:	97 01       	movw	r18, r14
    2052:	0e 94 1c 24 	call	0x4838	; 0x4838 <__udivmodsi4>
    2056:	21 50       	subi	r18, 0x01	; 1
    2058:	30 40       	sbci	r19, 0x00	; 0
    205a:	40 40       	sbci	r20, 0x00	; 0
    205c:	50 40       	sbci	r21, 0x00	; 0
    205e:	56 95       	lsr	r21
    2060:	47 95       	ror	r20
    2062:	37 95       	ror	r19
    2064:	27 95       	ror	r18
  }
  
  if ((baud_setting > 4095) && use_u2x)
    2066:	80 e1       	ldi	r24, 0x10	; 16
    2068:	20 30       	cpi	r18, 0x00	; 0
    206a:	38 07       	cpc	r19, r24
    206c:	20 f0       	brcs	.+8      	; 0x2076 <_ZN14HardwareSerial5beginEm+0x88>
    206e:	dd 20       	and	r13, r13
    2070:	11 f0       	breq	.+4      	; 0x2076 <_ZN14HardwareSerial5beginEm+0x88>
    2072:	dd 24       	eor	r13, r13
    2074:	d6 cf       	rjmp	.-84     	; 0x2022 <_ZN14HardwareSerial5beginEm+0x34>
    use_u2x = false;
    goto try_again;
  }

  // assign the baud_setting, a.k.a. ubbr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
    2076:	e8 89       	ldd	r30, Y+16	; 0x10
    2078:	f9 89       	ldd	r31, Y+17	; 0x11
    207a:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
    207c:	ea 89       	ldd	r30, Y+18	; 0x12
    207e:	fb 89       	ldd	r31, Y+19	; 0x13
    2080:	20 83       	st	Z, r18

  transmitting = false;
    2082:	19 a2       	std	Y+33, r1	; 0x21

  sbi(*_ucsrb, _rxen);
    2084:	ee 89       	ldd	r30, Y+22	; 0x16
    2086:	ff 89       	ldd	r31, Y+23	; 0x17
    2088:	40 81       	ld	r20, Z
    208a:	21 e0       	ldi	r18, 0x01	; 1
    208c:	30 e0       	ldi	r19, 0x00	; 0
    208e:	c9 01       	movw	r24, r18
    2090:	0c 8c       	ldd	r0, Y+28	; 0x1c
    2092:	02 c0       	rjmp	.+4      	; 0x2098 <_ZN14HardwareSerial5beginEm+0xaa>
    2094:	88 0f       	add	r24, r24
    2096:	99 1f       	adc	r25, r25
    2098:	0a 94       	dec	r0
    209a:	e2 f7       	brpl	.-8      	; 0x2094 <_ZN14HardwareSerial5beginEm+0xa6>
    209c:	48 2b       	or	r20, r24
    209e:	40 83       	st	Z, r20
  sbi(*_ucsrb, _txen);
    20a0:	ee 89       	ldd	r30, Y+22	; 0x16
    20a2:	ff 89       	ldd	r31, Y+23	; 0x17
    20a4:	40 81       	ld	r20, Z
    20a6:	c9 01       	movw	r24, r18
    20a8:	0d 8c       	ldd	r0, Y+29	; 0x1d
    20aa:	02 c0       	rjmp	.+4      	; 0x20b0 <_ZN14HardwareSerial5beginEm+0xc2>
    20ac:	88 0f       	add	r24, r24
    20ae:	99 1f       	adc	r25, r25
    20b0:	0a 94       	dec	r0
    20b2:	e2 f7       	brpl	.-8      	; 0x20ac <_ZN14HardwareSerial5beginEm+0xbe>
    20b4:	48 2b       	or	r20, r24
    20b6:	40 83       	st	Z, r20
  sbi(*_ucsrb, _rxcie);
    20b8:	ee 89       	ldd	r30, Y+22	; 0x16
    20ba:	ff 89       	ldd	r31, Y+23	; 0x17
    20bc:	40 81       	ld	r20, Z
    20be:	c9 01       	movw	r24, r18
    20c0:	0e 8c       	ldd	r0, Y+30	; 0x1e
    20c2:	02 c0       	rjmp	.+4      	; 0x20c8 <_ZN14HardwareSerial5beginEm+0xda>
    20c4:	88 0f       	add	r24, r24
    20c6:	99 1f       	adc	r25, r25
    20c8:	0a 94       	dec	r0
    20ca:	e2 f7       	brpl	.-8      	; 0x20c4 <_ZN14HardwareSerial5beginEm+0xd6>
    20cc:	48 2b       	or	r20, r24
    20ce:	40 83       	st	Z, r20
  cbi(*_ucsrb, _udrie);
    20d0:	ee 89       	ldd	r30, Y+22	; 0x16
    20d2:	ff 89       	ldd	r31, Y+23	; 0x17
    20d4:	80 81       	ld	r24, Z
    20d6:	0f 8c       	ldd	r0, Y+31	; 0x1f
    20d8:	02 c0       	rjmp	.+4      	; 0x20de <_ZN14HardwareSerial5beginEm+0xf0>
    20da:	22 0f       	add	r18, r18
    20dc:	33 1f       	adc	r19, r19
    20de:	0a 94       	dec	r0
    20e0:	e2 f7       	brpl	.-8      	; 0x20da <_ZN14HardwareSerial5beginEm+0xec>
    20e2:	20 95       	com	r18
    20e4:	28 23       	and	r18, r24
    20e6:	20 83       	st	Z, r18
}
    20e8:	df 91       	pop	r29
    20ea:	cf 91       	pop	r28
    20ec:	1f 91       	pop	r17
    20ee:	0f 91       	pop	r16
    20f0:	ff 90       	pop	r15
    20f2:	ef 90       	pop	r14
    20f4:	df 90       	pop	r13
    20f6:	bf 90       	pop	r11
    20f8:	af 90       	pop	r10
    20fa:	08 95       	ret

000020fc <_ZN14HardwareSerial9availableEv>:
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    20fc:	dc 01       	movw	r26, r24
    20fe:	1c 96       	adiw	r26, 0x0c	; 12
    2100:	ed 91       	ld	r30, X+
    2102:	fc 91       	ld	r31, X
    2104:	1d 97       	sbiw	r26, 0x0d	; 13
    2106:	e0 5c       	subi	r30, 0xC0	; 192
    2108:	ff 4f       	sbci	r31, 0xFF	; 255
    210a:	21 91       	ld	r18, Z+
    210c:	31 91       	ld	r19, Z+
    210e:	80 81       	ld	r24, Z
    2110:	91 81       	ldd	r25, Z+1	; 0x01
    2112:	28 1b       	sub	r18, r24
    2114:	39 0b       	sbc	r19, r25
    2116:	2f 73       	andi	r18, 0x3F	; 63
    2118:	30 70       	andi	r19, 0x00	; 0
}
    211a:	c9 01       	movw	r24, r18
    211c:	08 95       	ret

0000211e <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
  if (_rx_buffer->head == _rx_buffer->tail) {
    211e:	dc 01       	movw	r26, r24
    2120:	1c 96       	adiw	r26, 0x0c	; 12
    2122:	ed 91       	ld	r30, X+
    2124:	fc 91       	ld	r31, X
    2126:	1d 97       	sbiw	r26, 0x0d	; 13
    2128:	e0 5c       	subi	r30, 0xC0	; 192
    212a:	ff 4f       	sbci	r31, 0xFF	; 255
    212c:	20 81       	ld	r18, Z
    212e:	31 81       	ldd	r19, Z+1	; 0x01
    2130:	e0 54       	subi	r30, 0x40	; 64
    2132:	f0 40       	sbci	r31, 0x00	; 0
    2134:	df 01       	movw	r26, r30
    2136:	ae 5b       	subi	r26, 0xBE	; 190
    2138:	bf 4f       	sbci	r27, 0xFF	; 255
    213a:	8d 91       	ld	r24, X+
    213c:	9c 91       	ld	r25, X
    213e:	11 97       	sbiw	r26, 0x01	; 1
    2140:	28 17       	cp	r18, r24
    2142:	39 07       	cpc	r19, r25
    2144:	19 f4       	brne	.+6      	; 0x214c <_ZN14HardwareSerial4peekEv+0x2e>
    2146:	2f ef       	ldi	r18, 0xFF	; 255
    2148:	3f ef       	ldi	r19, 0xFF	; 255
    214a:	07 c0       	rjmp	.+14     	; 0x215a <_ZN14HardwareSerial4peekEv+0x3c>
    return -1;
  } else {
    return _rx_buffer->buffer[_rx_buffer->tail];
    214c:	8d 91       	ld	r24, X+
    214e:	9c 91       	ld	r25, X
    2150:	e8 0f       	add	r30, r24
    2152:	f9 1f       	adc	r31, r25
    2154:	80 81       	ld	r24, Z
    2156:	28 2f       	mov	r18, r24
    2158:	30 e0       	ldi	r19, 0x00	; 0
  }
}
    215a:	c9 01       	movw	r24, r18
    215c:	08 95       	ret

0000215e <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer->head == _rx_buffer->tail) {
    215e:	dc 01       	movw	r26, r24
    2160:	1c 96       	adiw	r26, 0x0c	; 12
    2162:	ed 91       	ld	r30, X+
    2164:	fc 91       	ld	r31, X
    2166:	1d 97       	sbiw	r26, 0x0d	; 13
    2168:	e0 5c       	subi	r30, 0xC0	; 192
    216a:	ff 4f       	sbci	r31, 0xFF	; 255
    216c:	20 81       	ld	r18, Z
    216e:	31 81       	ldd	r19, Z+1	; 0x01
    2170:	e0 54       	subi	r30, 0x40	; 64
    2172:	f0 40       	sbci	r31, 0x00	; 0
    2174:	df 01       	movw	r26, r30
    2176:	ae 5b       	subi	r26, 0xBE	; 190
    2178:	bf 4f       	sbci	r27, 0xFF	; 255
    217a:	8d 91       	ld	r24, X+
    217c:	9c 91       	ld	r25, X
    217e:	11 97       	sbiw	r26, 0x01	; 1
    2180:	28 17       	cp	r18, r24
    2182:	39 07       	cpc	r19, r25
    2184:	19 f4       	brne	.+6      	; 0x218c <_ZN14HardwareSerial4readEv+0x2e>
    2186:	2f ef       	ldi	r18, 0xFF	; 255
    2188:	3f ef       	ldi	r19, 0xFF	; 255
    218a:	10 c0       	rjmp	.+32     	; 0x21ac <_ZN14HardwareSerial4readEv+0x4e>
    return -1;
  } else {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
    218c:	8d 91       	ld	r24, X+
    218e:	9c 91       	ld	r25, X
    2190:	11 97       	sbiw	r26, 0x01	; 1
    2192:	e8 0f       	add	r30, r24
    2194:	f9 1f       	adc	r31, r25
    2196:	20 81       	ld	r18, Z
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % SERIAL_BUFFER_SIZE;
    2198:	8d 91       	ld	r24, X+
    219a:	9c 91       	ld	r25, X
    219c:	11 97       	sbiw	r26, 0x01	; 1
    219e:	01 96       	adiw	r24, 0x01	; 1
    21a0:	8f 73       	andi	r24, 0x3F	; 63
    21a2:	90 70       	andi	r25, 0x00	; 0
    21a4:	11 96       	adiw	r26, 0x01	; 1
    21a6:	9c 93       	st	X, r25
    21a8:	8e 93       	st	-X, r24
    return c;
    21aa:	30 e0       	ldi	r19, 0x00	; 0
  }
}
    21ac:	c9 01       	movw	r24, r18
    21ae:	08 95       	ret

000021b0 <_ZN14HardwareSerial5flushEv>:

void HardwareSerial::flush()
    21b0:	dc 01       	movw	r26, r24
{
  // UDR is kept full while the buffer is not empty, so TXC triggers when EMPTY && SENT
  while (transmitting && ! (*_ucsra & _BV(TXC0)));
    21b2:	91 96       	adiw	r26, 0x21	; 33
    21b4:	8c 91       	ld	r24, X
    21b6:	91 97       	sbiw	r26, 0x21	; 33
    21b8:	88 23       	and	r24, r24
    21ba:	39 f0       	breq	.+14     	; 0x21ca <_ZN14HardwareSerial5flushEv+0x1a>
    21bc:	54 96       	adiw	r26, 0x14	; 20
    21be:	ed 91       	ld	r30, X+
    21c0:	fc 91       	ld	r31, X
    21c2:	55 97       	sbiw	r26, 0x15	; 21
    21c4:	80 81       	ld	r24, Z
    21c6:	86 ff       	sbrs	r24, 6
    21c8:	f9 cf       	rjmp	.-14     	; 0x21bc <_ZN14HardwareSerial5flushEv+0xc>
  transmitting = false;
    21ca:	91 96       	adiw	r26, 0x21	; 33
    21cc:	1c 92       	st	X, r1
}
    21ce:	08 95       	ret

000021d0 <_ZN14HardwareSerial5writeEh>:

size_t HardwareSerial::write(uint8_t c)
    21d0:	cf 93       	push	r28
    21d2:	df 93       	push	r29
    21d4:	ec 01       	movw	r28, r24
{
  int i = (_tx_buffer->head + 1) % SERIAL_BUFFER_SIZE;
    21d6:	ee 85       	ldd	r30, Y+14	; 0x0e
    21d8:	ff 85       	ldd	r31, Y+15	; 0x0f
    21da:	e0 5c       	subi	r30, 0xC0	; 192
    21dc:	ff 4f       	sbci	r31, 0xFF	; 255
    21de:	20 81       	ld	r18, Z
    21e0:	31 81       	ldd	r19, Z+1	; 0x01
    21e2:	e0 54       	subi	r30, 0x40	; 64
    21e4:	f0 40       	sbci	r31, 0x00	; 0
    21e6:	2f 5f       	subi	r18, 0xFF	; 255
    21e8:	3f 4f       	sbci	r19, 0xFF	; 255
    21ea:	2f 73       	andi	r18, 0x3F	; 63
    21ec:	30 70       	andi	r19, 0x00	; 0
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  // ???: return 0 here instead?
  while (i == _tx_buffer->tail)
    21ee:	df 01       	movw	r26, r30
    21f0:	ae 5b       	subi	r26, 0xBE	; 190
    21f2:	bf 4f       	sbci	r27, 0xFF	; 255
    21f4:	8d 91       	ld	r24, X+
    21f6:	9c 91       	ld	r25, X
    21f8:	11 97       	sbiw	r26, 0x01	; 1
    21fa:	28 17       	cp	r18, r24
    21fc:	39 07       	cpc	r19, r25
    21fe:	d1 f3       	breq	.-12     	; 0x21f4 <_ZN14HardwareSerial5writeEh+0x24>
    ;
	
  _tx_buffer->buffer[_tx_buffer->head] = c;
    2200:	e0 5c       	subi	r30, 0xC0	; 192
    2202:	ff 4f       	sbci	r31, 0xFF	; 255
    2204:	80 81       	ld	r24, Z
    2206:	91 81       	ldd	r25, Z+1	; 0x01
    2208:	e0 54       	subi	r30, 0x40	; 64
    220a:	f0 40       	sbci	r31, 0x00	; 0
    220c:	e8 0f       	add	r30, r24
    220e:	f9 1f       	adc	r31, r25
    2210:	60 83       	st	Z, r22
  _tx_buffer->head = i;
    2212:	ee 85       	ldd	r30, Y+14	; 0x0e
    2214:	ff 85       	ldd	r31, Y+15	; 0x0f
    2216:	e0 5c       	subi	r30, 0xC0	; 192
    2218:	ff 4f       	sbci	r31, 0xFF	; 255
    221a:	31 83       	std	Z+1, r19	; 0x01
    221c:	20 83       	st	Z, r18
	
  sbi(*_ucsrb, _udrie);
    221e:	ee 89       	ldd	r30, Y+22	; 0x16
    2220:	ff 89       	ldd	r31, Y+23	; 0x17
    2222:	20 81       	ld	r18, Z
    2224:	81 e0       	ldi	r24, 0x01	; 1
    2226:	90 e0       	ldi	r25, 0x00	; 0
    2228:	0f 8c       	ldd	r0, Y+31	; 0x1f
    222a:	02 c0       	rjmp	.+4      	; 0x2230 <__stack+0x31>
    222c:	88 0f       	add	r24, r24
    222e:	99 1f       	adc	r25, r25
    2230:	0a 94       	dec	r0
    2232:	e2 f7       	brpl	.-8      	; 0x222c <__stack+0x2d>
    2234:	28 2b       	or	r18, r24
    2236:	20 83       	st	Z, r18
  // clear the TXC bit -- "can be cleared by writing a one to its bit location"
  transmitting = true;
    2238:	81 e0       	ldi	r24, 0x01	; 1
    223a:	89 a3       	std	Y+33, r24	; 0x21
  sbi(*_ucsra, TXC0);
    223c:	ec 89       	ldd	r30, Y+20	; 0x14
    223e:	fd 89       	ldd	r31, Y+21	; 0x15
    2240:	80 81       	ld	r24, Z
    2242:	80 64       	ori	r24, 0x40	; 64
    2244:	80 83       	st	Z, r24
  
  return 1;
}
    2246:	81 e0       	ldi	r24, 0x01	; 1
    2248:	90 e0       	ldi	r25, 0x00	; 0
    224a:	df 91       	pop	r29
    224c:	cf 91       	pop	r28
    224e:	08 95       	ret

00002250 <_GLOBAL__I_rx_buffer>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UCSR2C, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UCSR3C, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
    2250:	1f 93       	push	r17
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
    2252:	10 92 34 06 	sts	0x0634, r1
    2256:	10 92 33 06 	sts	0x0633, r1
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
    225a:	28 ee       	ldi	r18, 0xE8	; 232
    225c:	33 e0       	ldi	r19, 0x03	; 3
    225e:	40 e0       	ldi	r20, 0x00	; 0
    2260:	50 e0       	ldi	r21, 0x00	; 0
    2262:	20 93 35 06 	sts	0x0635, r18
    2266:	30 93 36 06 	sts	0x0636, r19
    226a:	40 93 37 06 	sts	0x0637, r20
    226e:	50 93 38 06 	sts	0x0638, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
    2272:	60 ea       	ldi	r22, 0xA0	; 160
    2274:	73 e0       	ldi	r23, 0x03	; 3
    2276:	70 93 32 06 	sts	0x0632, r23
    227a:	60 93 31 06 	sts	0x0631, r22
{
  _rx_buffer = rx_buffer;
    227e:	81 e1       	ldi	r24, 0x11	; 17
    2280:	94 e0       	ldi	r25, 0x04	; 4
    2282:	90 93 3e 06 	sts	0x063E, r25
    2286:	80 93 3d 06 	sts	0x063D, r24
  _tx_buffer = tx_buffer;
    228a:	85 e5       	ldi	r24, 0x55	; 85
    228c:	94 e0       	ldi	r25, 0x04	; 4
    228e:	90 93 40 06 	sts	0x0640, r25
    2292:	80 93 3f 06 	sts	0x063F, r24
  _ubrrh = ubrrh;
    2296:	85 ec       	ldi	r24, 0xC5	; 197
    2298:	90 e0       	ldi	r25, 0x00	; 0
    229a:	90 93 42 06 	sts	0x0642, r25
    229e:	80 93 41 06 	sts	0x0641, r24
  _ubrrl = ubrrl;
    22a2:	84 ec       	ldi	r24, 0xC4	; 196
    22a4:	90 e0       	ldi	r25, 0x00	; 0
    22a6:	90 93 44 06 	sts	0x0644, r25
    22aa:	80 93 43 06 	sts	0x0643, r24
  _ucsra = ucsra;
    22ae:	80 ec       	ldi	r24, 0xC0	; 192
    22b0:	90 e0       	ldi	r25, 0x00	; 0
    22b2:	90 93 46 06 	sts	0x0646, r25
    22b6:	80 93 45 06 	sts	0x0645, r24
  _ucsrb = ucsrb;
    22ba:	81 ec       	ldi	r24, 0xC1	; 193
    22bc:	90 e0       	ldi	r25, 0x00	; 0
    22be:	90 93 48 06 	sts	0x0648, r25
    22c2:	80 93 47 06 	sts	0x0647, r24
  _ucsrc = ucsrc;
    22c6:	82 ec       	ldi	r24, 0xC2	; 194
    22c8:	90 e0       	ldi	r25, 0x00	; 0
    22ca:	90 93 4a 06 	sts	0x064A, r25
    22ce:	80 93 49 06 	sts	0x0649, r24
  _udr = udr;
    22d2:	86 ec       	ldi	r24, 0xC6	; 198
    22d4:	90 e0       	ldi	r25, 0x00	; 0
    22d6:	90 93 4c 06 	sts	0x064C, r25
    22da:	80 93 4b 06 	sts	0x064B, r24
  _rxen = rxen;
    22de:	14 e0       	ldi	r17, 0x04	; 4
    22e0:	10 93 4d 06 	sts	0x064D, r17
  _txen = txen;
    22e4:	b3 e0       	ldi	r27, 0x03	; 3
    22e6:	b0 93 4e 06 	sts	0x064E, r27
  _rxcie = rxcie;
    22ea:	a7 e0       	ldi	r26, 0x07	; 7
    22ec:	a0 93 4f 06 	sts	0x064F, r26
  _udrie = udrie;
    22f0:	f5 e0       	ldi	r31, 0x05	; 5
    22f2:	f0 93 50 06 	sts	0x0650, r31
  _u2x = u2x;
    22f6:	e1 e0       	ldi	r30, 0x01	; 1
    22f8:	e0 93 51 06 	sts	0x0651, r30
    22fc:	10 92 56 06 	sts	0x0656, r1
    2300:	10 92 55 06 	sts	0x0655, r1
    2304:	20 93 57 06 	sts	0x0657, r18
    2308:	30 93 58 06 	sts	0x0658, r19
    230c:	40 93 59 06 	sts	0x0659, r20
    2310:	50 93 5a 06 	sts	0x065A, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
    2314:	70 93 54 06 	sts	0x0654, r23
    2318:	60 93 53 06 	sts	0x0653, r22
{
  _rx_buffer = rx_buffer;
    231c:	89 e9       	ldi	r24, 0x99	; 153
    231e:	94 e0       	ldi	r25, 0x04	; 4
    2320:	90 93 60 06 	sts	0x0660, r25
    2324:	80 93 5f 06 	sts	0x065F, r24
  _tx_buffer = tx_buffer;
    2328:	8d ed       	ldi	r24, 0xDD	; 221
    232a:	94 e0       	ldi	r25, 0x04	; 4
    232c:	90 93 62 06 	sts	0x0662, r25
    2330:	80 93 61 06 	sts	0x0661, r24
  _ubrrh = ubrrh;
    2334:	8d ec       	ldi	r24, 0xCD	; 205
    2336:	90 e0       	ldi	r25, 0x00	; 0
    2338:	90 93 64 06 	sts	0x0664, r25
    233c:	80 93 63 06 	sts	0x0663, r24
  _ubrrl = ubrrl;
    2340:	8c ec       	ldi	r24, 0xCC	; 204
    2342:	90 e0       	ldi	r25, 0x00	; 0
    2344:	90 93 66 06 	sts	0x0666, r25
    2348:	80 93 65 06 	sts	0x0665, r24
  _ucsra = ucsra;
    234c:	88 ec       	ldi	r24, 0xC8	; 200
    234e:	90 e0       	ldi	r25, 0x00	; 0
    2350:	90 93 68 06 	sts	0x0668, r25
    2354:	80 93 67 06 	sts	0x0667, r24
  _ucsrb = ucsrb;
    2358:	89 ec       	ldi	r24, 0xC9	; 201
    235a:	90 e0       	ldi	r25, 0x00	; 0
    235c:	90 93 6a 06 	sts	0x066A, r25
    2360:	80 93 69 06 	sts	0x0669, r24
  _ucsrc = ucsrc;
    2364:	8a ec       	ldi	r24, 0xCA	; 202
    2366:	90 e0       	ldi	r25, 0x00	; 0
    2368:	90 93 6c 06 	sts	0x066C, r25
    236c:	80 93 6b 06 	sts	0x066B, r24
  _udr = udr;
    2370:	8e ec       	ldi	r24, 0xCE	; 206
    2372:	90 e0       	ldi	r25, 0x00	; 0
    2374:	90 93 6e 06 	sts	0x066E, r25
    2378:	80 93 6d 06 	sts	0x066D, r24
  _rxen = rxen;
    237c:	10 93 6f 06 	sts	0x066F, r17
  _txen = txen;
    2380:	b0 93 70 06 	sts	0x0670, r27
  _rxcie = rxcie;
    2384:	a0 93 71 06 	sts	0x0671, r26
  _udrie = udrie;
    2388:	f0 93 72 06 	sts	0x0672, r31
  _u2x = u2x;
    238c:	e0 93 73 06 	sts	0x0673, r30
    2390:	10 92 78 06 	sts	0x0678, r1
    2394:	10 92 77 06 	sts	0x0677, r1
    2398:	20 93 79 06 	sts	0x0679, r18
    239c:	30 93 7a 06 	sts	0x067A, r19
    23a0:	40 93 7b 06 	sts	0x067B, r20
    23a4:	50 93 7c 06 	sts	0x067C, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
    23a8:	70 93 76 06 	sts	0x0676, r23
    23ac:	60 93 75 06 	sts	0x0675, r22
{
  _rx_buffer = rx_buffer;
    23b0:	81 e2       	ldi	r24, 0x21	; 33
    23b2:	95 e0       	ldi	r25, 0x05	; 5
    23b4:	90 93 82 06 	sts	0x0682, r25
    23b8:	80 93 81 06 	sts	0x0681, r24
  _tx_buffer = tx_buffer;
    23bc:	85 e6       	ldi	r24, 0x65	; 101
    23be:	95 e0       	ldi	r25, 0x05	; 5
    23c0:	90 93 84 06 	sts	0x0684, r25
    23c4:	80 93 83 06 	sts	0x0683, r24
  _ubrrh = ubrrh;
    23c8:	85 ed       	ldi	r24, 0xD5	; 213
    23ca:	90 e0       	ldi	r25, 0x00	; 0
    23cc:	90 93 86 06 	sts	0x0686, r25
    23d0:	80 93 85 06 	sts	0x0685, r24
  _ubrrl = ubrrl;
    23d4:	84 ed       	ldi	r24, 0xD4	; 212
    23d6:	90 e0       	ldi	r25, 0x00	; 0
    23d8:	90 93 88 06 	sts	0x0688, r25
    23dc:	80 93 87 06 	sts	0x0687, r24
  _ucsra = ucsra;
    23e0:	80 ed       	ldi	r24, 0xD0	; 208
    23e2:	90 e0       	ldi	r25, 0x00	; 0
    23e4:	90 93 8a 06 	sts	0x068A, r25
    23e8:	80 93 89 06 	sts	0x0689, r24
  _ucsrb = ucsrb;
    23ec:	81 ed       	ldi	r24, 0xD1	; 209
    23ee:	90 e0       	ldi	r25, 0x00	; 0
    23f0:	90 93 8c 06 	sts	0x068C, r25
    23f4:	80 93 8b 06 	sts	0x068B, r24
  _ucsrc = ucsrc;
    23f8:	82 ed       	ldi	r24, 0xD2	; 210
    23fa:	90 e0       	ldi	r25, 0x00	; 0
    23fc:	90 93 8e 06 	sts	0x068E, r25
    2400:	80 93 8d 06 	sts	0x068D, r24
  _udr = udr;
    2404:	86 ed       	ldi	r24, 0xD6	; 214
    2406:	90 e0       	ldi	r25, 0x00	; 0
    2408:	90 93 90 06 	sts	0x0690, r25
    240c:	80 93 8f 06 	sts	0x068F, r24
  _rxen = rxen;
    2410:	10 93 91 06 	sts	0x0691, r17
  _txen = txen;
    2414:	b0 93 92 06 	sts	0x0692, r27
  _rxcie = rxcie;
    2418:	a0 93 93 06 	sts	0x0693, r26
  _udrie = udrie;
    241c:	f0 93 94 06 	sts	0x0694, r31
  _u2x = u2x;
    2420:	e0 93 95 06 	sts	0x0695, r30
    2424:	10 92 9a 06 	sts	0x069A, r1
    2428:	10 92 99 06 	sts	0x0699, r1
    242c:	20 93 9b 06 	sts	0x069B, r18
    2430:	30 93 9c 06 	sts	0x069C, r19
    2434:	40 93 9d 06 	sts	0x069D, r20
    2438:	50 93 9e 06 	sts	0x069E, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
    243c:	70 93 98 06 	sts	0x0698, r23
    2440:	60 93 97 06 	sts	0x0697, r22
{
  _rx_buffer = rx_buffer;
    2444:	89 ea       	ldi	r24, 0xA9	; 169
    2446:	95 e0       	ldi	r25, 0x05	; 5
    2448:	90 93 a4 06 	sts	0x06A4, r25
    244c:	80 93 a3 06 	sts	0x06A3, r24
  _tx_buffer = tx_buffer;
    2450:	8d ee       	ldi	r24, 0xED	; 237
    2452:	95 e0       	ldi	r25, 0x05	; 5
    2454:	90 93 a6 06 	sts	0x06A6, r25
    2458:	80 93 a5 06 	sts	0x06A5, r24
  _ubrrh = ubrrh;
    245c:	85 e3       	ldi	r24, 0x35	; 53
    245e:	91 e0       	ldi	r25, 0x01	; 1
    2460:	90 93 a8 06 	sts	0x06A8, r25
    2464:	80 93 a7 06 	sts	0x06A7, r24
  _ubrrl = ubrrl;
    2468:	84 e3       	ldi	r24, 0x34	; 52
    246a:	91 e0       	ldi	r25, 0x01	; 1
    246c:	90 93 aa 06 	sts	0x06AA, r25
    2470:	80 93 a9 06 	sts	0x06A9, r24
  _ucsra = ucsra;
    2474:	80 e3       	ldi	r24, 0x30	; 48
    2476:	91 e0       	ldi	r25, 0x01	; 1
    2478:	90 93 ac 06 	sts	0x06AC, r25
    247c:	80 93 ab 06 	sts	0x06AB, r24
  _ucsrb = ucsrb;
    2480:	81 e3       	ldi	r24, 0x31	; 49
    2482:	91 e0       	ldi	r25, 0x01	; 1
    2484:	90 93 ae 06 	sts	0x06AE, r25
    2488:	80 93 ad 06 	sts	0x06AD, r24
  _ucsrc = ucsrc;
    248c:	82 e3       	ldi	r24, 0x32	; 50
    248e:	91 e0       	ldi	r25, 0x01	; 1
    2490:	90 93 b0 06 	sts	0x06B0, r25
    2494:	80 93 af 06 	sts	0x06AF, r24
  _udr = udr;
    2498:	86 e3       	ldi	r24, 0x36	; 54
    249a:	91 e0       	ldi	r25, 0x01	; 1
    249c:	90 93 b2 06 	sts	0x06B2, r25
    24a0:	80 93 b1 06 	sts	0x06B1, r24
  _rxen = rxen;
    24a4:	10 93 b3 06 	sts	0x06B3, r17
  _txen = txen;
    24a8:	b0 93 b4 06 	sts	0x06B4, r27
  _rxcie = rxcie;
    24ac:	a0 93 b5 06 	sts	0x06B5, r26
  _udrie = udrie;
    24b0:	f0 93 b6 06 	sts	0x06B6, r31
  _u2x = u2x;
    24b4:	e0 93 b7 06 	sts	0x06B7, r30
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UCSR2C, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UCSR3C, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
    24b8:	1f 91       	pop	r17
    24ba:	08 95       	ret

000024bc <_ZN7MPU6050C1Ev>:
#include "MPU6050.h"

/** Default constructor, uses default I2C address.
 * @see MPU6050_DEFAULT_ADDRESS
 */
MPU6050::MPU6050() {
    24bc:	fc 01       	movw	r30, r24
    devAddr = MPU6050_DEFAULT_ADDRESS;
    24be:	88 e6       	ldi	r24, 0x68	; 104
    24c0:	80 83       	st	Z, r24
}
    24c2:	08 95       	ret

000024c4 <_ZN7MPU605013setDMPConfig2Eh>:

uint8_t MPU6050::getDMPConfig2() {
    I2Cdev::readByte(devAddr, MPU6050_RA_DMP_CFG_2, buffer);
    return buffer[0];
}
void MPU6050::setDMPConfig2(uint8_t config) {
    24c4:	fc 01       	movw	r30, r24
    24c6:	46 2f       	mov	r20, r22
    I2Cdev::writeByte(devAddr, MPU6050_RA_DMP_CFG_2, config);
    24c8:	80 81       	ld	r24, Z
    24ca:	61 e7       	ldi	r22, 0x71	; 113
    24cc:	0e 94 12 21 	call	0x4224	; 0x4224 <_ZN6I2Cdev9writeByteEhhh>
}
    24d0:	08 95       	ret

000024d2 <_ZN7MPU605013setDMPConfig1Eh>:

uint8_t MPU6050::getDMPConfig1() {
    I2Cdev::readByte(devAddr, MPU6050_RA_DMP_CFG_1, buffer);
    return buffer[0];
}
void MPU6050::setDMPConfig1(uint8_t config) {
    24d2:	fc 01       	movw	r30, r24
    24d4:	46 2f       	mov	r20, r22
    I2Cdev::writeByte(devAddr, MPU6050_RA_DMP_CFG_1, config);
    24d6:	80 81       	ld	r24, Z
    24d8:	60 e7       	ldi	r22, 0x70	; 112
    24da:	0e 94 12 21 	call	0x4224	; 0x4224 <_ZN6I2Cdev9writeByteEhhh>
}
    24de:	08 95       	ret

000024e0 <_ZN7MPU605021setMemoryStartAddressEh>:
    I2Cdev::writeByte(devAddr, MPU6050_RA_BANK_SEL, bank);
}

// MEM_START_ADDR register

void MPU6050::setMemoryStartAddress(uint8_t address) {
    24e0:	fc 01       	movw	r30, r24
    24e2:	46 2f       	mov	r20, r22
    I2Cdev::writeByte(devAddr, MPU6050_RA_MEM_START_ADDR, address);
    24e4:	80 81       	ld	r24, Z
    24e6:	6e e6       	ldi	r22, 0x6E	; 110
    24e8:	0e 94 12 21 	call	0x4224	; 0x4224 <_ZN6I2Cdev9writeByteEhhh>
}
    24ec:	08 95       	ret

000024ee <_ZN7MPU605013setMemoryBankEhbb>:
    I2Cdev::writeBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_DMP_RESET_BIT, true);
}

// BANK_SEL register

void MPU6050::setMemoryBank(uint8_t bank, bool prefetchEnabled, bool userBank) {
    24ee:	fc 01       	movw	r30, r24
    24f0:	96 2f       	mov	r25, r22
    bank &= 0x1F;
    24f2:	9f 71       	andi	r25, 0x1F	; 31
    if (userBank) bank |= 0x20;
    24f4:	21 11       	cpse	r18, r1
    24f6:	90 62       	ori	r25, 0x20	; 32
    if (prefetchEnabled) bank |= 0x40;
    24f8:	41 11       	cpse	r20, r1
    24fa:	90 64       	ori	r25, 0x40	; 64
    I2Cdev::writeByte(devAddr, MPU6050_RA_BANK_SEL, bank);
    24fc:	80 81       	ld	r24, Z
    24fe:	6d e6       	ldi	r22, 0x6D	; 109
    2500:	49 2f       	mov	r20, r25
    2502:	0e 94 12 21 	call	0x4224	; 0x4224 <_ZN6I2Cdev9writeByteEhhh>
}
    2506:	08 95       	ret

00002508 <_ZN7MPU605013setIntEnabledEh>:
 * @param enabled New interrupt enabled status
 * @see getIntFreefallEnabled()
 * @see MPU6050_RA_INT_ENABLE
 * @see MPU6050_INTERRUPT_FF_BIT
 **/
void MPU6050::setIntEnabled(uint8_t enabled) {
    2508:	fc 01       	movw	r30, r24
    250a:	46 2f       	mov	r20, r22
    I2Cdev::writeByte(devAddr, MPU6050_RA_INT_ENABLE, enabled);
    250c:	80 81       	ld	r24, Z
    250e:	68 e3       	ldi	r22, 0x38	; 56
    2510:	0e 94 12 21 	call	0x4224	; 0x4224 <_ZN6I2Cdev9writeByteEhhh>
}
    2514:	08 95       	ret

00002516 <_ZN7MPU605015setSlaveAddressEhh>:
 * @param num Slave number (0-3)
 * @param address New address for specified slave
 * @see getSlaveAddress()
 * @see MPU6050_RA_I2C_SLV0_ADDR
 */
void MPU6050::setSlaveAddress(uint8_t num, uint8_t address) {
    2516:	fc 01       	movw	r30, r24
    2518:	86 2f       	mov	r24, r22
    if (num > 3) return;
    251a:	64 30       	cpi	r22, 0x04	; 4
    251c:	40 f4       	brcc	.+16     	; 0x252e <_ZN7MPU605015setSlaveAddressEhh+0x18>
    I2Cdev::writeByte(devAddr, MPU6050_RA_I2C_SLV0_ADDR + num*3, address);
    251e:	63 e0       	ldi	r22, 0x03	; 3
    2520:	86 9f       	mul	r24, r22
    2522:	b0 01       	movw	r22, r0
    2524:	11 24       	eor	r1, r1
    2526:	6b 5d       	subi	r22, 0xDB	; 219
    2528:	80 81       	ld	r24, Z
    252a:	0e 94 12 21 	call	0x4224	; 0x4224 <_ZN6I2Cdev9writeByteEhhh>
    252e:	08 95       	ret

00002530 <_ZN7MPU605030setZeroMotionDetectionDurationEh>:
/** Set zero motion detection event duration threshold.
 * @param duration New zero motion detection duration threshold value (LSB = 1ms)
 * @see getZeroMotionDetectionDuration()
 * @see MPU6050_RA_ZRMOT_DUR
 */
void MPU6050::setZeroMotionDetectionDuration(uint8_t duration) {
    2530:	fc 01       	movw	r30, r24
    2532:	46 2f       	mov	r20, r22
    I2Cdev::writeByte(devAddr, MPU6050_RA_ZRMOT_DUR, duration);
    2534:	80 81       	ld	r24, Z
    2536:	62 e2       	ldi	r22, 0x22	; 34
    2538:	0e 94 12 21 	call	0x4224	; 0x4224 <_ZN6I2Cdev9writeByteEhhh>
}
    253c:	08 95       	ret

0000253e <_ZN7MPU605031setZeroMotionDetectionThresholdEh>:
/** Set zero motion detection event acceleration threshold.
 * @param threshold New zero motion detection acceleration threshold value (LSB = 2mg)
 * @see getZeroMotionDetectionThreshold()
 * @see MPU6050_RA_ZRMOT_THR
 */
void MPU6050::setZeroMotionDetectionThreshold(uint8_t threshold) {
    253e:	fc 01       	movw	r30, r24
    2540:	46 2f       	mov	r20, r22
    I2Cdev::writeByte(devAddr, MPU6050_RA_ZRMOT_THR, threshold);
    2542:	80 81       	ld	r24, Z
    2544:	61 e2       	ldi	r22, 0x21	; 33
    2546:	0e 94 12 21 	call	0x4224	; 0x4224 <_ZN6I2Cdev9writeByteEhhh>
}
    254a:	08 95       	ret

0000254c <_ZN7MPU605026setMotionDetectionDurationEh>:
/** Set motion detection event duration threshold.
 * @param duration New motion detection duration threshold value (LSB = 1ms)
 * @see getMotionDetectionDuration()
 * @see MPU6050_RA_MOT_DUR
 */
void MPU6050::setMotionDetectionDuration(uint8_t duration) {
    254c:	fc 01       	movw	r30, r24
    254e:	46 2f       	mov	r20, r22
    I2Cdev::writeByte(devAddr, MPU6050_RA_MOT_DUR, duration);
    2550:	80 81       	ld	r24, Z
    2552:	60 e2       	ldi	r22, 0x20	; 32
    2554:	0e 94 12 21 	call	0x4224	; 0x4224 <_ZN6I2Cdev9writeByteEhhh>
}
    2558:	08 95       	ret

0000255a <_ZN7MPU605027setMotionDetectionThresholdEh>:
/** Set free-fall event acceleration threshold.
 * @param threshold New motion detection acceleration threshold value (LSB = 2mg)
 * @see getMotionDetectionThreshold()
 * @see MPU6050_RA_MOT_THR
 */
void MPU6050::setMotionDetectionThreshold(uint8_t threshold) {
    255a:	fc 01       	movw	r30, r24
    255c:	46 2f       	mov	r20, r22
    I2Cdev::writeByte(devAddr, MPU6050_RA_MOT_THR, threshold);
    255e:	80 81       	ld	r24, Z
    2560:	6f e1       	ldi	r22, 0x1F	; 31
    2562:	0e 94 12 21 	call	0x4224	; 0x4224 <_ZN6I2Cdev9writeByteEhhh>
}
    2566:	08 95       	ret

00002568 <_ZN7MPU60507setRateEh>:
/** Set gyroscope sample rate divider.
 * @param rate New sample rate divider
 * @see getRate()
 * @see MPU6050_RA_SMPLRT_DIV
 */
void MPU6050::setRate(uint8_t rate) {
    2568:	fc 01       	movw	r30, r24
    256a:	46 2f       	mov	r20, r22
    I2Cdev::writeByte(devAddr, MPU6050_RA_SMPLRT_DIV, rate);
    256c:	80 81       	ld	r24, Z
    256e:	69 e1       	ldi	r22, 0x19	; 25
    2570:	0e 94 12 21 	call	0x4224	; 0x4224 <_ZN6I2Cdev9writeByteEhhh>
}
    2574:	08 95       	ret

00002576 <_ZN7MPU605014readMemoryByteEv>:
    I2Cdev::writeByte(devAddr, MPU6050_RA_MEM_START_ADDR, address);
}

// MEM_R_W register

uint8_t MPU6050::readMemoryByte() {
    2576:	0f 93       	push	r16
    2578:	1f 93       	push	r17
    257a:	8c 01       	movw	r16, r24
    I2Cdev::readByte(devAddr, MPU6050_RA_MEM_R_W, buffer);
    257c:	ac 01       	movw	r20, r24
    257e:	4f 5f       	subi	r20, 0xFF	; 255
    2580:	5f 4f       	sbci	r21, 0xFF	; 255
    2582:	20 91 7a 03 	lds	r18, 0x037A
    2586:	30 91 7b 03 	lds	r19, 0x037B
    258a:	fc 01       	movw	r30, r24
    258c:	80 81       	ld	r24, Z
    258e:	6f e6       	ldi	r22, 0x6F	; 111
    2590:	0e 94 d8 21 	call	0x43b0	; 0x43b0 <_ZN6I2Cdev8readByteEhhPhj>
    return buffer[0];
}
    2594:	f8 01       	movw	r30, r16
    2596:	81 81       	ldd	r24, Z+1	; 0x01
    2598:	1f 91       	pop	r17
    259a:	0f 91       	pop	r16
    259c:	08 95       	ret

0000259e <_ZN7MPU605012getIntStatusEv>:
 * for getting multiple INT statuses, since each single bit read clears
 * all of them because it has to read the whole byte.
 * @return Current interrupt status
 * @see MPU6050_RA_INT_STATUS
 */
uint8_t MPU6050::getIntStatus() {
    259e:	0f 93       	push	r16
    25a0:	1f 93       	push	r17
    25a2:	8c 01       	movw	r16, r24
    I2Cdev::readByte(devAddr, MPU6050_RA_INT_STATUS, buffer);
    25a4:	ac 01       	movw	r20, r24
    25a6:	4f 5f       	subi	r20, 0xFF	; 255
    25a8:	5f 4f       	sbci	r21, 0xFF	; 255
    25aa:	20 91 7a 03 	lds	r18, 0x037A
    25ae:	30 91 7b 03 	lds	r19, 0x037B
    25b2:	fc 01       	movw	r30, r24
    25b4:	80 81       	ld	r24, Z
    25b6:	6a e3       	ldi	r22, 0x3A	; 58
    25b8:	0e 94 d8 21 	call	0x43b0	; 0x43b0 <_ZN6I2Cdev8readByteEhhPhj>
    return buffer[0];
}
    25bc:	f8 01       	movw	r30, r16
    25be:	81 81       	ldd	r24, Z+1	; 0x01
    25c0:	1f 91       	pop	r17
    25c2:	0f 91       	pop	r16
    25c4:	08 95       	ret

000025c6 <_ZN7MPU605015readMemoryBlockEPhjhh>:
    return buffer[0];
}
void MPU6050::writeMemoryByte(uint8_t data) {
    I2Cdev::writeByte(devAddr, MPU6050_RA_MEM_R_W, data);
}
void MPU6050::readMemoryBlock(uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address) {
    25c6:	4f 92       	push	r4
    25c8:	5f 92       	push	r5
    25ca:	6f 92       	push	r6
    25cc:	7f 92       	push	r7
    25ce:	9f 92       	push	r9
    25d0:	af 92       	push	r10
    25d2:	bf 92       	push	r11
    25d4:	cf 92       	push	r12
    25d6:	df 92       	push	r13
    25d8:	ef 92       	push	r14
    25da:	ff 92       	push	r15
    25dc:	0f 93       	push	r16
    25de:	1f 93       	push	r17
    25e0:	cf 93       	push	r28
    25e2:	df 93       	push	r29
    25e4:	6c 01       	movw	r12, r24
    25e6:	3b 01       	movw	r6, r22
    25e8:	5a 01       	movw	r10, r20
    25ea:	92 2e       	mov	r9, r18
    25ec:	e0 2e       	mov	r14, r16
    setMemoryBank(bank);
    25ee:	62 2f       	mov	r22, r18
    25f0:	40 e0       	ldi	r20, 0x00	; 0
    25f2:	20 e0       	ldi	r18, 0x00	; 0
    25f4:	0e 94 77 12 	call	0x24ee	; 0x24ee <_ZN7MPU605013setMemoryBankEhbb>
    setMemoryStartAddress(address);
    25f8:	c6 01       	movw	r24, r12
    25fa:	60 2f       	mov	r22, r16
    25fc:	0e 94 70 12 	call	0x24e0	; 0x24e0 <_ZN7MPU605021setMemoryStartAddressEh>
    2600:	c0 e0       	ldi	r28, 0x00	; 0
    2602:	d0 e0       	ldi	r29, 0x00	; 0

        // make sure we don't go past the data size
        if (i + chunkSize > dataSize) chunkSize = dataSize - i;

        // make sure this chunk doesn't go past the bank boundary (256 bytes)
        if (chunkSize > 256 - address) chunkSize = 256 - address;
    2604:	41 2c       	mov	r4, r1
    2606:	91 e0       	ldi	r25, 0x01	; 1
    2608:	59 2e       	mov	r5, r25
    260a:	34 c0       	rjmp	.+104    	; 0x2674 <_ZN7MPU605015readMemoryBlockEPhjhh+0xae>
    for (uint16_t i = 0; i < dataSize;) {
        // determine correct chunk size according to bank position and data size
        chunkSize = MPU6050_DMP_MEMORY_CHUNK_SIZE;

        // make sure we don't go past the data size
        if (i + chunkSize > dataSize) chunkSize = dataSize - i;
    260c:	ce 01       	movw	r24, r28
    260e:	40 96       	adiw	r24, 0x10	; 16
    2610:	a8 16       	cp	r10, r24
    2612:	b9 06       	cpc	r11, r25
    2614:	18 f0       	brcs	.+6      	; 0x261c <_ZN7MPU605015readMemoryBlockEPhjhh+0x56>
    2616:	80 e1       	ldi	r24, 0x10	; 16
    2618:	f8 2e       	mov	r15, r24
    261a:	02 c0       	rjmp	.+4      	; 0x2620 <_ZN7MPU605015readMemoryBlockEPhjhh+0x5a>
    261c:	fa 2c       	mov	r15, r10
    261e:	fc 1a       	sub	r15, r28

        // make sure this chunk doesn't go past the bank boundary (256 bytes)
        if (chunkSize > 256 - address) chunkSize = 256 - address;
    2620:	2f 2d       	mov	r18, r15
    2622:	30 e0       	ldi	r19, 0x00	; 0
    2624:	c2 01       	movw	r24, r4
    2626:	8e 19       	sub	r24, r14
    2628:	91 09       	sbc	r25, r1
    262a:	82 17       	cp	r24, r18
    262c:	93 07       	cpc	r25, r19
    262e:	14 f4       	brge	.+4      	; 0x2634 <_ZN7MPU605015readMemoryBlockEPhjhh+0x6e>
    2630:	fe 2c       	mov	r15, r14
    2632:	f1 94       	neg	r15

        // read the chunk of data as specified
        I2Cdev::readBytes(devAddr, MPU6050_RA_MEM_R_W, chunkSize, data + i);
    2634:	93 01       	movw	r18, r6
    2636:	2c 0f       	add	r18, r28
    2638:	3d 1f       	adc	r19, r29
    263a:	00 91 7a 03 	lds	r16, 0x037A
    263e:	10 91 7b 03 	lds	r17, 0x037B
    2642:	f6 01       	movw	r30, r12
    2644:	80 81       	ld	r24, Z
    2646:	6f e6       	ldi	r22, 0x6F	; 111
    2648:	4f 2d       	mov	r20, r15
    264a:	0e 94 22 21 	call	0x4244	; 0x4244 <_ZN6I2Cdev9readBytesEhhhPhj>
        
        // increase byte index by [chunkSize]
        i += chunkSize;
    264e:	cf 0d       	add	r28, r15
    2650:	d1 1d       	adc	r29, r1

        // uint8_t automatically wraps to 0 at 256
        address += chunkSize;
    2652:	ef 0c       	add	r14, r15

        // if we aren't done, update bank (if necessary) and address
        if (i < dataSize) {
    2654:	ca 15       	cp	r28, r10
    2656:	db 05       	cpc	r29, r11
    2658:	68 f4       	brcc	.+26     	; 0x2674 <_ZN7MPU605015readMemoryBlockEPhjhh+0xae>
            if (address == 0) bank++;
    265a:	ee 20       	and	r14, r14
    265c:	09 f4       	brne	.+2      	; 0x2660 <_ZN7MPU605015readMemoryBlockEPhjhh+0x9a>
    265e:	93 94       	inc	r9
            setMemoryBank(bank);
    2660:	c6 01       	movw	r24, r12
    2662:	69 2d       	mov	r22, r9
    2664:	40 e0       	ldi	r20, 0x00	; 0
    2666:	20 e0       	ldi	r18, 0x00	; 0
    2668:	0e 94 77 12 	call	0x24ee	; 0x24ee <_ZN7MPU605013setMemoryBankEhbb>
            setMemoryStartAddress(address);
    266c:	c6 01       	movw	r24, r12
    266e:	6e 2d       	mov	r22, r14
    2670:	0e 94 70 12 	call	0x24e0	; 0x24e0 <_ZN7MPU605021setMemoryStartAddressEh>
}
void MPU6050::readMemoryBlock(uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address) {
    setMemoryBank(bank);
    setMemoryStartAddress(address);
    uint8_t chunkSize;
    for (uint16_t i = 0; i < dataSize;) {
    2674:	ca 15       	cp	r28, r10
    2676:	db 05       	cpc	r29, r11
    2678:	48 f2       	brcs	.-110    	; 0x260c <_ZN7MPU605015readMemoryBlockEPhjhh+0x46>
            if (address == 0) bank++;
            setMemoryBank(bank);
            setMemoryStartAddress(address);
        }
    }
}
    267a:	df 91       	pop	r29
    267c:	cf 91       	pop	r28
    267e:	1f 91       	pop	r17
    2680:	0f 91       	pop	r16
    2682:	ff 90       	pop	r15
    2684:	ef 90       	pop	r14
    2686:	df 90       	pop	r13
    2688:	cf 90       	pop	r12
    268a:	bf 90       	pop	r11
    268c:	af 90       	pop	r10
    268e:	9f 90       	pop	r9
    2690:	7f 90       	pop	r7
    2692:	6f 90       	pop	r6
    2694:	5f 90       	pop	r5
    2696:	4f 90       	pop	r4
    2698:	08 95       	ret

0000269a <_ZN7MPU605012getFIFOBytesEPhh>:
 */
uint8_t MPU6050::getFIFOByte() {
    I2Cdev::readByte(devAddr, MPU6050_RA_FIFO_R_W, buffer);
    return buffer[0];
}
void MPU6050::getFIFOBytes(uint8_t *data, uint8_t length) {
    269a:	0f 93       	push	r16
    269c:	1f 93       	push	r17
    269e:	fc 01       	movw	r30, r24
    26a0:	9b 01       	movw	r18, r22
    I2Cdev::readBytes(devAddr, MPU6050_RA_FIFO_R_W, length, data);
    26a2:	00 91 7a 03 	lds	r16, 0x037A
    26a6:	10 91 7b 03 	lds	r17, 0x037B
    26aa:	80 81       	ld	r24, Z
    26ac:	64 e7       	ldi	r22, 0x74	; 116
    26ae:	0e 94 22 21 	call	0x4244	; 0x4244 <_ZN6I2Cdev9readBytesEhhhPhj>
}
    26b2:	1f 91       	pop	r17
    26b4:	0f 91       	pop	r16
    26b6:	08 95       	ret

000026b8 <_ZN7MPU605012getFIFOCountEv>:
 * number is in turn the number of bytes that can be read from the FIFO buffer
 * and it is directly proportional to the number of samples available given the
 * set of sensor data bound to be stored in the FIFO (register 35 and 36).
 * @return Current FIFO buffer size
 */
uint16_t MPU6050::getFIFOCount() {
    26b8:	ef 92       	push	r14
    26ba:	ff 92       	push	r15
    26bc:	0f 93       	push	r16
    26be:	1f 93       	push	r17
    26c0:	7c 01       	movw	r14, r24
    I2Cdev::readBytes(devAddr, MPU6050_RA_FIFO_COUNTH, 2, buffer);
    26c2:	9c 01       	movw	r18, r24
    26c4:	2f 5f       	subi	r18, 0xFF	; 255
    26c6:	3f 4f       	sbci	r19, 0xFF	; 255
    26c8:	00 91 7a 03 	lds	r16, 0x037A
    26cc:	10 91 7b 03 	lds	r17, 0x037B
    26d0:	fc 01       	movw	r30, r24
    26d2:	80 81       	ld	r24, Z
    26d4:	62 e7       	ldi	r22, 0x72	; 114
    26d6:	42 e0       	ldi	r20, 0x02	; 2
    26d8:	0e 94 22 21 	call	0x4244	; 0x4244 <_ZN6I2Cdev9readBytesEhhhPhj>
    26dc:	f7 01       	movw	r30, r14
    26de:	91 81       	ldd	r25, Z+1	; 0x01
    26e0:	80 e0       	ldi	r24, 0x00	; 0
    26e2:	22 81       	ldd	r18, Z+2	; 0x02
    26e4:	30 e0       	ldi	r19, 0x00	; 0
    26e6:	28 2b       	or	r18, r24
    26e8:	39 2b       	or	r19, r25
    return (((uint16_t)buffer[0]) << 8) | buffer[1];
}
    26ea:	c9 01       	movw	r24, r18
    26ec:	1f 91       	pop	r17
    26ee:	0f 91       	pop	r16
    26f0:	ff 90       	pop	r15
    26f2:	ef 90       	pop	r14
    26f4:	08 95       	ret

000026f6 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb>:
            setMemoryBank(bank);
            setMemoryStartAddress(address);
        }
    }
}
bool MPU6050::writeMemoryBlock(const uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address, bool verify, bool useProgMem) {
    26f6:	3f 92       	push	r3
    26f8:	4f 92       	push	r4
    26fa:	5f 92       	push	r5
    26fc:	6f 92       	push	r6
    26fe:	7f 92       	push	r7
    2700:	8f 92       	push	r8
    2702:	9f 92       	push	r9
    2704:	af 92       	push	r10
    2706:	bf 92       	push	r11
    2708:	cf 92       	push	r12
    270a:	df 92       	push	r13
    270c:	ef 92       	push	r14
    270e:	ff 92       	push	r15
    2710:	0f 93       	push	r16
    2712:	1f 93       	push	r17
    2714:	df 93       	push	r29
    2716:	cf 93       	push	r28
    2718:	00 d0       	rcall	.+0      	; 0x271a <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x24>
    271a:	0f 92       	push	r0
    271c:	cd b7       	in	r28, 0x3d	; 61
    271e:	de b7       	in	r29, 0x3e	; 62
    2720:	5c 01       	movw	r10, r24
    2722:	7a 83       	std	Y+2, r23	; 0x02
    2724:	69 83       	std	Y+1, r22	; 0x01
    2726:	2a 01       	movw	r4, r20
    2728:	62 2e       	mov	r6, r18
    272a:	70 2e       	mov	r7, r16
    272c:	3e 2c       	mov	r3, r14
    272e:	ec 2c       	mov	r14, r12
    setMemoryBank(bank);
    2730:	62 2f       	mov	r22, r18
    2732:	40 e0       	ldi	r20, 0x00	; 0
    2734:	20 e0       	ldi	r18, 0x00	; 0
    2736:	0e 94 77 12 	call	0x24ee	; 0x24ee <_ZN7MPU605013setMemoryBankEhbb>
    setMemoryStartAddress(address);
    273a:	c5 01       	movw	r24, r10
    273c:	60 2f       	mov	r22, r16
    273e:	0e 94 70 12 	call	0x24e0	; 0x24e0 <_ZN7MPU605021setMemoryStartAddressEh>
    uint8_t chunkSize;
    uint8_t *verifyBuffer;
    uint8_t *progBuffer;
    uint16_t i;
    uint8_t j;
    if (verify) verifyBuffer = (uint8_t *)malloc(MPU6050_DMP_MEMORY_CHUNK_SIZE);
    2742:	33 20       	and	r3, r3
    2744:	29 f0       	breq	.+10     	; 0x2750 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x5a>
    2746:	80 e1       	ldi	r24, 0x10	; 16
    2748:	90 e0       	ldi	r25, 0x00	; 0
    274a:	0e 94 74 1e 	call	0x3ce8	; 0x3ce8 <malloc>
    274e:	4c 01       	movw	r8, r24
    if (useProgMem) progBuffer = (uint8_t *)malloc(MPU6050_DMP_MEMORY_CHUNK_SIZE);
    2750:	ee 20       	and	r14, r14
    2752:	29 f0       	breq	.+10     	; 0x275e <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x68>
    2754:	80 e1       	ldi	r24, 0x10	; 16
    2756:	90 e0       	ldi	r25, 0x00	; 0
    2758:	0e 94 74 1e 	call	0x3ce8	; 0x3ce8 <malloc>
    275c:	6c 01       	movw	r12, r24
    275e:	1c 82       	std	Y+4, r1	; 0x04
    2760:	1b 82       	std	Y+3, r1	; 0x03
    2762:	7b c0       	rjmp	.+246    	; 0x285a <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x164>
    for (i = 0; i < dataSize;) {
        // determine correct chunk size according to bank position and data size
        chunkSize = MPU6050_DMP_MEMORY_CHUNK_SIZE;

        // make sure we don't go past the data size
        if (i + chunkSize > dataSize) chunkSize = dataSize - i;
    2764:	8b 81       	ldd	r24, Y+3	; 0x03
    2766:	9c 81       	ldd	r25, Y+4	; 0x04
    2768:	40 96       	adiw	r24, 0x10	; 16
    276a:	48 16       	cp	r4, r24
    276c:	59 06       	cpc	r5, r25
    276e:	18 f0       	brcs	.+6      	; 0x2776 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x80>
    2770:	e0 e1       	ldi	r30, 0x10	; 16
    2772:	fe 2e       	mov	r15, r30
    2774:	03 c0       	rjmp	.+6      	; 0x277c <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x86>
    2776:	f4 2c       	mov	r15, r4
    2778:	8b 81       	ldd	r24, Y+3	; 0x03
    277a:	f8 1a       	sub	r15, r24

        // make sure this chunk doesn't go past the bank boundary (256 bytes)
        if (chunkSize > 256 - address) chunkSize = 256 - address;
    277c:	2f 2d       	mov	r18, r15
    277e:	30 e0       	ldi	r19, 0x00	; 0
    2780:	80 e0       	ldi	r24, 0x00	; 0
    2782:	91 e0       	ldi	r25, 0x01	; 1
    2784:	87 19       	sub	r24, r7
    2786:	91 09       	sbc	r25, r1
    2788:	82 17       	cp	r24, r18
    278a:	93 07       	cpc	r25, r19
    278c:	14 f4       	brge	.+4      	; 0x2792 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x9c>
    278e:	f7 2c       	mov	r15, r7
    2790:	f1 94       	neg	r15
    2792:	e9 81       	ldd	r30, Y+1	; 0x01
    2794:	fa 81       	ldd	r31, Y+2	; 0x02
    2796:	ab 81       	ldd	r26, Y+3	; 0x03
    2798:	bc 81       	ldd	r27, Y+4	; 0x04
    279a:	ea 0f       	add	r30, r26
    279c:	fb 1f       	adc	r31, r27
        
        if (useProgMem) {
    279e:	ee 20       	and	r14, r14
    27a0:	89 f0       	breq	.+34     	; 0x27c4 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0xce>
    27a2:	af 01       	movw	r20, r30
    27a4:	20 e0       	ldi	r18, 0x00	; 0
    27a6:	30 e0       	ldi	r19, 0x00	; 0
    27a8:	0a c0       	rjmp	.+20     	; 0x27be <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0xc8>
            // write the chunk of data as specified
            for (j = 0; j < chunkSize; j++) progBuffer[j] = pgm_read_byte(data + i + j);
    27aa:	fa 01       	movw	r30, r20
    27ac:	84 91       	lpm	r24, Z+
    27ae:	f6 01       	movw	r30, r12
    27b0:	e2 0f       	add	r30, r18
    27b2:	f3 1f       	adc	r31, r19
    27b4:	80 83       	st	Z, r24
    27b6:	2f 5f       	subi	r18, 0xFF	; 255
    27b8:	3f 4f       	sbci	r19, 0xFF	; 255
    27ba:	4f 5f       	subi	r20, 0xFF	; 255
    27bc:	5f 4f       	sbci	r21, 0xFF	; 255
    27be:	2f 15       	cp	r18, r15
    27c0:	a0 f3       	brcs	.-24     	; 0x27aa <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0xb4>
    27c2:	01 c0       	rjmp	.+2      	; 0x27c6 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0xd0>
        } else {
            // write the chunk of data as specified
            progBuffer = (uint8_t *)data + i;
    27c4:	6f 01       	movw	r12, r30
        }

        I2Cdev::writeBytes(devAddr, MPU6050_RA_MEM_R_W, chunkSize, progBuffer);
    27c6:	d5 01       	movw	r26, r10
    27c8:	8c 91       	ld	r24, X
    27ca:	6f e6       	ldi	r22, 0x6F	; 111
    27cc:	4f 2d       	mov	r20, r15
    27ce:	96 01       	movw	r18, r12
    27d0:	0e 94 df 20 	call	0x41be	; 0x41be <_ZN6I2Cdev10writeBytesEhhhPh>

        // verify data if needed
        if (verify && verifyBuffer) {
    27d4:	33 20       	and	r3, r3
    27d6:	51 f1       	breq	.+84     	; 0x282c <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x136>
    27d8:	81 14       	cp	r8, r1
    27da:	91 04       	cpc	r9, r1
    27dc:	39 f1       	breq	.+78     	; 0x282c <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x136>
            setMemoryBank(bank);
    27de:	c5 01       	movw	r24, r10
    27e0:	66 2d       	mov	r22, r6
    27e2:	40 e0       	ldi	r20, 0x00	; 0
    27e4:	20 e0       	ldi	r18, 0x00	; 0
    27e6:	0e 94 77 12 	call	0x24ee	; 0x24ee <_ZN7MPU605013setMemoryBankEhbb>
            setMemoryStartAddress(address);
    27ea:	c5 01       	movw	r24, r10
    27ec:	67 2d       	mov	r22, r7
    27ee:	0e 94 70 12 	call	0x24e0	; 0x24e0 <_ZN7MPU605021setMemoryStartAddressEh>
            I2Cdev::readBytes(devAddr, MPU6050_RA_MEM_R_W, chunkSize, verifyBuffer);
    27f2:	00 91 7a 03 	lds	r16, 0x037A
    27f6:	10 91 7b 03 	lds	r17, 0x037B
    27fa:	f5 01       	movw	r30, r10
    27fc:	80 81       	ld	r24, Z
    27fe:	6f e6       	ldi	r22, 0x6F	; 111
    2800:	4f 2d       	mov	r20, r15
    2802:	94 01       	movw	r18, r8
    2804:	0e 94 22 21 	call	0x4244	; 0x4244 <_ZN6I2Cdev9readBytesEhhhPhj>
            if (memcmp(progBuffer, verifyBuffer, chunkSize) != 0) {
    2808:	c6 01       	movw	r24, r12
    280a:	b4 01       	movw	r22, r8
    280c:	4f 2d       	mov	r20, r15
    280e:	50 e0       	ldi	r21, 0x00	; 0
    2810:	0e 94 85 05 	call	0xb0a	; 0xb0a <memcmp>
    2814:	00 97       	sbiw	r24, 0x00	; 0
    2816:	51 f0       	breq	.+20     	; 0x282c <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x136>
                    Serial.print(" 0x");
                    if (verifyBuffer[i + j] < 16) Serial.print("0");
                    Serial.print(verifyBuffer[i + j], HEX);
                }
                Serial.print("\n");*/
                free(verifyBuffer);
    2818:	c4 01       	movw	r24, r8
    281a:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <free>
                if (useProgMem) free(progBuffer);
    281e:	ee 20       	and	r14, r14
    2820:	19 f0       	breq	.+6      	; 0x2828 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x132>
    2822:	c6 01       	movw	r24, r12
    2824:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <free>
    2828:	80 e0       	ldi	r24, 0x00	; 0
    282a:	28 c0       	rjmp	.+80     	; 0x287c <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x186>
                return false; // uh oh.
            }
        }

        // increase byte index by [chunkSize]
        i += chunkSize;
    282c:	8b 81       	ldd	r24, Y+3	; 0x03
    282e:	9c 81       	ldd	r25, Y+4	; 0x04
    2830:	8f 0d       	add	r24, r15
    2832:	91 1d       	adc	r25, r1
    2834:	9c 83       	std	Y+4, r25	; 0x04
    2836:	8b 83       	std	Y+3, r24	; 0x03

        // uint8_t automatically wraps to 0 at 256
        address += chunkSize;
    2838:	7f 0c       	add	r7, r15

        // if we aren't done, update bank (if necessary) and address
        if (i < dataSize) {
    283a:	84 15       	cp	r24, r4
    283c:	95 05       	cpc	r25, r5
    283e:	68 f4       	brcc	.+26     	; 0x285a <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x164>
            if (address == 0) bank++;
    2840:	77 20       	and	r7, r7
    2842:	09 f4       	brne	.+2      	; 0x2846 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x150>
    2844:	63 94       	inc	r6
            setMemoryBank(bank);
    2846:	c5 01       	movw	r24, r10
    2848:	66 2d       	mov	r22, r6
    284a:	40 e0       	ldi	r20, 0x00	; 0
    284c:	20 e0       	ldi	r18, 0x00	; 0
    284e:	0e 94 77 12 	call	0x24ee	; 0x24ee <_ZN7MPU605013setMemoryBankEhbb>
            setMemoryStartAddress(address);
    2852:	c5 01       	movw	r24, r10
    2854:	67 2d       	mov	r22, r7
    2856:	0e 94 70 12 	call	0x24e0	; 0x24e0 <_ZN7MPU605021setMemoryStartAddressEh>
    uint8_t *progBuffer;
    uint16_t i;
    uint8_t j;
    if (verify) verifyBuffer = (uint8_t *)malloc(MPU6050_DMP_MEMORY_CHUNK_SIZE);
    if (useProgMem) progBuffer = (uint8_t *)malloc(MPU6050_DMP_MEMORY_CHUNK_SIZE);
    for (i = 0; i < dataSize;) {
    285a:	ab 81       	ldd	r26, Y+3	; 0x03
    285c:	bc 81       	ldd	r27, Y+4	; 0x04
    285e:	a4 15       	cp	r26, r4
    2860:	b5 05       	cpc	r27, r5
    2862:	08 f4       	brcc	.+2      	; 0x2866 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x170>
    2864:	7f cf       	rjmp	.-258    	; 0x2764 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x6e>
            if (address == 0) bank++;
            setMemoryBank(bank);
            setMemoryStartAddress(address);
        }
    }
    if (verify) free(verifyBuffer);
    2866:	33 20       	and	r3, r3
    2868:	19 f0       	breq	.+6      	; 0x2870 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x17a>
    286a:	c4 01       	movw	r24, r8
    286c:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <free>
    if (useProgMem) free(progBuffer);
    2870:	ee 20       	and	r14, r14
    2872:	19 f0       	breq	.+6      	; 0x287a <_ZN7MPU605016writeMemoryBlockEPKhjhhbb+0x184>
    2874:	c6 01       	movw	r24, r12
    2876:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <free>
    287a:	81 e0       	ldi	r24, 0x01	; 1
    return true;
}
    287c:	0f 90       	pop	r0
    287e:	0f 90       	pop	r0
    2880:	0f 90       	pop	r0
    2882:	0f 90       	pop	r0
    2884:	cf 91       	pop	r28
    2886:	df 91       	pop	r29
    2888:	1f 91       	pop	r17
    288a:	0f 91       	pop	r16
    288c:	ff 90       	pop	r15
    288e:	ef 90       	pop	r14
    2890:	df 90       	pop	r13
    2892:	cf 90       	pop	r12
    2894:	bf 90       	pop	r11
    2896:	af 90       	pop	r10
    2898:	9f 90       	pop	r9
    289a:	8f 90       	pop	r8
    289c:	7f 90       	pop	r7
    289e:	6f 90       	pop	r6
    28a0:	5f 90       	pop	r5
    28a2:	4f 90       	pop	r4
    28a4:	3f 90       	pop	r3
    28a6:	08 95       	ret

000028a8 <_ZN7MPU605024writeDMPConfigurationSetEPKhjb>:
bool MPU6050::writeProgMemoryBlock(const uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address, bool verify) {
    return writeMemoryBlock(data, dataSize, bank, address, verify, true);
}
bool MPU6050::writeDMPConfigurationSet(const uint8_t *data, uint16_t dataSize, bool useProgMem) {
    28a8:	2f 92       	push	r2
    28aa:	3f 92       	push	r3
    28ac:	4f 92       	push	r4
    28ae:	5f 92       	push	r5
    28b0:	6f 92       	push	r6
    28b2:	7f 92       	push	r7
    28b4:	8f 92       	push	r8
    28b6:	9f 92       	push	r9
    28b8:	af 92       	push	r10
    28ba:	bf 92       	push	r11
    28bc:	cf 92       	push	r12
    28be:	ef 92       	push	r14
    28c0:	ff 92       	push	r15
    28c2:	0f 93       	push	r16
    28c4:	1f 93       	push	r17
    28c6:	cf 93       	push	r28
    28c8:	df 93       	push	r29
    28ca:	2c 01       	movw	r4, r24
    28cc:	4b 01       	movw	r8, r22
    28ce:	1a 01       	movw	r2, r20
    28d0:	f2 2e       	mov	r15, r18
    uint8_t *progBuffer, success, special;
    uint16_t i, j;
    if (useProgMem) {
    28d2:	22 23       	and	r18, r18
    28d4:	09 f4       	brne	.+2      	; 0x28d8 <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x30>
    28d6:	7c c0       	rjmp	.+248    	; 0x29d0 <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x128>
        progBuffer = (uint8_t *)malloc(8); // assume 8-byte blocks, realloc later if necessary
    28d8:	88 e0       	ldi	r24, 0x08	; 8
    28da:	90 e0       	ldi	r25, 0x00	; 0
    28dc:	0e 94 74 1e 	call	0x3ce8	; 0x3ce8 <malloc>
    28e0:	5c 01       	movw	r10, r24
    28e2:	76 c0       	rjmp	.+236    	; 0x29d0 <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x128>
    28e4:	ae 01       	movw	r20, r28
    28e6:	4f 5f       	subi	r20, 0xFF	; 255
    28e8:	5f 4f       	sbci	r21, 0xFF	; 255
    28ea:	f4 01       	movw	r30, r8
    28ec:	ec 0f       	add	r30, r28
    28ee:	fd 1f       	adc	r31, r29

    // config set data is a long string of blocks with the following structure:
    // [bank] [offset] [length] [byte[0], byte[1], ..., byte[length]]
    uint8_t bank, offset, length;
    for (i = 0; i < dataSize;) {
        if (useProgMem) {
    28f0:	ff 20       	and	r15, r15
    28f2:	91 f0       	breq	.+36     	; 0x2918 <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x70>
            bank = pgm_read_byte(data + i++);
    28f4:	84 91       	lpm	r24, Z+
            offset = pgm_read_byte(data + i++);
    28f6:	ba 01       	movw	r22, r20
    28f8:	6f 5f       	subi	r22, 0xFF	; 255
    28fa:	7f 4f       	sbci	r23, 0xFF	; 255
    28fc:	48 0d       	add	r20, r8
    28fe:	59 1d       	adc	r21, r9
    2900:	fa 01       	movw	r30, r20
    2902:	94 91       	lpm	r25, Z+
            length = pgm_read_byte(data + i++);
    2904:	eb 01       	movw	r28, r22
    2906:	21 96       	adiw	r28, 0x01	; 1
    2908:	68 0d       	add	r22, r8
    290a:	79 1d       	adc	r23, r9
    290c:	fb 01       	movw	r30, r22
    290e:	64 91       	lpm	r22, Z+
    2910:	e8 2e       	mov	r14, r24
    2912:	09 2f       	mov	r16, r25
    2914:	16 2f       	mov	r17, r22
    2916:	0d c0       	rjmp	.+26     	; 0x2932 <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x8a>
        } else {
            bank = data[i++];
    2918:	e0 80       	ld	r14, Z
            offset = data[i++];
    291a:	f4 01       	movw	r30, r8
    291c:	e4 0f       	add	r30, r20
    291e:	f5 1f       	adc	r31, r21
    2920:	00 81       	ld	r16, Z
    2922:	ca 01       	movw	r24, r20
    2924:	01 96       	adiw	r24, 0x01	; 1
            length = data[i++];
    2926:	f4 01       	movw	r30, r8
    2928:	e8 0f       	add	r30, r24
    292a:	f9 1f       	adc	r31, r25
    292c:	10 81       	ld	r17, Z
    292e:	ec 01       	movw	r28, r24
    2930:	21 96       	adiw	r28, 0x01	; 1
        }

        // write data or perform special action
        if (length > 0) {
    2932:	11 23       	and	r17, r17
    2934:	89 f1       	breq	.+98     	; 0x2998 <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0xf0>
            Serial.print(bank);
            Serial.print(", offset ");
            Serial.print(offset);
            Serial.print(", length=");
            Serial.println(length);*/
            if (useProgMem) {
    2936:	ff 20       	and	r15, r15
    2938:	f1 f0       	breq	.+60     	; 0x2976 <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0xce>
                if (sizeof(progBuffer) < length) progBuffer = (uint8_t *)realloc(progBuffer, length);
    293a:	13 30       	cpi	r17, 0x03	; 3
    293c:	30 f0       	brcs	.+12     	; 0x294a <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0xa2>
    293e:	c5 01       	movw	r24, r10
    2940:	61 2f       	mov	r22, r17
    2942:	70 e0       	ldi	r23, 0x00	; 0
    2944:	0e 94 a9 1f 	call	0x3f52	; 0x3f52 <realloc>
    2948:	5c 01       	movw	r10, r24
    294a:	a4 01       	movw	r20, r8
    294c:	4c 0f       	add	r20, r28
    294e:	5d 1f       	adc	r21, r29
    2950:	20 e0       	ldi	r18, 0x00	; 0
    2952:	30 e0       	ldi	r19, 0x00	; 0
                for (j = 0; j < length; j++) progBuffer[j] = pgm_read_byte(data + i + j);
    2954:	61 2f       	mov	r22, r17
    2956:	70 e0       	ldi	r23, 0x00	; 0
    2958:	0a c0       	rjmp	.+20     	; 0x296e <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0xc6>
    295a:	fa 01       	movw	r30, r20
    295c:	84 91       	lpm	r24, Z+
    295e:	f5 01       	movw	r30, r10
    2960:	e2 0f       	add	r30, r18
    2962:	f3 1f       	adc	r31, r19
    2964:	80 83       	st	Z, r24
    2966:	2f 5f       	subi	r18, 0xFF	; 255
    2968:	3f 4f       	sbci	r19, 0xFF	; 255
    296a:	4f 5f       	subi	r20, 0xFF	; 255
    296c:	5f 4f       	sbci	r21, 0xFF	; 255
    296e:	26 17       	cp	r18, r22
    2970:	37 07       	cpc	r19, r23
    2972:	98 f3       	brcs	.-26     	; 0x295a <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0xb2>
    2974:	03 c0       	rjmp	.+6      	; 0x297c <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0xd4>
            } else {
                progBuffer = (uint8_t *)data + i;
    2976:	54 01       	movw	r10, r8
    2978:	ac 0e       	add	r10, r28
    297a:	bd 1e       	adc	r11, r29
            }
            success = writeMemoryBlock(progBuffer, length, bank, offset, true);
    297c:	61 2e       	mov	r6, r17
    297e:	77 24       	eor	r7, r7
    2980:	c2 01       	movw	r24, r4
    2982:	b5 01       	movw	r22, r10
    2984:	a3 01       	movw	r20, r6
    2986:	2e 2d       	mov	r18, r14
    2988:	ee 24       	eor	r14, r14
    298a:	e3 94       	inc	r14
    298c:	cc 24       	eor	r12, r12
    298e:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb>
                // unknown special command
                success = false;
            }
        }
        
        if (!success) {
    2992:	88 23       	and	r24, r24
    2994:	01 f5       	brne	.+64     	; 0x29d6 <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x12e>
    2996:	15 c0       	rjmp	.+42     	; 0x29c2 <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x11a>
    2998:	f4 01       	movw	r30, r8
    299a:	ec 0f       	add	r30, r28
    299c:	fd 1f       	adc	r31, r29
    299e:	ce 01       	movw	r24, r28
    29a0:	01 96       	adiw	r24, 0x01	; 1
            // special instruction
            // NOTE: this kind of behavior (what and when to do certain things)
            // is totally undocumented. This code is in here based on observed
            // behavior only, and exactly why (or even whether) it has to be here
            // is anybody's guess for now.
            if (useProgMem) {
    29a2:	ff 20       	and	r15, r15
    29a4:	19 f0       	breq	.+6      	; 0x29ac <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x104>
                special = pgm_read_byte(data + i++);
    29a6:	ec 01       	movw	r28, r24
    29a8:	24 91       	lpm	r18, Z+
    29aa:	02 c0       	rjmp	.+4      	; 0x29b0 <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x108>
            } else {
                special = data[i++];
    29ac:	20 81       	ld	r18, Z
    29ae:	ec 01       	movw	r28, r24
            }
            /*Serial.print("Special command code ");
            Serial.print(special, HEX);
            Serial.println(" found...");*/
            if (special == 0x01) {
    29b0:	21 30       	cpi	r18, 0x01	; 1
    29b2:	39 f4       	brne	.+14     	; 0x29c2 <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x11a>
                // enable DMP-related interrupts
                
                //setIntZeroMotionEnabled(true);
                //setIntFIFOBufferOverflowEnabled(true);
                //setIntDMPEnabled(true);
                I2Cdev::writeByte(devAddr, MPU6050_RA_INT_ENABLE, 0x32);  // single operation
    29b4:	f2 01       	movw	r30, r4
    29b6:	80 81       	ld	r24, Z
    29b8:	68 e3       	ldi	r22, 0x38	; 56
    29ba:	42 e3       	ldi	r20, 0x32	; 50
    29bc:	0e 94 12 21 	call	0x4224	; 0x4224 <_ZN6I2Cdev9writeByteEhhh>
    29c0:	0c c0       	rjmp	.+24     	; 0x29da <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x132>
                success = false;
            }
        }
        
        if (!success) {
            if (useProgMem) free(progBuffer);
    29c2:	ff 20       	and	r15, r15
    29c4:	19 f0       	breq	.+6      	; 0x29cc <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x124>
    29c6:	c5 01       	movw	r24, r10
    29c8:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <free>
    29cc:	80 e0       	ldi	r24, 0x00	; 0
    29ce:	0f c0       	rjmp	.+30     	; 0x29ee <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x146>
    29d0:	c0 e0       	ldi	r28, 0x00	; 0
    29d2:	d0 e0       	ldi	r29, 0x00	; 0
    29d4:	02 c0       	rjmp	.+4      	; 0x29da <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x132>
                for (j = 0; j < length; j++) progBuffer[j] = pgm_read_byte(data + i + j);
            } else {
                progBuffer = (uint8_t *)data + i;
            }
            success = writeMemoryBlock(progBuffer, length, bank, offset, true);
            i += length;
    29d6:	c6 0d       	add	r28, r6
    29d8:	d7 1d       	adc	r29, r7
    }

    // config set data is a long string of blocks with the following structure:
    // [bank] [offset] [length] [byte[0], byte[1], ..., byte[length]]
    uint8_t bank, offset, length;
    for (i = 0; i < dataSize;) {
    29da:	c2 15       	cp	r28, r2
    29dc:	d3 05       	cpc	r29, r3
    29de:	08 f4       	brcc	.+2      	; 0x29e2 <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x13a>
    29e0:	81 cf       	rjmp	.-254    	; 0x28e4 <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x3c>
        if (!success) {
            if (useProgMem) free(progBuffer);
            return false; // uh oh
        }
    }
    if (useProgMem) free(progBuffer);
    29e2:	ff 20       	and	r15, r15
    29e4:	19 f0       	breq	.+6      	; 0x29ec <_ZN7MPU605024writeDMPConfigurationSetEPKhjb+0x144>
    29e6:	c5 01       	movw	r24, r10
    29e8:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <free>
    29ec:	81 e0       	ldi	r24, 0x01	; 1
    return true;
}
    29ee:	df 91       	pop	r29
    29f0:	cf 91       	pop	r28
    29f2:	1f 91       	pop	r17
    29f4:	0f 91       	pop	r16
    29f6:	ff 90       	pop	r15
    29f8:	ef 90       	pop	r14
    29fa:	cf 90       	pop	r12
    29fc:	bf 90       	pop	r11
    29fe:	af 90       	pop	r10
    2a00:	9f 90       	pop	r9
    2a02:	8f 90       	pop	r8
    2a04:	7f 90       	pop	r7
    2a06:	6f 90       	pop	r6
    2a08:	5f 90       	pop	r5
    2a0a:	4f 90       	pop	r4
    2a0c:	3f 90       	pop	r3
    2a0e:	2f 90       	pop	r2
    2a10:	08 95       	ret

00002a12 <_ZN7MPU605028writeProgDMPConfigurationSetEPKhj>:
bool MPU6050::writeProgDMPConfigurationSet(const uint8_t *data, uint16_t dataSize) {
    return writeDMPConfigurationSet(data, dataSize, true);
    2a12:	21 e0       	ldi	r18, 0x01	; 1
    2a14:	0e 94 54 14 	call	0x28a8	; 0x28a8 <_ZN7MPU605024writeDMPConfigurationSetEPKhjb>
}
    2a18:	08 95       	ret

00002a1a <_ZN7MPU605020writeProgMemoryBlockEPKhjhhb>:
    }
    if (verify) free(verifyBuffer);
    if (useProgMem) free(progBuffer);
    return true;
}
bool MPU6050::writeProgMemoryBlock(const uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address, bool verify) {
    2a1a:	cf 92       	push	r12
    2a1c:	ef 92       	push	r14
    2a1e:	0f 93       	push	r16
    return writeMemoryBlock(data, dataSize, bank, address, verify, true);
    2a20:	cc 24       	eor	r12, r12
    2a22:	c3 94       	inc	r12
    2a24:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <_ZN7MPU605016writeMemoryBlockEPKhjhhbb>
}
    2a28:	0f 91       	pop	r16
    2a2a:	ef 90       	pop	r14
    2a2c:	cf 90       	pop	r12
    2a2e:	08 95       	ret

00002a30 <_ZN7MPU60508resetDMPEv>:
    return buffer[0];
}
void MPU6050::setDMPEnabled(bool enabled) {
    I2Cdev::writeBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_DMP_EN_BIT, enabled);
}
void MPU6050::resetDMP() {
    2a30:	fc 01       	movw	r30, r24
    I2Cdev::writeBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_DMP_RESET_BIT, true);
    2a32:	80 81       	ld	r24, Z
    2a34:	6a e6       	ldi	r22, 0x6A	; 106
    2a36:	43 e0       	ldi	r20, 0x03	; 3
    2a38:	21 e0       	ldi	r18, 0x01	; 1
    2a3a:	0e 94 2d 22 	call	0x445a	; 0x445a <_ZN6I2Cdev8writeBitEhhhh>
}
    2a3e:	08 95       	ret

00002a40 <_ZN7MPU605013setDMPEnabledEb>:

bool MPU6050::getDMPEnabled() {
    I2Cdev::readBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_DMP_EN_BIT, buffer);
    return buffer[0];
}
void MPU6050::setDMPEnabled(bool enabled) {
    2a40:	fc 01       	movw	r30, r24
    2a42:	26 2f       	mov	r18, r22
    I2Cdev::writeBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_DMP_EN_BIT, enabled);
    2a44:	80 81       	ld	r24, Z
    2a46:	6a e6       	ldi	r22, 0x6A	; 106
    2a48:	47 e0       	ldi	r20, 0x07	; 7
    2a4a:	0e 94 2d 22 	call	0x445a	; 0x445a <_ZN6I2Cdev8writeBitEhhhh>
}
    2a4e:	08 95       	ret

00002a50 <_ZN7MPU605015setOTPBankValidEb>:

uint8_t MPU6050::getOTPBankValid() {
    I2Cdev::readBit(devAddr, MPU6050_RA_XG_OFFS_TC, MPU6050_TC_OTP_BNK_VLD_BIT, buffer);
    return buffer[0];
}
void MPU6050::setOTPBankValid(bool enabled) {
    2a50:	fc 01       	movw	r30, r24
    2a52:	26 2f       	mov	r18, r22
    I2Cdev::writeBit(devAddr, MPU6050_RA_XG_OFFS_TC, MPU6050_TC_OTP_BNK_VLD_BIT, enabled);
    2a54:	80 81       	ld	r24, Z
    2a56:	60 e0       	ldi	r22, 0x00	; 0
    2a58:	40 e0       	ldi	r20, 0x00	; 0
    2a5a:	0e 94 2d 22 	call	0x445a	; 0x445a <_ZN6I2Cdev8writeBitEhhhh>
}
    2a5e:	08 95       	ret

00002a60 <_ZN7MPU605015setSleepEnabledEb>:
 * @param enabled New sleep mode enabled status
 * @see getSleepEnabled()
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_SLEEP_BIT
 */
void MPU6050::setSleepEnabled(bool enabled) {
    2a60:	fc 01       	movw	r30, r24
    2a62:	26 2f       	mov	r18, r22
    I2Cdev::writeBit(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, enabled);
    2a64:	80 81       	ld	r24, Z
    2a66:	6b e6       	ldi	r22, 0x6B	; 107
    2a68:	46 e0       	ldi	r20, 0x06	; 6
    2a6a:	0e 94 2d 22 	call	0x445a	; 0x445a <_ZN6I2Cdev8writeBitEhhhh>
}
    2a6e:	08 95       	ret

00002a70 <_ZN7MPU60505resetEv>:
/** Trigger a full device reset.
 * A small delay of ~50ms may be desirable after triggering a reset.
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_DEVICE_RESET_BIT
 */
void MPU6050::reset() {
    2a70:	fc 01       	movw	r30, r24
    I2Cdev::writeBit(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_DEVICE_RESET_BIT, true);
    2a72:	80 81       	ld	r24, Z
    2a74:	6b e6       	ldi	r22, 0x6B	; 107
    2a76:	47 e0       	ldi	r20, 0x07	; 7
    2a78:	21 e0       	ldi	r18, 0x01	; 1
    2a7a:	0e 94 2d 22 	call	0x445a	; 0x445a <_ZN6I2Cdev8writeBitEhhhh>
}
    2a7e:	08 95       	ret

00002a80 <_ZN7MPU605014resetI2CMasterEv>:
 * This bit resets the I2C Master when set to 1 while I2C_MST_EN equals 0.
 * This bit automatically clears to 0 after the reset has been triggered.
 * @see MPU6050_RA_USER_CTRL
 * @see MPU6050_USERCTRL_I2C_MST_RESET_BIT
 */
void MPU6050::resetI2CMaster() {
    2a80:	fc 01       	movw	r30, r24
    I2Cdev::writeBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_I2C_MST_RESET_BIT, true);
    2a82:	80 81       	ld	r24, Z
    2a84:	6a e6       	ldi	r22, 0x6A	; 106
    2a86:	41 e0       	ldi	r20, 0x01	; 1
    2a88:	21 e0       	ldi	r18, 0x01	; 1
    2a8a:	0e 94 2d 22 	call	0x445a	; 0x445a <_ZN6I2Cdev8writeBitEhhhh>
}
    2a8e:	08 95       	ret

00002a90 <_ZN7MPU60509resetFIFOEv>:
 * This bit resets the FIFO buffer when set to 1 while FIFO_EN equals 0. This
 * bit automatically clears to 0 after the reset has been triggered.
 * @see MPU6050_RA_USER_CTRL
 * @see MPU6050_USERCTRL_FIFO_RESET_BIT
 */
void MPU6050::resetFIFO() {
    2a90:	fc 01       	movw	r30, r24
    I2Cdev::writeBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_FIFO_RESET_BIT, true);
    2a92:	80 81       	ld	r24, Z
    2a94:	6a e6       	ldi	r22, 0x6A	; 106
    2a96:	42 e0       	ldi	r20, 0x02	; 2
    2a98:	21 e0       	ldi	r18, 0x01	; 1
    2a9a:	0e 94 2d 22 	call	0x445a	; 0x445a <_ZN6I2Cdev8writeBitEhhhh>
}
    2a9e:	08 95       	ret

00002aa0 <_ZN7MPU605023setI2CMasterModeEnabledEb>:
 * @param enabled New I2C Master Mode enabled status
 * @see getI2CMasterModeEnabled()
 * @see MPU6050_RA_USER_CTRL
 * @see MPU6050_USERCTRL_I2C_MST_EN_BIT
 */
void MPU6050::setI2CMasterModeEnabled(bool enabled) {
    2aa0:	fc 01       	movw	r30, r24
    2aa2:	26 2f       	mov	r18, r22
    I2Cdev::writeBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_I2C_MST_EN_BIT, enabled);
    2aa4:	80 81       	ld	r24, Z
    2aa6:	6a e6       	ldi	r22, 0x6A	; 106
    2aa8:	45 e0       	ldi	r20, 0x05	; 5
    2aaa:	0e 94 2d 22 	call	0x445a	; 0x445a <_ZN6I2Cdev8writeBitEhhhh>
}
    2aae:	08 95       	ret

00002ab0 <_ZN7MPU605014setFIFOEnabledEb>:
 * @param enabled New FIFO enabled status
 * @see getFIFOEnabled()
 * @see MPU6050_RA_USER_CTRL
 * @see MPU6050_USERCTRL_FIFO_EN_BIT
 */
void MPU6050::setFIFOEnabled(bool enabled) {
    2ab0:	fc 01       	movw	r30, r24
    2ab2:	26 2f       	mov	r18, r22
    I2Cdev::writeBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_FIFO_EN_BIT, enabled);
    2ab4:	80 81       	ld	r24, Z
    2ab6:	6a e6       	ldi	r22, 0x6A	; 106
    2ab8:	46 e0       	ldi	r20, 0x06	; 6
    2aba:	0e 94 2d 22 	call	0x445a	; 0x445a <_ZN6I2Cdev8writeBitEhhhh>
}
    2abe:	08 95       	ret

00002ac0 <_ZN7MPU605015getOTPBankValidEv>:

// ======== UNDOCUMENTED/DMP REGISTERS/METHODS ========

// XG_OFFS_TC register

uint8_t MPU6050::getOTPBankValid() {
    2ac0:	ef 92       	push	r14
    2ac2:	ff 92       	push	r15
    2ac4:	0f 93       	push	r16
    2ac6:	1f 93       	push	r17
    2ac8:	7c 01       	movw	r14, r24
    I2Cdev::readBit(devAddr, MPU6050_RA_XG_OFFS_TC, MPU6050_TC_OTP_BNK_VLD_BIT, buffer);
    2aca:	9c 01       	movw	r18, r24
    2acc:	2f 5f       	subi	r18, 0xFF	; 255
    2ace:	3f 4f       	sbci	r19, 0xFF	; 255
    2ad0:	00 91 7a 03 	lds	r16, 0x037A
    2ad4:	10 91 7b 03 	lds	r17, 0x037B
    2ad8:	fc 01       	movw	r30, r24
    2ada:	80 81       	ld	r24, Z
    2adc:	60 e0       	ldi	r22, 0x00	; 0
    2ade:	40 e0       	ldi	r20, 0x00	; 0
    2ae0:	0e 94 a9 22 	call	0x4552	; 0x4552 <_ZN6I2Cdev7readBitEhhhPhj>
    return buffer[0];
}
    2ae4:	f7 01       	movw	r30, r14
    2ae6:	81 81       	ldd	r24, Z+1	; 0x01
    2ae8:	1f 91       	pop	r17
    2aea:	0f 91       	pop	r16
    2aec:	ff 90       	pop	r15
    2aee:	ef 90       	pop	r14
    2af0:	08 95       	ret

00002af2 <_ZN7MPU605018setZGyroOffsetUserEi>:

int16_t MPU6050::getZGyroOffsetUser() {
    I2Cdev::readBytes(devAddr, MPU6050_RA_ZG_OFFS_USRH, 2, buffer);
    return (((int16_t)buffer[0]) << 8) | buffer[1];
}
void MPU6050::setZGyroOffsetUser(int16_t offset) {
    2af2:	fc 01       	movw	r30, r24
    2af4:	ab 01       	movw	r20, r22
    I2Cdev::writeWord(devAddr, MPU6050_RA_ZG_OFFS_USRH, offset);
    2af6:	80 81       	ld	r24, Z
    2af8:	67 e1       	ldi	r22, 0x17	; 23
    2afa:	0e 94 cc 20 	call	0x4198	; 0x4198 <_ZN6I2Cdev9writeWordEhhj>
}
    2afe:	08 95       	ret

00002b00 <_ZN7MPU605018setYGyroOffsetUserEi>:

int16_t MPU6050::getYGyroOffsetUser() {
    I2Cdev::readBytes(devAddr, MPU6050_RA_YG_OFFS_USRH, 2, buffer);
    return (((int16_t)buffer[0]) << 8) | buffer[1];
}
void MPU6050::setYGyroOffsetUser(int16_t offset) {
    2b00:	fc 01       	movw	r30, r24
    2b02:	ab 01       	movw	r20, r22
    I2Cdev::writeWord(devAddr, MPU6050_RA_YG_OFFS_USRH, offset);
    2b04:	80 81       	ld	r24, Z
    2b06:	65 e1       	ldi	r22, 0x15	; 21
    2b08:	0e 94 cc 20 	call	0x4198	; 0x4198 <_ZN6I2Cdev9writeWordEhhj>
}
    2b0c:	08 95       	ret

00002b0e <_ZN7MPU605018setXGyroOffsetUserEi>:

int16_t MPU6050::getXGyroOffsetUser() {
    I2Cdev::readBytes(devAddr, MPU6050_RA_XG_OFFS_USRH, 2, buffer);
    return (((int16_t)buffer[0]) << 8) | buffer[1];
}
void MPU6050::setXGyroOffsetUser(int16_t offset) {
    2b0e:	fc 01       	movw	r30, r24
    2b10:	ab 01       	movw	r20, r22
    I2Cdev::writeWord(devAddr, MPU6050_RA_XG_OFFS_USRH, offset);
    2b12:	80 81       	ld	r24, Z
    2b14:	63 e1       	ldi	r22, 0x13	; 19
    2b16:	0e 94 cc 20 	call	0x4198	; 0x4198 <_ZN6I2Cdev9writeWordEhhj>
}
    2b1a:	08 95       	ret

00002b1c <_ZN7MPU605014setZGyroOffsetEa>:

int8_t MPU6050::getZGyroOffset() {
    I2Cdev::readBits(devAddr, MPU6050_RA_ZG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, buffer);
    return buffer[0];
}
void MPU6050::setZGyroOffset(int8_t offset) {
    2b1c:	0f 93       	push	r16
    2b1e:	fc 01       	movw	r30, r24
    2b20:	06 2f       	mov	r16, r22
    I2Cdev::writeBits(devAddr, MPU6050_RA_ZG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, offset);
    2b22:	80 81       	ld	r24, Z
    2b24:	62 e0       	ldi	r22, 0x02	; 2
    2b26:	46 e0       	ldi	r20, 0x06	; 6
    2b28:	26 e0       	ldi	r18, 0x06	; 6
    2b2a:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <_ZN6I2Cdev9writeBitsEhhhhh>
}
    2b2e:	0f 91       	pop	r16
    2b30:	08 95       	ret

00002b32 <_ZN7MPU605014setYGyroOffsetEa>:

int8_t MPU6050::getYGyroOffset() {
    I2Cdev::readBits(devAddr, MPU6050_RA_YG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, buffer);
    return buffer[0];
}
void MPU6050::setYGyroOffset(int8_t offset) {
    2b32:	0f 93       	push	r16
    2b34:	fc 01       	movw	r30, r24
    2b36:	06 2f       	mov	r16, r22
    I2Cdev::writeBits(devAddr, MPU6050_RA_YG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, offset);
    2b38:	80 81       	ld	r24, Z
    2b3a:	61 e0       	ldi	r22, 0x01	; 1
    2b3c:	46 e0       	ldi	r20, 0x06	; 6
    2b3e:	26 e0       	ldi	r18, 0x06	; 6
    2b40:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <_ZN6I2Cdev9writeBitsEhhhhh>
}
    2b44:	0f 91       	pop	r16
    2b46:	08 95       	ret

00002b48 <_ZN7MPU605014setXGyroOffsetEa>:
}
int8_t MPU6050::getXGyroOffset() {
    I2Cdev::readBits(devAddr, MPU6050_RA_XG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, buffer);
    return buffer[0];
}
void MPU6050::setXGyroOffset(int8_t offset) {
    2b48:	0f 93       	push	r16
    2b4a:	fc 01       	movw	r30, r24
    2b4c:	06 2f       	mov	r16, r22
    I2Cdev::writeBits(devAddr, MPU6050_RA_XG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, offset);
    2b4e:	80 81       	ld	r24, Z
    2b50:	60 e0       	ldi	r22, 0x00	; 0
    2b52:	46 e0       	ldi	r20, 0x06	; 6
    2b54:	26 e0       	ldi	r18, 0x06	; 6
    2b56:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <_ZN6I2Cdev9writeBitsEhhhhh>
}
    2b5a:	0f 91       	pop	r16
    2b5c:	08 95       	ret

00002b5e <_ZN7MPU605014setClockSourceEh>:
 * @see getClockSource()
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_CLKSEL_BIT
 * @see MPU6050_PWR1_CLKSEL_LENGTH
 */
void MPU6050::setClockSource(uint8_t source) {
    2b5e:	0f 93       	push	r16
    2b60:	fc 01       	movw	r30, r24
    2b62:	06 2f       	mov	r16, r22
    I2Cdev::writeBits(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, source);
    2b64:	80 81       	ld	r24, Z
    2b66:	6b e6       	ldi	r22, 0x6B	; 107
    2b68:	42 e0       	ldi	r20, 0x02	; 2
    2b6a:	23 e0       	ldi	r18, 0x03	; 3
    2b6c:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <_ZN6I2Cdev9writeBitsEhhhhh>
}
    2b70:	0f 91       	pop	r16
    2b72:	08 95       	ret

00002b74 <_ZN7MPU605022setFullScaleAccelRangeEh>:
}
/** Set full-scale accelerometer range.
 * @param range New full-scale accelerometer range setting
 * @see getFullScaleAccelRange()
 */
void MPU6050::setFullScaleAccelRange(uint8_t range) {
    2b74:	0f 93       	push	r16
    2b76:	fc 01       	movw	r30, r24
    2b78:	06 2f       	mov	r16, r22
    I2Cdev::writeBits(devAddr, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, range);
    2b7a:	80 81       	ld	r24, Z
    2b7c:	6c e1       	ldi	r22, 0x1C	; 28
    2b7e:	44 e0       	ldi	r20, 0x04	; 4
    2b80:	22 e0       	ldi	r18, 0x02	; 2
    2b82:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <_ZN6I2Cdev9writeBitsEhhhhh>
}
    2b86:	0f 91       	pop	r16
    2b88:	08 95       	ret

00002b8a <_ZN7MPU605021setFullScaleGyroRangeEh>:
 * @see MPU6050_GYRO_FS_250
 * @see MPU6050_RA_GYRO_CONFIG
 * @see MPU6050_GCONFIG_FS_SEL_BIT
 * @see MPU6050_GCONFIG_FS_SEL_LENGTH
 */
void MPU6050::setFullScaleGyroRange(uint8_t range) {
    2b8a:	0f 93       	push	r16
    2b8c:	fc 01       	movw	r30, r24
    2b8e:	06 2f       	mov	r16, r22
    I2Cdev::writeBits(devAddr, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, range);
    2b90:	80 81       	ld	r24, Z
    2b92:	6b e1       	ldi	r22, 0x1B	; 27
    2b94:	44 e0       	ldi	r20, 0x04	; 4
    2b96:	22 e0       	ldi	r18, 0x02	; 2
    2b98:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <_ZN6I2Cdev9writeBitsEhhhhh>
}
    2b9c:	0f 91       	pop	r16
    2b9e:	08 95       	ret

00002ba0 <_ZN7MPU605010initializeEv>:
 * after start-up). This function also sets both the accelerometer and the gyroscope
 * to their most sensitive settings, namely +/- 2g and +/- 250 degrees/sec, and sets
 * the clock source to use the X Gyro for reference, which is slightly better than
 * the default internal clock source.
 */
void MPU6050::initialize() {
    2ba0:	0f 93       	push	r16
    2ba2:	1f 93       	push	r17
    2ba4:	8c 01       	movw	r16, r24
    setClockSource(MPU6050_CLOCK_PLL_XGYRO);	//PLL with X Gyro reference
    2ba6:	61 e0       	ldi	r22, 0x01	; 1
    2ba8:	0e 94 af 15 	call	0x2b5e	; 0x2b5e <_ZN7MPU605014setClockSourceEh>
    setFullScaleGyroRange(MPU6050_GYRO_FS_250);		// 250 /s
    2bac:	c8 01       	movw	r24, r16
    2bae:	60 e0       	ldi	r22, 0x00	; 0
    2bb0:	0e 94 c5 15 	call	0x2b8a	; 0x2b8a <_ZN7MPU605021setFullScaleGyroRangeEh>
    setFullScaleAccelRange(MPU6050_ACCEL_FS_2);		// 2g
    2bb4:	c8 01       	movw	r24, r16
    2bb6:	60 e0       	ldi	r22, 0x00	; 0
    2bb8:	0e 94 ba 15 	call	0x2b74	; 0x2b74 <_ZN7MPU605022setFullScaleAccelRangeEh>
    setSleepEnabled(false); //Not Sleep mode // thanks to Jack Elston for pointing this one out!
    2bbc:	c8 01       	movw	r24, r16
    2bbe:	60 e0       	ldi	r22, 0x00	; 0
    2bc0:	0e 94 30 15 	call	0x2a60	; 0x2a60 <_ZN7MPU605015setSleepEnabledEb>
}
    2bc4:	1f 91       	pop	r17
    2bc6:	0f 91       	pop	r16
    2bc8:	08 95       	ret

00002bca <_ZN7MPU605011setDLPFModeEh>:
 * @see MPU6050_DLPF_BW_256
 * @see MPU6050_RA_CONFIG
 * @see MPU6050_CFG_DLPF_CFG_BIT
 * @see MPU6050_CFG_DLPF_CFG_LENGTH
 */
void MPU6050::setDLPFMode(uint8_t mode) {
    2bca:	0f 93       	push	r16
    2bcc:	fc 01       	movw	r30, r24
    2bce:	06 2f       	mov	r16, r22
    I2Cdev::writeBits(devAddr, MPU6050_RA_CONFIG, MPU6050_CFG_DLPF_CFG_BIT, MPU6050_CFG_DLPF_CFG_LENGTH, mode);
    2bd0:	80 81       	ld	r24, Z
    2bd2:	6a e1       	ldi	r22, 0x1A	; 26
    2bd4:	42 e0       	ldi	r20, 0x02	; 2
    2bd6:	23 e0       	ldi	r18, 0x03	; 3
    2bd8:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <_ZN6I2Cdev9writeBitsEhhhhh>
}
    2bdc:	0f 91       	pop	r16
    2bde:	08 95       	ret

00002be0 <_ZN7MPU605020setExternalFrameSyncEh>:
/** Set external FSYNC configuration.
 * @see getExternalFrameSync()
 * @see MPU6050_RA_CONFIG
 * @param sync New FSYNC configuration value
 */
void MPU6050::setExternalFrameSync(uint8_t sync) {
    2be0:	0f 93       	push	r16
    2be2:	fc 01       	movw	r30, r24
    2be4:	06 2f       	mov	r16, r22
    I2Cdev::writeBits(devAddr, MPU6050_RA_CONFIG, MPU6050_CFG_EXT_SYNC_SET_BIT, MPU6050_CFG_EXT_SYNC_SET_LENGTH, sync);
    2be6:	80 81       	ld	r24, Z
    2be8:	6a e1       	ldi	r22, 0x1A	; 26
    2bea:	45 e0       	ldi	r20, 0x05	; 5
    2bec:	23 e0       	ldi	r18, 0x03	; 3
    2bee:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <_ZN6I2Cdev9writeBitsEhhhhh>
}
    2bf2:	0f 91       	pop	r16
    2bf4:	08 95       	ret

00002bf6 <_ZN7MPU605014getZGyroOffsetEv>:
    I2Cdev::writeBits(devAddr, MPU6050_RA_YG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, offset);
}

// ZG_OFFS_TC register

int8_t MPU6050::getZGyroOffset() {
    2bf6:	cf 92       	push	r12
    2bf8:	df 92       	push	r13
    2bfa:	ef 92       	push	r14
    2bfc:	ff 92       	push	r15
    2bfe:	0f 93       	push	r16
    2c00:	1f 93       	push	r17
    2c02:	6c 01       	movw	r12, r24
    I2Cdev::readBits(devAddr, MPU6050_RA_ZG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, buffer);
    2c04:	8c 01       	movw	r16, r24
    2c06:	0f 5f       	subi	r16, 0xFF	; 255
    2c08:	1f 4f       	sbci	r17, 0xFF	; 255
    2c0a:	e0 90 7a 03 	lds	r14, 0x037A
    2c0e:	f0 90 7b 03 	lds	r15, 0x037B
    2c12:	fc 01       	movw	r30, r24
    2c14:	80 81       	ld	r24, Z
    2c16:	62 e0       	ldi	r22, 0x02	; 2
    2c18:	46 e0       	ldi	r20, 0x06	; 6
    2c1a:	26 e0       	ldi	r18, 0x06	; 6
    2c1c:	0e 94 67 22 	call	0x44ce	; 0x44ce <_ZN6I2Cdev8readBitsEhhhhPhj>
    return buffer[0];
}
    2c20:	f6 01       	movw	r30, r12
    2c22:	81 81       	ldd	r24, Z+1	; 0x01
    2c24:	1f 91       	pop	r17
    2c26:	0f 91       	pop	r16
    2c28:	ff 90       	pop	r15
    2c2a:	ef 90       	pop	r14
    2c2c:	df 90       	pop	r13
    2c2e:	cf 90       	pop	r12
    2c30:	08 95       	ret

00002c32 <_ZN7MPU605014getYGyroOffsetEv>:
    I2Cdev::writeBits(devAddr, MPU6050_RA_XG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, offset);
}

// YG_OFFS_TC register

int8_t MPU6050::getYGyroOffset() {
    2c32:	cf 92       	push	r12
    2c34:	df 92       	push	r13
    2c36:	ef 92       	push	r14
    2c38:	ff 92       	push	r15
    2c3a:	0f 93       	push	r16
    2c3c:	1f 93       	push	r17
    2c3e:	6c 01       	movw	r12, r24
    I2Cdev::readBits(devAddr, MPU6050_RA_YG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, buffer);
    2c40:	8c 01       	movw	r16, r24
    2c42:	0f 5f       	subi	r16, 0xFF	; 255
    2c44:	1f 4f       	sbci	r17, 0xFF	; 255
    2c46:	e0 90 7a 03 	lds	r14, 0x037A
    2c4a:	f0 90 7b 03 	lds	r15, 0x037B
    2c4e:	fc 01       	movw	r30, r24
    2c50:	80 81       	ld	r24, Z
    2c52:	61 e0       	ldi	r22, 0x01	; 1
    2c54:	46 e0       	ldi	r20, 0x06	; 6
    2c56:	26 e0       	ldi	r18, 0x06	; 6
    2c58:	0e 94 67 22 	call	0x44ce	; 0x44ce <_ZN6I2Cdev8readBitsEhhhhPhj>
    return buffer[0];
}
    2c5c:	f6 01       	movw	r30, r12
    2c5e:	81 81       	ldd	r24, Z+1	; 0x01
    2c60:	1f 91       	pop	r17
    2c62:	0f 91       	pop	r16
    2c64:	ff 90       	pop	r15
    2c66:	ef 90       	pop	r14
    2c68:	df 90       	pop	r13
    2c6a:	cf 90       	pop	r12
    2c6c:	08 95       	ret

00002c6e <_ZN7MPU605014getXGyroOffsetEv>:
    return buffer[0];
}
void MPU6050::setOTPBankValid(bool enabled) {
    I2Cdev::writeBit(devAddr, MPU6050_RA_XG_OFFS_TC, MPU6050_TC_OTP_BNK_VLD_BIT, enabled);
}
int8_t MPU6050::getXGyroOffset() {
    2c6e:	cf 92       	push	r12
    2c70:	df 92       	push	r13
    2c72:	ef 92       	push	r14
    2c74:	ff 92       	push	r15
    2c76:	0f 93       	push	r16
    2c78:	1f 93       	push	r17
    2c7a:	6c 01       	movw	r12, r24
    I2Cdev::readBits(devAddr, MPU6050_RA_XG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, buffer);
    2c7c:	8c 01       	movw	r16, r24
    2c7e:	0f 5f       	subi	r16, 0xFF	; 255
    2c80:	1f 4f       	sbci	r17, 0xFF	; 255
    2c82:	e0 90 7a 03 	lds	r14, 0x037A
    2c86:	f0 90 7b 03 	lds	r15, 0x037B
    2c8a:	fc 01       	movw	r30, r24
    2c8c:	80 81       	ld	r24, Z
    2c8e:	60 e0       	ldi	r22, 0x00	; 0
    2c90:	46 e0       	ldi	r20, 0x06	; 6
    2c92:	26 e0       	ldi	r18, 0x06	; 6
    2c94:	0e 94 67 22 	call	0x44ce	; 0x44ce <_ZN6I2Cdev8readBitsEhhhhPhj>
    return buffer[0];
}
    2c98:	f6 01       	movw	r30, r12
    2c9a:	81 81       	ldd	r24, Z+1	; 0x01
    2c9c:	1f 91       	pop	r17
    2c9e:	0f 91       	pop	r16
    2ca0:	ff 90       	pop	r15
    2ca2:	ef 90       	pop	r14
    2ca4:	df 90       	pop	r13
    2ca6:	cf 90       	pop	r12
    2ca8:	08 95       	ret

00002caa <_ZN7MPU605011getDeviceIDEv>:
 * @return Device ID (6 bits only! should be 0x34)
 * @see MPU6050_RA_WHO_AM_I
 * @see MPU6050_WHO_AM_I_BIT
 * @see MPU6050_WHO_AM_I_LENGTH
 */
uint8_t MPU6050::getDeviceID() {
    2caa:	cf 92       	push	r12
    2cac:	df 92       	push	r13
    2cae:	ef 92       	push	r14
    2cb0:	ff 92       	push	r15
    2cb2:	0f 93       	push	r16
    2cb4:	1f 93       	push	r17
    2cb6:	6c 01       	movw	r12, r24
    I2Cdev::readBits(devAddr, MPU6050_RA_WHO_AM_I, MPU6050_WHO_AM_I_BIT, MPU6050_WHO_AM_I_LENGTH, buffer);
    2cb8:	8c 01       	movw	r16, r24
    2cba:	0f 5f       	subi	r16, 0xFF	; 255
    2cbc:	1f 4f       	sbci	r17, 0xFF	; 255
    2cbe:	e0 90 7a 03 	lds	r14, 0x037A
    2cc2:	f0 90 7b 03 	lds	r15, 0x037B
    2cc6:	fc 01       	movw	r30, r24
    2cc8:	80 81       	ld	r24, Z
    2cca:	65 e7       	ldi	r22, 0x75	; 117
    2ccc:	46 e0       	ldi	r20, 0x06	; 6
    2cce:	26 e0       	ldi	r18, 0x06	; 6
    2cd0:	0e 94 67 22 	call	0x44ce	; 0x44ce <_ZN6I2Cdev8readBitsEhhhhPhj>
    return buffer[0];
}
    2cd4:	f6 01       	movw	r30, r12
    2cd6:	81 81       	ldd	r24, Z+1	; 0x01
    2cd8:	1f 91       	pop	r17
    2cda:	0f 91       	pop	r16
    2cdc:	ff 90       	pop	r15
    2cde:	ef 90       	pop	r14
    2ce0:	df 90       	pop	r13
    2ce2:	cf 90       	pop	r12
    2ce4:	08 95       	ret

00002ce6 <_ZN7MPU605014testConnectionEv>:
/** Verify the I2C connection.
 * Make sure the device is connected and responds as expected.
 * @return True if connection is valid, false otherwise
 */
bool MPU6050::testConnection() {
    return getDeviceID() == 0x34;
    2ce6:	0e 94 55 16 	call	0x2caa	; 0x2caa <_ZN7MPU605011getDeviceIDEv>
    2cea:	90 e0       	ldi	r25, 0x00	; 0
    2cec:	84 33       	cpi	r24, 0x34	; 52
    2cee:	09 f4       	brne	.+2      	; 0x2cf2 <_ZN7MPU605014testConnectionEv+0xc>
    2cf0:	91 e0       	ldi	r25, 0x01	; 1
}
    2cf2:	89 2f       	mov	r24, r25
    2cf4:	08 95       	ret

00002cf6 <_ZN5Print5writeEPKhj>:
#include "Print.h"

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
    2cf6:	cf 92       	push	r12
    2cf8:	df 92       	push	r13
    2cfa:	ef 92       	push	r14
    2cfc:	ff 92       	push	r15
    2cfe:	0f 93       	push	r16
    2d00:	1f 93       	push	r17
    2d02:	cf 93       	push	r28
    2d04:	df 93       	push	r29
    2d06:	7c 01       	movw	r14, r24
    2d08:	6b 01       	movw	r12, r22
    2d0a:	8a 01       	movw	r16, r20
    2d0c:	c0 e0       	ldi	r28, 0x00	; 0
    2d0e:	d0 e0       	ldi	r29, 0x00	; 0
    2d10:	0f c0       	rjmp	.+30     	; 0x2d30 <_ZN5Print5writeEPKhj+0x3a>
{
  size_t n = 0;
  while (size--) {
    n += write(*buffer++);
    2d12:	d6 01       	movw	r26, r12
    2d14:	6d 91       	ld	r22, X+
    2d16:	6d 01       	movw	r12, r26
    2d18:	d7 01       	movw	r26, r14
    2d1a:	ed 91       	ld	r30, X+
    2d1c:	fc 91       	ld	r31, X
    2d1e:	01 90       	ld	r0, Z+
    2d20:	f0 81       	ld	r31, Z
    2d22:	e0 2d       	mov	r30, r0
    2d24:	c7 01       	movw	r24, r14
    2d26:	19 95       	eicall
    2d28:	c8 0f       	add	r28, r24
    2d2a:	d9 1f       	adc	r29, r25
    2d2c:	01 50       	subi	r16, 0x01	; 1
    2d2e:	10 40       	sbci	r17, 0x00	; 0

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
  while (size--) {
    2d30:	01 15       	cp	r16, r1
    2d32:	11 05       	cpc	r17, r1
    2d34:	71 f7       	brne	.-36     	; 0x2d12 <_ZN5Print5writeEPKhj+0x1c>
    n += write(*buffer++);
  }
  return n;
}
    2d36:	ce 01       	movw	r24, r28
    2d38:	df 91       	pop	r29
    2d3a:	cf 91       	pop	r28
    2d3c:	1f 91       	pop	r17
    2d3e:	0f 91       	pop	r16
    2d40:	ff 90       	pop	r15
    2d42:	ef 90       	pop	r14
    2d44:	df 90       	pop	r13
    2d46:	cf 90       	pop	r12
    2d48:	08 95       	ret

00002d4a <_ZN5Print7printlnEv>:
size_t Print::print(const Printable& x)
{
  return x.printTo(*this);
}

size_t Print::println(void)
    2d4a:	ef 92       	push	r14
    2d4c:	ff 92       	push	r15
    2d4e:	0f 93       	push	r16
    2d50:	1f 93       	push	r17
    2d52:	8c 01       	movw	r16, r24
  return write(str);
}

size_t Print::print(char c)
{
  return write(c);
    2d54:	dc 01       	movw	r26, r24
    2d56:	ed 91       	ld	r30, X+
    2d58:	fc 91       	ld	r31, X
    2d5a:	01 90       	ld	r0, Z+
    2d5c:	f0 81       	ld	r31, Z
    2d5e:	e0 2d       	mov	r30, r0
    2d60:	6d e0       	ldi	r22, 0x0D	; 13
    2d62:	19 95       	eicall
    2d64:	7c 01       	movw	r14, r24
size_t Print::println(void)
{
  size_t n = print('\r');
  n += print('\n');
  return n;
}
    2d66:	d8 01       	movw	r26, r16
    2d68:	ed 91       	ld	r30, X+
    2d6a:	fc 91       	ld	r31, X
    2d6c:	01 90       	ld	r0, Z+
    2d6e:	f0 81       	ld	r31, Z
    2d70:	e0 2d       	mov	r30, r0
    2d72:	c8 01       	movw	r24, r16
    2d74:	6a e0       	ldi	r22, 0x0A	; 10
    2d76:	19 95       	eicall
    2d78:	9c 01       	movw	r18, r24
    2d7a:	2e 0d       	add	r18, r14
    2d7c:	3f 1d       	adc	r19, r15
    2d7e:	c9 01       	movw	r24, r18
    2d80:	1f 91       	pop	r17
    2d82:	0f 91       	pop	r16
    2d84:	ff 90       	pop	r15
    2d86:	ef 90       	pop	r14
    2d88:	08 95       	ret

00002d8a <_ZN5Print11printNumberEmh>:
  return n;
}

// Private Methods /////////////////////////////////////////////////////////////

size_t Print::printNumber(unsigned long n, uint8_t base) {
    2d8a:	4f 92       	push	r4
    2d8c:	5f 92       	push	r5
    2d8e:	7f 92       	push	r7
    2d90:	8f 92       	push	r8
    2d92:	9f 92       	push	r9
    2d94:	af 92       	push	r10
    2d96:	bf 92       	push	r11
    2d98:	cf 92       	push	r12
    2d9a:	df 92       	push	r13
    2d9c:	ef 92       	push	r14
    2d9e:	ff 92       	push	r15
    2da0:	0f 93       	push	r16
    2da2:	1f 93       	push	r17
    2da4:	df 93       	push	r29
    2da6:	cf 93       	push	r28
    2da8:	cd b7       	in	r28, 0x3d	; 61
    2daa:	de b7       	in	r29, 0x3e	; 62
    2dac:	a1 97       	sbiw	r28, 0x21	; 33
    2dae:	0f b6       	in	r0, 0x3f	; 63
    2db0:	f8 94       	cli
    2db2:	de bf       	out	0x3e, r29	; 62
    2db4:	0f be       	out	0x3f, r0	; 63
    2db6:	cd bf       	out	0x3d, r28	; 61
    2db8:	2c 01       	movw	r4, r24
    2dba:	74 2e       	mov	r7, r20
    2dbc:	cb 01       	movw	r24, r22
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;
    2dbe:	22 30       	cpi	r18, 0x02	; 2
    2dc0:	08 f4       	brcc	.+2      	; 0x2dc4 <_ZN5Print11printNumberEmh+0x3a>
    2dc2:	2a e0       	ldi	r18, 0x0A	; 10

size_t Print::printNumber(unsigned long n, uint8_t base) {
  char buf[8 * sizeof(long) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';
    2dc4:	19 a2       	std	Y+33, r1	; 0x21
    2dc6:	31 e2       	ldi	r19, 0x21	; 33
    2dc8:	c3 2e       	mov	r12, r19
    2dca:	d1 2c       	mov	r13, r1
    2dcc:	cc 0e       	add	r12, r28
    2dce:	dd 1e       	adc	r13, r29
  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
    unsigned long m = n;
    n /= base;
    2dd0:	82 2e       	mov	r8, r18
    2dd2:	99 24       	eor	r9, r9
    2dd4:	aa 24       	eor	r10, r10
    2dd6:	bb 24       	eor	r11, r11
    2dd8:	67 2d       	mov	r22, r7
    2dda:	75 2f       	mov	r23, r21
    2ddc:	a5 01       	movw	r20, r10
    2dde:	94 01       	movw	r18, r8
    2de0:	0e 94 1c 24 	call	0x4838	; 0x4838 <__udivmodsi4>
    2de4:	79 01       	movw	r14, r18
    2de6:	8a 01       	movw	r16, r20
    char c = m - base * n;
    2de8:	c8 01       	movw	r24, r16
    2dea:	b7 01       	movw	r22, r14
    2dec:	a5 01       	movw	r20, r10
    2dee:	94 01       	movw	r18, r8
    2df0:	0e 94 ea 23 	call	0x47d4	; 0x47d4 <__mulsi3>
    2df4:	47 2d       	mov	r20, r7
    2df6:	46 1b       	sub	r20, r22
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
    2df8:	08 94       	sec
    2dfa:	c1 08       	sbc	r12, r1
    2dfc:	d1 08       	sbc	r13, r1
    2dfe:	4a 30       	cpi	r20, 0x0A	; 10
    2e00:	14 f4       	brge	.+4      	; 0x2e06 <_ZN5Print11printNumberEmh+0x7c>
    2e02:	40 5d       	subi	r20, 0xD0	; 208
    2e04:	01 c0       	rjmp	.+2      	; 0x2e08 <_ZN5Print11printNumberEmh+0x7e>
    2e06:	49 5c       	subi	r20, 0xC9	; 201
    2e08:	f6 01       	movw	r30, r12
    2e0a:	40 83       	st	Z, r20
  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
    2e0c:	e1 14       	cp	r14, r1
    2e0e:	f1 04       	cpc	r15, r1
    2e10:	01 05       	cpc	r16, r1
    2e12:	11 05       	cpc	r17, r1
    2e14:	21 f0       	breq	.+8      	; 0x2e1e <_ZN5Print11printNumberEmh+0x94>
    2e16:	7e 2c       	mov	r7, r14
    2e18:	5f 2d       	mov	r21, r15
    2e1a:	c8 01       	movw	r24, r16
    2e1c:	dd cf       	rjmp	.-70     	; 0x2dd8 <_ZN5Print11printNumberEmh+0x4e>
    n /= base;
    char c = m - base * n;
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
  } while(n);

  return write(str);
    2e1e:	c2 01       	movw	r24, r4
    2e20:	b6 01       	movw	r22, r12
    2e22:	0e 94 6d 06 	call	0xcda	; 0xcda <_ZN5Print5writeEPKc>
}
    2e26:	a1 96       	adiw	r28, 0x21	; 33
    2e28:	0f b6       	in	r0, 0x3f	; 63
    2e2a:	f8 94       	cli
    2e2c:	de bf       	out	0x3e, r29	; 62
    2e2e:	0f be       	out	0x3f, r0	; 63
    2e30:	cd bf       	out	0x3d, r28	; 61
    2e32:	cf 91       	pop	r28
    2e34:	df 91       	pop	r29
    2e36:	1f 91       	pop	r17
    2e38:	0f 91       	pop	r16
    2e3a:	ff 90       	pop	r15
    2e3c:	ef 90       	pop	r14
    2e3e:	df 90       	pop	r13
    2e40:	cf 90       	pop	r12
    2e42:	bf 90       	pop	r11
    2e44:	af 90       	pop	r10
    2e46:	9f 90       	pop	r9
    2e48:	8f 90       	pop	r8
    2e4a:	7f 90       	pop	r7
    2e4c:	5f 90       	pop	r5
    2e4e:	4f 90       	pop	r4
    2e50:	08 95       	ret

00002e52 <_ZN5Print5printEmi>:
  } else {
    return printNumber(n, base);
  }
}

size_t Print::print(unsigned long n, int base)
    2e52:	dc 01       	movw	r26, r24
{
  if (base == 0) return write(n);
    2e54:	21 15       	cp	r18, r1
    2e56:	31 05       	cpc	r19, r1
    2e58:	41 f4       	brne	.+16     	; 0x2e6a <_ZN5Print5printEmi+0x18>
    2e5a:	ed 91       	ld	r30, X+
    2e5c:	fc 91       	ld	r31, X
    2e5e:	01 90       	ld	r0, Z+
    2e60:	f0 81       	ld	r31, Z
    2e62:	e0 2d       	mov	r30, r0
    2e64:	64 2f       	mov	r22, r20
    2e66:	19 95       	eicall
    2e68:	08 95       	ret
  else return printNumber(n, base);
    2e6a:	0e 94 c5 16 	call	0x2d8a	; 0x2d8a <_ZN5Print11printNumberEmh>
}
    2e6e:	08 95       	ret

00002e70 <_ZN5Print5printEhi>:
size_t Print::print(char c)
{
  return write(c);
}

size_t Print::print(unsigned char b, int base)
    2e70:	ef 92       	push	r14
    2e72:	ff 92       	push	r15
    2e74:	0f 93       	push	r16
    2e76:	1f 93       	push	r17
    2e78:	9a 01       	movw	r18, r20
{
  return print((unsigned long) b, base);
    2e7a:	e6 2e       	mov	r14, r22
    2e7c:	ff 24       	eor	r15, r15
    2e7e:	00 e0       	ldi	r16, 0x00	; 0
    2e80:	10 e0       	ldi	r17, 0x00	; 0
    2e82:	b8 01       	movw	r22, r16
    2e84:	a7 01       	movw	r20, r14
    2e86:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_ZN5Print5printEmi>
}
    2e8a:	1f 91       	pop	r17
    2e8c:	0f 91       	pop	r16
    2e8e:	ff 90       	pop	r15
    2e90:	ef 90       	pop	r14
    2e92:	08 95       	ret

00002e94 <_ZN5Print5printEli>:
size_t Print::print(unsigned int n, int base)
{
  return print((unsigned long) n, base);
}

size_t Print::print(long n, int base)
    2e94:	cf 92       	push	r12
    2e96:	df 92       	push	r13
    2e98:	ef 92       	push	r14
    2e9a:	ff 92       	push	r15
    2e9c:	0f 93       	push	r16
    2e9e:	1f 93       	push	r17
    2ea0:	cf 93       	push	r28
    2ea2:	df 93       	push	r29
    2ea4:	ec 01       	movw	r28, r24
    2ea6:	6a 01       	movw	r12, r20
    2ea8:	7b 01       	movw	r14, r22
{
  if (base == 0) {
    2eaa:	21 15       	cp	r18, r1
    2eac:	31 05       	cpc	r19, r1
    2eae:	41 f4       	brne	.+16     	; 0x2ec0 <_ZN5Print5printEli+0x2c>
    return write(n);
    2eb0:	e8 81       	ld	r30, Y
    2eb2:	f9 81       	ldd	r31, Y+1	; 0x01
    2eb4:	01 90       	ld	r0, Z+
    2eb6:	f0 81       	ld	r31, Z
    2eb8:	e0 2d       	mov	r30, r0
    2eba:	64 2f       	mov	r22, r20
    2ebc:	19 95       	eicall
    2ebe:	1f c0       	rjmp	.+62     	; 0x2efe <_ZN5Print5printEli+0x6a>
  } else if (base == 10) {
    2ec0:	2a 30       	cpi	r18, 0x0A	; 10
    2ec2:	31 05       	cpc	r19, r1
    2ec4:	d1 f4       	brne	.+52     	; 0x2efa <_ZN5Print5printEli+0x66>
    if (n < 0) {
    2ec6:	77 ff       	sbrs	r23, 7
    2ec8:	17 c0       	rjmp	.+46     	; 0x2ef8 <_ZN5Print5printEli+0x64>
  return write(str);
}

size_t Print::print(char c)
{
  return write(c);
    2eca:	e8 81       	ld	r30, Y
    2ecc:	f9 81       	ldd	r31, Y+1	; 0x01
    2ece:	01 90       	ld	r0, Z+
    2ed0:	f0 81       	ld	r31, Z
    2ed2:	e0 2d       	mov	r30, r0
    2ed4:	6d e2       	ldi	r22, 0x2D	; 45
    2ed6:	19 95       	eicall
    2ed8:	8c 01       	movw	r16, r24
    return write(n);
  } else if (base == 10) {
    if (n < 0) {
      int t = print('-');
      n = -n;
      return printNumber(n, 10) + t;
    2eda:	44 27       	eor	r20, r20
    2edc:	55 27       	eor	r21, r21
    2ede:	ba 01       	movw	r22, r20
    2ee0:	4c 19       	sub	r20, r12
    2ee2:	5d 09       	sbc	r21, r13
    2ee4:	6e 09       	sbc	r22, r14
    2ee6:	7f 09       	sbc	r23, r15
    2ee8:	ce 01       	movw	r24, r28
    2eea:	2a e0       	ldi	r18, 0x0A	; 10
    2eec:	0e 94 c5 16 	call	0x2d8a	; 0x2d8a <_ZN5Print11printNumberEmh>
    2ef0:	98 01       	movw	r18, r16
    2ef2:	28 0f       	add	r18, r24
    2ef4:	39 1f       	adc	r19, r25
    2ef6:	04 c0       	rjmp	.+8      	; 0x2f00 <_ZN5Print5printEli+0x6c>
    }
    return printNumber(n, 10);
    2ef8:	2a e0       	ldi	r18, 0x0A	; 10
  } else {
    return printNumber(n, base);
    2efa:	0e 94 c5 16 	call	0x2d8a	; 0x2d8a <_ZN5Print11printNumberEmh>
    2efe:	9c 01       	movw	r18, r24
  }
}
    2f00:	c9 01       	movw	r24, r18
    2f02:	df 91       	pop	r29
    2f04:	cf 91       	pop	r28
    2f06:	1f 91       	pop	r17
    2f08:	0f 91       	pop	r16
    2f0a:	ff 90       	pop	r15
    2f0c:	ef 90       	pop	r14
    2f0e:	df 90       	pop	r13
    2f10:	cf 90       	pop	r12
    2f12:	08 95       	ret

00002f14 <_ZN5Print5printEii>:
size_t Print::print(unsigned char b, int base)
{
  return print((unsigned long) b, base);
}

size_t Print::print(int n, int base)
    2f14:	ef 92       	push	r14
    2f16:	ff 92       	push	r15
    2f18:	0f 93       	push	r16
    2f1a:	1f 93       	push	r17
    2f1c:	7b 01       	movw	r14, r22
    2f1e:	9a 01       	movw	r18, r20
{
  return print((long) n, base);
    2f20:	00 27       	eor	r16, r16
    2f22:	f7 fc       	sbrc	r15, 7
    2f24:	00 95       	com	r16
    2f26:	10 2f       	mov	r17, r16
    2f28:	b8 01       	movw	r22, r16
    2f2a:	a7 01       	movw	r20, r14
    2f2c:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <_ZN5Print5printEli>
}
    2f30:	1f 91       	pop	r17
    2f32:	0f 91       	pop	r16
    2f34:	ff 90       	pop	r15
    2f36:	ef 90       	pop	r14
    2f38:	08 95       	ret

00002f3a <_ZN5Print5printEPKc>:
  return n;
}

size_t Print::print(const char str[])
{
  return write(str);
    2f3a:	0e 94 6d 06 	call	0xcda	; 0xcda <_ZN5Print5writeEPKc>
}
    2f3e:	08 95       	ret

00002f40 <_ZN5Print7printlnEPKc>:
  size_t n = print(s);
  n += println();
  return n;
}

size_t Print::println(const char c[])
    2f40:	ef 92       	push	r14
    2f42:	ff 92       	push	r15
    2f44:	0f 93       	push	r16
    2f46:	1f 93       	push	r17
    2f48:	7c 01       	movw	r14, r24
  return n;
}

size_t Print::print(const char str[])
{
  return write(str);
    2f4a:	0e 94 6d 06 	call	0xcda	; 0xcda <_ZN5Print5writeEPKc>
    2f4e:	8c 01       	movw	r16, r24
}

size_t Print::println(const char c[])
{
  size_t n = print(c);
  n += println();
    2f50:	c7 01       	movw	r24, r14
    2f52:	0e 94 a5 16 	call	0x2d4a	; 0x2d4a <_ZN5Print7printlnEv>
    2f56:	08 0f       	add	r16, r24
    2f58:	19 1f       	adc	r17, r25
  return n;
}
    2f5a:	c8 01       	movw	r24, r16
    2f5c:	1f 91       	pop	r17
    2f5e:	0f 91       	pop	r16
    2f60:	ff 90       	pop	r15
    2f62:	ef 90       	pop	r14
    2f64:	08 95       	ret

00002f66 <_ZN6Stream9timedReadEv>:

#define PARSE_TIMEOUT 1000  // default number of milli-seconds to wait
#define NO_SKIP_CHAR  1  // a magic char not found in a valid ASCII numeric field

// private method to read stream with timeout
int Stream::timedRead()
    2f66:	cf 93       	push	r28
    2f68:	df 93       	push	r29
    2f6a:	ec 01       	movw	r28, r24
{
  int c;
  _startMillis = millis();
    2f6c:	0e 94 ab 1b 	call	0x3756	; 0x3756 <millis>
    2f70:	68 87       	std	Y+8, r22	; 0x08
    2f72:	79 87       	std	Y+9, r23	; 0x09
    2f74:	8a 87       	std	Y+10, r24	; 0x0a
    2f76:	9b 87       	std	Y+11, r25	; 0x0b
  do {
    c = read();
    2f78:	e8 81       	ld	r30, Y
    2f7a:	f9 81       	ldd	r31, Y+1	; 0x01
    2f7c:	06 80       	ldd	r0, Z+6	; 0x06
    2f7e:	f7 81       	ldd	r31, Z+7	; 0x07
    2f80:	e0 2d       	mov	r30, r0
    2f82:	ce 01       	movw	r24, r28
    2f84:	19 95       	eicall
    2f86:	9c 01       	movw	r18, r24
    if (c >= 0) return c;
    2f88:	97 ff       	sbrs	r25, 7
    2f8a:	15 c0       	rjmp	.+42     	; 0x2fb6 <_ZN6Stream9timedReadEv+0x50>
// private method to read stream with timeout
int Stream::timedRead()
{
  int c;
  _startMillis = millis();
  do {
    2f8c:	0e 94 ab 1b 	call	0x3756	; 0x3756 <millis>
    2f90:	28 85       	ldd	r18, Y+8	; 0x08
    2f92:	39 85       	ldd	r19, Y+9	; 0x09
    2f94:	4a 85       	ldd	r20, Y+10	; 0x0a
    2f96:	5b 85       	ldd	r21, Y+11	; 0x0b
    2f98:	62 1b       	sub	r22, r18
    2f9a:	73 0b       	sbc	r23, r19
    2f9c:	84 0b       	sbc	r24, r20
    2f9e:	95 0b       	sbc	r25, r21
    2fa0:	2c 81       	ldd	r18, Y+4	; 0x04
    2fa2:	3d 81       	ldd	r19, Y+5	; 0x05
    2fa4:	4e 81       	ldd	r20, Y+6	; 0x06
    2fa6:	5f 81       	ldd	r21, Y+7	; 0x07
    2fa8:	62 17       	cp	r22, r18
    2faa:	73 07       	cpc	r23, r19
    2fac:	84 07       	cpc	r24, r20
    2fae:	95 07       	cpc	r25, r21
    2fb0:	18 f3       	brcs	.-58     	; 0x2f78 <_ZN6Stream9timedReadEv+0x12>
    2fb2:	2f ef       	ldi	r18, 0xFF	; 255
    2fb4:	3f ef       	ldi	r19, 0xFF	; 255
    c = read();
    if (c >= 0) return c;
  } while(millis() - _startMillis < _timeout);
  return -1;     // -1 indicates timeout
}
    2fb6:	c9 01       	movw	r24, r18
    2fb8:	df 91       	pop	r29
    2fba:	cf 91       	pop	r28
    2fbc:	08 95       	ret

00002fbe <_ZN6Stream9readBytesEPcj>:
// read characters from stream into buffer
// terminates if length characters have been read, or timeout (see setTimeout)
// returns the number of characters placed in the buffer
// the buffer is NOT null terminated.
//
size_t Stream::readBytes(char *buffer, size_t length)
    2fbe:	cf 92       	push	r12
    2fc0:	df 92       	push	r13
    2fc2:	ef 92       	push	r14
    2fc4:	ff 92       	push	r15
    2fc6:	0f 93       	push	r16
    2fc8:	1f 93       	push	r17
    2fca:	cf 93       	push	r28
    2fcc:	df 93       	push	r29
    2fce:	6c 01       	movw	r12, r24
    2fd0:	8b 01       	movw	r16, r22
    2fd2:	7a 01       	movw	r14, r20
    2fd4:	c0 e0       	ldi	r28, 0x00	; 0
    2fd6:	d0 e0       	ldi	r29, 0x00	; 0
    2fd8:	09 c0       	rjmp	.+18     	; 0x2fec <_ZN6Stream9readBytesEPcj+0x2e>
{
  size_t count = 0;
  while (count < length) {
    int c = timedRead();
    2fda:	c6 01       	movw	r24, r12
    2fdc:	0e 94 b3 17 	call	0x2f66	; 0x2f66 <_ZN6Stream9timedReadEv>
    if (c < 0) break;
    2fe0:	97 fd       	sbrc	r25, 7
    2fe2:	07 c0       	rjmp	.+14     	; 0x2ff2 <_ZN6Stream9readBytesEPcj+0x34>
    *buffer++ = (char)c;
    2fe4:	f8 01       	movw	r30, r16
    2fe6:	81 93       	st	Z+, r24
    2fe8:	8f 01       	movw	r16, r30
    count++;
    2fea:	21 96       	adiw	r28, 0x01	; 1
// the buffer is NOT null terminated.
//
size_t Stream::readBytes(char *buffer, size_t length)
{
  size_t count = 0;
  while (count < length) {
    2fec:	ce 15       	cp	r28, r14
    2fee:	df 05       	cpc	r29, r15
    2ff0:	a0 f3       	brcs	.-24     	; 0x2fda <_ZN6Stream9readBytesEPcj+0x1c>
    if (c < 0) break;
    *buffer++ = (char)c;
    count++;
  }
  return count;
}
    2ff2:	ce 01       	movw	r24, r28
    2ff4:	df 91       	pop	r29
    2ff6:	cf 91       	pop	r28
    2ff8:	1f 91       	pop	r17
    2ffa:	0f 91       	pop	r16
    2ffc:	ff 90       	pop	r15
    2ffe:	ef 90       	pop	r14
    3000:	df 90       	pop	r13
    3002:	cf 90       	pop	r12
    3004:	08 95       	ret

00003006 <_ZN7TwoWire17beginTransmissionEh>:
}

void TwoWire::beginTransmission(uint8_t address)
{
  // indicate that we are transmitting
  transmitting = 1;
    3006:	81 e0       	ldi	r24, 0x01	; 1
    3008:	80 93 fe 06 	sts	0x06FE, r24
  // set address of targeted slave
  txAddress = address;
    300c:	60 93 db 06 	sts	0x06DB, r22
  // reset tx buffer iterator vars
  txBufferIndex = 0;
    3010:	10 92 fc 06 	sts	0x06FC, r1
  txBufferLength = 0;
    3014:	10 92 fd 06 	sts	0x06FD, r1
}
    3018:	08 95       	ret

0000301a <_ZN7TwoWire9availableEv>:
}

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
    301a:	20 91 da 06 	lds	r18, 0x06DA
    301e:	30 e0       	ldi	r19, 0x00	; 0
    3020:	80 91 d9 06 	lds	r24, 0x06D9
    3024:	28 1b       	sub	r18, r24
    3026:	31 09       	sbc	r19, r1
{
  return rxBufferLength - rxBufferIndex;
}
    3028:	c9 01       	movw	r24, r18
    302a:	08 95       	ret

0000302c <_ZN7TwoWire4readEv>:
int TwoWire::read(void)
{
  int value = -1;
  
  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
    302c:	40 91 d9 06 	lds	r20, 0x06D9
    3030:	80 91 da 06 	lds	r24, 0x06DA
    3034:	48 17       	cp	r20, r24
    3036:	18 f0       	brcs	.+6      	; 0x303e <_ZN7TwoWire4readEv+0x12>
    3038:	2f ef       	ldi	r18, 0xFF	; 255
    303a:	3f ef       	ldi	r19, 0xFF	; 255
    303c:	0a c0       	rjmp	.+20     	; 0x3052 <_ZN7TwoWire4readEv+0x26>
    value = rxBuffer[rxBufferIndex];
    303e:	e4 2f       	mov	r30, r20
    3040:	f0 e0       	ldi	r31, 0x00	; 0
    3042:	e7 54       	subi	r30, 0x47	; 71
    3044:	f9 4f       	sbci	r31, 0xF9	; 249
    3046:	80 81       	ld	r24, Z
    3048:	28 2f       	mov	r18, r24
    304a:	30 e0       	ldi	r19, 0x00	; 0
    ++rxBufferIndex;
    304c:	4f 5f       	subi	r20, 0xFF	; 255
    304e:	40 93 d9 06 	sts	0x06D9, r20
  }

  return value;
}
    3052:	c9 01       	movw	r24, r18
    3054:	08 95       	ret

00003056 <_ZN7TwoWire4peekEv>:
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
  int value = -1;
  
  if(rxBufferIndex < rxBufferLength){
    3056:	e0 91 d9 06 	lds	r30, 0x06D9
    305a:	80 91 da 06 	lds	r24, 0x06DA
    305e:	e8 17       	cp	r30, r24
    3060:	18 f0       	brcs	.+6      	; 0x3068 <_ZN7TwoWire4peekEv+0x12>
    3062:	ef ef       	ldi	r30, 0xFF	; 255
    3064:	ff ef       	ldi	r31, 0xFF	; 255
    3066:	06 c0       	rjmp	.+12     	; 0x3074 <_ZN7TwoWire4peekEv+0x1e>
    value = rxBuffer[rxBufferIndex];
    3068:	f0 e0       	ldi	r31, 0x00	; 0
    306a:	e7 54       	subi	r30, 0x47	; 71
    306c:	f9 4f       	sbci	r31, 0xF9	; 249
    306e:	80 81       	ld	r24, Z
    3070:	e8 2f       	mov	r30, r24
    3072:	f0 e0       	ldi	r31, 0x00	; 0
  }

  return value;
}
    3074:	cf 01       	movw	r24, r30
    3076:	08 95       	ret

00003078 <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
  // XXX: to be implemented.
}
    3078:	08 95       	ret

0000307a <_GLOBAL__I__ZN7TwoWire8rxBufferE>:
    307a:	10 92 02 07 	sts	0x0702, r1
    307e:	10 92 01 07 	sts	0x0701, r1
    3082:	88 ee       	ldi	r24, 0xE8	; 232
    3084:	93 e0       	ldi	r25, 0x03	; 3
    3086:	a0 e0       	ldi	r26, 0x00	; 0
    3088:	b0 e0       	ldi	r27, 0x00	; 0
    308a:	80 93 03 07 	sts	0x0703, r24
    308e:	90 93 04 07 	sts	0x0704, r25
    3092:	a0 93 05 07 	sts	0x0705, r26
    3096:	b0 93 06 07 	sts	0x0706, r27
void (*TwoWire::user_onRequest)(void);
void (*TwoWire::user_onReceive)(int);

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire()
    309a:	80 eb       	ldi	r24, 0xB0	; 176
    309c:	93 e0       	ldi	r25, 0x03	; 3
    309e:	90 93 00 07 	sts	0x0700, r25
    30a2:	80 93 ff 06 	sts	0x06FF, r24
  user_onRequest = function;
}

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire = TwoWire();
    30a6:	08 95       	ret

000030a8 <_ZN7TwoWire5writeEPKhj>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
    30a8:	cf 92       	push	r12
    30aa:	df 92       	push	r13
    30ac:	ef 92       	push	r14
    30ae:	ff 92       	push	r15
    30b0:	0f 93       	push	r16
    30b2:	1f 93       	push	r17
    30b4:	cf 93       	push	r28
    30b6:	df 93       	push	r29
    30b8:	7c 01       	movw	r14, r24
    30ba:	6b 01       	movw	r12, r22
    30bc:	8a 01       	movw	r16, r20
{
  if(transmitting){
    30be:	80 91 fe 06 	lds	r24, 0x06FE
    30c2:	88 23       	and	r24, r24
    30c4:	a1 f0       	breq	.+40     	; 0x30ee <_ZN7TwoWire5writeEPKhj+0x46>
    30c6:	c0 e0       	ldi	r28, 0x00	; 0
    30c8:	d0 e0       	ldi	r29, 0x00	; 0
    30ca:	0d c0       	rjmp	.+26     	; 0x30e6 <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
      write(data[i]);
    30cc:	d7 01       	movw	r26, r14
    30ce:	ed 91       	ld	r30, X+
    30d0:	fc 91       	ld	r31, X
    30d2:	d6 01       	movw	r26, r12
    30d4:	ac 0f       	add	r26, r28
    30d6:	bd 1f       	adc	r27, r29
    30d8:	01 90       	ld	r0, Z+
    30da:	f0 81       	ld	r31, Z
    30dc:	e0 2d       	mov	r30, r0
    30de:	c7 01       	movw	r24, r14
    30e0:	6c 91       	ld	r22, X
    30e2:	19 95       	eicall
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
  if(transmitting){
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
    30e4:	21 96       	adiw	r28, 0x01	; 1
    30e6:	c0 17       	cp	r28, r16
    30e8:	d1 07       	cpc	r29, r17
    30ea:	80 f3       	brcs	.-32     	; 0x30cc <_ZN7TwoWire5writeEPKhj+0x24>
    30ec:	04 c0       	rjmp	.+8      	; 0x30f6 <_ZN7TwoWire5writeEPKhj+0x4e>
      write(data[i]);
    }
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(data, quantity);
    30ee:	cb 01       	movw	r24, r22
    30f0:	64 2f       	mov	r22, r20
    30f2:	0e 94 95 19 	call	0x332a	; 0x332a <twi_transmit>
  }
  return quantity;
}
    30f6:	c8 01       	movw	r24, r16
    30f8:	df 91       	pop	r29
    30fa:	cf 91       	pop	r28
    30fc:	1f 91       	pop	r17
    30fe:	0f 91       	pop	r16
    3100:	ff 90       	pop	r15
    3102:	ef 90       	pop	r14
    3104:	df 90       	pop	r13
    3106:	cf 90       	pop	r12
    3108:	08 95       	ret

0000310a <_ZN7TwoWire5writeEh>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
    310a:	df 93       	push	r29
    310c:	cf 93       	push	r28
    310e:	0f 92       	push	r0
    3110:	cd b7       	in	r28, 0x3d	; 61
    3112:	de b7       	in	r29, 0x3e	; 62
    3114:	fc 01       	movw	r30, r24
    3116:	69 83       	std	Y+1, r22	; 0x01
{
  if(transmitting){
    3118:	80 91 fe 06 	lds	r24, 0x06FE
    311c:	88 23       	and	r24, r24
    311e:	c9 f0       	breq	.+50     	; 0x3152 <_ZN7TwoWire5writeEh+0x48>
  // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
    3120:	80 91 fd 06 	lds	r24, 0x06FD
    3124:	80 32       	cpi	r24, 0x20	; 32
    3126:	38 f0       	brcs	.+14     	; 0x3136 <_ZN7TwoWire5writeEh+0x2c>
  private:
    int write_error;
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
    3128:	81 e0       	ldi	r24, 0x01	; 1
    312a:	90 e0       	ldi	r25, 0x00	; 0
    312c:	93 83       	std	Z+3, r25	; 0x03
    312e:	82 83       	std	Z+2, r24	; 0x02
    3130:	20 e0       	ldi	r18, 0x00	; 0
    3132:	30 e0       	ldi	r19, 0x00	; 0
    3134:	15 c0       	rjmp	.+42     	; 0x3160 <_ZN7TwoWire5writeEh+0x56>
      setWriteError();
      return 0;
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
    3136:	80 91 fc 06 	lds	r24, 0x06FC
    313a:	e8 2f       	mov	r30, r24
    313c:	f0 e0       	ldi	r31, 0x00	; 0
    313e:	e4 52       	subi	r30, 0x24	; 36
    3140:	f9 4f       	sbci	r31, 0xF9	; 249
    3142:	99 81       	ldd	r25, Y+1	; 0x01
    3144:	90 83       	st	Z, r25
    ++txBufferIndex;
    3146:	8f 5f       	subi	r24, 0xFF	; 255
    3148:	80 93 fc 06 	sts	0x06FC, r24
    // update amount in buffer   
    txBufferLength = txBufferIndex;
    314c:	80 93 fd 06 	sts	0x06FD, r24
    3150:	05 c0       	rjmp	.+10     	; 0x315c <_ZN7TwoWire5writeEh+0x52>
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(&data, 1);
    3152:	ce 01       	movw	r24, r28
    3154:	01 96       	adiw	r24, 0x01	; 1
    3156:	61 e0       	ldi	r22, 0x01	; 1
    3158:	0e 94 95 19 	call	0x332a	; 0x332a <twi_transmit>
    315c:	21 e0       	ldi	r18, 0x01	; 1
    315e:	30 e0       	ldi	r19, 0x00	; 0
  }
  return 1;
}
    3160:	c9 01       	movw	r24, r18
    3162:	0f 90       	pop	r0
    3164:	cf 91       	pop	r28
    3166:	df 91       	pop	r29
    3168:	08 95       	ret

0000316a <_ZN7TwoWire15endTransmissionEh>:
//	the bus tenure has been properly ended with a STOP. It
//	is very possible to leave the bus in a hung state if
//	no call to endTransmission(true) is made. Some I2C
//	devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
    316a:	0f 93       	push	r16
    316c:	06 2f       	mov	r16, r22
{
  // transmit buffer (blocking)
  int8_t ret = twi_writeTo(txAddress, txBuffer, txBufferLength, 1, sendStop);
    316e:	80 91 db 06 	lds	r24, 0x06DB
    3172:	6c ed       	ldi	r22, 0xDC	; 220
    3174:	76 e0       	ldi	r23, 0x06	; 6
    3176:	40 91 fd 06 	lds	r20, 0x06FD
    317a:	21 e0       	ldi	r18, 0x01	; 1
    317c:	0e 94 40 19 	call	0x3280	; 0x3280 <twi_writeTo>
  // reset tx buffer iterator vars
  txBufferIndex = 0;
    3180:	10 92 fc 06 	sts	0x06FC, r1
  txBufferLength = 0;
    3184:	10 92 fd 06 	sts	0x06FD, r1
  // indicate that we are done transmitting
  transmitting = 0;
    3188:	10 92 fe 06 	sts	0x06FE, r1
  return ret;
}
    318c:	0f 91       	pop	r16
    318e:	08 95       	ret

00003190 <_ZN7TwoWire15endTransmissionEv>:
//	This provides backwards compatibility with the original
//	definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
  return endTransmission(true);
    3190:	61 e0       	ldi	r22, 0x01	; 1
    3192:	0e 94 b5 18 	call	0x316a	; 0x316a <_ZN7TwoWire15endTransmissionEh>
}
    3196:	08 95       	ret

00003198 <_ZN7TwoWire11requestFromEhhh>:
  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
    quantity = BUFFER_LENGTH;
  }
  // perform blocking read into buffer
  uint8_t read = twi_readFrom(address, rxBuffer, quantity, sendStop);
    3198:	41 32       	cpi	r20, 0x21	; 33
    319a:	08 f0       	brcs	.+2      	; 0x319e <_ZN7TwoWire11requestFromEhhh+0x6>
    319c:	40 e2       	ldi	r20, 0x20	; 32
    319e:	86 2f       	mov	r24, r22
    31a0:	69 eb       	ldi	r22, 0xB9	; 185
    31a2:	76 e0       	ldi	r23, 0x06	; 6
    31a4:	0e 94 f7 18 	call	0x31ee	; 0x31ee <twi_readFrom>
  // set rx buffer iterator vars
  rxBufferIndex = 0;
    31a8:	10 92 d9 06 	sts	0x06D9, r1
  rxBufferLength = read;
    31ac:	80 93 da 06 	sts	0x06DA, r24

  return read;
}
    31b0:	08 95       	ret

000031b2 <_ZN7TwoWire11requestFromEhh>:

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity)
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
    31b2:	21 e0       	ldi	r18, 0x01	; 1
    31b4:	0e 94 cc 18 	call	0x3198	; 0x3198 <_ZN7TwoWire11requestFromEhhh>
}
    31b8:	08 95       	ret

000031ba <_ZN7TwoWire5beginEv>:

// Public Methods //////////////////////////////////////////////////////////////

void TwoWire::begin(void)
{
  rxBufferIndex = 0;
    31ba:	10 92 d9 06 	sts	0x06D9, r1
  rxBufferLength = 0;
    31be:	10 92 da 06 	sts	0x06DA, r1

  txBufferIndex = 0;
    31c2:	10 92 fc 06 	sts	0x06FC, r1
  txBufferLength = 0;
    31c6:	10 92 fd 06 	sts	0x06FD, r1

  twi_init();
    31ca:	0e 94 45 1b 	call	0x368a	; 0x368a <twi_init>
}
    31ce:	08 95       	ret

000031d0 <main>:
#include <Arduino.h>

int main(void)
    31d0:	cf 93       	push	r28
    31d2:	df 93       	push	r29
{
	init();
    31d4:	0e 94 1c 1c 	call	0x3838	; 0x3838 <init>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
    31d8:	0e 94 7e 0c 	call	0x18fc	; 0x18fc <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
    31dc:	c2 eb       	ldi	r28, 0xB2	; 178
    31de:	de e0       	ldi	r29, 0x0E	; 14
#endif
	
	setup();
    
	for (;;) {
		loop();
    31e0:	0e 94 b2 07 	call	0xf64	; 0xf64 <loop>
		if (serialEventRun) serialEventRun();
    31e4:	20 97       	sbiw	r28, 0x00	; 0
    31e6:	e1 f3       	breq	.-8      	; 0x31e0 <main+0x10>
    31e8:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <_Z14serialEventRunv>
    31ec:	f9 cf       	rjmp	.-14     	; 0x31e0 <main+0x10>

000031ee <twi_readFrom>:
 *          length: number of bytes to read into array
 *          sendStop: Boolean indicating whether to send a stop at the end
 * Output   number of bytes read
 */
uint8_t twi_readFrom(uint8_t address, uint8_t* data, uint8_t length, uint8_t sendStop)
{
    31ee:	38 2f       	mov	r19, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    31f0:	41 32       	cpi	r20, 0x21	; 33
    31f2:	10 f0       	brcs	.+4      	; 0x31f8 <twi_readFrom+0xa>
    31f4:	40 e0       	ldi	r20, 0x00	; 0
    31f6:	42 c0       	rjmp	.+132    	; 0x327c <twi_readFrom+0x8e>
    return 0;
  }

  // wait until twi is ready, become master receiver
  while(TWI_READY != twi_state){
    31f8:	80 91 0b 07 	lds	r24, 0x070B
    31fc:	88 23       	and	r24, r24
    31fe:	e1 f7       	brne	.-8      	; 0x31f8 <twi_readFrom+0xa>
    continue;
  }
  twi_state = TWI_MRX;
    3200:	91 e0       	ldi	r25, 0x01	; 1
    3202:	90 93 0b 07 	sts	0x070B, r25
  twi_sendStop = sendStop;
    3206:	20 93 0d 07 	sts	0x070D, r18
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
    320a:	8f ef       	ldi	r24, 0xFF	; 255
    320c:	80 93 78 07 	sts	0x0778, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
    3210:	10 92 33 07 	sts	0x0733, r1
  twi_masterBufferLength = length-1;  // This is not intuitive, read on...
    3214:	41 50       	subi	r20, 0x01	; 1
    3216:	40 93 34 07 	sts	0x0734, r20
    321a:	4f 5f       	subi	r20, 0xFF	; 255
  // Therefor we must actually set NACK when the _next_ to last byte is
  // received, causing that NACK to be sent in response to receiving the last
  // expected byte of data.

  // build sla+w, slave device address + w bit
  twi_slarw = TW_READ;
    321c:	90 93 0c 07 	sts	0x070C, r25
  twi_slarw |= address << 1;
    3220:	80 91 0c 07 	lds	r24, 0x070C
    3224:	33 0f       	add	r19, r19
    3226:	83 2b       	or	r24, r19
    3228:	80 93 0c 07 	sts	0x070C, r24

  if (true == twi_inRepStart) {
    322c:	80 91 0e 07 	lds	r24, 0x070E
    3230:	81 30       	cpi	r24, 0x01	; 1
    3232:	41 f4       	brne	.+16     	; 0x3244 <twi_readFrom+0x56>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
    3234:	10 92 0e 07 	sts	0x070E, r1
    TWDR = twi_slarw;
    3238:	80 91 0c 07 	lds	r24, 0x070C
    323c:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
    3240:	85 ec       	ldi	r24, 0xC5	; 197
    3242:	01 c0       	rjmp	.+2      	; 0x3246 <twi_readFrom+0x58>
  }
  else
    // send start condition
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTA);
    3244:	85 ee       	ldi	r24, 0xE5	; 229
    3246:	80 93 bc 00 	sts	0x00BC, r24

  // wait for read operation to complete
  while(TWI_MRX == twi_state){
    324a:	80 91 0b 07 	lds	r24, 0x070B
    324e:	81 30       	cpi	r24, 0x01	; 1
    3250:	e1 f3       	breq	.-8      	; 0x324a <twi_readFrom+0x5c>
    continue;
  }

  if (twi_masterBufferIndex < length)
    3252:	80 91 33 07 	lds	r24, 0x0733
    3256:	84 17       	cp	r24, r20
    3258:	10 f4       	brcc	.+4      	; 0x325e <twi_readFrom+0x70>
    length = twi_masterBufferIndex;
    325a:	40 91 33 07 	lds	r20, 0x0733
    325e:	20 e0       	ldi	r18, 0x00	; 0
    3260:	30 e0       	ldi	r19, 0x00	; 0
    3262:	0a c0       	rjmp	.+20     	; 0x3278 <twi_readFrom+0x8a>

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
    data[i] = twi_masterBuffer[i];
    3264:	fb 01       	movw	r30, r22
    3266:	e2 0f       	add	r30, r18
    3268:	f3 1f       	adc	r31, r19
    326a:	d9 01       	movw	r26, r18
    326c:	ad 5e       	subi	r26, 0xED	; 237
    326e:	b8 4f       	sbci	r27, 0xF8	; 248
    3270:	8c 91       	ld	r24, X
    3272:	80 83       	st	Z, r24
    3274:	2f 5f       	subi	r18, 0xFF	; 255
    3276:	3f 4f       	sbci	r19, 0xFF	; 255

  if (twi_masterBufferIndex < length)
    length = twi_masterBufferIndex;

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
    3278:	24 17       	cp	r18, r20
    327a:	a0 f3       	brcs	.-24     	; 0x3264 <twi_readFrom+0x76>
    data[i] = twi_masterBuffer[i];
  }
	
  return length;
}
    327c:	84 2f       	mov	r24, r20
    327e:	08 95       	ret

00003280 <twi_writeTo>:
 *          2 .. address send, NACK received
 *          3 .. data send, NACK received
 *          4 .. other twi error (lost bus arbitration, bus error, ..)
 */
uint8_t twi_writeTo(uint8_t address, uint8_t* data, uint8_t length, uint8_t wait, uint8_t sendStop)
{
    3280:	0f 93       	push	r16
    3282:	1f 93       	push	r17
    3284:	58 2f       	mov	r21, r24
    3286:	12 2f       	mov	r17, r18
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    3288:	41 32       	cpi	r20, 0x21	; 33
    328a:	10 f0       	brcs	.+4      	; 0x3290 <twi_writeTo+0x10>
    328c:	81 e0       	ldi	r24, 0x01	; 1
    328e:	4a c0       	rjmp	.+148    	; 0x3324 <twi_writeTo+0xa4>
    return 1;
  }

  // wait until twi is ready, become master transmitter
  while(TWI_READY != twi_state){
    3290:	80 91 0b 07 	lds	r24, 0x070B
    3294:	88 23       	and	r24, r24
    3296:	e1 f7       	brne	.-8      	; 0x3290 <twi_writeTo+0x10>
    continue;
  }
  twi_state = TWI_MTX;
    3298:	82 e0       	ldi	r24, 0x02	; 2
    329a:	80 93 0b 07 	sts	0x070B, r24
  twi_sendStop = sendStop;
    329e:	00 93 0d 07 	sts	0x070D, r16
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
    32a2:	8f ef       	ldi	r24, 0xFF	; 255
    32a4:	80 93 78 07 	sts	0x0778, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
    32a8:	10 92 33 07 	sts	0x0733, r1
  twi_masterBufferLength = length;
    32ac:	40 93 34 07 	sts	0x0734, r20
    32b0:	a3 e1       	ldi	r26, 0x13	; 19
    32b2:	b7 e0       	ldi	r27, 0x07	; 7
    32b4:	fb 01       	movw	r30, r22
    32b6:	02 c0       	rjmp	.+4      	; 0x32bc <twi_writeTo+0x3c>
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    twi_masterBuffer[i] = data[i];
    32b8:	81 91       	ld	r24, Z+
    32ba:	8d 93       	st	X+, r24
  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
  twi_masterBufferLength = length;
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    32bc:	8e 2f       	mov	r24, r30
    32be:	86 1b       	sub	r24, r22
    32c0:	84 17       	cp	r24, r20
    32c2:	d0 f3       	brcs	.-12     	; 0x32b8 <twi_writeTo+0x38>
    twi_masterBuffer[i] = data[i];
  }
  
  // build sla+w, slave device address + w bit
  twi_slarw = TW_WRITE;
    32c4:	10 92 0c 07 	sts	0x070C, r1
  twi_slarw |= address << 1;
    32c8:	80 91 0c 07 	lds	r24, 0x070C
    32cc:	55 0f       	add	r21, r21
    32ce:	85 2b       	or	r24, r21
    32d0:	80 93 0c 07 	sts	0x070C, r24
  
  // if we're in a repeated start, then we've already sent the START
  // in the ISR. Don't do it again.
  //
  if (true == twi_inRepStart) {
    32d4:	80 91 0e 07 	lds	r24, 0x070E
    32d8:	81 30       	cpi	r24, 0x01	; 1
    32da:	41 f4       	brne	.+16     	; 0x32ec <twi_writeTo+0x6c>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
    32dc:	10 92 0e 07 	sts	0x070E, r1
    TWDR = twi_slarw;				
    32e0:	80 91 0c 07 	lds	r24, 0x070C
    32e4:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
    32e8:	85 ec       	ldi	r24, 0xC5	; 197
    32ea:	01 c0       	rjmp	.+2      	; 0x32ee <twi_writeTo+0x6e>
  }
  else
    // send start condition
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE) | _BV(TWSTA);	// enable INTs
    32ec:	85 ee       	ldi	r24, 0xE5	; 229
    32ee:	80 93 bc 00 	sts	0x00BC, r24

  // wait for write operation to complete
  while(wait && (TWI_MTX == twi_state)){
    32f2:	11 23       	and	r17, r17
    32f4:	21 f0       	breq	.+8      	; 0x32fe <twi_writeTo+0x7e>
    32f6:	80 91 0b 07 	lds	r24, 0x070B
    32fa:	82 30       	cpi	r24, 0x02	; 2
    32fc:	e1 f3       	breq	.-8      	; 0x32f6 <twi_writeTo+0x76>
    continue;
  }
  
  if (twi_error == 0xFF)
    32fe:	80 91 78 07 	lds	r24, 0x0778
    3302:	8f 3f       	cpi	r24, 0xFF	; 255
    3304:	11 f4       	brne	.+4      	; 0x330a <twi_writeTo+0x8a>
    3306:	80 e0       	ldi	r24, 0x00	; 0
    3308:	0d c0       	rjmp	.+26     	; 0x3324 <twi_writeTo+0xa4>
    return 0;	// success
  else if (twi_error == TW_MT_SLA_NACK)
    330a:	80 91 78 07 	lds	r24, 0x0778
    330e:	80 32       	cpi	r24, 0x20	; 32
    3310:	11 f4       	brne	.+4      	; 0x3316 <twi_writeTo+0x96>
    3312:	82 e0       	ldi	r24, 0x02	; 2
    3314:	07 c0       	rjmp	.+14     	; 0x3324 <twi_writeTo+0xa4>
    return 2;	// error: address send, nack received
  else if (twi_error == TW_MT_DATA_NACK)
    3316:	80 91 78 07 	lds	r24, 0x0778
    331a:	80 33       	cpi	r24, 0x30	; 48
    331c:	11 f0       	breq	.+4      	; 0x3322 <twi_writeTo+0xa2>
    331e:	84 e0       	ldi	r24, 0x04	; 4
    3320:	01 c0       	rjmp	.+2      	; 0x3324 <twi_writeTo+0xa4>
    3322:	83 e0       	ldi	r24, 0x03	; 3
    return 3;	// error: data send, nack received
  else
    return 4;	// other twi error
}
    3324:	1f 91       	pop	r17
    3326:	0f 91       	pop	r16
    3328:	08 95       	ret

0000332a <twi_transmit>:
 * Output   1 length too long for buffer
 *          2 not slave transmitter
 *          0 ok
 */
uint8_t twi_transmit(const uint8_t* data, uint8_t length)
{
    332a:	48 2f       	mov	r20, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    332c:	61 32       	cpi	r22, 0x21	; 33
    332e:	10 f0       	brcs	.+4      	; 0x3334 <twi_transmit+0xa>
    3330:	81 e0       	ldi	r24, 0x01	; 1
    3332:	08 95       	ret
    return 1;
  }
  
  // ensure we are currently a slave transmitter
  if(TWI_STX != twi_state){
    3334:	80 91 0b 07 	lds	r24, 0x070B
    3338:	84 30       	cpi	r24, 0x04	; 4
    333a:	11 f0       	breq	.+4      	; 0x3340 <twi_transmit+0x16>
    333c:	82 e0       	ldi	r24, 0x02	; 2
    333e:	08 95       	ret
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
    3340:	60 93 56 07 	sts	0x0756, r22
    3344:	a5 e3       	ldi	r26, 0x35	; 53
    3346:	b7 e0       	ldi	r27, 0x07	; 7
    3348:	84 2f       	mov	r24, r20
    334a:	9c 01       	movw	r18, r24
    334c:	f9 01       	movw	r30, r18
    334e:	02 c0       	rjmp	.+4      	; 0x3354 <twi_transmit+0x2a>
  for(i = 0; i < length; ++i){
    twi_txBuffer[i] = data[i];
    3350:	81 91       	ld	r24, Z+
    3352:	8d 93       	st	X+, r24
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
  for(i = 0; i < length; ++i){
    3354:	8e 2f       	mov	r24, r30
    3356:	84 1b       	sub	r24, r20
    3358:	86 17       	cp	r24, r22
    335a:	d0 f3       	brcs	.-12     	; 0x3350 <twi_transmit+0x26>
    335c:	80 e0       	ldi	r24, 0x00	; 0
    twi_txBuffer[i] = data[i];
  }
  
  return 0;
}
    335e:	08 95       	ret

00003360 <__vector_39>:
  // update twi state
  twi_state = TWI_READY;
}

ISR(TWI_vect)
{
    3360:	1f 92       	push	r1
    3362:	0f 92       	push	r0
    3364:	0f b6       	in	r0, 0x3f	; 63
    3366:	0f 92       	push	r0
    3368:	0b b6       	in	r0, 0x3b	; 59
    336a:	0f 92       	push	r0
    336c:	11 24       	eor	r1, r1
    336e:	2f 93       	push	r18
    3370:	3f 93       	push	r19
    3372:	4f 93       	push	r20
    3374:	5f 93       	push	r21
    3376:	6f 93       	push	r22
    3378:	7f 93       	push	r23
    337a:	8f 93       	push	r24
    337c:	9f 93       	push	r25
    337e:	af 93       	push	r26
    3380:	bf 93       	push	r27
    3382:	ef 93       	push	r30
    3384:	ff 93       	push	r31
  switch(TW_STATUS){
    3386:	80 91 b9 00 	lds	r24, 0x00B9
    338a:	90 e0       	ldi	r25, 0x00	; 0
    338c:	88 7f       	andi	r24, 0xF8	; 248
    338e:	90 70       	andi	r25, 0x00	; 0
    3390:	80 36       	cpi	r24, 0x60	; 96
    3392:	91 05       	cpc	r25, r1
    3394:	09 f4       	brne	.+2      	; 0x3398 <__vector_39+0x38>
    3396:	f2 c0       	rjmp	.+484    	; 0x357c <__vector_39+0x21c>
    3398:	81 36       	cpi	r24, 0x61	; 97
    339a:	91 05       	cpc	r25, r1
    339c:	cc f5       	brge	.+114    	; 0x3410 <__vector_39+0xb0>
    339e:	88 32       	cpi	r24, 0x28	; 40
    33a0:	91 05       	cpc	r25, r1
    33a2:	09 f4       	brne	.+2      	; 0x33a6 <__vector_39+0x46>
    33a4:	7b c0       	rjmp	.+246    	; 0x349c <__vector_39+0x13c>
    33a6:	89 32       	cpi	r24, 0x29	; 41
    33a8:	91 05       	cpc	r25, r1
    33aa:	b4 f4       	brge	.+44     	; 0x33d8 <__vector_39+0x78>
    33ac:	80 31       	cpi	r24, 0x10	; 16
    33ae:	91 05       	cpc	r25, r1
    33b0:	09 f4       	brne	.+2      	; 0x33b4 <__vector_39+0x54>
    33b2:	6f c0       	rjmp	.+222    	; 0x3492 <__vector_39+0x132>
    33b4:	81 31       	cpi	r24, 0x11	; 17
    33b6:	91 05       	cpc	r25, r1
    33b8:	3c f4       	brge	.+14     	; 0x33c8 <__vector_39+0x68>
    33ba:	00 97       	sbiw	r24, 0x00	; 0
    33bc:	09 f4       	brne	.+2      	; 0x33c0 <__vector_39+0x60>
    33be:	47 c1       	rjmp	.+654    	; 0x364e <__vector_39+0x2ee>
    33c0:	08 97       	sbiw	r24, 0x08	; 8
    33c2:	09 f0       	breq	.+2      	; 0x33c6 <__vector_39+0x66>
    33c4:	4f c1       	rjmp	.+670    	; 0x3664 <__vector_39+0x304>
    33c6:	65 c0       	rjmp	.+202    	; 0x3492 <__vector_39+0x132>
    33c8:	88 31       	cpi	r24, 0x18	; 24
    33ca:	91 05       	cpc	r25, r1
    33cc:	09 f4       	brne	.+2      	; 0x33d0 <__vector_39+0x70>
    33ce:	66 c0       	rjmp	.+204    	; 0x349c <__vector_39+0x13c>
    33d0:	80 97       	sbiw	r24, 0x20	; 32
    33d2:	09 f0       	breq	.+2      	; 0x33d6 <__vector_39+0x76>
    33d4:	47 c1       	rjmp	.+654    	; 0x3664 <__vector_39+0x304>
    33d6:	82 c0       	rjmp	.+260    	; 0x34dc <__vector_39+0x17c>
    33d8:	80 34       	cpi	r24, 0x40	; 64
    33da:	91 05       	cpc	r25, r1
    33dc:	09 f4       	brne	.+2      	; 0x33e0 <__vector_39+0x80>
    33de:	a4 c0       	rjmp	.+328    	; 0x3528 <__vector_39+0x1c8>
    33e0:	81 34       	cpi	r24, 0x41	; 65
    33e2:	91 05       	cpc	r25, r1
    33e4:	44 f4       	brge	.+16     	; 0x33f6 <__vector_39+0x96>
    33e6:	80 33       	cpi	r24, 0x30	; 48
    33e8:	91 05       	cpc	r25, r1
    33ea:	09 f4       	brne	.+2      	; 0x33ee <__vector_39+0x8e>
    33ec:	82 c0       	rjmp	.+260    	; 0x34f2 <__vector_39+0x192>
    33ee:	c8 97       	sbiw	r24, 0x38	; 56
    33f0:	09 f0       	breq	.+2      	; 0x33f4 <__vector_39+0x94>
    33f2:	38 c1       	rjmp	.+624    	; 0x3664 <__vector_39+0x304>
    33f4:	89 c0       	rjmp	.+274    	; 0x3508 <__vector_39+0x1a8>
    33f6:	80 35       	cpi	r24, 0x50	; 80
    33f8:	91 05       	cpc	r25, r1
    33fa:	09 f4       	brne	.+2      	; 0x33fe <__vector_39+0x9e>
    33fc:	89 c0       	rjmp	.+274    	; 0x3510 <__vector_39+0x1b0>
    33fe:	88 35       	cpi	r24, 0x58	; 88
    3400:	91 05       	cpc	r25, r1
    3402:	09 f4       	brne	.+2      	; 0x3406 <__vector_39+0xa6>
    3404:	96 c0       	rjmp	.+300    	; 0x3532 <__vector_39+0x1d2>
    3406:	88 34       	cpi	r24, 0x48	; 72
    3408:	91 05       	cpc	r25, r1
    340a:	09 f0       	breq	.+2      	; 0x340e <__vector_39+0xae>
    340c:	2b c1       	rjmp	.+598    	; 0x3664 <__vector_39+0x304>
    340e:	ae c0       	rjmp	.+348    	; 0x356c <__vector_39+0x20c>
    3410:	88 39       	cpi	r24, 0x98	; 152
    3412:	91 05       	cpc	r25, r1
    3414:	09 f4       	brne	.+2      	; 0x3418 <__vector_39+0xb8>
    3416:	13 c1       	rjmp	.+550    	; 0x363e <__vector_39+0x2de>
    3418:	89 39       	cpi	r24, 0x99	; 153
    341a:	91 05       	cpc	r25, r1
    341c:	ec f4       	brge	.+58     	; 0x3458 <__vector_39+0xf8>
    341e:	88 37       	cpi	r24, 0x78	; 120
    3420:	91 05       	cpc	r25, r1
    3422:	09 f4       	brne	.+2      	; 0x3426 <__vector_39+0xc6>
    3424:	ab c0       	rjmp	.+342    	; 0x357c <__vector_39+0x21c>
    3426:	89 37       	cpi	r24, 0x79	; 121
    3428:	91 05       	cpc	r25, r1
    342a:	4c f4       	brge	.+18     	; 0x343e <__vector_39+0xde>
    342c:	88 36       	cpi	r24, 0x68	; 104
    342e:	91 05       	cpc	r25, r1
    3430:	09 f4       	brne	.+2      	; 0x3434 <__vector_39+0xd4>
    3432:	a4 c0       	rjmp	.+328    	; 0x357c <__vector_39+0x21c>
    3434:	80 37       	cpi	r24, 0x70	; 112
    3436:	91 05       	cpc	r25, r1
    3438:	09 f0       	breq	.+2      	; 0x343c <__vector_39+0xdc>
    343a:	14 c1       	rjmp	.+552    	; 0x3664 <__vector_39+0x304>
    343c:	9f c0       	rjmp	.+318    	; 0x357c <__vector_39+0x21c>
    343e:	88 38       	cpi	r24, 0x88	; 136
    3440:	91 05       	cpc	r25, r1
    3442:	09 f4       	brne	.+2      	; 0x3446 <__vector_39+0xe6>
    3444:	fc c0       	rjmp	.+504    	; 0x363e <__vector_39+0x2de>
    3446:	80 39       	cpi	r24, 0x90	; 144
    3448:	91 05       	cpc	r25, r1
    344a:	09 f4       	brne	.+2      	; 0x344e <__vector_39+0xee>
    344c:	9d c0       	rjmp	.+314    	; 0x3588 <__vector_39+0x228>
    344e:	80 38       	cpi	r24, 0x80	; 128
    3450:	91 05       	cpc	r25, r1
    3452:	09 f0       	breq	.+2      	; 0x3456 <__vector_39+0xf6>
    3454:	07 c1       	rjmp	.+526    	; 0x3664 <__vector_39+0x304>
    3456:	98 c0       	rjmp	.+304    	; 0x3588 <__vector_39+0x228>
    3458:	80 3b       	cpi	r24, 0xB0	; 176
    345a:	91 05       	cpc	r25, r1
    345c:	09 f4       	brne	.+2      	; 0x3460 <__vector_39+0x100>
    345e:	c6 c0       	rjmp	.+396    	; 0x35ec <__vector_39+0x28c>
    3460:	81 3b       	cpi	r24, 0xB1	; 177
    3462:	91 05       	cpc	r25, r1
    3464:	4c f4       	brge	.+18     	; 0x3478 <__vector_39+0x118>
    3466:	80 3a       	cpi	r24, 0xA0	; 160
    3468:	91 05       	cpc	r25, r1
    346a:	09 f4       	brne	.+2      	; 0x346e <__vector_39+0x10e>
    346c:	9f c0       	rjmp	.+318    	; 0x35ac <__vector_39+0x24c>
    346e:	88 3a       	cpi	r24, 0xA8	; 168
    3470:	91 05       	cpc	r25, r1
    3472:	09 f0       	breq	.+2      	; 0x3476 <__vector_39+0x116>
    3474:	f7 c0       	rjmp	.+494    	; 0x3664 <__vector_39+0x304>
    3476:	ba c0       	rjmp	.+372    	; 0x35ec <__vector_39+0x28c>
    3478:	80 3c       	cpi	r24, 0xC0	; 192
    347a:	91 05       	cpc	r25, r1
    347c:	09 f4       	brne	.+2      	; 0x3480 <__vector_39+0x120>
    347e:	e3 c0       	rjmp	.+454    	; 0x3646 <__vector_39+0x2e6>
    3480:	88 3c       	cpi	r24, 0xC8	; 200
    3482:	91 05       	cpc	r25, r1
    3484:	09 f4       	brne	.+2      	; 0x3488 <__vector_39+0x128>
    3486:	df c0       	rjmp	.+446    	; 0x3646 <__vector_39+0x2e6>
    3488:	88 3b       	cpi	r24, 0xB8	; 184
    348a:	91 05       	cpc	r25, r1
    348c:	09 f0       	breq	.+2      	; 0x3490 <__vector_39+0x130>
    348e:	ea c0       	rjmp	.+468    	; 0x3664 <__vector_39+0x304>
    3490:	c2 c0       	rjmp	.+388    	; 0x3616 <__vector_39+0x2b6>
    // All Master
    case TW_START:     // sent start condition
    case TW_REP_START: // sent repeated start condition
      // copy device address and r/w bit to output register and ack
      TWDR = twi_slarw;
    3492:	80 91 0c 07 	lds	r24, 0x070C
    3496:	80 93 bb 00 	sts	0x00BB, r24
    349a:	cf c0       	rjmp	.+414    	; 0x363a <__vector_39+0x2da>

    // Master Transmitter
    case TW_MT_SLA_ACK:  // slave receiver acked address
    case TW_MT_DATA_ACK: // slave receiver acked data
      // if there is data to send, send it, otherwise stop 
      if(twi_masterBufferIndex < twi_masterBufferLength){
    349c:	90 91 33 07 	lds	r25, 0x0733
    34a0:	80 91 34 07 	lds	r24, 0x0734
    34a4:	98 17       	cp	r25, r24
    34a6:	68 f4       	brcc	.+26     	; 0x34c2 <__vector_39+0x162>
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
    34a8:	90 91 33 07 	lds	r25, 0x0733
    34ac:	e9 2f       	mov	r30, r25
    34ae:	f0 e0       	ldi	r31, 0x00	; 0
    34b0:	ed 5e       	subi	r30, 0xED	; 237
    34b2:	f8 4f       	sbci	r31, 0xF8	; 248
    34b4:	80 81       	ld	r24, Z
    34b6:	80 93 bb 00 	sts	0x00BB, r24
    34ba:	9f 5f       	subi	r25, 0xFF	; 255
    34bc:	90 93 33 07 	sts	0x0733, r25
    34c0:	bc c0       	rjmp	.+376    	; 0x363a <__vector_39+0x2da>
        twi_reply(1);
      }else{
	if (twi_sendStop)
    34c2:	80 91 0d 07 	lds	r24, 0x070D
    34c6:	88 23       	and	r24, r24
    34c8:	09 f4       	brne	.+2      	; 0x34cc <__vector_39+0x16c>
    34ca:	4b c0       	rjmp	.+150    	; 0x3562 <__vector_39+0x202>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    34cc:	85 ed       	ldi	r24, 0xD5	; 213
    34ce:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    34d2:	80 91 bc 00 	lds	r24, 0x00BC
    34d6:	84 fd       	sbrc	r24, 4
    34d8:	fc cf       	rjmp	.-8      	; 0x34d2 <__vector_39+0x172>
    34da:	c2 c0       	rjmp	.+388    	; 0x3660 <__vector_39+0x300>
	  twi_state = TWI_READY;
	}
      }
      break;
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
    34dc:	80 e2       	ldi	r24, 0x20	; 32
    34de:	80 93 78 07 	sts	0x0778, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    34e2:	85 ed       	ldi	r24, 0xD5	; 213
    34e4:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    34e8:	80 91 bc 00 	lds	r24, 0x00BC
    34ec:	84 fd       	sbrc	r24, 4
    34ee:	fc cf       	rjmp	.-8      	; 0x34e8 <__vector_39+0x188>
    34f0:	b7 c0       	rjmp	.+366    	; 0x3660 <__vector_39+0x300>
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
      twi_stop();
      break;
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
    34f2:	80 e3       	ldi	r24, 0x30	; 48
    34f4:	80 93 78 07 	sts	0x0778, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    34f8:	85 ed       	ldi	r24, 0xD5	; 213
    34fa:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    34fe:	80 91 bc 00 	lds	r24, 0x00BC
    3502:	84 fd       	sbrc	r24, 4
    3504:	fc cf       	rjmp	.-8      	; 0x34fe <__vector_39+0x19e>
    3506:	ac c0       	rjmp	.+344    	; 0x3660 <__vector_39+0x300>
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
      twi_stop();
      break;
    case TW_MT_ARB_LOST: // lost bus arbitration
      twi_error = TW_MT_ARB_LOST;
    3508:	88 e3       	ldi	r24, 0x38	; 56
    350a:	80 93 78 07 	sts	0x0778, r24
    350e:	9b c0       	rjmp	.+310    	; 0x3646 <__vector_39+0x2e6>
      break;

    // Master Receiver
    case TW_MR_DATA_ACK: // data received, ack sent
      // put byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
    3510:	80 91 33 07 	lds	r24, 0x0733
    3514:	90 91 bb 00 	lds	r25, 0x00BB
    3518:	e8 2f       	mov	r30, r24
    351a:	f0 e0       	ldi	r31, 0x00	; 0
    351c:	ed 5e       	subi	r30, 0xED	; 237
    351e:	f8 4f       	sbci	r31, 0xF8	; 248
    3520:	90 83       	st	Z, r25
    3522:	8f 5f       	subi	r24, 0xFF	; 255
    3524:	80 93 33 07 	sts	0x0733, r24
    case TW_MR_SLA_ACK:  // address sent, ack received
      // ack if more bytes are expected, otherwise nack
      if(twi_masterBufferIndex < twi_masterBufferLength){
    3528:	90 91 33 07 	lds	r25, 0x0733
    352c:	80 91 34 07 	lds	r24, 0x0734
    3530:	82 c0       	rjmp	.+260    	; 0x3636 <__vector_39+0x2d6>
        twi_reply(0);
      }
      break;
    case TW_MR_DATA_NACK: // data received, nack sent
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
    3532:	80 91 33 07 	lds	r24, 0x0733
    3536:	90 91 bb 00 	lds	r25, 0x00BB
    353a:	e8 2f       	mov	r30, r24
    353c:	f0 e0       	ldi	r31, 0x00	; 0
    353e:	ed 5e       	subi	r30, 0xED	; 237
    3540:	f8 4f       	sbci	r31, 0xF8	; 248
    3542:	90 83       	st	Z, r25
    3544:	8f 5f       	subi	r24, 0xFF	; 255
    3546:	80 93 33 07 	sts	0x0733, r24
	if (twi_sendStop)
    354a:	80 91 0d 07 	lds	r24, 0x070D
    354e:	88 23       	and	r24, r24
    3550:	41 f0       	breq	.+16     	; 0x3562 <__vector_39+0x202>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    3552:	85 ed       	ldi	r24, 0xD5	; 213
    3554:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    3558:	80 91 bc 00 	lds	r24, 0x00BC
    355c:	84 fd       	sbrc	r24, 4
    355e:	fc cf       	rjmp	.-8      	; 0x3558 <__vector_39+0x1f8>
    3560:	7f c0       	rjmp	.+254    	; 0x3660 <__vector_39+0x300>
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
	if (twi_sendStop)
          twi_stop();
	else {
	  twi_inRepStart = true;	// we're gonna send the START
    3562:	81 e0       	ldi	r24, 0x01	; 1
    3564:	80 93 0e 07 	sts	0x070E, r24
	  // don't enable the interrupt. We'll generate the start, but we 
	  // avoid handling the interrupt until we're in the next transaction,
	  // at the point where we would normally issue the start.
	  TWCR = _BV(TWINT) | _BV(TWSTA)| _BV(TWEN) ;
    3568:	84 ea       	ldi	r24, 0xA4	; 164
    356a:	6e c0       	rjmp	.+220    	; 0x3648 <__vector_39+0x2e8>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    356c:	85 ed       	ldi	r24, 0xD5	; 213
    356e:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    3572:	80 91 bc 00 	lds	r24, 0x00BC
    3576:	84 fd       	sbrc	r24, 4
    3578:	fc cf       	rjmp	.-8      	; 0x3572 <__vector_39+0x212>
    357a:	72 c0       	rjmp	.+228    	; 0x3660 <__vector_39+0x300>
    case TW_SR_SLA_ACK:   // addressed, returned ack
    case TW_SR_GCALL_ACK: // addressed generally, returned ack
    case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
    case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
      // enter slave receiver mode
      twi_state = TWI_SRX;
    357c:	83 e0       	ldi	r24, 0x03	; 3
    357e:	80 93 0b 07 	sts	0x070B, r24
      // indicate that rx buffer can be overwritten and ack
      twi_rxBufferIndex = 0;
    3582:	10 92 77 07 	sts	0x0777, r1
    3586:	59 c0       	rjmp	.+178    	; 0x363a <__vector_39+0x2da>
      twi_reply(1);
      break;
    case TW_SR_DATA_ACK:       // data received, returned ack
    case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
      // if there is still room in the rx buffer
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    3588:	80 91 77 07 	lds	r24, 0x0777
    358c:	80 32       	cpi	r24, 0x20	; 32
    358e:	08 f0       	brcs	.+2      	; 0x3592 <__vector_39+0x232>
    3590:	56 c0       	rjmp	.+172    	; 0x363e <__vector_39+0x2de>
        // put byte in buffer and ack
        twi_rxBuffer[twi_rxBufferIndex++] = TWDR;
    3592:	80 91 77 07 	lds	r24, 0x0777
    3596:	90 91 bb 00 	lds	r25, 0x00BB
    359a:	e8 2f       	mov	r30, r24
    359c:	f0 e0       	ldi	r31, 0x00	; 0
    359e:	e9 5a       	subi	r30, 0xA9	; 169
    35a0:	f8 4f       	sbci	r31, 0xF8	; 248
    35a2:	90 83       	st	Z, r25
    35a4:	8f 5f       	subi	r24, 0xFF	; 255
    35a6:	80 93 77 07 	sts	0x0777, r24
    35aa:	47 c0       	rjmp	.+142    	; 0x363a <__vector_39+0x2da>
        twi_reply(0);
      }
      break;
    case TW_SR_STOP: // stop or repeated start condition received
      // put a null char after data if there's room
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    35ac:	80 91 77 07 	lds	r24, 0x0777
    35b0:	80 32       	cpi	r24, 0x20	; 32
    35b2:	30 f4       	brcc	.+12     	; 0x35c0 <__vector_39+0x260>
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
    35b4:	e0 91 77 07 	lds	r30, 0x0777
    35b8:	f0 e0       	ldi	r31, 0x00	; 0
    35ba:	e9 5a       	subi	r30, 0xA9	; 169
    35bc:	f8 4f       	sbci	r31, 0xF8	; 248
    35be:	10 82       	st	Z, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    35c0:	85 ed       	ldi	r24, 0xD5	; 213
    35c2:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    35c6:	80 91 bc 00 	lds	r24, 0x00BC
    35ca:	84 fd       	sbrc	r24, 4
    35cc:	fc cf       	rjmp	.-8      	; 0x35c6 <__vector_39+0x266>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
    35ce:	10 92 0b 07 	sts	0x070B, r1
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
      }
      // sends ack and stops interface for clock stretching
      twi_stop();
      // callback to user defined callback
      twi_onSlaveReceive(twi_rxBuffer, twi_rxBufferIndex);
    35d2:	60 91 77 07 	lds	r22, 0x0777
    35d6:	e0 91 11 07 	lds	r30, 0x0711
    35da:	f0 91 12 07 	lds	r31, 0x0712
    35de:	87 e5       	ldi	r24, 0x57	; 87
    35e0:	97 e0       	ldi	r25, 0x07	; 7
    35e2:	70 e0       	ldi	r23, 0x00	; 0
    35e4:	19 95       	eicall
      // since we submit rx buffer to "wire" library, we can reset it
      twi_rxBufferIndex = 0;
    35e6:	10 92 77 07 	sts	0x0777, r1
    35ea:	2d c0       	rjmp	.+90     	; 0x3646 <__vector_39+0x2e6>
    
    // Slave Transmitter
    case TW_ST_SLA_ACK:          // addressed, returned ack
    case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
      // enter slave transmitter mode
      twi_state = TWI_STX;
    35ec:	84 e0       	ldi	r24, 0x04	; 4
    35ee:	80 93 0b 07 	sts	0x070B, r24
      // ready the tx buffer index for iteration
      twi_txBufferIndex = 0;
    35f2:	10 92 55 07 	sts	0x0755, r1
      // set tx buffer length to be zero, to verify if user changes it
      twi_txBufferLength = 0;
    35f6:	10 92 56 07 	sts	0x0756, r1
      // request for txBuffer to be filled and length to be set
      // note: user must call twi_transmit(bytes, length) to do this
      twi_onSlaveTransmit();
    35fa:	e0 91 0f 07 	lds	r30, 0x070F
    35fe:	f0 91 10 07 	lds	r31, 0x0710
    3602:	19 95       	eicall
      // if they didn't change buffer & length, initialize it
      if(0 == twi_txBufferLength){
    3604:	80 91 56 07 	lds	r24, 0x0756
    3608:	88 23       	and	r24, r24
    360a:	29 f4       	brne	.+10     	; 0x3616 <__vector_39+0x2b6>
        twi_txBufferLength = 1;
    360c:	81 e0       	ldi	r24, 0x01	; 1
    360e:	80 93 56 07 	sts	0x0756, r24
        twi_txBuffer[0] = 0x00;
    3612:	10 92 35 07 	sts	0x0735, r1
      }
      // transmit first byte from buffer, fall
    case TW_ST_DATA_ACK: // byte sent, ack returned
      // copy data to output register
      TWDR = twi_txBuffer[twi_txBufferIndex++];
    3616:	90 91 55 07 	lds	r25, 0x0755
    361a:	e9 2f       	mov	r30, r25
    361c:	f0 e0       	ldi	r31, 0x00	; 0
    361e:	eb 5c       	subi	r30, 0xCB	; 203
    3620:	f8 4f       	sbci	r31, 0xF8	; 248
    3622:	80 81       	ld	r24, Z
    3624:	80 93 bb 00 	sts	0x00BB, r24
    3628:	9f 5f       	subi	r25, 0xFF	; 255
    362a:	90 93 55 07 	sts	0x0755, r25
      // if there is more to send, ack, otherwise nack
      if(twi_txBufferIndex < twi_txBufferLength){
    362e:	90 91 55 07 	lds	r25, 0x0755
    3632:	80 91 56 07 	lds	r24, 0x0756
    3636:	98 17       	cp	r25, r24
    3638:	10 f4       	brcc	.+4      	; 0x363e <__vector_39+0x2de>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    363a:	85 ec       	ldi	r24, 0xC5	; 197
    363c:	01 c0       	rjmp	.+2      	; 0x3640 <__vector_39+0x2e0>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
    363e:	85 e8       	ldi	r24, 0x85	; 133
    3640:	80 93 bc 00 	sts	0x00BC, r24
    3644:	0f c0       	rjmp	.+30     	; 0x3664 <__vector_39+0x304>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    3646:	85 ec       	ldi	r24, 0xC5	; 197
    3648:	80 93 bc 00 	sts	0x00BC, r24
    364c:	09 c0       	rjmp	.+18     	; 0x3660 <__vector_39+0x300>

    // All
    case TW_NO_INFO:   // no state information
      break;
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
    364e:	10 92 78 07 	sts	0x0778, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    3652:	85 ed       	ldi	r24, 0xD5	; 213
    3654:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    3658:	80 91 bc 00 	lds	r24, 0x00BC
    365c:	84 fd       	sbrc	r24, 4
    365e:	fc cf       	rjmp	.-8      	; 0x3658 <__vector_39+0x2f8>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
    3660:	10 92 0b 07 	sts	0x070B, r1
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
      twi_stop();
      break;
  }
}
    3664:	ff 91       	pop	r31
    3666:	ef 91       	pop	r30
    3668:	bf 91       	pop	r27
    366a:	af 91       	pop	r26
    366c:	9f 91       	pop	r25
    366e:	8f 91       	pop	r24
    3670:	7f 91       	pop	r23
    3672:	6f 91       	pop	r22
    3674:	5f 91       	pop	r21
    3676:	4f 91       	pop	r20
    3678:	3f 91       	pop	r19
    367a:	2f 91       	pop	r18
    367c:	0f 90       	pop	r0
    367e:	0b be       	out	0x3b, r0	; 59
    3680:	0f 90       	pop	r0
    3682:	0f be       	out	0x3f, r0	; 63
    3684:	0f 90       	pop	r0
    3686:	1f 90       	pop	r1
    3688:	18 95       	reti

0000368a <twi_init>:
 * Output   none
 */
void twi_init(void)
{
  // initialize state
  twi_state = TWI_READY;
    368a:	10 92 0b 07 	sts	0x070B, r1
  twi_sendStop = true;		// default value
    368e:	81 e0       	ldi	r24, 0x01	; 1
    3690:	80 93 0d 07 	sts	0x070D, r24
  twi_inRepStart = false;
    3694:	10 92 0e 07 	sts	0x070E, r1
  
  // activate internal pullups for twi.
  digitalWrite(SDA, 1);
    3698:	84 e1       	ldi	r24, 0x14	; 20
    369a:	61 e0       	ldi	r22, 0x01	; 1
    369c:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
  digitalWrite(SCL, 1);
    36a0:	85 e1       	ldi	r24, 0x15	; 21
    36a2:	61 e0       	ldi	r22, 0x01	; 1
    36a4:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>

  // initialize twi prescaler and bit rate
  cbi(TWSR, TWPS0);
    36a8:	e9 eb       	ldi	r30, 0xB9	; 185
    36aa:	f0 e0       	ldi	r31, 0x00	; 0
    36ac:	80 81       	ld	r24, Z
    36ae:	8e 7f       	andi	r24, 0xFE	; 254
    36b0:	80 83       	st	Z, r24
  cbi(TWSR, TWPS1);
    36b2:	80 81       	ld	r24, Z
    36b4:	8d 7f       	andi	r24, 0xFD	; 253
    36b6:	80 83       	st	Z, r24
  TWBR = ((F_CPU / TWI_FREQ) - 16) / 2;
    36b8:	88 e9       	ldi	r24, 0x98	; 152
    36ba:	80 93 b8 00 	sts	0x00B8, r24
  SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR))
  note: TWBR should be 10 or higher for master mode
  It is 72 for a 16mhz Wiring board with 100kHz TWI */

  // enable twi module, acks, and twi interrupt
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA);
    36be:	85 e4       	ldi	r24, 0x45	; 69
    36c0:	80 93 bc 00 	sts	0x00BC, r24
}
    36c4:	08 95       	ret

000036c6 <__vector_23>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
    36c6:	1f 92       	push	r1
    36c8:	0f 92       	push	r0
    36ca:	0f b6       	in	r0, 0x3f	; 63
    36cc:	0f 92       	push	r0
    36ce:	11 24       	eor	r1, r1
    36d0:	2f 93       	push	r18
    36d2:	3f 93       	push	r19
    36d4:	8f 93       	push	r24
    36d6:	9f 93       	push	r25
    36d8:	af 93       	push	r26
    36da:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
    36dc:	80 91 7d 07 	lds	r24, 0x077D
    36e0:	90 91 7e 07 	lds	r25, 0x077E
    36e4:	a0 91 7f 07 	lds	r26, 0x077F
    36e8:	b0 91 80 07 	lds	r27, 0x0780
	unsigned char f = timer0_fract;
    36ec:	30 91 81 07 	lds	r19, 0x0781

	m += MILLIS_INC;
    36f0:	01 96       	adiw	r24, 0x01	; 1
    36f2:	a1 1d       	adc	r26, r1
    36f4:	b1 1d       	adc	r27, r1
	f += FRACT_INC;
    36f6:	23 2f       	mov	r18, r19
    36f8:	2d 5f       	subi	r18, 0xFD	; 253
	if (f >= FRACT_MAX) {
    36fa:	2d 37       	cpi	r18, 0x7D	; 125
    36fc:	20 f0       	brcs	.+8      	; 0x3706 <__vector_23+0x40>
		f -= FRACT_MAX;
    36fe:	2d 57       	subi	r18, 0x7D	; 125
		m += 1;
    3700:	01 96       	adiw	r24, 0x01	; 1
    3702:	a1 1d       	adc	r26, r1
    3704:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
    3706:	20 93 81 07 	sts	0x0781, r18
	timer0_millis = m;
    370a:	80 93 7d 07 	sts	0x077D, r24
    370e:	90 93 7e 07 	sts	0x077E, r25
    3712:	a0 93 7f 07 	sts	0x077F, r26
    3716:	b0 93 80 07 	sts	0x0780, r27
	timer0_overflow_count++;
    371a:	80 91 79 07 	lds	r24, 0x0779
    371e:	90 91 7a 07 	lds	r25, 0x077A
    3722:	a0 91 7b 07 	lds	r26, 0x077B
    3726:	b0 91 7c 07 	lds	r27, 0x077C
    372a:	01 96       	adiw	r24, 0x01	; 1
    372c:	a1 1d       	adc	r26, r1
    372e:	b1 1d       	adc	r27, r1
    3730:	80 93 79 07 	sts	0x0779, r24
    3734:	90 93 7a 07 	sts	0x077A, r25
    3738:	a0 93 7b 07 	sts	0x077B, r26
    373c:	b0 93 7c 07 	sts	0x077C, r27
}
    3740:	bf 91       	pop	r27
    3742:	af 91       	pop	r26
    3744:	9f 91       	pop	r25
    3746:	8f 91       	pop	r24
    3748:	3f 91       	pop	r19
    374a:	2f 91       	pop	r18
    374c:	0f 90       	pop	r0
    374e:	0f be       	out	0x3f, r0	; 63
    3750:	0f 90       	pop	r0
    3752:	1f 90       	pop	r1
    3754:	18 95       	reti

00003756 <millis>:

unsigned long millis()
{
	unsigned long m;
	uint8_t oldSREG = SREG;
    3756:	8f b7       	in	r24, 0x3f	; 63

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
    3758:	f8 94       	cli
	m = timer0_millis;
    375a:	20 91 7d 07 	lds	r18, 0x077D
    375e:	30 91 7e 07 	lds	r19, 0x077E
    3762:	40 91 7f 07 	lds	r20, 0x077F
    3766:	50 91 80 07 	lds	r21, 0x0780
	SREG = oldSREG;
    376a:	8f bf       	out	0x3f, r24	; 63

	return m;
}
    376c:	b9 01       	movw	r22, r18
    376e:	ca 01       	movw	r24, r20
    3770:	08 95       	ret

00003772 <delay>:
	
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
}

void delay(unsigned long ms)
{
    3772:	9b 01       	movw	r18, r22
    3774:	ac 01       	movw	r20, r24
	return m;
}

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
    3776:	7f b7       	in	r23, 0x3f	; 63
	
	cli();
    3778:	f8 94       	cli
	m = timer0_overflow_count;
    377a:	80 91 79 07 	lds	r24, 0x0779
    377e:	90 91 7a 07 	lds	r25, 0x077A
    3782:	a0 91 7b 07 	lds	r26, 0x077B
    3786:	b0 91 7c 07 	lds	r27, 0x077C
#if defined(TCNT0)
	t = TCNT0;
    378a:	66 b5       	in	r22, 0x26	; 38
	#error TIMER 0 not defined
#endif

  
#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
    378c:	a8 9b       	sbis	0x15, 0	; 21
    378e:	05 c0       	rjmp	.+10     	; 0x379a <delay+0x28>
    3790:	6f 3f       	cpi	r22, 0xFF	; 255
    3792:	19 f0       	breq	.+6      	; 0x379a <delay+0x28>
		m++;
    3794:	01 96       	adiw	r24, 0x01	; 1
    3796:	a1 1d       	adc	r26, r1
    3798:	b1 1d       	adc	r27, r1
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
    379a:	7f bf       	out	0x3f, r23	; 63
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
}

void delay(unsigned long ms)
{
	uint16_t start = (uint16_t)micros();
    379c:	ba 2f       	mov	r27, r26
    379e:	a9 2f       	mov	r26, r25
    37a0:	98 2f       	mov	r25, r24
    37a2:	88 27       	eor	r24, r24
    37a4:	86 0f       	add	r24, r22
    37a6:	91 1d       	adc	r25, r1
    37a8:	a1 1d       	adc	r26, r1
    37aa:	b1 1d       	adc	r27, r1
    37ac:	62 e0       	ldi	r22, 0x02	; 2
    37ae:	88 0f       	add	r24, r24
    37b0:	99 1f       	adc	r25, r25
    37b2:	aa 1f       	adc	r26, r26
    37b4:	bb 1f       	adc	r27, r27
    37b6:	6a 95       	dec	r22
    37b8:	d1 f7       	brne	.-12     	; 0x37ae <delay+0x3c>
    37ba:	bc 01       	movw	r22, r24
    37bc:	2d c0       	rjmp	.+90     	; 0x3818 <delay+0xa6>
	return m;
}

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
    37be:	ff b7       	in	r31, 0x3f	; 63
	
	cli();
    37c0:	f8 94       	cli
	m = timer0_overflow_count;
    37c2:	80 91 79 07 	lds	r24, 0x0779
    37c6:	90 91 7a 07 	lds	r25, 0x077A
    37ca:	a0 91 7b 07 	lds	r26, 0x077B
    37ce:	b0 91 7c 07 	lds	r27, 0x077C
#if defined(TCNT0)
	t = TCNT0;
    37d2:	e6 b5       	in	r30, 0x26	; 38
	#error TIMER 0 not defined
#endif

  
#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
    37d4:	a8 9b       	sbis	0x15, 0	; 21
    37d6:	05 c0       	rjmp	.+10     	; 0x37e2 <delay+0x70>
    37d8:	ef 3f       	cpi	r30, 0xFF	; 255
    37da:	19 f0       	breq	.+6      	; 0x37e2 <delay+0x70>
		m++;
    37dc:	01 96       	adiw	r24, 0x01	; 1
    37de:	a1 1d       	adc	r26, r1
    37e0:	b1 1d       	adc	r27, r1
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
    37e2:	ff bf       	out	0x3f, r31	; 63
void delay(unsigned long ms)
{
	uint16_t start = (uint16_t)micros();

	while (ms > 0) {
		if (((uint16_t)micros() - start) >= 1000) {
    37e4:	ba 2f       	mov	r27, r26
    37e6:	a9 2f       	mov	r26, r25
    37e8:	98 2f       	mov	r25, r24
    37ea:	88 27       	eor	r24, r24
    37ec:	8e 0f       	add	r24, r30
    37ee:	91 1d       	adc	r25, r1
    37f0:	a1 1d       	adc	r26, r1
    37f2:	b1 1d       	adc	r27, r1
    37f4:	e2 e0       	ldi	r30, 0x02	; 2
    37f6:	88 0f       	add	r24, r24
    37f8:	99 1f       	adc	r25, r25
    37fa:	aa 1f       	adc	r26, r26
    37fc:	bb 1f       	adc	r27, r27
    37fe:	ea 95       	dec	r30
    3800:	d1 f7       	brne	.-12     	; 0x37f6 <delay+0x84>
    3802:	86 1b       	sub	r24, r22
    3804:	97 0b       	sbc	r25, r23
    3806:	88 5e       	subi	r24, 0xE8	; 232
    3808:	93 40       	sbci	r25, 0x03	; 3
    380a:	c8 f2       	brcs	.-78     	; 0x37be <delay+0x4c>
			ms--;
    380c:	21 50       	subi	r18, 0x01	; 1
    380e:	30 40       	sbci	r19, 0x00	; 0
    3810:	40 40       	sbci	r20, 0x00	; 0
    3812:	50 40       	sbci	r21, 0x00	; 0
			start += 1000;
    3814:	68 51       	subi	r22, 0x18	; 24
    3816:	7c 4f       	sbci	r23, 0xFC	; 252

void delay(unsigned long ms)
{
	uint16_t start = (uint16_t)micros();

	while (ms > 0) {
    3818:	21 15       	cp	r18, r1
    381a:	31 05       	cpc	r19, r1
    381c:	41 05       	cpc	r20, r1
    381e:	51 05       	cpc	r21, r1
    3820:	71 f6       	brne	.-100    	; 0x37be <delay+0x4c>
		if (((uint16_t)micros() - start) >= 1000) {
			ms--;
			start += 1000;
		}
	}
}
    3822:	08 95       	ret

00003824 <delayMicroseconds>:
#elif F_CPU >= 16000000L
	// for the 16 MHz clock on most Arduino boards

	// for a one-microsecond delay, simply return.  the overhead
	// of the function call yields a delay of approximately 1 1/8 us.
	if (--us == 0)
    3824:	01 97       	sbiw	r24, 0x01	; 1
    3826:	39 f0       	breq	.+14     	; 0x3836 <delayMicroseconds+0x12>
		return;

	// the following loop takes a quarter of a microsecond (4 cycles)
	// per iteration, so execute it four times for each microsecond of
	// delay requested.
	us <<= 2;
    3828:	88 0f       	add	r24, r24
    382a:	99 1f       	adc	r25, r25
    382c:	88 0f       	add	r24, r24
    382e:	99 1f       	adc	r25, r25

	// account for the time taken in the preceeding commands.
	us -= 2;
    3830:	02 97       	sbiw	r24, 0x02	; 2
	// we can't subtract any more than this or we'd overflow w/ small delays.
	us--;
#endif

	// busy wait
	__asm__ __volatile__ (
    3832:	01 97       	sbiw	r24, 0x01	; 1
    3834:	f1 f7       	brne	.-4      	; 0x3832 <delayMicroseconds+0xe>
    3836:	08 95       	ret

00003838 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    3838:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    383a:	84 b5       	in	r24, 0x24	; 36
    383c:	82 60       	ori	r24, 0x02	; 2
    383e:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    3840:	84 b5       	in	r24, 0x24	; 36
    3842:	81 60       	ori	r24, 0x01	; 1
    3844:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    3846:	85 b5       	in	r24, 0x25	; 37
    3848:	82 60       	ori	r24, 0x02	; 2
    384a:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    384c:	85 b5       	in	r24, 0x25	; 37
    384e:	81 60       	ori	r24, 0x01	; 1
    3850:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    3852:	ee e6       	ldi	r30, 0x6E	; 110
    3854:	f0 e0       	ldi	r31, 0x00	; 0
    3856:	80 81       	ld	r24, Z
    3858:	81 60       	ori	r24, 0x01	; 1
    385a:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    385c:	e1 e8       	ldi	r30, 0x81	; 129
    385e:	f0 e0       	ldi	r31, 0x00	; 0
    3860:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    3862:	80 81       	ld	r24, Z
    3864:	82 60       	ori	r24, 0x02	; 2
    3866:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    3868:	80 81       	ld	r24, Z
    386a:	81 60       	ori	r24, 0x01	; 1
    386c:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    386e:	e0 e8       	ldi	r30, 0x80	; 128
    3870:	f0 e0       	ldi	r31, 0x00	; 0
    3872:	80 81       	ld	r24, Z
    3874:	81 60       	ori	r24, 0x01	; 1
    3876:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    3878:	e1 eb       	ldi	r30, 0xB1	; 177
    387a:	f0 e0       	ldi	r31, 0x00	; 0
    387c:	80 81       	ld	r24, Z
    387e:	84 60       	ori	r24, 0x04	; 4
    3880:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    3882:	e0 eb       	ldi	r30, 0xB0	; 176
    3884:	f0 e0       	ldi	r31, 0x00	; 0
    3886:	80 81       	ld	r24, Z
    3888:	81 60       	ori	r24, 0x01	; 1
    388a:	80 83       	st	Z, r24
#else
	#warning Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	sbi(TCCR3B, CS31);		// set timer 3 prescale factor to 64
    388c:	e1 e9       	ldi	r30, 0x91	; 145
    388e:	f0 e0       	ldi	r31, 0x00	; 0
    3890:	80 81       	ld	r24, Z
    3892:	82 60       	ori	r24, 0x02	; 2
    3894:	80 83       	st	Z, r24
	sbi(TCCR3B, CS30);
    3896:	80 81       	ld	r24, Z
    3898:	81 60       	ori	r24, 0x01	; 1
    389a:	80 83       	st	Z, r24
	sbi(TCCR3A, WGM30);		// put timer 3 in 8-bit phase correct pwm mode
    389c:	e0 e9       	ldi	r30, 0x90	; 144
    389e:	f0 e0       	ldi	r31, 0x00	; 0
    38a0:	80 81       	ld	r24, Z
    38a2:	81 60       	ori	r24, 0x01	; 1
    38a4:	80 83       	st	Z, r24
	sbi(TCCR4D, WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	sbi(TCCR4A, PWM4A);		// enable PWM mode for comparator OCR4A
	sbi(TCCR4C, PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	sbi(TCCR4B, CS41);		// set timer 4 prescale factor to 64
    38a6:	e1 ea       	ldi	r30, 0xA1	; 161
    38a8:	f0 e0       	ldi	r31, 0x00	; 0
    38aa:	80 81       	ld	r24, Z
    38ac:	82 60       	ori	r24, 0x02	; 2
    38ae:	80 83       	st	Z, r24
	sbi(TCCR4B, CS40);
    38b0:	80 81       	ld	r24, Z
    38b2:	81 60       	ori	r24, 0x01	; 1
    38b4:	80 83       	st	Z, r24
	sbi(TCCR4A, WGM40);		// put timer 4 in 8-bit phase correct pwm mode
    38b6:	e0 ea       	ldi	r30, 0xA0	; 160
    38b8:	f0 e0       	ldi	r31, 0x00	; 0
    38ba:	80 81       	ld	r24, Z
    38bc:	81 60       	ori	r24, 0x01	; 1
    38be:	80 83       	st	Z, r24
#endif
#endif /* end timer4 block for ATMEGA1280/2560 and similar */	

#if defined(TCCR5B) && defined(CS51) && defined(WGM50)
	sbi(TCCR5B, CS51);		// set timer 5 prescale factor to 64
    38c0:	e1 e2       	ldi	r30, 0x21	; 33
    38c2:	f1 e0       	ldi	r31, 0x01	; 1
    38c4:	80 81       	ld	r24, Z
    38c6:	82 60       	ori	r24, 0x02	; 2
    38c8:	80 83       	st	Z, r24
	sbi(TCCR5B, CS50);
    38ca:	80 81       	ld	r24, Z
    38cc:	81 60       	ori	r24, 0x01	; 1
    38ce:	80 83       	st	Z, r24
	sbi(TCCR5A, WGM50);		// put timer 5 in 8-bit phase correct pwm mode
    38d0:	e0 e2       	ldi	r30, 0x20	; 32
    38d2:	f1 e0       	ldi	r31, 0x01	; 1
    38d4:	80 81       	ld	r24, Z
    38d6:	81 60       	ori	r24, 0x01	; 1
    38d8:	80 83       	st	Z, r24
#if defined(ADCSRA)
	// set a2d prescale factor to 128
	// 16 MHz / 128 = 125 KHz, inside the desired 50-200 KHz range.
	// XXX: this will not work properly for other clock speeds, and
	// this code should use F_CPU to determine the prescale factor.
	sbi(ADCSRA, ADPS2);
    38da:	ea e7       	ldi	r30, 0x7A	; 122
    38dc:	f0 e0       	ldi	r31, 0x00	; 0
    38de:	80 81       	ld	r24, Z
    38e0:	84 60       	ori	r24, 0x04	; 4
    38e2:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS1);
    38e4:	80 81       	ld	r24, Z
    38e6:	82 60       	ori	r24, 0x02	; 2
    38e8:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS0);
    38ea:	80 81       	ld	r24, Z
    38ec:	81 60       	ori	r24, 0x01	; 1
    38ee:	80 83       	st	Z, r24

	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    38f0:	80 81       	ld	r24, Z
    38f2:	80 68       	ori	r24, 0x80	; 128
    38f4:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    38f6:	10 92 c1 00 	sts	0x00C1, r1
#endif
}
    38fa:	08 95       	ret

000038fc <analogWrite>:
// Right now, PWM output only works on the pins with
// hardware support.  These are defined in the appropriate
// pins_*.c file.  For the rest of the pins, we default
// to digital output.
void analogWrite(uint8_t pin, int val)
{
    38fc:	1f 93       	push	r17
    38fe:	cf 93       	push	r28
    3900:	df 93       	push	r29
    3902:	18 2f       	mov	r17, r24
    3904:	eb 01       	movw	r28, r22
	// We need to make sure the PWM output is enabled for those pins
	// that support it, as we turn it off when digitally reading or
	// writing with them.  Also, make sure the pin is in output mode
	// for consistenty with Wiring, which doesn't require a pinMode
	// call for the analog output pins.
	pinMode(pin, OUTPUT);
    3906:	61 e0       	ldi	r22, 0x01	; 1
    3908:	0e 94 5e 1d 	call	0x3abc	; 0x3abc <pinMode>
	if (val == 0)
    390c:	20 97       	sbiw	r28, 0x00	; 0
    390e:	09 f4       	brne	.+2      	; 0x3912 <analogWrite+0x16>
    3910:	ca c0       	rjmp	.+404    	; 0x3aa6 <analogWrite+0x1aa>
	{
		digitalWrite(pin, LOW);
	}
	else if (val == 255)
    3912:	cf 3f       	cpi	r28, 0xFF	; 255
    3914:	d1 05       	cpc	r29, r1
    3916:	09 f4       	brne	.+2      	; 0x391a <analogWrite+0x1e>
    3918:	c9 c0       	rjmp	.+402    	; 0x3aac <analogWrite+0x1b0>
	{
		digitalWrite(pin, HIGH);
	}
	else
	{
		switch(digitalPinToTimer(pin))
    391a:	e1 2f       	mov	r30, r17
    391c:	f0 e0       	ldi	r31, 0x00	; 0
    391e:	e0 5a       	subi	r30, 0xA0	; 160
    3920:	f5 4f       	sbci	r31, 0xF5	; 245
    3922:	84 91       	lpm	r24, Z+
    3924:	89 30       	cpi	r24, 0x09	; 9
    3926:	09 f4       	brne	.+2      	; 0x392a <analogWrite+0x2e>
    3928:	66 c0       	rjmp	.+204    	; 0x39f6 <analogWrite+0xfa>
    392a:	8a 30       	cpi	r24, 0x0A	; 10
    392c:	b0 f4       	brcc	.+44     	; 0x395a <analogWrite+0x5e>
    392e:	84 30       	cpi	r24, 0x04	; 4
    3930:	f1 f1       	breq	.+124    	; 0x39ae <analogWrite+0xb2>
    3932:	85 30       	cpi	r24, 0x05	; 5
    3934:	40 f4       	brcc	.+16     	; 0x3946 <analogWrite+0x4a>
    3936:	82 30       	cpi	r24, 0x02	; 2
    3938:	59 f1       	breq	.+86     	; 0x3990 <analogWrite+0x94>
    393a:	83 30       	cpi	r24, 0x03	; 3
    393c:	70 f5       	brcc	.+92     	; 0x399a <analogWrite+0x9e>
    393e:	81 30       	cpi	r24, 0x01	; 1
    3940:	09 f0       	breq	.+2      	; 0x3944 <analogWrite+0x48>
    3942:	ae c0       	rjmp	.+348    	; 0x3aa0 <analogWrite+0x1a4>
    3944:	20 c0       	rjmp	.+64     	; 0x3986 <analogWrite+0x8a>
    3946:	87 30       	cpi	r24, 0x07	; 7
    3948:	09 f4       	brne	.+2      	; 0x394c <analogWrite+0x50>
    394a:	43 c0       	rjmp	.+134    	; 0x39d2 <analogWrite+0xd6>
    394c:	88 30       	cpi	r24, 0x08	; 8
    394e:	08 f0       	brcs	.+2      	; 0x3952 <analogWrite+0x56>
    3950:	48 c0       	rjmp	.+144    	; 0x39e2 <analogWrite+0xe6>
    3952:	86 30       	cpi	r24, 0x06	; 6
    3954:	09 f0       	breq	.+2      	; 0x3958 <analogWrite+0x5c>
    3956:	a4 c0       	rjmp	.+328    	; 0x3aa0 <analogWrite+0x1a4>
    3958:	34 c0       	rjmp	.+104    	; 0x39c2 <analogWrite+0xc6>
    395a:	8d 30       	cpi	r24, 0x0D	; 13
    395c:	09 f4       	brne	.+2      	; 0x3960 <analogWrite+0x64>
    395e:	78 c0       	rjmp	.+240    	; 0x3a50 <analogWrite+0x154>
    3960:	8e 30       	cpi	r24, 0x0E	; 14
    3962:	38 f4       	brcc	.+14     	; 0x3972 <analogWrite+0x76>
    3964:	8b 30       	cpi	r24, 0x0B	; 11
    3966:	09 f4       	brne	.+2      	; 0x396a <analogWrite+0x6e>
    3968:	5a c0       	rjmp	.+180    	; 0x3a1e <analogWrite+0x122>
    396a:	8c 30       	cpi	r24, 0x0C	; 12
    396c:	08 f0       	brcs	.+2      	; 0x3970 <analogWrite+0x74>
    396e:	66 c0       	rjmp	.+204    	; 0x3a3c <analogWrite+0x140>
    3970:	4c c0       	rjmp	.+152    	; 0x3a0a <analogWrite+0x10e>
    3972:	80 31       	cpi	r24, 0x10	; 16
    3974:	09 f4       	brne	.+2      	; 0x3978 <analogWrite+0x7c>
    3976:	80 c0       	rjmp	.+256    	; 0x3a78 <analogWrite+0x17c>
    3978:	81 31       	cpi	r24, 0x11	; 17
    397a:	09 f4       	brne	.+2      	; 0x397e <analogWrite+0x82>
    397c:	87 c0       	rjmp	.+270    	; 0x3a8c <analogWrite+0x190>
    397e:	8f 30       	cpi	r24, 0x0F	; 15
    3980:	09 f0       	breq	.+2      	; 0x3984 <analogWrite+0x88>
    3982:	8e c0       	rjmp	.+284    	; 0x3aa0 <analogWrite+0x1a4>
    3984:	6f c0       	rjmp	.+222    	; 0x3a64 <analogWrite+0x168>
			#endif

			#if defined(TCCR0A) && defined(COM0A1)
			case TIMER0A:
				// connect pwm to pin on timer 0, channel A
				sbi(TCCR0A, COM0A1);
    3986:	84 b5       	in	r24, 0x24	; 36
    3988:	80 68       	ori	r24, 0x80	; 128
    398a:	84 bd       	out	0x24, r24	; 36
				OCR0A = val; // set pwm duty
    398c:	c7 bd       	out	0x27, r28	; 39
    398e:	92 c0       	rjmp	.+292    	; 0x3ab4 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR0A) && defined(COM0B1)
			case TIMER0B:
				// connect pwm to pin on timer 0, channel B
				sbi(TCCR0A, COM0B1);
    3990:	84 b5       	in	r24, 0x24	; 36
    3992:	80 62       	ori	r24, 0x20	; 32
    3994:	84 bd       	out	0x24, r24	; 36
				OCR0B = val; // set pwm duty
    3996:	c8 bd       	out	0x28, r28	; 40
    3998:	8d c0       	rjmp	.+282    	; 0x3ab4 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR1A) && defined(COM1A1)
			case TIMER1A:
				// connect pwm to pin on timer 1, channel A
				sbi(TCCR1A, COM1A1);
    399a:	80 91 80 00 	lds	r24, 0x0080
    399e:	80 68       	ori	r24, 0x80	; 128
    39a0:	80 93 80 00 	sts	0x0080, r24
				OCR1A = val; // set pwm duty
    39a4:	d0 93 89 00 	sts	0x0089, r29
    39a8:	c0 93 88 00 	sts	0x0088, r28
    39ac:	83 c0       	rjmp	.+262    	; 0x3ab4 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR1A) && defined(COM1B1)
			case TIMER1B:
				// connect pwm to pin on timer 1, channel B
				sbi(TCCR1A, COM1B1);
    39ae:	80 91 80 00 	lds	r24, 0x0080
    39b2:	80 62       	ori	r24, 0x20	; 32
    39b4:	80 93 80 00 	sts	0x0080, r24
				OCR1B = val; // set pwm duty
    39b8:	d0 93 8b 00 	sts	0x008B, r29
    39bc:	c0 93 8a 00 	sts	0x008A, r28
    39c0:	79 c0       	rjmp	.+242    	; 0x3ab4 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR2A) && defined(COM2A1)
			case TIMER2A:
				// connect pwm to pin on timer 2, channel A
				sbi(TCCR2A, COM2A1);
    39c2:	80 91 b0 00 	lds	r24, 0x00B0
    39c6:	80 68       	ori	r24, 0x80	; 128
    39c8:	80 93 b0 00 	sts	0x00B0, r24
				OCR2A = val; // set pwm duty
    39cc:	c0 93 b3 00 	sts	0x00B3, r28
    39d0:	71 c0       	rjmp	.+226    	; 0x3ab4 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR2A) && defined(COM2B1)
			case TIMER2B:
				// connect pwm to pin on timer 2, channel B
				sbi(TCCR2A, COM2B1);
    39d2:	80 91 b0 00 	lds	r24, 0x00B0
    39d6:	80 62       	ori	r24, 0x20	; 32
    39d8:	80 93 b0 00 	sts	0x00B0, r24
				OCR2B = val; // set pwm duty
    39dc:	c0 93 b4 00 	sts	0x00B4, r28
    39e0:	69 c0       	rjmp	.+210    	; 0x3ab4 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR3A) && defined(COM3A1)
			case TIMER3A:
				// connect pwm to pin on timer 3, channel A
				sbi(TCCR3A, COM3A1);
    39e2:	80 91 90 00 	lds	r24, 0x0090
    39e6:	80 68       	ori	r24, 0x80	; 128
    39e8:	80 93 90 00 	sts	0x0090, r24
				OCR3A = val; // set pwm duty
    39ec:	d0 93 99 00 	sts	0x0099, r29
    39f0:	c0 93 98 00 	sts	0x0098, r28
    39f4:	5f c0       	rjmp	.+190    	; 0x3ab4 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR3A) && defined(COM3B1)
			case TIMER3B:
				// connect pwm to pin on timer 3, channel B
				sbi(TCCR3A, COM3B1);
    39f6:	80 91 90 00 	lds	r24, 0x0090
    39fa:	80 62       	ori	r24, 0x20	; 32
    39fc:	80 93 90 00 	sts	0x0090, r24
				OCR3B = val; // set pwm duty
    3a00:	d0 93 9b 00 	sts	0x009B, r29
    3a04:	c0 93 9a 00 	sts	0x009A, r28
    3a08:	55 c0       	rjmp	.+170    	; 0x3ab4 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR3A) && defined(COM3C1)
			case TIMER3C:
				// connect pwm to pin on timer 3, channel C
				sbi(TCCR3A, COM3C1);
    3a0a:	80 91 90 00 	lds	r24, 0x0090
    3a0e:	88 60       	ori	r24, 0x08	; 8
    3a10:	80 93 90 00 	sts	0x0090, r24
				OCR3C = val; // set pwm duty
    3a14:	d0 93 9d 00 	sts	0x009D, r29
    3a18:	c0 93 9c 00 	sts	0x009C, r28
    3a1c:	4b c0       	rjmp	.+150    	; 0x3ab4 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR4A)
			case TIMER4A:
				//connect pwm to pin on timer 4, channel A
				sbi(TCCR4A, COM4A1);
    3a1e:	80 91 a0 00 	lds	r24, 0x00A0
    3a22:	80 68       	ori	r24, 0x80	; 128
    3a24:	80 93 a0 00 	sts	0x00A0, r24
				#if defined(COM4A0)		// only used on 32U4
				cbi(TCCR4A, COM4A0);
    3a28:	80 91 a0 00 	lds	r24, 0x00A0
    3a2c:	8f 7b       	andi	r24, 0xBF	; 191
    3a2e:	80 93 a0 00 	sts	0x00A0, r24
				#endif
				OCR4A = val;	// set pwm duty
    3a32:	d0 93 a9 00 	sts	0x00A9, r29
    3a36:	c0 93 a8 00 	sts	0x00A8, r28
    3a3a:	3c c0       	rjmp	.+120    	; 0x3ab4 <analogWrite+0x1b8>
			#endif
			
			#if defined(TCCR4A) && defined(COM4B1)
			case TIMER4B:
				// connect pwm to pin on timer 4, channel B
				sbi(TCCR4A, COM4B1);
    3a3c:	80 91 a0 00 	lds	r24, 0x00A0
    3a40:	80 62       	ori	r24, 0x20	; 32
    3a42:	80 93 a0 00 	sts	0x00A0, r24
				OCR4B = val; // set pwm duty
    3a46:	d0 93 ab 00 	sts	0x00AB, r29
    3a4a:	c0 93 aa 00 	sts	0x00AA, r28
    3a4e:	32 c0       	rjmp	.+100    	; 0x3ab4 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR4A) && defined(COM4C1)
			case TIMER4C:
				// connect pwm to pin on timer 4, channel C
				sbi(TCCR4A, COM4C1);
    3a50:	80 91 a0 00 	lds	r24, 0x00A0
    3a54:	88 60       	ori	r24, 0x08	; 8
    3a56:	80 93 a0 00 	sts	0x00A0, r24
				OCR4C = val; // set pwm duty
    3a5a:	d0 93 ad 00 	sts	0x00AD, r29
    3a5e:	c0 93 ac 00 	sts	0x00AC, r28
    3a62:	28 c0       	rjmp	.+80     	; 0x3ab4 <analogWrite+0x1b8>

							
			#if defined(TCCR5A) && defined(COM5A1)
			case TIMER5A:
				// connect pwm to pin on timer 5, channel A
				sbi(TCCR5A, COM5A1);
    3a64:	80 91 20 01 	lds	r24, 0x0120
    3a68:	80 68       	ori	r24, 0x80	; 128
    3a6a:	80 93 20 01 	sts	0x0120, r24
				OCR5A = val; // set pwm duty
    3a6e:	d0 93 29 01 	sts	0x0129, r29
    3a72:	c0 93 28 01 	sts	0x0128, r28
    3a76:	1e c0       	rjmp	.+60     	; 0x3ab4 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR5A) && defined(COM5B1)
			case TIMER5B:
				// connect pwm to pin on timer 5, channel B
				sbi(TCCR5A, COM5B1);
    3a78:	80 91 20 01 	lds	r24, 0x0120
    3a7c:	80 62       	ori	r24, 0x20	; 32
    3a7e:	80 93 20 01 	sts	0x0120, r24
				OCR5B = val; // set pwm duty
    3a82:	d0 93 2b 01 	sts	0x012B, r29
    3a86:	c0 93 2a 01 	sts	0x012A, r28
    3a8a:	14 c0       	rjmp	.+40     	; 0x3ab4 <analogWrite+0x1b8>
			#endif

			#if defined(TCCR5A) && defined(COM5C1)
			case TIMER5C:
				// connect pwm to pin on timer 5, channel C
				sbi(TCCR5A, COM5C1);
    3a8c:	80 91 20 01 	lds	r24, 0x0120
    3a90:	88 60       	ori	r24, 0x08	; 8
    3a92:	80 93 20 01 	sts	0x0120, r24
				OCR5C = val; // set pwm duty
    3a96:	d0 93 2d 01 	sts	0x012D, r29
    3a9a:	c0 93 2c 01 	sts	0x012C, r28
    3a9e:	0a c0       	rjmp	.+20     	; 0x3ab4 <analogWrite+0x1b8>
				break;
			#endif

			case NOT_ON_TIMER:
			default:
				if (val < 128) {
    3aa0:	c0 38       	cpi	r28, 0x80	; 128
    3aa2:	d1 05       	cpc	r29, r1
    3aa4:	1c f4       	brge	.+6      	; 0x3aac <analogWrite+0x1b0>
					digitalWrite(pin, LOW);
    3aa6:	81 2f       	mov	r24, r17
    3aa8:	60 e0       	ldi	r22, 0x00	; 0
    3aaa:	02 c0       	rjmp	.+4      	; 0x3ab0 <analogWrite+0x1b4>
				} else {
					digitalWrite(pin, HIGH);
    3aac:	81 2f       	mov	r24, r17
    3aae:	61 e0       	ldi	r22, 0x01	; 1
    3ab0:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <digitalWrite>
				}
		}
	}
}
    3ab4:	df 91       	pop	r29
    3ab6:	cf 91       	pop	r28
    3ab8:	1f 91       	pop	r17
    3aba:	08 95       	ret

00003abc <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    3abc:	cf 93       	push	r28
    3abe:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    3ac0:	48 2f       	mov	r20, r24
    3ac2:	50 e0       	ldi	r21, 0x00	; 0
    3ac4:	ca 01       	movw	r24, r20
    3ac6:	86 5e       	subi	r24, 0xE6	; 230
    3ac8:	95 4f       	sbci	r25, 0xF5	; 245
    3aca:	fc 01       	movw	r30, r24
    3acc:	34 91       	lpm	r19, Z+
	uint8_t port = digitalPinToPort(pin);
    3ace:	4c 52       	subi	r20, 0x2C	; 44
    3ad0:	56 4f       	sbci	r21, 0xF6	; 246
    3ad2:	fa 01       	movw	r30, r20
    3ad4:	84 91       	lpm	r24, Z+
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    3ad6:	88 23       	and	r24, r24
    3ad8:	69 f1       	breq	.+90     	; 0x3b34 <pinMode+0x78>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    3ada:	90 e0       	ldi	r25, 0x00	; 0
    3adc:	88 0f       	add	r24, r24
    3ade:	99 1f       	adc	r25, r25
    3ae0:	fc 01       	movw	r30, r24
    3ae2:	ea 57       	subi	r30, 0x7A	; 122
    3ae4:	f6 4f       	sbci	r31, 0xF6	; 246
    3ae6:	a5 91       	lpm	r26, Z+
    3ae8:	b4 91       	lpm	r27, Z+
	out = portOutputRegister(port);
    3aea:	fc 01       	movw	r30, r24
    3aec:	e0 56       	subi	r30, 0x60	; 96
    3aee:	f6 4f       	sbci	r31, 0xF6	; 246
    3af0:	c5 91       	lpm	r28, Z+
    3af2:	d4 91       	lpm	r29, Z+

	if (mode == INPUT) { 
    3af4:	66 23       	and	r22, r22
    3af6:	51 f4       	brne	.+20     	; 0x3b0c <pinMode+0x50>
		uint8_t oldSREG = SREG;
    3af8:	2f b7       	in	r18, 0x3f	; 63
                cli();
    3afa:	f8 94       	cli
		*reg &= ~bit;
    3afc:	8c 91       	ld	r24, X
    3afe:	93 2f       	mov	r25, r19
    3b00:	90 95       	com	r25
    3b02:	89 23       	and	r24, r25
    3b04:	8c 93       	st	X, r24
		*out &= ~bit;
    3b06:	88 81       	ld	r24, Y
    3b08:	89 23       	and	r24, r25
    3b0a:	0b c0       	rjmp	.+22     	; 0x3b22 <pinMode+0x66>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    3b0c:	62 30       	cpi	r22, 0x02	; 2
    3b0e:	61 f4       	brne	.+24     	; 0x3b28 <pinMode+0x6c>
		uint8_t oldSREG = SREG;
    3b10:	2f b7       	in	r18, 0x3f	; 63
                cli();
    3b12:	f8 94       	cli
		*reg &= ~bit;
    3b14:	8c 91       	ld	r24, X
    3b16:	93 2f       	mov	r25, r19
    3b18:	90 95       	com	r25
    3b1a:	89 23       	and	r24, r25
    3b1c:	8c 93       	st	X, r24
		*out |= bit;
    3b1e:	88 81       	ld	r24, Y
    3b20:	83 2b       	or	r24, r19
    3b22:	88 83       	st	Y, r24
		SREG = oldSREG;
    3b24:	2f bf       	out	0x3f, r18	; 63
    3b26:	06 c0       	rjmp	.+12     	; 0x3b34 <pinMode+0x78>
	} else {
		uint8_t oldSREG = SREG;
    3b28:	9f b7       	in	r25, 0x3f	; 63
                cli();
    3b2a:	f8 94       	cli
		*reg |= bit;
    3b2c:	8c 91       	ld	r24, X
    3b2e:	83 2b       	or	r24, r19
    3b30:	8c 93       	st	X, r24
		SREG = oldSREG;
    3b32:	9f bf       	out	0x3f, r25	; 63
	}
}
    3b34:	df 91       	pop	r29
    3b36:	cf 91       	pop	r28
    3b38:	08 95       	ret

00003b3a <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    3b3a:	89 30       	cpi	r24, 0x09	; 9
    3b3c:	09 f4       	brne	.+2      	; 0x3b40 <turnOffPWM+0x6>
    3b3e:	49 c0       	rjmp	.+146    	; 0x3bd2 <turnOffPWM+0x98>
    3b40:	8a 30       	cpi	r24, 0x0A	; 10
    3b42:	a0 f4       	brcc	.+40     	; 0x3b6c <turnOffPWM+0x32>
    3b44:	84 30       	cpi	r24, 0x04	; 4
    3b46:	51 f1       	breq	.+84     	; 0x3b9c <turnOffPWM+0x62>
    3b48:	85 30       	cpi	r24, 0x05	; 5
    3b4a:	40 f4       	brcc	.+16     	; 0x3b5c <turnOffPWM+0x22>
    3b4c:	82 30       	cpi	r24, 0x02	; 2
    3b4e:	79 f1       	breq	.+94     	; 0x3bae <turnOffPWM+0x74>
    3b50:	83 30       	cpi	r24, 0x03	; 3
    3b52:	00 f5       	brcc	.+64     	; 0x3b94 <turnOffPWM+0x5a>
    3b54:	81 30       	cpi	r24, 0x01	; 1
    3b56:	09 f0       	breq	.+2      	; 0x3b5a <turnOffPWM+0x20>
    3b58:	63 c0       	rjmp	.+198    	; 0x3c20 <turnOffPWM+0xe6>
    3b5a:	26 c0       	rjmp	.+76     	; 0x3ba8 <turnOffPWM+0x6e>
    3b5c:	87 30       	cpi	r24, 0x07	; 7
    3b5e:	79 f1       	breq	.+94     	; 0x3bbe <turnOffPWM+0x84>
    3b60:	88 30       	cpi	r24, 0x08	; 8
    3b62:	98 f5       	brcc	.+102    	; 0x3bca <turnOffPWM+0x90>
    3b64:	86 30       	cpi	r24, 0x06	; 6
    3b66:	09 f0       	breq	.+2      	; 0x3b6a <turnOffPWM+0x30>
    3b68:	5b c0       	rjmp	.+182    	; 0x3c20 <turnOffPWM+0xe6>
    3b6a:	25 c0       	rjmp	.+74     	; 0x3bb6 <turnOffPWM+0x7c>
    3b6c:	8d 30       	cpi	r24, 0x0D	; 13
    3b6e:	09 f4       	brne	.+2      	; 0x3b72 <turnOffPWM+0x38>
    3b70:	42 c0       	rjmp	.+132    	; 0x3bf6 <turnOffPWM+0xbc>
    3b72:	8e 30       	cpi	r24, 0x0E	; 14
    3b74:	28 f4       	brcc	.+10     	; 0x3b80 <turnOffPWM+0x46>
    3b76:	8b 30       	cpi	r24, 0x0B	; 11
    3b78:	b1 f1       	breq	.+108    	; 0x3be6 <turnOffPWM+0xac>
    3b7a:	8c 30       	cpi	r24, 0x0C	; 12
    3b7c:	c0 f5       	brcc	.+112    	; 0x3bee <turnOffPWM+0xb4>
    3b7e:	2d c0       	rjmp	.+90     	; 0x3bda <turnOffPWM+0xa0>
    3b80:	80 31       	cpi	r24, 0x10	; 16
    3b82:	09 f4       	brne	.+2      	; 0x3b86 <turnOffPWM+0x4c>
    3b84:	42 c0       	rjmp	.+132    	; 0x3c0a <turnOffPWM+0xd0>
    3b86:	81 31       	cpi	r24, 0x11	; 17
    3b88:	09 f4       	brne	.+2      	; 0x3b8c <turnOffPWM+0x52>
    3b8a:	45 c0       	rjmp	.+138    	; 0x3c16 <turnOffPWM+0xdc>
    3b8c:	8f 30       	cpi	r24, 0x0F	; 15
    3b8e:	09 f0       	breq	.+2      	; 0x3b92 <turnOffPWM+0x58>
    3b90:	47 c0       	rjmp	.+142    	; 0x3c20 <turnOffPWM+0xe6>
    3b92:	37 c0       	rjmp	.+110    	; 0x3c02 <turnOffPWM+0xc8>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    3b94:	80 91 80 00 	lds	r24, 0x0080
    3b98:	8f 77       	andi	r24, 0x7F	; 127
    3b9a:	03 c0       	rjmp	.+6      	; 0x3ba2 <turnOffPWM+0x68>
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    3b9c:	80 91 80 00 	lds	r24, 0x0080
    3ba0:	8f 7d       	andi	r24, 0xDF	; 223
    3ba2:	80 93 80 00 	sts	0x0080, r24
    3ba6:	08 95       	ret
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    3ba8:	84 b5       	in	r24, 0x24	; 36
    3baa:	8f 77       	andi	r24, 0x7F	; 127
    3bac:	02 c0       	rjmp	.+4      	; 0x3bb2 <turnOffPWM+0x78>
		#endif
		
		#if defined(TIMER0B) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    3bae:	84 b5       	in	r24, 0x24	; 36
    3bb0:	8f 7d       	andi	r24, 0xDF	; 223
    3bb2:	84 bd       	out	0x24, r24	; 36
    3bb4:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    3bb6:	80 91 b0 00 	lds	r24, 0x00B0
    3bba:	8f 77       	andi	r24, 0x7F	; 127
    3bbc:	03 c0       	rjmp	.+6      	; 0x3bc4 <turnOffPWM+0x8a>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    3bbe:	80 91 b0 00 	lds	r24, 0x00B0
    3bc2:	8f 7d       	andi	r24, 0xDF	; 223
    3bc4:	80 93 b0 00 	sts	0x00B0, r24
    3bc8:	08 95       	ret
		#endif
		
		#if defined(TCCR3A) && defined(COM3A1)
		case  TIMER3A:  cbi(TCCR3A, COM3A1);    break;
    3bca:	80 91 90 00 	lds	r24, 0x0090
    3bce:	8f 77       	andi	r24, 0x7F	; 127
    3bd0:	07 c0       	rjmp	.+14     	; 0x3be0 <turnOffPWM+0xa6>
		#endif
		#if defined(TCCR3A) && defined(COM3B1)
		case  TIMER3B:  cbi(TCCR3A, COM3B1);    break;
    3bd2:	80 91 90 00 	lds	r24, 0x0090
    3bd6:	8f 7d       	andi	r24, 0xDF	; 223
    3bd8:	03 c0       	rjmp	.+6      	; 0x3be0 <turnOffPWM+0xa6>
		#endif
		#if defined(TCCR3A) && defined(COM3C1)
		case  TIMER3C:  cbi(TCCR3A, COM3C1);    break;
    3bda:	80 91 90 00 	lds	r24, 0x0090
    3bde:	87 7f       	andi	r24, 0xF7	; 247
    3be0:	80 93 90 00 	sts	0x0090, r24
    3be4:	08 95       	ret
		#endif

		#if defined(TCCR4A) && defined(COM4A1)
		case  TIMER4A:  cbi(TCCR4A, COM4A1);    break;
    3be6:	80 91 a0 00 	lds	r24, 0x00A0
    3bea:	8f 77       	andi	r24, 0x7F	; 127
    3bec:	07 c0       	rjmp	.+14     	; 0x3bfc <turnOffPWM+0xc2>
		#endif					
		#if defined(TCCR4A) && defined(COM4B1)
		case  TIMER4B:  cbi(TCCR4A, COM4B1);    break;
    3bee:	80 91 a0 00 	lds	r24, 0x00A0
    3bf2:	8f 7d       	andi	r24, 0xDF	; 223
    3bf4:	03 c0       	rjmp	.+6      	; 0x3bfc <turnOffPWM+0xc2>
		#endif
		#if defined(TCCR4A) && defined(COM4C1)
		case  TIMER4C:  cbi(TCCR4A, COM4C1);    break;
    3bf6:	80 91 a0 00 	lds	r24, 0x00A0
    3bfa:	87 7f       	andi	r24, 0xF7	; 247
    3bfc:	80 93 a0 00 	sts	0x00A0, r24
    3c00:	08 95       	ret
		#if defined(TCCR4C) && defined(COM4D1)
		case TIMER4D:	cbi(TCCR4C, COM4D1);	break;
		#endif			
			
		#if defined(TCCR5A)
		case  TIMER5A:  cbi(TCCR5A, COM5A1);    break;
    3c02:	80 91 20 01 	lds	r24, 0x0120
    3c06:	8f 77       	andi	r24, 0x7F	; 127
    3c08:	03 c0       	rjmp	.+6      	; 0x3c10 <turnOffPWM+0xd6>
		case  TIMER5B:  cbi(TCCR5A, COM5B1);    break;
    3c0a:	80 91 20 01 	lds	r24, 0x0120
    3c0e:	8f 7d       	andi	r24, 0xDF	; 223
    3c10:	80 93 20 01 	sts	0x0120, r24
    3c14:	08 95       	ret
		case  TIMER5C:  cbi(TCCR5A, COM5C1);    break;
    3c16:	80 91 20 01 	lds	r24, 0x0120
    3c1a:	87 7f       	andi	r24, 0xF7	; 247
    3c1c:	80 93 20 01 	sts	0x0120, r24
    3c20:	08 95       	ret

00003c22 <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
    3c22:	ff 92       	push	r15
    3c24:	0f 93       	push	r16
    3c26:	1f 93       	push	r17
    3c28:	f6 2e       	mov	r15, r22
	uint8_t timer = digitalPinToTimer(pin);
    3c2a:	48 2f       	mov	r20, r24
    3c2c:	50 e0       	ldi	r21, 0x00	; 0
    3c2e:	ca 01       	movw	r24, r20
    3c30:	80 5a       	subi	r24, 0xA0	; 160
    3c32:	95 4f       	sbci	r25, 0xF5	; 245
    3c34:	fc 01       	movw	r30, r24
    3c36:	24 91       	lpm	r18, Z+
	uint8_t bit = digitalPinToBitMask(pin);
    3c38:	ca 01       	movw	r24, r20
    3c3a:	86 5e       	subi	r24, 0xE6	; 230
    3c3c:	95 4f       	sbci	r25, 0xF5	; 245
    3c3e:	fc 01       	movw	r30, r24
    3c40:	14 91       	lpm	r17, Z+
	uint8_t port = digitalPinToPort(pin);
    3c42:	4c 52       	subi	r20, 0x2C	; 44
    3c44:	56 4f       	sbci	r21, 0xF6	; 246
    3c46:	fa 01       	movw	r30, r20
    3c48:	04 91       	lpm	r16, Z+
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    3c4a:	00 23       	and	r16, r16
    3c4c:	c9 f0       	breq	.+50     	; 0x3c80 <digitalWrite+0x5e>

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    3c4e:	22 23       	and	r18, r18
    3c50:	19 f0       	breq	.+6      	; 0x3c58 <digitalWrite+0x36>
    3c52:	82 2f       	mov	r24, r18
    3c54:	0e 94 9d 1d 	call	0x3b3a	; 0x3b3a <turnOffPWM>

	out = portOutputRegister(port);
    3c58:	e0 2f       	mov	r30, r16
    3c5a:	f0 e0       	ldi	r31, 0x00	; 0
    3c5c:	ee 0f       	add	r30, r30
    3c5e:	ff 1f       	adc	r31, r31
    3c60:	e0 56       	subi	r30, 0x60	; 96
    3c62:	f6 4f       	sbci	r31, 0xF6	; 246
    3c64:	a5 91       	lpm	r26, Z+
    3c66:	b4 91       	lpm	r27, Z+

	uint8_t oldSREG = SREG;
    3c68:	9f b7       	in	r25, 0x3f	; 63
	cli();
    3c6a:	f8 94       	cli

	if (val == LOW) {
    3c6c:	ff 20       	and	r15, r15
    3c6e:	21 f4       	brne	.+8      	; 0x3c78 <digitalWrite+0x56>
		*out &= ~bit;
    3c70:	8c 91       	ld	r24, X
    3c72:	10 95       	com	r17
    3c74:	81 23       	and	r24, r17
    3c76:	02 c0       	rjmp	.+4      	; 0x3c7c <digitalWrite+0x5a>
	} else {
		*out |= bit;
    3c78:	8c 91       	ld	r24, X
    3c7a:	81 2b       	or	r24, r17
    3c7c:	8c 93       	st	X, r24
	}

	SREG = oldSREG;
    3c7e:	9f bf       	out	0x3f, r25	; 63
}
    3c80:	1f 91       	pop	r17
    3c82:	0f 91       	pop	r16
    3c84:	ff 90       	pop	r15
    3c86:	08 95       	ret

00003c88 <digitalRead>:

int digitalRead(uint8_t pin)
{
    3c88:	0f 93       	push	r16
    3c8a:	1f 93       	push	r17
	uint8_t timer = digitalPinToTimer(pin);
    3c8c:	48 2f       	mov	r20, r24
    3c8e:	50 e0       	ldi	r21, 0x00	; 0
    3c90:	ca 01       	movw	r24, r20
    3c92:	80 5a       	subi	r24, 0xA0	; 160
    3c94:	95 4f       	sbci	r25, 0xF5	; 245
    3c96:	fc 01       	movw	r30, r24
    3c98:	24 91       	lpm	r18, Z+
	uint8_t bit = digitalPinToBitMask(pin);
    3c9a:	ca 01       	movw	r24, r20
    3c9c:	86 5e       	subi	r24, 0xE6	; 230
    3c9e:	95 4f       	sbci	r25, 0xF5	; 245
    3ca0:	fc 01       	movw	r30, r24
    3ca2:	04 91       	lpm	r16, Z+
	uint8_t port = digitalPinToPort(pin);
    3ca4:	4c 52       	subi	r20, 0x2C	; 44
    3ca6:	56 4f       	sbci	r21, 0xF6	; 246
    3ca8:	fa 01       	movw	r30, r20
    3caa:	14 91       	lpm	r17, Z+

	if (port == NOT_A_PIN) return LOW;
    3cac:	11 23       	and	r17, r17
    3cae:	19 f4       	brne	.+6      	; 0x3cb6 <digitalRead+0x2e>
    3cb0:	20 e0       	ldi	r18, 0x00	; 0
    3cb2:	30 e0       	ldi	r19, 0x00	; 0
    3cb4:	15 c0       	rjmp	.+42     	; 0x3ce0 <digitalRead+0x58>

	// If the pin that support PWM output, we need to turn it off
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    3cb6:	22 23       	and	r18, r18
    3cb8:	19 f0       	breq	.+6      	; 0x3cc0 <digitalRead+0x38>
    3cba:	82 2f       	mov	r24, r18
    3cbc:	0e 94 9d 1d 	call	0x3b3a	; 0x3b3a <turnOffPWM>

	if (*portInputRegister(port) & bit) return HIGH;
    3cc0:	81 2f       	mov	r24, r17
    3cc2:	90 e0       	ldi	r25, 0x00	; 0
    3cc4:	88 0f       	add	r24, r24
    3cc6:	99 1f       	adc	r25, r25
    3cc8:	86 54       	subi	r24, 0x46	; 70
    3cca:	96 4f       	sbci	r25, 0xF6	; 246
    3ccc:	fc 01       	movw	r30, r24
    3cce:	a5 91       	lpm	r26, Z+
    3cd0:	b4 91       	lpm	r27, Z+
    3cd2:	8c 91       	ld	r24, X
    3cd4:	20 e0       	ldi	r18, 0x00	; 0
    3cd6:	30 e0       	ldi	r19, 0x00	; 0
    3cd8:	80 23       	and	r24, r16
    3cda:	11 f0       	breq	.+4      	; 0x3ce0 <digitalRead+0x58>
    3cdc:	21 e0       	ldi	r18, 0x01	; 1
    3cde:	30 e0       	ldi	r19, 0x00	; 0
	return LOW;
}
    3ce0:	c9 01       	movw	r24, r18
    3ce2:	1f 91       	pop	r17
    3ce4:	0f 91       	pop	r16
    3ce6:	08 95       	ret

00003ce8 <malloc>:
	 * Our minimum chunk size is the size of a pointer (plus the
	 * size of the "sz" field, but we don't need to account for
	 * this), otherwise we could not possibly fit a freelist entry
	 * into the chunk later.
	 */
	if (len < sizeof(struct __freelist) - sizeof(size_t))
    3ce8:	0f 93       	push	r16
    3cea:	1f 93       	push	r17
    3cec:	cf 93       	push	r28
    3cee:	df 93       	push	r29
    3cf0:	bc 01       	movw	r22, r24
    3cf2:	82 30       	cpi	r24, 0x02	; 2
    3cf4:	91 05       	cpc	r25, r1
    3cf6:	10 f4       	brcc	.+4      	; 0x3cfc <malloc+0x14>
    3cf8:	62 e0       	ldi	r22, 0x02	; 2
    3cfa:	70 e0       	ldi	r23, 0x00	; 0
	 * would match exactly.  If we found one, we are done.  While
	 * walking, note down the smallest chunk we found that would
	 * still fit the request -- we need it for step 2.
	 *
	 */
	for (s = 0, fp1 = __flp, fp2 = 0;
    3cfc:	e0 91 84 07 	lds	r30, 0x0784
    3d00:	f0 91 85 07 	lds	r31, 0x0785
    3d04:	40 e0       	ldi	r20, 0x00	; 0
    3d06:	50 e0       	ldi	r21, 0x00	; 0
    3d08:	a0 e0       	ldi	r26, 0x00	; 0
    3d0a:	b0 e0       	ldi	r27, 0x00	; 0
    3d0c:	24 c0       	rjmp	.+72     	; 0x3d56 <malloc+0x6e>
	     fp1;
	     fp2 = fp1, fp1 = fp1->nx) {
		if (fp1->sz < len)
    3d0e:	80 81       	ld	r24, Z
    3d10:	91 81       	ldd	r25, Z+1	; 0x01
    3d12:	86 17       	cp	r24, r22
    3d14:	97 07       	cpc	r25, r23
    3d16:	d0 f0       	brcs	.+52     	; 0x3d4c <malloc+0x64>
			continue;
		if (fp1->sz == len) {
    3d18:	86 17       	cp	r24, r22
    3d1a:	97 07       	cpc	r25, r23
    3d1c:	71 f4       	brne	.+28     	; 0x3d3a <malloc+0x52>
    3d1e:	82 81       	ldd	r24, Z+2	; 0x02
    3d20:	93 81       	ldd	r25, Z+3	; 0x03
			/*
			 * Found it.  Disconnect the chunk from the
			 * freelist, and return it.
			 */
			if (fp2)
    3d22:	10 97       	sbiw	r26, 0x00	; 0
    3d24:	29 f0       	breq	.+10     	; 0x3d30 <malloc+0x48>
				fp2->nx = fp1->nx;
    3d26:	13 96       	adiw	r26, 0x03	; 3
    3d28:	9c 93       	st	X, r25
    3d2a:	8e 93       	st	-X, r24
    3d2c:	12 97       	sbiw	r26, 0x02	; 2
    3d2e:	2c c0       	rjmp	.+88     	; 0x3d88 <malloc+0xa0>
			else
				__flp = fp1->nx;
    3d30:	90 93 85 07 	sts	0x0785, r25
    3d34:	80 93 84 07 	sts	0x0784, r24
    3d38:	27 c0       	rjmp	.+78     	; 0x3d88 <malloc+0xa0>
			return &(fp1->nx);
		}
		else {
			if (s == 0 || fp1->sz < s) {
    3d3a:	41 15       	cp	r20, r1
    3d3c:	51 05       	cpc	r21, r1
    3d3e:	19 f0       	breq	.+6      	; 0x3d46 <malloc+0x5e>
    3d40:	84 17       	cp	r24, r20
    3d42:	95 07       	cpc	r25, r21
    3d44:	18 f4       	brcc	.+6      	; 0x3d4c <malloc+0x64>
    3d46:	8d 01       	movw	r16, r26
    3d48:	ac 01       	movw	r20, r24
    3d4a:	ef 01       	movw	r28, r30
	 * still fit the request -- we need it for step 2.
	 *
	 */
	for (s = 0, fp1 = __flp, fp2 = 0;
	     fp1;
	     fp2 = fp1, fp1 = fp1->nx) {
    3d4c:	df 01       	movw	r26, r30
    3d4e:	82 81       	ldd	r24, Z+2	; 0x02
    3d50:	93 81       	ldd	r25, Z+3	; 0x03
    3d52:	9c 01       	movw	r18, r24
    3d54:	f9 01       	movw	r30, r18
	 * walking, note down the smallest chunk we found that would
	 * still fit the request -- we need it for step 2.
	 *
	 */
	for (s = 0, fp1 = __flp, fp2 = 0;
	     fp1;
    3d56:	30 97       	sbiw	r30, 0x00	; 0
    3d58:	d1 f6       	brne	.-76     	; 0x3d0e <malloc+0x26>
	 * difference between the requested size and the size of the
	 * chunk found is large enough for another freelist entry; if
	 * not, just enlarge the request size to what we have found,
	 * and use the entire chunk.
	 */
	if (s) {
    3d5a:	41 15       	cp	r20, r1
    3d5c:	51 05       	cpc	r21, r1
    3d5e:	f9 f0       	breq	.+62     	; 0x3d9e <malloc+0xb6>
		if (s - len < sizeof(struct __freelist)) {
    3d60:	ca 01       	movw	r24, r20
    3d62:	86 1b       	sub	r24, r22
    3d64:	97 0b       	sbc	r25, r23
    3d66:	84 30       	cpi	r24, 0x04	; 4
    3d68:	91 05       	cpc	r25, r1
    3d6a:	80 f4       	brcc	.+32     	; 0x3d8c <malloc+0xa4>
    3d6c:	8a 81       	ldd	r24, Y+2	; 0x02
    3d6e:	9b 81       	ldd	r25, Y+3	; 0x03
			/* Disconnect it from freelist and return it. */
			if (sfp2)
    3d70:	01 15       	cp	r16, r1
    3d72:	11 05       	cpc	r17, r1
    3d74:	21 f0       	breq	.+8      	; 0x3d7e <malloc+0x96>
				sfp2->nx = sfp1->nx;
    3d76:	f8 01       	movw	r30, r16
    3d78:	93 83       	std	Z+3, r25	; 0x03
    3d7a:	82 83       	std	Z+2, r24	; 0x02
    3d7c:	04 c0       	rjmp	.+8      	; 0x3d86 <malloc+0x9e>
			else
				__flp = sfp1->nx;
    3d7e:	90 93 85 07 	sts	0x0785, r25
    3d82:	80 93 84 07 	sts	0x0784, r24
			return &(sfp1->nx);
    3d86:	fe 01       	movw	r30, r28
    3d88:	32 96       	adiw	r30, 0x02	; 2
    3d8a:	45 c0       	rjmp	.+138    	; 0x3e16 <malloc+0x12e>
		 */
		cp = (char *)sfp1;
		s -= len;
		cp += s;
		sfp2 = (struct __freelist *)cp;
		sfp2->sz = len;
    3d8c:	fe 01       	movw	r30, r28
    3d8e:	e8 0f       	add	r30, r24
    3d90:	f9 1f       	adc	r31, r25
    3d92:	61 93       	st	Z+, r22
    3d94:	71 93       	st	Z+, r23
		sfp1->sz = s - sizeof(size_t);
    3d96:	02 97       	sbiw	r24, 0x02	; 2
    3d98:	99 83       	std	Y+1, r25	; 0x01
    3d9a:	88 83       	st	Y, r24
    3d9c:	3c c0       	rjmp	.+120    	; 0x3e16 <malloc+0x12e>
	 * Under Unix, the "break value" was the end of the data
	 * segment as dynamically requested from the operating system.
	 * Since we don't have an operating system, just make sure
	 * that we don't collide with the stack.
	 */
	if (__brkval == 0)
    3d9e:	80 91 82 07 	lds	r24, 0x0782
    3da2:	90 91 83 07 	lds	r25, 0x0783
    3da6:	89 2b       	or	r24, r25
    3da8:	41 f4       	brne	.+16     	; 0x3dba <malloc+0xd2>
		__brkval = __malloc_heap_start;
    3daa:	80 91 76 03 	lds	r24, 0x0376
    3dae:	90 91 77 03 	lds	r25, 0x0377
    3db2:	90 93 83 07 	sts	0x0783, r25
    3db6:	80 93 82 07 	sts	0x0782, r24
	cp = __malloc_heap_end;
    3dba:	40 91 78 03 	lds	r20, 0x0378
    3dbe:	50 91 79 03 	lds	r21, 0x0379
	if (cp == 0)
    3dc2:	41 15       	cp	r20, r1
    3dc4:	51 05       	cpc	r21, r1
    3dc6:	41 f4       	brne	.+16     	; 0x3dd8 <malloc+0xf0>
		cp = STACK_POINTER() - __malloc_margin;
    3dc8:	4d b7       	in	r20, 0x3d	; 61
    3dca:	5e b7       	in	r21, 0x3e	; 62
    3dcc:	80 91 74 03 	lds	r24, 0x0374
    3dd0:	90 91 75 03 	lds	r25, 0x0375
    3dd4:	48 1b       	sub	r20, r24
    3dd6:	59 0b       	sbc	r21, r25
	if (cp <= __brkval)
    3dd8:	20 91 82 07 	lds	r18, 0x0782
    3ddc:	30 91 83 07 	lds	r19, 0x0783
    3de0:	24 17       	cp	r18, r20
    3de2:	35 07       	cpc	r19, r21
    3de4:	b0 f4       	brcc	.+44     	; 0x3e12 <malloc+0x12a>
	  /*
	   * Memory exhausted.
	   */
	  return 0;
	avail = cp - __brkval;
    3de6:	ca 01       	movw	r24, r20
    3de8:	82 1b       	sub	r24, r18
    3dea:	93 0b       	sbc	r25, r19
	/*
	 * Both tests below are needed to catch the case len >= 0xfffe.
	 */
	if (avail >= len && avail >= len + sizeof(size_t)) {
    3dec:	86 17       	cp	r24, r22
    3dee:	97 07       	cpc	r25, r23
    3df0:	80 f0       	brcs	.+32     	; 0x3e12 <malloc+0x12a>
    3df2:	ab 01       	movw	r20, r22
    3df4:	4e 5f       	subi	r20, 0xFE	; 254
    3df6:	5f 4f       	sbci	r21, 0xFF	; 255
    3df8:	84 17       	cp	r24, r20
    3dfa:	95 07       	cpc	r25, r21
    3dfc:	50 f0       	brcs	.+20     	; 0x3e12 <malloc+0x12a>
		fp1 = (struct __freelist *)__brkval;
		__brkval += len + sizeof(size_t);
    3dfe:	42 0f       	add	r20, r18
    3e00:	53 1f       	adc	r21, r19
    3e02:	50 93 83 07 	sts	0x0783, r21
    3e06:	40 93 82 07 	sts	0x0782, r20
		fp1->sz = len;
    3e0a:	f9 01       	movw	r30, r18
    3e0c:	61 93       	st	Z+, r22
    3e0e:	71 93       	st	Z+, r23
    3e10:	02 c0       	rjmp	.+4      	; 0x3e16 <malloc+0x12e>
		return &(fp1->nx);
    3e12:	e0 e0       	ldi	r30, 0x00	; 0
    3e14:	f0 e0       	ldi	r31, 0x00	; 0
	}
	/*
	 * Step 4: There's no help, just fail. :-/
	 */
	return 0;
}
    3e16:	cf 01       	movw	r24, r30
    3e18:	df 91       	pop	r29
    3e1a:	cf 91       	pop	r28
    3e1c:	1f 91       	pop	r17
    3e1e:	0f 91       	pop	r16
    3e20:	08 95       	ret

00003e22 <free>:
{
	struct __freelist *fp1, *fp2, *fpnew;
	char *cp1, *cp2, *cpnew;

	/* ISO C says free(NULL) must be a no-op */
	if (p == 0)
    3e22:	cf 93       	push	r28
    3e24:	df 93       	push	r29
    3e26:	9c 01       	movw	r18, r24
    3e28:	00 97       	sbiw	r24, 0x00	; 0
    3e2a:	09 f4       	brne	.+2      	; 0x3e2e <free+0xc>
    3e2c:	8f c0       	rjmp	.+286    	; 0x3f4c <free+0x12a>
		return;

	cpnew = p;
	cpnew -= sizeof(size_t);
    3e2e:	ec 01       	movw	r28, r24
    3e30:	22 97       	sbiw	r28, 0x02	; 2
	fpnew = (struct __freelist *)cpnew;
	fpnew->nx = 0;
    3e32:	1b 82       	std	Y+3, r1	; 0x03
    3e34:	1a 82       	std	Y+2, r1	; 0x02
	/*
	 * Trivial case first: if there's no freelist yet, our entry
	 * will be the only one on it.  If this is the last entry, we
	 * can reduce __brkval instead.
	 */
	if (__flp == 0) {
    3e36:	60 91 84 07 	lds	r22, 0x0784
    3e3a:	70 91 85 07 	lds	r23, 0x0785
    3e3e:	61 15       	cp	r22, r1
    3e40:	71 05       	cpc	r23, r1
    3e42:	81 f4       	brne	.+32     	; 0x3e64 <free+0x42>
		if ((char *)p + fpnew->sz == __brkval)
    3e44:	88 81       	ld	r24, Y
    3e46:	99 81       	ldd	r25, Y+1	; 0x01
    3e48:	82 0f       	add	r24, r18
    3e4a:	93 1f       	adc	r25, r19
    3e4c:	20 91 82 07 	lds	r18, 0x0782
    3e50:	30 91 83 07 	lds	r19, 0x0783
    3e54:	28 17       	cp	r18, r24
    3e56:	39 07       	cpc	r19, r25
    3e58:	39 f5       	brne	.+78     	; 0x3ea8 <free+0x86>
			__brkval = cpnew;
    3e5a:	d0 93 83 07 	sts	0x0783, r29
    3e5e:	c0 93 82 07 	sts	0x0782, r28
    3e62:	74 c0       	rjmp	.+232    	; 0x3f4c <free+0x12a>
		else
			__flp = fpnew;
    3e64:	db 01       	movw	r26, r22
    3e66:	40 e0       	ldi	r20, 0x00	; 0
    3e68:	50 e0       	ldi	r21, 0x00	; 0
	 * if possible.
	 */
	for (fp1 = __flp, fp2 = 0;
	     fp1;
	     fp2 = fp1, fp1 = fp1->nx) {
		if (fp1 < fpnew)
    3e6a:	ac 17       	cp	r26, r28
    3e6c:	bd 07       	cpc	r27, r29
    3e6e:	08 f1       	brcs	.+66     	; 0x3eb2 <free+0x90>
			continue;
		cp1 = (char *)fp1;
		fpnew->nx = fp1;
    3e70:	bb 83       	std	Y+3, r27	; 0x03
    3e72:	aa 83       	std	Y+2, r26	; 0x02
		if ((char *)&(fpnew->nx) + fpnew->sz == cp1) {
    3e74:	fe 01       	movw	r30, r28
    3e76:	21 91       	ld	r18, Z+
    3e78:	31 91       	ld	r19, Z+
    3e7a:	e2 0f       	add	r30, r18
    3e7c:	f3 1f       	adc	r31, r19
    3e7e:	ae 17       	cp	r26, r30
    3e80:	bf 07       	cpc	r27, r31
    3e82:	79 f4       	brne	.+30     	; 0x3ea2 <free+0x80>
			/* upper chunk adjacent, assimilate it */
			fpnew->sz += fp1->sz + sizeof(size_t);
    3e84:	8d 91       	ld	r24, X+
    3e86:	9c 91       	ld	r25, X
    3e88:	11 97       	sbiw	r26, 0x01	; 1
    3e8a:	28 0f       	add	r18, r24
    3e8c:	39 1f       	adc	r19, r25
    3e8e:	2e 5f       	subi	r18, 0xFE	; 254
    3e90:	3f 4f       	sbci	r19, 0xFF	; 255
    3e92:	39 83       	std	Y+1, r19	; 0x01
    3e94:	28 83       	st	Y, r18
			fpnew->nx = fp1->nx;
    3e96:	12 96       	adiw	r26, 0x02	; 2
    3e98:	8d 91       	ld	r24, X+
    3e9a:	9c 91       	ld	r25, X
    3e9c:	13 97       	sbiw	r26, 0x03	; 3
    3e9e:	9b 83       	std	Y+3, r25	; 0x03
    3ea0:	8a 83       	std	Y+2, r24	; 0x02
		}
		if (fp2 == 0) {
    3ea2:	41 15       	cp	r20, r1
    3ea4:	51 05       	cpc	r21, r1
    3ea6:	71 f4       	brne	.+28     	; 0x3ec4 <free+0xa2>
			/* new head of freelist */
			__flp = fpnew;
    3ea8:	d0 93 85 07 	sts	0x0785, r29
    3eac:	c0 93 84 07 	sts	0x0784, r28
    3eb0:	4d c0       	rjmp	.+154    	; 0x3f4c <free+0x12a>
	 * freelist.  Try to aggregate the chunk with adjacent chunks
	 * if possible.
	 */
	for (fp1 = __flp, fp2 = 0;
	     fp1;
	     fp2 = fp1, fp1 = fp1->nx) {
    3eb2:	12 96       	adiw	r26, 0x02	; 2
    3eb4:	8d 91       	ld	r24, X+
    3eb6:	9c 91       	ld	r25, X
    3eb8:	13 97       	sbiw	r26, 0x03	; 3
    3eba:	ad 01       	movw	r20, r26
	 * Now, find the position where our new entry belongs onto the
	 * freelist.  Try to aggregate the chunk with adjacent chunks
	 * if possible.
	 */
	for (fp1 = __flp, fp2 = 0;
	     fp1;
    3ebc:	00 97       	sbiw	r24, 0x00	; 0
    3ebe:	11 f0       	breq	.+4      	; 0x3ec4 <free+0xa2>
    3ec0:	dc 01       	movw	r26, r24
    3ec2:	d3 cf       	rjmp	.-90     	; 0x3e6a <free+0x48>
	 * Note that we get here either if we hit the "break" above,
	 * or if we fell off the end of the loop.  The latter means
	 * we've got a new topmost chunk.  Either way, try aggregating
	 * with the lower chunk if possible.
	 */
	fp2->nx = fpnew;
    3ec4:	da 01       	movw	r26, r20
    3ec6:	13 96       	adiw	r26, 0x03	; 3
    3ec8:	dc 93       	st	X, r29
    3eca:	ce 93       	st	-X, r28
    3ecc:	12 97       	sbiw	r26, 0x02	; 2
	cp2 = (char *)&(fp2->nx);
	if (cp2 + fp2->sz == cpnew) {
    3ece:	fa 01       	movw	r30, r20
    3ed0:	21 91       	ld	r18, Z+
    3ed2:	31 91       	ld	r19, Z+
    3ed4:	e2 0f       	add	r30, r18
    3ed6:	f3 1f       	adc	r31, r19
    3ed8:	ce 17       	cp	r28, r30
    3eda:	df 07       	cpc	r29, r31
    3edc:	69 f4       	brne	.+26     	; 0x3ef8 <free+0xd6>
		/* lower junk adjacent, merge */
		fp2->sz += fpnew->sz + sizeof(size_t);
    3ede:	88 81       	ld	r24, Y
    3ee0:	99 81       	ldd	r25, Y+1	; 0x01
    3ee2:	28 0f       	add	r18, r24
    3ee4:	39 1f       	adc	r19, r25
    3ee6:	2e 5f       	subi	r18, 0xFE	; 254
    3ee8:	3f 4f       	sbci	r19, 0xFF	; 255
    3eea:	fa 01       	movw	r30, r20
    3eec:	31 83       	std	Z+1, r19	; 0x01
    3eee:	20 83       	st	Z, r18
		fp2->nx = fpnew->nx;
    3ef0:	8a 81       	ldd	r24, Y+2	; 0x02
    3ef2:	9b 81       	ldd	r25, Y+3	; 0x03
    3ef4:	93 83       	std	Z+3, r25	; 0x03
    3ef6:	82 83       	std	Z+2, r24	; 0x02
    3ef8:	e0 e0       	ldi	r30, 0x00	; 0
    3efa:	f0 e0       	ldi	r31, 0x00	; 0
	}
	/*
	 * If there's a new topmost chunk, lower __brkval instead.
	 */
	for (fp1 = __flp, fp2 = 0;
	     fp1->nx != 0;
    3efc:	db 01       	movw	r26, r22
    3efe:	12 96       	adiw	r26, 0x02	; 2
    3f00:	8d 91       	ld	r24, X+
    3f02:	9c 91       	ld	r25, X
    3f04:	13 97       	sbiw	r26, 0x03	; 3
    3f06:	00 97       	sbiw	r24, 0x00	; 0
    3f08:	19 f0       	breq	.+6      	; 0x3f10 <free+0xee>
    3f0a:	bc 01       	movw	r22, r24
    3f0c:	fd 01       	movw	r30, r26
    3f0e:	f6 cf       	rjmp	.-20     	; 0x3efc <free+0xda>
	     fp2 = fp1, fp1 = fp1->nx)
		/* advance to entry just before end of list */;
	cp2 = (char *)&(fp1->nx);
    3f10:	ab 01       	movw	r20, r22
    3f12:	4e 5f       	subi	r20, 0xFE	; 254
    3f14:	5f 4f       	sbci	r21, 0xFF	; 255
	if (cp2 + fp1->sz == __brkval) {
    3f16:	db 01       	movw	r26, r22
    3f18:	8d 91       	ld	r24, X+
    3f1a:	9c 91       	ld	r25, X
    3f1c:	84 0f       	add	r24, r20
    3f1e:	95 1f       	adc	r25, r21
    3f20:	20 91 82 07 	lds	r18, 0x0782
    3f24:	30 91 83 07 	lds	r19, 0x0783
    3f28:	28 17       	cp	r18, r24
    3f2a:	39 07       	cpc	r19, r25
    3f2c:	79 f4       	brne	.+30     	; 0x3f4c <free+0x12a>
		if (fp2 == NULL)
    3f2e:	30 97       	sbiw	r30, 0x00	; 0
    3f30:	29 f4       	brne	.+10     	; 0x3f3c <free+0x11a>
			/* Freelist is empty now. */
			__flp = NULL;
    3f32:	10 92 85 07 	sts	0x0785, r1
    3f36:	10 92 84 07 	sts	0x0784, r1
    3f3a:	02 c0       	rjmp	.+4      	; 0x3f40 <free+0x11e>
		else
			fp2->nx = NULL;
    3f3c:	13 82       	std	Z+3, r1	; 0x03
    3f3e:	12 82       	std	Z+2, r1	; 0x02
		__brkval = cp2 - sizeof(size_t);
    3f40:	42 50       	subi	r20, 0x02	; 2
    3f42:	50 40       	sbci	r21, 0x00	; 0
    3f44:	50 93 83 07 	sts	0x0783, r21
    3f48:	40 93 82 07 	sts	0x0782, r20
	}
}
    3f4c:	df 91       	pop	r29
    3f4e:	cf 91       	pop	r28
    3f50:	08 95       	ret

00003f52 <realloc>:
	char *cp, *cp1;
	void *memp;
	size_t s, incr;

	/* Trivial case, required by C standard. */
	if (ptr == 0)
    3f52:	6f 92       	push	r6
    3f54:	7f 92       	push	r7
    3f56:	8f 92       	push	r8
    3f58:	9f 92       	push	r9
    3f5a:	af 92       	push	r10
    3f5c:	bf 92       	push	r11
    3f5e:	cf 92       	push	r12
    3f60:	df 92       	push	r13
    3f62:	ef 92       	push	r14
    3f64:	ff 92       	push	r15
    3f66:	0f 93       	push	r16
    3f68:	1f 93       	push	r17
    3f6a:	cf 93       	push	r28
    3f6c:	df 93       	push	r29
    3f6e:	8c 01       	movw	r16, r24
    3f70:	00 97       	sbiw	r24, 0x00	; 0
    3f72:	29 f4       	brne	.+10     	; 0x3f7e <realloc+0x2c>
		return malloc(len);
    3f74:	cb 01       	movw	r24, r22
    3f76:	0e 94 74 1e 	call	0x3ce8	; 0x3ce8 <malloc>
    3f7a:	8c 01       	movw	r16, r24
    3f7c:	bb c0       	rjmp	.+374    	; 0x40f4 <realloc+0x1a2>

	cp1 = (char *)ptr;
	cp1 -= sizeof(size_t);
    3f7e:	8e ef       	ldi	r24, 0xFE	; 254
    3f80:	e8 2e       	mov	r14, r24
    3f82:	8f ef       	ldi	r24, 0xFF	; 255
    3f84:	f8 2e       	mov	r15, r24
    3f86:	e0 0e       	add	r14, r16
    3f88:	f1 1e       	adc	r15, r17
	fp1 = (struct __freelist *)cp1;

	cp = (char *)ptr + len; /* new next pointer */
    3f8a:	48 01       	movw	r8, r16
    3f8c:	86 0e       	add	r8, r22
    3f8e:	97 1e       	adc	r9, r23
	if (cp < cp1)
    3f90:	8e 14       	cp	r8, r14
    3f92:	9f 04       	cpc	r9, r15
    3f94:	08 f4       	brcc	.+2      	; 0x3f98 <realloc+0x46>
    3f96:	ac c0       	rjmp	.+344    	; 0x40f0 <realloc+0x19e>
	 * we split off a chunk for the released portion, and call
	 * free() on it.  Therefore, we can only shrink if the new
	 * size is at least sizeof(struct __freelist) smaller than the
	 * previous size.
	 */
	if (len <= fp1->sz) {
    3f98:	d7 01       	movw	r26, r14
    3f9a:	4d 91       	ld	r20, X+
    3f9c:	5c 91       	ld	r21, X
    3f9e:	11 97       	sbiw	r26, 0x01	; 1
    3fa0:	46 17       	cp	r20, r22
    3fa2:	57 07       	cpc	r21, r23
    3fa4:	b8 f0       	brcs	.+46     	; 0x3fd4 <realloc+0x82>
		/* The first test catches a possible unsigned int
		 * rollover condition. */
		if (fp1->sz <= sizeof(struct __freelist) ||
    3fa6:	45 30       	cpi	r20, 0x05	; 5
    3fa8:	51 05       	cpc	r21, r1
    3faa:	08 f4       	brcc	.+2      	; 0x3fae <realloc+0x5c>
    3fac:	a3 c0       	rjmp	.+326    	; 0x40f4 <realloc+0x1a2>
    3fae:	ca 01       	movw	r24, r20
    3fb0:	04 97       	sbiw	r24, 0x04	; 4
    3fb2:	86 17       	cp	r24, r22
    3fb4:	97 07       	cpc	r25, r23
    3fb6:	08 f4       	brcc	.+2      	; 0x3fba <realloc+0x68>
    3fb8:	9d c0       	rjmp	.+314    	; 0x40f4 <realloc+0x1a2>
		    len > fp1->sz - sizeof(struct __freelist))
			return ptr;
		fp2 = (struct __freelist *)cp;
		fp2->sz = fp1->sz - len - sizeof(size_t);
    3fba:	42 50       	subi	r20, 0x02	; 2
    3fbc:	50 40       	sbci	r21, 0x00	; 0
    3fbe:	46 1b       	sub	r20, r22
    3fc0:	57 0b       	sbc	r21, r23
    3fc2:	f4 01       	movw	r30, r8
    3fc4:	41 93       	st	Z+, r20
    3fc6:	51 93       	st	Z+, r21
		fp1->sz = len;
    3fc8:	6d 93       	st	X+, r22
    3fca:	7c 93       	st	X, r23
		free(&(fp2->nx));
    3fcc:	cf 01       	movw	r24, r30
    3fce:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <free>
    3fd2:	90 c0       	rjmp	.+288    	; 0x40f4 <realloc+0x1a2>

	/*
	 * If we get here, we are growing.  First, see whether there
	 * is space in the free list on top of our current chunk.
	 */
	incr = len - fp1->sz;
    3fd4:	5b 01       	movw	r10, r22
    3fd6:	a4 1a       	sub	r10, r20
    3fd8:	b5 0a       	sbc	r11, r21
	cp = (char *)ptr + fp1->sz;
    3fda:	38 01       	movw	r6, r16
    3fdc:	64 0e       	add	r6, r20
    3fde:	75 1e       	adc	r7, r21
	fp2 = (struct __freelist *)cp;
	for (s = 0, ofp3 = 0, fp3 = __flp;
    3fe0:	a0 91 84 07 	lds	r26, 0x0784
    3fe4:	b0 91 85 07 	lds	r27, 0x0785
    3fe8:	e0 e0       	ldi	r30, 0x00	; 0
    3fea:	f0 e0       	ldi	r31, 0x00	; 0
    3fec:	cc 24       	eor	r12, r12
    3fee:	dd 24       	eor	r13, r13
    3ff0:	47 c0       	rjmp	.+142    	; 0x4080 <realloc+0x12e>
	     fp3;
	     ofp3 = fp3, fp3 = fp3->nx) {
		if (fp3 == fp2 && fp3->sz + sizeof(size_t) >= incr) {
    3ff2:	a6 15       	cp	r26, r6
    3ff4:	b7 05       	cpc	r27, r7
    3ff6:	a9 f5       	brne	.+106    	; 0x4062 <realloc+0x110>
    3ff8:	cd 91       	ld	r28, X+
    3ffa:	dc 91       	ld	r29, X
    3ffc:	11 97       	sbiw	r26, 0x01	; 1
    3ffe:	ce 01       	movw	r24, r28
    4000:	02 96       	adiw	r24, 0x02	; 2
    4002:	8a 15       	cp	r24, r10
    4004:	9b 05       	cpc	r25, r11
    4006:	68 f1       	brcs	.+90     	; 0x4062 <realloc+0x110>
			/* found something that fits */
			if (fp3->sz + sizeof(size_t) - incr > sizeof(struct __freelist)) {
    4008:	ce 01       	movw	r24, r28
    400a:	8a 19       	sub	r24, r10
    400c:	9b 09       	sbc	r25, r11
    400e:	02 96       	adiw	r24, 0x02	; 2
    4010:	12 96       	adiw	r26, 0x02	; 2
    4012:	2c 91       	ld	r18, X
    4014:	12 97       	sbiw	r26, 0x02	; 2
    4016:	13 96       	adiw	r26, 0x03	; 3
    4018:	3c 91       	ld	r19, X
    401a:	05 97       	sbiw	r24, 0x05	; 5
    401c:	58 f0       	brcs	.+22     	; 0x4034 <realloc+0xe2>
				/* split off a new freelist entry */
				cp = (char *)ptr + len;
				fp2 = (struct __freelist *)cp;
    401e:	f4 01       	movw	r30, r8
				fp2->nx = fp3->nx;
    4020:	22 83       	std	Z+2, r18	; 0x02
    4022:	33 83       	std	Z+3, r19	; 0x03
				fp2->sz = fp3->sz - incr;
    4024:	ca 19       	sub	r28, r10
    4026:	db 09       	sbc	r29, r11
    4028:	d1 83       	std	Z+1, r29	; 0x01
    402a:	c0 83       	st	Z, r28
				fp1->sz = len;
    402c:	d7 01       	movw	r26, r14
    402e:	6d 93       	st	X+, r22
    4030:	7c 93       	st	X, r23
    4032:	09 c0       	rjmp	.+18     	; 0x4046 <realloc+0xf4>
			} else {
				/* it just fits, so use it entirely */
				fp1->sz += fp3->sz + sizeof(size_t);
    4034:	4e 5f       	subi	r20, 0xFE	; 254
    4036:	5f 4f       	sbci	r21, 0xFF	; 255
    4038:	4c 0f       	add	r20, r28
    403a:	5d 1f       	adc	r21, r29
    403c:	f7 01       	movw	r30, r14
    403e:	51 83       	std	Z+1, r21	; 0x01
    4040:	40 83       	st	Z, r20
				fp2 = fp3->nx;
    4042:	c9 01       	movw	r24, r18
    4044:	fc 01       	movw	r30, r24
			}
			if (ofp3)
    4046:	c1 14       	cp	r12, r1
    4048:	d1 04       	cpc	r13, r1
    404a:	31 f0       	breq	.+12     	; 0x4058 <realloc+0x106>
				ofp3->nx = fp2;
    404c:	d6 01       	movw	r26, r12
    404e:	13 96       	adiw	r26, 0x03	; 3
    4050:	fc 93       	st	X, r31
    4052:	ee 93       	st	-X, r30
    4054:	12 97       	sbiw	r26, 0x02	; 2
    4056:	4e c0       	rjmp	.+156    	; 0x40f4 <realloc+0x1a2>
			else
				__flp = fp2;
    4058:	f0 93 85 07 	sts	0x0785, r31
    405c:	e0 93 84 07 	sts	0x0784, r30
    4060:	49 c0       	rjmp	.+146    	; 0x40f4 <realloc+0x1a2>
    4062:	8d 91       	ld	r24, X+
    4064:	9c 91       	ld	r25, X
    4066:	11 97       	sbiw	r26, 0x01	; 1
    4068:	e8 17       	cp	r30, r24
    406a:	f9 07       	cpc	r31, r25
    406c:	08 f4       	brcc	.+2      	; 0x4070 <realloc+0x11e>
    406e:	fc 01       	movw	r30, r24
	incr = len - fp1->sz;
	cp = (char *)ptr + fp1->sz;
	fp2 = (struct __freelist *)cp;
	for (s = 0, ofp3 = 0, fp3 = __flp;
	     fp3;
	     ofp3 = fp3, fp3 = fp3->nx) {
    4070:	6d 01       	movw	r12, r26
    4072:	12 96       	adiw	r26, 0x02	; 2
    4074:	8c 91       	ld	r24, X
    4076:	12 97       	sbiw	r26, 0x02	; 2
    4078:	13 96       	adiw	r26, 0x03	; 3
    407a:	9c 91       	ld	r25, X
    407c:	9c 01       	movw	r18, r24
    407e:	d9 01       	movw	r26, r18
	 */
	incr = len - fp1->sz;
	cp = (char *)ptr + fp1->sz;
	fp2 = (struct __freelist *)cp;
	for (s = 0, ofp3 = 0, fp3 = __flp;
	     fp3;
    4080:	10 97       	sbiw	r26, 0x00	; 0
    4082:	09 f0       	breq	.+2      	; 0x4086 <realloc+0x134>
    4084:	b6 cf       	rjmp	.-148    	; 0x3ff2 <realloc+0xa0>
	 * large enough chunk on the freelist that could be re-used
	 * (by a call to malloc() below), quickly extend the
	 * allocation area if possible, without need to copy the old
	 * data.
	 */
	if (__brkval == (char *)ptr + fp1->sz && len > s) {
    4086:	80 91 82 07 	lds	r24, 0x0782
    408a:	90 91 83 07 	lds	r25, 0x0783
    408e:	86 15       	cp	r24, r6
    4090:	97 05       	cpc	r25, r7
    4092:	e9 f4       	brne	.+58     	; 0x40ce <realloc+0x17c>
    4094:	e6 17       	cp	r30, r22
    4096:	f7 07       	cpc	r31, r23
    4098:	d0 f4       	brcc	.+52     	; 0x40ce <realloc+0x17c>
		cp1 = __malloc_heap_end;
    409a:	20 91 78 03 	lds	r18, 0x0378
    409e:	30 91 79 03 	lds	r19, 0x0379
		cp = (char *)ptr + len;
		if (cp1 == 0)
    40a2:	21 15       	cp	r18, r1
    40a4:	31 05       	cpc	r19, r1
    40a6:	41 f4       	brne	.+16     	; 0x40b8 <realloc+0x166>
			cp1 = STACK_POINTER() - __malloc_margin;
    40a8:	2d b7       	in	r18, 0x3d	; 61
    40aa:	3e b7       	in	r19, 0x3e	; 62
    40ac:	80 91 74 03 	lds	r24, 0x0374
    40b0:	90 91 75 03 	lds	r25, 0x0375
    40b4:	28 1b       	sub	r18, r24
    40b6:	39 0b       	sbc	r19, r25
		if (cp < cp1) {
    40b8:	82 16       	cp	r8, r18
    40ba:	93 06       	cpc	r9, r19
    40bc:	c8 f4       	brcc	.+50     	; 0x40f0 <realloc+0x19e>
			__brkval = cp;
    40be:	90 92 83 07 	sts	0x0783, r9
    40c2:	80 92 82 07 	sts	0x0782, r8
			fp1->sz = len;
    40c6:	f7 01       	movw	r30, r14
    40c8:	71 83       	std	Z+1, r23	; 0x01
    40ca:	60 83       	st	Z, r22
    40cc:	13 c0       	rjmp	.+38     	; 0x40f4 <realloc+0x1a2>

	/*
	 * Call malloc() for a new chunk, then copy over the data, and
	 * release the old region.
	 */
	if ((memp = malloc(len)) == 0)
    40ce:	cb 01       	movw	r24, r22
    40d0:	0e 94 74 1e 	call	0x3ce8	; 0x3ce8 <malloc>
    40d4:	ec 01       	movw	r28, r24
    40d6:	00 97       	sbiw	r24, 0x00	; 0
    40d8:	59 f0       	breq	.+22     	; 0x40f0 <realloc+0x19e>
		return 0;
	memcpy(memp, ptr, fp1->sz);
    40da:	d7 01       	movw	r26, r14
    40dc:	4d 91       	ld	r20, X+
    40de:	5c 91       	ld	r21, X
    40e0:	b8 01       	movw	r22, r16
    40e2:	0e 94 92 05 	call	0xb24	; 0xb24 <memcpy>
	free(ptr);
    40e6:	c8 01       	movw	r24, r16
    40e8:	0e 94 11 1f 	call	0x3e22	; 0x3e22 <free>
    40ec:	8e 01       	movw	r16, r28
    40ee:	02 c0       	rjmp	.+4      	; 0x40f4 <realloc+0x1a2>
	return memp;
    40f0:	00 e0       	ldi	r16, 0x00	; 0
    40f2:	10 e0       	ldi	r17, 0x00	; 0
}
    40f4:	c8 01       	movw	r24, r16
    40f6:	df 91       	pop	r29
    40f8:	cf 91       	pop	r28
    40fa:	1f 91       	pop	r17
    40fc:	0f 91       	pop	r16
    40fe:	ff 90       	pop	r15
    4100:	ef 90       	pop	r14
    4102:	df 90       	pop	r13
    4104:	cf 90       	pop	r12
    4106:	bf 90       	pop	r11
    4108:	af 90       	pop	r10
    410a:	9f 90       	pop	r9
    410c:	8f 90       	pop	r8
    410e:	7f 90       	pop	r7
    4110:	6f 90       	pop	r6
    4112:	08 95       	ret

00004114 <_ZN6I2Cdev10writeWordsEhhhPj>:
 * @param regAddr First register address to write to
 * @param length Number of words to write
 * @param data Buffer to copy new data from
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeWords(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint16_t* data) {
    4114:	ff 92       	push	r15
    4116:	0f 93       	push	r16
    4118:	1f 93       	push	r17
    411a:	cf 93       	push	r28
    411c:	df 93       	push	r29
    411e:	58 2f       	mov	r21, r24
    4120:	16 2f       	mov	r17, r22
    4122:	04 2f       	mov	r16, r20
    4124:	e9 01       	movw	r28, r18
    uint8_t status = 0;
    #if ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO < 100) || I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_NBWIRE)
        Wire.beginTransmission(devAddr);
        Wire.send(regAddr); // send address
    #elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
        Wire.beginTransmission(devAddr);
    4126:	8f ef       	ldi	r24, 0xFF	; 255
    4128:	96 e0       	ldi	r25, 0x06	; 6
    412a:	65 2f       	mov	r22, r21
    412c:	0e 94 03 18 	call	0x3006	; 0x3006 <_ZN7TwoWire17beginTransmissionEh>
        Wire.write(regAddr); // send address
    4130:	8f ef       	ldi	r24, 0xFF	; 255
    4132:	96 e0       	ldi	r25, 0x06	; 6
    4134:	61 2f       	mov	r22, r17
    4136:	0e 94 85 18 	call	0x310a	; 0x310a <_ZN7TwoWire5writeEh>
    #endif
    for (uint8_t i = 0; i < length * 2; i++) {
    413a:	10 e0       	ldi	r17, 0x00	; 0
    413c:	00 0f       	add	r16, r16
    413e:	11 1f       	adc	r17, r17
    4140:	ff 24       	eor	r15, r15
    4142:	16 c0       	rjmp	.+44     	; 0x4170 <_ZN6I2Cdev10writeWordsEhhhPj+0x5c>
        #if ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO < 100) || I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_NBWIRE)
            Wire.send((uint8_t)(data[i++] >> 8)); // send MSB
            Wire.send((uint8_t)data[i]);          // send LSB
        #elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
            Wire.write((uint8_t)(data[i++] >> 8)); // send MSB
    4144:	ee 0f       	add	r30, r30
    4146:	ff 1f       	adc	r31, r31
    4148:	ec 0f       	add	r30, r28
    414a:	fd 1f       	adc	r31, r29
    414c:	61 81       	ldd	r22, Z+1	; 0x01
    414e:	8f ef       	ldi	r24, 0xFF	; 255
    4150:	96 e0       	ldi	r25, 0x06	; 6
    4152:	0e 94 85 18 	call	0x310a	; 0x310a <_ZN7TwoWire5writeEh>
            Wire.write((uint8_t)data[i]);          // send LSB
    4156:	f3 94       	inc	r15
    4158:	ef 2d       	mov	r30, r15
    415a:	f0 e0       	ldi	r31, 0x00	; 0
    415c:	ee 0f       	add	r30, r30
    415e:	ff 1f       	adc	r31, r31
    4160:	ec 0f       	add	r30, r28
    4162:	fd 1f       	adc	r31, r29
    4164:	8f ef       	ldi	r24, 0xFF	; 255
    4166:	96 e0       	ldi	r25, 0x06	; 6
    4168:	60 81       	ld	r22, Z
    416a:	0e 94 85 18 	call	0x310a	; 0x310a <_ZN7TwoWire5writeEh>
    416e:	f3 94       	inc	r15
        Wire.send(regAddr); // send address
    #elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
        Wire.beginTransmission(devAddr);
        Wire.write(regAddr); // send address
    #endif
    for (uint8_t i = 0; i < length * 2; i++) {
    4170:	ef 2d       	mov	r30, r15
    4172:	f0 e0       	ldi	r31, 0x00	; 0
    4174:	e0 17       	cp	r30, r16
    4176:	f1 07       	cpc	r31, r17
    4178:	2c f3       	brlt	.-54     	; 0x4144 <_ZN6I2Cdev10writeWordsEhhhPj+0x30>
        #endif
    }
    #if ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO < 100) || I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_NBWIRE)
        Wire.endTransmission();
    #elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
        status = Wire.endTransmission();
    417a:	8f ef       	ldi	r24, 0xFF	; 255
    417c:	96 e0       	ldi	r25, 0x06	; 6
    417e:	0e 94 c8 18 	call	0x3190	; 0x3190 <_ZN7TwoWire15endTransmissionEv>
    4182:	90 e0       	ldi	r25, 0x00	; 0
    4184:	88 23       	and	r24, r24
    4186:	09 f4       	brne	.+2      	; 0x418a <_ZN6I2Cdev10writeWordsEhhhPj+0x76>
    4188:	91 e0       	ldi	r25, 0x01	; 1
    #endif
    #ifdef I2CDEV_SERIAL_DEBUG
        Serial.println(". Done.");
    #endif
    return status == 0;
}
    418a:	89 2f       	mov	r24, r25
    418c:	df 91       	pop	r29
    418e:	cf 91       	pop	r28
    4190:	1f 91       	pop	r17
    4192:	0f 91       	pop	r16
    4194:	ff 90       	pop	r15
    4196:	08 95       	ret

00004198 <_ZN6I2Cdev9writeWordEhhj>:
 * @param devAddr I2C slave device address
 * @param regAddr Register address to write to
 * @param data New word value to write
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeWord(uint8_t devAddr, uint8_t regAddr, uint16_t data) {
    4198:	df 93       	push	r29
    419a:	cf 93       	push	r28
    419c:	0f 92       	push	r0
    419e:	0f 92       	push	r0
    41a0:	cd b7       	in	r28, 0x3d	; 61
    41a2:	de b7       	in	r29, 0x3e	; 62
    41a4:	5a 83       	std	Y+2, r21	; 0x02
    41a6:	49 83       	std	Y+1, r20	; 0x01
    return writeWords(devAddr, regAddr, 1, &data);
    41a8:	41 e0       	ldi	r20, 0x01	; 1
    41aa:	9e 01       	movw	r18, r28
    41ac:	2f 5f       	subi	r18, 0xFF	; 255
    41ae:	3f 4f       	sbci	r19, 0xFF	; 255
    41b0:	0e 94 8a 20 	call	0x4114	; 0x4114 <_ZN6I2Cdev10writeWordsEhhhPj>
}
    41b4:	0f 90       	pop	r0
    41b6:	0f 90       	pop	r0
    41b8:	cf 91       	pop	r28
    41ba:	df 91       	pop	r29
    41bc:	08 95       	ret

000041be <_ZN6I2Cdev10writeBytesEhhhPh>:
 * @param regAddr First register address to write to
 * @param length Number of bytes to write
 * @param data Buffer to copy new data from
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* data) {
    41be:	ef 92       	push	r14
    41c0:	ff 92       	push	r15
    41c2:	0f 93       	push	r16
    41c4:	1f 93       	push	r17
    41c6:	cf 93       	push	r28
    41c8:	df 93       	push	r29
    41ca:	58 2f       	mov	r21, r24
    41cc:	16 2f       	mov	r17, r22
    41ce:	e4 2e       	mov	r14, r20
    41d0:	02 2f       	mov	r16, r18
    41d2:	f3 2e       	mov	r15, r19
    uint8_t status = 0;
    #if ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO < 100) || I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_NBWIRE)
        Wire.beginTransmission(devAddr);
        Wire.send((uint8_t) regAddr); // send address
    #elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
        Wire.beginTransmission(devAddr);
    41d4:	8f ef       	ldi	r24, 0xFF	; 255
    41d6:	96 e0       	ldi	r25, 0x06	; 6
    41d8:	65 2f       	mov	r22, r21
    41da:	0e 94 03 18 	call	0x3006	; 0x3006 <_ZN7TwoWire17beginTransmissionEh>
        Wire.write((uint8_t) regAddr); // send address
    41de:	8f ef       	ldi	r24, 0xFF	; 255
    41e0:	96 e0       	ldi	r25, 0x06	; 6
    41e2:	61 2f       	mov	r22, r17
    41e4:	0e 94 85 18 	call	0x310a	; 0x310a <_ZN7TwoWire5writeEh>
    41e8:	20 2f       	mov	r18, r16
    41ea:	3f 2d       	mov	r19, r15
    41ec:	c9 01       	movw	r24, r18
    41ee:	ec 01       	movw	r28, r24
    41f0:	10 e0       	ldi	r17, 0x00	; 0
    41f2:	06 c0       	rjmp	.+12     	; 0x4200 <_ZN6I2Cdev10writeBytesEhhhPh+0x42>
    #endif
    for (uint8_t i = 0; i < length; i++) {
        #if ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO < 100) || I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_NBWIRE)
            Wire.send((uint8_t) data[i]);
        #elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
            Wire.write((uint8_t) data[i]);
    41f4:	8f ef       	ldi	r24, 0xFF	; 255
    41f6:	96 e0       	ldi	r25, 0x06	; 6
    41f8:	69 91       	ld	r22, Y+
    41fa:	0e 94 85 18 	call	0x310a	; 0x310a <_ZN7TwoWire5writeEh>
        Wire.send((uint8_t) regAddr); // send address
    #elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
        Wire.beginTransmission(devAddr);
        Wire.write((uint8_t) regAddr); // send address
    #endif
    for (uint8_t i = 0; i < length; i++) {
    41fe:	1f 5f       	subi	r17, 0xFF	; 255
    4200:	1e 15       	cp	r17, r14
    4202:	c0 f3       	brcs	.-16     	; 0x41f4 <_ZN6I2Cdev10writeBytesEhhhPh+0x36>
        #endif
    }
    #if ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO < 100) || I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_NBWIRE)
        Wire.endTransmission();
    #elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
        status = Wire.endTransmission();
    4204:	8f ef       	ldi	r24, 0xFF	; 255
    4206:	96 e0       	ldi	r25, 0x06	; 6
    4208:	0e 94 c8 18 	call	0x3190	; 0x3190 <_ZN7TwoWire15endTransmissionEv>
    420c:	90 e0       	ldi	r25, 0x00	; 0
    420e:	88 23       	and	r24, r24
    4210:	09 f4       	brne	.+2      	; 0x4214 <_ZN6I2Cdev10writeBytesEhhhPh+0x56>
    4212:	91 e0       	ldi	r25, 0x01	; 1
    #endif
    #ifdef I2CDEV_SERIAL_DEBUG
        Serial.println(". Done.");
    #endif
    return status == 0;
}
    4214:	89 2f       	mov	r24, r25
    4216:	df 91       	pop	r29
    4218:	cf 91       	pop	r28
    421a:	1f 91       	pop	r17
    421c:	0f 91       	pop	r16
    421e:	ff 90       	pop	r15
    4220:	ef 90       	pop	r14
    4222:	08 95       	ret

00004224 <_ZN6I2Cdev9writeByteEhhh>:
 * @param devAddr I2C slave device address
 * @param regAddr Register address to write to
 * @param data New byte value to write
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data) {
    4224:	df 93       	push	r29
    4226:	cf 93       	push	r28
    4228:	0f 92       	push	r0
    422a:	cd b7       	in	r28, 0x3d	; 61
    422c:	de b7       	in	r29, 0x3e	; 62
    422e:	49 83       	std	Y+1, r20	; 0x01
    return writeBytes(devAddr, regAddr, 1, &data);
    4230:	41 e0       	ldi	r20, 0x01	; 1
    4232:	9e 01       	movw	r18, r28
    4234:	2f 5f       	subi	r18, 0xFF	; 255
    4236:	3f 4f       	sbci	r19, 0xFF	; 255
    4238:	0e 94 df 20 	call	0x41be	; 0x41be <_ZN6I2Cdev10writeBytesEhhhPh>
}
    423c:	0f 90       	pop	r0
    423e:	cf 91       	pop	r28
    4240:	df 91       	pop	r29
    4242:	08 95       	ret

00004244 <_ZN6I2Cdev9readBytesEhhhPhj>:
 * @param length Number of bytes to read
 * @param data Buffer to store read data in
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev::readTimeout)
 * @return Number of bytes read (-1 indicates failure)
 */
int8_t I2Cdev::readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data, uint16_t timeout) {
    4244:	2f 92       	push	r2
    4246:	3f 92       	push	r3
    4248:	4f 92       	push	r4
    424a:	5f 92       	push	r5
    424c:	6f 92       	push	r6
    424e:	7f 92       	push	r7
    4250:	8f 92       	push	r8
    4252:	9f 92       	push	r9
    4254:	af 92       	push	r10
    4256:	bf 92       	push	r11
    4258:	cf 92       	push	r12
    425a:	df 92       	push	r13
    425c:	ef 92       	push	r14
    425e:	ff 92       	push	r15
    4260:	0f 93       	push	r16
    4262:	1f 93       	push	r17
    4264:	df 93       	push	r29
    4266:	cf 93       	push	r28
    4268:	00 d0       	rcall	.+0      	; 0x426a <_ZN6I2Cdev9readBytesEhhhPhj+0x26>
    426a:	0f 92       	push	r0
    426c:	0f 92       	push	r0
    426e:	cd b7       	in	r28, 0x3d	; 61
    4270:	de b7       	in	r29, 0x3e	; 62
    4272:	88 2e       	mov	r8, r24
    4274:	69 83       	std	Y+1, r22	; 0x01
    4276:	94 2e       	mov	r9, r20
    4278:	3b 83       	std	Y+3, r19	; 0x03
    427a:	2a 83       	std	Y+2, r18	; 0x02
        Serial.print(regAddr, HEX);
        Serial.print("...");
    #endif

    int8_t count = 0;
    uint32_t t1 = millis();
    427c:	0e 94 ab 1b 	call	0x3756	; 0x3756 <millis>
    4280:	5b 01       	movw	r10, r22
    4282:	6c 01       	movw	r12, r24
    4284:	ff 24       	eor	r15, r15
    4286:	ee 24       	eor	r14, r14
            for (uint8_t k = 0; k < length; k += min(length, BUFFER_LENGTH)) {
                Wire.beginTransmission(devAddr);
                Wire.write(regAddr);
                Wire.endTransmission();
                Wire.beginTransmission(devAddr);
                Wire.requestFrom(devAddr, (uint8_t)min(length - k, BUFFER_LENGTH));
    4288:	29 2c       	mov	r2, r9
    428a:	33 24       	eor	r3, r3
        
                for (; Wire.available() && (timeout == 0 || millis() - t1 < timeout); count++) {
    428c:	28 01       	movw	r4, r16
    428e:	66 24       	eor	r6, r6
    4290:	77 24       	eor	r7, r7
    4292:	4b c0       	rjmp	.+150    	; 0x432a <_ZN6I2Cdev9readBytesEhhhPhj+0xe6>

            // I2C/TWI subsystem uses internal buffer that breaks with large data requests
            // so if user requests more than BUFFER_LENGTH bytes, we have to do it in
            // smaller chunks instead of all at once
            for (uint8_t k = 0; k < length; k += min(length, BUFFER_LENGTH)) {
                Wire.beginTransmission(devAddr);
    4294:	8f ef       	ldi	r24, 0xFF	; 255
    4296:	96 e0       	ldi	r25, 0x06	; 6
    4298:	68 2d       	mov	r22, r8
    429a:	0e 94 03 18 	call	0x3006	; 0x3006 <_ZN7TwoWire17beginTransmissionEh>
                Wire.write(regAddr);
    429e:	8f ef       	ldi	r24, 0xFF	; 255
    42a0:	96 e0       	ldi	r25, 0x06	; 6
    42a2:	69 81       	ldd	r22, Y+1	; 0x01
    42a4:	0e 94 85 18 	call	0x310a	; 0x310a <_ZN7TwoWire5writeEh>
                Wire.endTransmission();
    42a8:	8f ef       	ldi	r24, 0xFF	; 255
    42aa:	96 e0       	ldi	r25, 0x06	; 6
    42ac:	0e 94 c8 18 	call	0x3190	; 0x3190 <_ZN7TwoWire15endTransmissionEv>
                Wire.beginTransmission(devAddr);
    42b0:	8f ef       	ldi	r24, 0xFF	; 255
    42b2:	96 e0       	ldi	r25, 0x06	; 6
    42b4:	68 2d       	mov	r22, r8
    42b6:	0e 94 03 18 	call	0x3006	; 0x3006 <_ZN7TwoWire17beginTransmissionEh>
                Wire.requestFrom(devAddr, (uint8_t)min(length - k, BUFFER_LENGTH));
    42ba:	a1 01       	movw	r20, r2
    42bc:	4e 19       	sub	r20, r14
    42be:	51 09       	sbc	r21, r1
    42c0:	41 32       	cpi	r20, 0x21	; 33
    42c2:	51 05       	cpc	r21, r1
    42c4:	14 f0       	brlt	.+4      	; 0x42ca <_ZN6I2Cdev9readBytesEhhhPhj+0x86>
    42c6:	40 e2       	ldi	r20, 0x20	; 32
    42c8:	50 e0       	ldi	r21, 0x00	; 0
    42ca:	8f ef       	ldi	r24, 0xFF	; 255
    42cc:	96 e0       	ldi	r25, 0x06	; 6
    42ce:	68 2d       	mov	r22, r8
    42d0:	0e 94 d9 18 	call	0x31b2	; 0x31b2 <_ZN7TwoWire11requestFromEhh>
    42d4:	2f 2d       	mov	r18, r15
    42d6:	33 27       	eor	r19, r19
    42d8:	27 fd       	sbrc	r18, 7
    42da:	30 95       	com	r19
    42dc:	8a 81       	ldd	r24, Y+2	; 0x02
    42de:	9b 81       	ldd	r25, Y+3	; 0x03
    42e0:	28 0f       	add	r18, r24
    42e2:	39 1f       	adc	r19, r25
    42e4:	3d 83       	std	Y+5, r19	; 0x05
    42e6:	2c 83       	std	Y+4, r18	; 0x04
        
                for (; Wire.available() && (timeout == 0 || millis() - t1 < timeout); count++) {
    42e8:	8f ef       	ldi	r24, 0xFF	; 255
    42ea:	96 e0       	ldi	r25, 0x06	; 6
    42ec:	0e 94 0d 18 	call	0x301a	; 0x301a <_ZN7TwoWire9availableEv>
    42f0:	89 2b       	or	r24, r25
    42f2:	09 f4       	brne	.+2      	; 0x42f6 <_ZN6I2Cdev9readBytesEhhhPhj+0xb2>
    42f4:	52 c0       	rjmp	.+164    	; 0x439a <_ZN6I2Cdev9readBytesEhhhPhj+0x156>
    42f6:	01 15       	cp	r16, r1
    42f8:	11 05       	cpc	r17, r1
    42fa:	61 f0       	breq	.+24     	; 0x4314 <_ZN6I2Cdev9readBytesEhhhPhj+0xd0>
    42fc:	0e 94 ab 1b 	call	0x3756	; 0x3756 <millis>
    4300:	6a 19       	sub	r22, r10
    4302:	7b 09       	sbc	r23, r11
    4304:	8c 09       	sbc	r24, r12
    4306:	9d 09       	sbc	r25, r13
    4308:	64 15       	cp	r22, r4
    430a:	75 05       	cpc	r23, r5
    430c:	86 05       	cpc	r24, r6
    430e:	97 05       	cpc	r25, r7
    4310:	08 f0       	brcs	.+2      	; 0x4314 <_ZN6I2Cdev9readBytesEhhhPhj+0xd0>
    4312:	43 c0       	rjmp	.+134    	; 0x439a <_ZN6I2Cdev9readBytesEhhhPhj+0x156>
                    data[count] = Wire.read();
    4314:	8f ef       	ldi	r24, 0xFF	; 255
    4316:	96 e0       	ldi	r25, 0x06	; 6
    4318:	0e 94 16 18 	call	0x302c	; 0x302c <_ZN7TwoWire4readEv>
    431c:	ec 81       	ldd	r30, Y+4	; 0x04
    431e:	fd 81       	ldd	r31, Y+5	; 0x05
    4320:	81 93       	st	Z+, r24
    4322:	fd 83       	std	Y+5, r31	; 0x05
    4324:	ec 83       	std	Y+4, r30	; 0x04
                Wire.write(regAddr);
                Wire.endTransmission();
                Wire.beginTransmission(devAddr);
                Wire.requestFrom(devAddr, (uint8_t)min(length - k, BUFFER_LENGTH));
        
                for (; Wire.available() && (timeout == 0 || millis() - t1 < timeout); count++) {
    4326:	f3 94       	inc	r15
    4328:	df cf       	rjmp	.-66     	; 0x42e8 <_ZN6I2Cdev9readBytesEhhhPhj+0xa4>
            // Adds official support for repeated start condition, yay!

            // I2C/TWI subsystem uses internal buffer that breaks with large data requests
            // so if user requests more than BUFFER_LENGTH bytes, we have to do it in
            // smaller chunks instead of all at once
            for (uint8_t k = 0; k < length; k += min(length, BUFFER_LENGTH)) {
    432a:	e9 14       	cp	r14, r9
    432c:	08 f4       	brcc	.+2      	; 0x4330 <_ZN6I2Cdev9readBytesEhhhPhj+0xec>
    432e:	b2 cf       	rjmp	.-156    	; 0x4294 <_ZN6I2Cdev9readBytesEhhhPhj+0x50>
        }

    #endif

    // check for timeout
    if (timeout > 0 && millis() - t1 >= timeout && count < length) count = -1; // timeout
    4330:	01 15       	cp	r16, r1
    4332:	11 05       	cpc	r17, r1
    4334:	c9 f0       	breq	.+50     	; 0x4368 <_ZN6I2Cdev9readBytesEhhhPhj+0x124>
    4336:	0e 94 ab 1b 	call	0x3756	; 0x3756 <millis>
    433a:	6a 19       	sub	r22, r10
    433c:	7b 09       	sbc	r23, r11
    433e:	8c 09       	sbc	r24, r12
    4340:	9d 09       	sbc	r25, r13
    4342:	98 01       	movw	r18, r16
    4344:	40 e0       	ldi	r20, 0x00	; 0
    4346:	50 e0       	ldi	r21, 0x00	; 0
    4348:	62 17       	cp	r22, r18
    434a:	73 07       	cpc	r23, r19
    434c:	84 07       	cpc	r24, r20
    434e:	95 07       	cpc	r25, r21
    4350:	58 f0       	brcs	.+22     	; 0x4368 <_ZN6I2Cdev9readBytesEhhhPhj+0x124>
    4352:	2f 2d       	mov	r18, r15
    4354:	33 27       	eor	r19, r19
    4356:	27 fd       	sbrc	r18, 7
    4358:	30 95       	com	r19
    435a:	89 2d       	mov	r24, r9
    435c:	90 e0       	ldi	r25, 0x00	; 0
    435e:	28 17       	cp	r18, r24
    4360:	39 07       	cpc	r19, r25
    4362:	14 f4       	brge	.+4      	; 0x4368 <_ZN6I2Cdev9readBytesEhhhPhj+0x124>
    4364:	ff 24       	eor	r15, r15
    4366:	fa 94       	dec	r15
        Serial.print(count, DEC);
        Serial.println(" read).");
    #endif

    return count;
}
    4368:	8f 2d       	mov	r24, r15
    436a:	0f 90       	pop	r0
    436c:	0f 90       	pop	r0
    436e:	0f 90       	pop	r0
    4370:	0f 90       	pop	r0
    4372:	0f 90       	pop	r0
    4374:	cf 91       	pop	r28
    4376:	df 91       	pop	r29
    4378:	1f 91       	pop	r17
    437a:	0f 91       	pop	r16
    437c:	ff 90       	pop	r15
    437e:	ef 90       	pop	r14
    4380:	df 90       	pop	r13
    4382:	cf 90       	pop	r12
    4384:	bf 90       	pop	r11
    4386:	af 90       	pop	r10
    4388:	9f 90       	pop	r9
    438a:	8f 90       	pop	r8
    438c:	7f 90       	pop	r7
    438e:	6f 90       	pop	r6
    4390:	5f 90       	pop	r5
    4392:	4f 90       	pop	r4
    4394:	3f 90       	pop	r3
    4396:	2f 90       	pop	r2
    4398:	08 95       	ret
                        Serial.print(data[count], HEX);
                        if (count + 1 < length) Serial.print(" ");
                    #endif
                }
        
                Wire.endTransmission();
    439a:	8f ef       	ldi	r24, 0xFF	; 255
    439c:	96 e0       	ldi	r25, 0x06	; 6
    439e:	0e 94 c8 18 	call	0x3190	; 0x3190 <_ZN7TwoWire15endTransmissionEv>
            // Adds official support for repeated start condition, yay!

            // I2C/TWI subsystem uses internal buffer that breaks with large data requests
            // so if user requests more than BUFFER_LENGTH bytes, we have to do it in
            // smaller chunks instead of all at once
            for (uint8_t k = 0; k < length; k += min(length, BUFFER_LENGTH)) {
    43a2:	89 2d       	mov	r24, r9
    43a4:	f0 e2       	ldi	r31, 0x20	; 32
    43a6:	f9 15       	cp	r31, r9
    43a8:	08 f4       	brcc	.+2      	; 0x43ac <_ZN6I2Cdev9readBytesEhhhPhj+0x168>
    43aa:	80 e2       	ldi	r24, 0x20	; 32
    43ac:	e8 0e       	add	r14, r24
    43ae:	bd cf       	rjmp	.-134    	; 0x432a <_ZN6I2Cdev9readBytesEhhhPhj+0xe6>

000043b0 <_ZN6I2Cdev8readByteEhhPhj>:
 * @param regAddr Register regAddr to read from
 * @param data Container for byte value read from device
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev::readTimeout)
 * @return Status of read operation (true = success)
 */
int8_t I2Cdev::readByte(uint8_t devAddr, uint8_t regAddr, uint8_t *data, uint16_t timeout) {
    43b0:	0f 93       	push	r16
    43b2:	1f 93       	push	r17
    43b4:	fa 01       	movw	r30, r20
    43b6:	89 01       	movw	r16, r18
    return readBytes(devAddr, regAddr, 1, data, timeout);
    43b8:	41 e0       	ldi	r20, 0x01	; 1
    43ba:	9f 01       	movw	r18, r30
    43bc:	0e 94 22 21 	call	0x4244	; 0x4244 <_ZN6I2Cdev9readBytesEhhhPhj>
}
    43c0:	1f 91       	pop	r17
    43c2:	0f 91       	pop	r16
    43c4:	08 95       	ret

000043c6 <_ZN6I2Cdev9writeBitsEhhhhh>:
 * @param bitStart First bit position to write (0-7)
 * @param length Number of bits to write (not more than 8)
 * @param data Right-aligned value to write
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeBits(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t data) {
    43c6:	df 92       	push	r13
    43c8:	ef 92       	push	r14
    43ca:	ff 92       	push	r15
    43cc:	0f 93       	push	r16
    43ce:	1f 93       	push	r17
    43d0:	df 93       	push	r29
    43d2:	cf 93       	push	r28
    43d4:	0f 92       	push	r0
    43d6:	cd b7       	in	r28, 0x3d	; 61
    43d8:	de b7       	in	r29, 0x3e	; 62
    43da:	e8 2e       	mov	r14, r24
    43dc:	d6 2e       	mov	r13, r22
    43de:	f4 2e       	mov	r15, r20
    43e0:	12 2f       	mov	r17, r18
    // 00011100 mask byte
    // 10101111 original value (sample)
    // 10100011 original & ~mask
    // 10101011 masked | value
    uint8_t b;
    if (readByte(devAddr, regAddr, &b) != 0) {
    43e2:	20 91 7a 03 	lds	r18, 0x037A
    43e6:	30 91 7b 03 	lds	r19, 0x037B
    43ea:	ae 01       	movw	r20, r28
    43ec:	4f 5f       	subi	r20, 0xFF	; 255
    43ee:	5f 4f       	sbci	r21, 0xFF	; 255
    43f0:	0e 94 d8 21 	call	0x43b0	; 0x43b0 <_ZN6I2Cdev8readByteEhhPhj>
    43f4:	88 23       	and	r24, r24
    43f6:	41 f1       	breq	.+80     	; 0x4448 <_ZN6I2Cdev9writeBitsEhhhhh+0x82>
        uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
    43f8:	21 2f       	mov	r18, r17
    43fa:	30 e0       	ldi	r19, 0x00	; 0
    43fc:	4f 2d       	mov	r20, r15
    43fe:	50 e0       	ldi	r21, 0x00	; 0
    4400:	4f 5f       	subi	r20, 0xFF	; 255
    4402:	5f 4f       	sbci	r21, 0xFF	; 255
    4404:	42 1b       	sub	r20, r18
    4406:	53 0b       	sbc	r21, r19
    4408:	81 e0       	ldi	r24, 0x01	; 1
    440a:	90 e0       	ldi	r25, 0x00	; 0
    440c:	02 c0       	rjmp	.+4      	; 0x4412 <_ZN6I2Cdev9writeBitsEhhhhh+0x4c>
    440e:	88 0f       	add	r24, r24
    4410:	99 1f       	adc	r25, r25
    4412:	1a 95       	dec	r17
    4414:	e2 f7       	brpl	.-8      	; 0x440e <_ZN6I2Cdev9writeBitsEhhhhh+0x48>
    4416:	01 97       	sbiw	r24, 0x01	; 1
    4418:	04 2e       	mov	r0, r20
    441a:	02 c0       	rjmp	.+4      	; 0x4420 <_ZN6I2Cdev9writeBitsEhhhhh+0x5a>
    441c:	88 0f       	add	r24, r24
    441e:	99 1f       	adc	r25, r25
    4420:	0a 94       	dec	r0
    4422:	e2 f7       	brpl	.-8      	; 0x441c <_ZN6I2Cdev9writeBitsEhhhhh+0x56>
        data <<= (bitStart - length + 1); // shift data into correct position
    4424:	20 2f       	mov	r18, r16
    4426:	30 e0       	ldi	r19, 0x00	; 0
    4428:	02 c0       	rjmp	.+4      	; 0x442e <_ZN6I2Cdev9writeBitsEhhhhh+0x68>
    442a:	22 0f       	add	r18, r18
    442c:	33 1f       	adc	r19, r19
    442e:	4a 95       	dec	r20
    4430:	e2 f7       	brpl	.-8      	; 0x442a <_ZN6I2Cdev9writeBitsEhhhhh+0x64>
        data &= mask; // zero all non-important bits in data
        b &= ~(mask); // zero all important bits in existing byte
        b |= data; // combine data with existing byte
    4432:	48 2f       	mov	r20, r24
    4434:	40 95       	com	r20
    4436:	59 81       	ldd	r21, Y+1	; 0x01
    4438:	45 23       	and	r20, r21
    443a:	82 23       	and	r24, r18
    443c:	48 2b       	or	r20, r24
    443e:	49 83       	std	Y+1, r20	; 0x01
        return writeByte(devAddr, regAddr, b);
    4440:	8e 2d       	mov	r24, r14
    4442:	6d 2d       	mov	r22, r13
    4444:	0e 94 12 21 	call	0x4224	; 0x4224 <_ZN6I2Cdev9writeByteEhhh>
    } else {
        return false;
    }
}
    4448:	0f 90       	pop	r0
    444a:	cf 91       	pop	r28
    444c:	df 91       	pop	r29
    444e:	1f 91       	pop	r17
    4450:	0f 91       	pop	r16
    4452:	ff 90       	pop	r15
    4454:	ef 90       	pop	r14
    4456:	df 90       	pop	r13
    4458:	08 95       	ret

0000445a <_ZN6I2Cdev8writeBitEhhhh>:
 * @param regAddr Register regAddr to write to
 * @param bitNum Bit position to write (0-7)
 * @param value New bit value to write
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeBit(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t data) {
    445a:	ef 92       	push	r14
    445c:	ff 92       	push	r15
    445e:	0f 93       	push	r16
    4460:	1f 93       	push	r17
    4462:	df 93       	push	r29
    4464:	cf 93       	push	r28
    4466:	0f 92       	push	r0
    4468:	cd b7       	in	r28, 0x3d	; 61
    446a:	de b7       	in	r29, 0x3e	; 62
    446c:	f8 2e       	mov	r15, r24
    446e:	e6 2e       	mov	r14, r22
    4470:	04 2f       	mov	r16, r20
    4472:	12 2f       	mov	r17, r18
    uint8_t b;
    readByte(devAddr, regAddr, &b);
    4474:	20 91 7a 03 	lds	r18, 0x037A
    4478:	30 91 7b 03 	lds	r19, 0x037B
    447c:	ae 01       	movw	r20, r28
    447e:	4f 5f       	subi	r20, 0xFF	; 255
    4480:	5f 4f       	sbci	r21, 0xFF	; 255
    4482:	0e 94 d8 21 	call	0x43b0	; 0x43b0 <_ZN6I2Cdev8readByteEhhPhj>
    4486:	29 81       	ldd	r18, Y+1	; 0x01
    b = (data != 0) ? (b | (1 << bitNum)) : (b & ~(1 << bitNum));
    4488:	11 23       	and	r17, r17
    448a:	51 f0       	breq	.+20     	; 0x44a0 <_ZN6I2Cdev8writeBitEhhhh+0x46>
    448c:	81 e0       	ldi	r24, 0x01	; 1
    448e:	90 e0       	ldi	r25, 0x00	; 0
    4490:	02 c0       	rjmp	.+4      	; 0x4496 <_ZN6I2Cdev8writeBitEhhhh+0x3c>
    4492:	88 0f       	add	r24, r24
    4494:	99 1f       	adc	r25, r25
    4496:	0a 95       	dec	r16
    4498:	e2 f7       	brpl	.-8      	; 0x4492 <_ZN6I2Cdev8writeBitEhhhh+0x38>
    449a:	42 2f       	mov	r20, r18
    449c:	48 2b       	or	r20, r24
    449e:	0a c0       	rjmp	.+20     	; 0x44b4 <_ZN6I2Cdev8writeBitEhhhh+0x5a>
    44a0:	81 e0       	ldi	r24, 0x01	; 1
    44a2:	90 e0       	ldi	r25, 0x00	; 0
    44a4:	02 c0       	rjmp	.+4      	; 0x44aa <_ZN6I2Cdev8writeBitEhhhh+0x50>
    44a6:	88 0f       	add	r24, r24
    44a8:	99 1f       	adc	r25, r25
    44aa:	0a 95       	dec	r16
    44ac:	e2 f7       	brpl	.-8      	; 0x44a6 <_ZN6I2Cdev8writeBitEhhhh+0x4c>
    44ae:	48 2f       	mov	r20, r24
    44b0:	40 95       	com	r20
    44b2:	42 23       	and	r20, r18
    44b4:	49 83       	std	Y+1, r20	; 0x01
    return writeByte(devAddr, regAddr, b);
    44b6:	8f 2d       	mov	r24, r15
    44b8:	6e 2d       	mov	r22, r14
    44ba:	0e 94 12 21 	call	0x4224	; 0x4224 <_ZN6I2Cdev9writeByteEhhh>
}
    44be:	0f 90       	pop	r0
    44c0:	cf 91       	pop	r28
    44c2:	df 91       	pop	r29
    44c4:	1f 91       	pop	r17
    44c6:	0f 91       	pop	r16
    44c8:	ff 90       	pop	r15
    44ca:	ef 90       	pop	r14
    44cc:	08 95       	ret

000044ce <_ZN6I2Cdev8readBitsEhhhhPhj>:
 * @param length Number of bits to read (not more than 8)
 * @param data Container for right-aligned value (i.e. '101' read from any bitStart position will equal 0x05)
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev::readTimeout)
 * @return Status of read operation (true = success)
 */
int8_t I2Cdev::readBits(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t *data, uint16_t timeout) {
    44ce:	cf 92       	push	r12
    44d0:	df 92       	push	r13
    44d2:	ef 92       	push	r14
    44d4:	ff 92       	push	r15
    44d6:	0f 93       	push	r16
    44d8:	1f 93       	push	r17
    44da:	df 93       	push	r29
    44dc:	cf 93       	push	r28
    44de:	0f 92       	push	r0
    44e0:	cd b7       	in	r28, 0x3d	; 61
    44e2:	de b7       	in	r29, 0x3e	; 62
    44e4:	c4 2e       	mov	r12, r20
    44e6:	d2 2e       	mov	r13, r18
    44e8:	97 01       	movw	r18, r14
    // 76543210 bit numbers
    //    xxx   args: bitStart=4, length=3
    //    010   masked
    //   -> 010 shifted
    uint8_t count, b;
    if ((count = readByte(devAddr, regAddr, &b, timeout)) != 0) {
    44ea:	ae 01       	movw	r20, r28
    44ec:	4f 5f       	subi	r20, 0xFF	; 255
    44ee:	5f 4f       	sbci	r21, 0xFF	; 255
    44f0:	0e 94 d8 21 	call	0x43b0	; 0x43b0 <_ZN6I2Cdev8readByteEhhPhj>
    44f4:	68 2f       	mov	r22, r24
    44f6:	88 23       	and	r24, r24
    44f8:	09 f1       	breq	.+66     	; 0x453c <_ZN6I2Cdev8readBitsEhhhhPhj+0x6e>
        uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
    44fa:	8d 2d       	mov	r24, r13
    44fc:	90 e0       	ldi	r25, 0x00	; 0
    44fe:	4c 2d       	mov	r20, r12
    4500:	50 e0       	ldi	r21, 0x00	; 0
    4502:	4f 5f       	subi	r20, 0xFF	; 255
    4504:	5f 4f       	sbci	r21, 0xFF	; 255
    4506:	48 1b       	sub	r20, r24
    4508:	59 0b       	sbc	r21, r25
        b &= mask;
        b >>= (bitStart - length + 1);
    450a:	21 e0       	ldi	r18, 0x01	; 1
    450c:	30 e0       	ldi	r19, 0x00	; 0
    450e:	02 c0       	rjmp	.+4      	; 0x4514 <_ZN6I2Cdev8readBitsEhhhhPhj+0x46>
    4510:	22 0f       	add	r18, r18
    4512:	33 1f       	adc	r19, r19
    4514:	da 94       	dec	r13
    4516:	e2 f7       	brpl	.-8      	; 0x4510 <_ZN6I2Cdev8readBitsEhhhhPhj+0x42>
    4518:	21 50       	subi	r18, 0x01	; 1
    451a:	30 40       	sbci	r19, 0x00	; 0
    451c:	04 2e       	mov	r0, r20
    451e:	02 c0       	rjmp	.+4      	; 0x4524 <_ZN6I2Cdev8readBitsEhhhhPhj+0x56>
    4520:	22 0f       	add	r18, r18
    4522:	33 1f       	adc	r19, r19
    4524:	0a 94       	dec	r0
    4526:	e2 f7       	brpl	.-8      	; 0x4520 <_ZN6I2Cdev8readBitsEhhhhPhj+0x52>
    4528:	89 81       	ldd	r24, Y+1	; 0x01
    452a:	82 23       	and	r24, r18
    452c:	90 e0       	ldi	r25, 0x00	; 0
    452e:	02 c0       	rjmp	.+4      	; 0x4534 <_ZN6I2Cdev8readBitsEhhhhPhj+0x66>
    4530:	95 95       	asr	r25
    4532:	87 95       	ror	r24
    4534:	4a 95       	dec	r20
    4536:	e2 f7       	brpl	.-8      	; 0x4530 <_ZN6I2Cdev8readBitsEhhhhPhj+0x62>
        *data = b;
    4538:	f8 01       	movw	r30, r16
    453a:	80 83       	st	Z, r24
    }
    return count;
}
    453c:	86 2f       	mov	r24, r22
    453e:	0f 90       	pop	r0
    4540:	cf 91       	pop	r28
    4542:	df 91       	pop	r29
    4544:	1f 91       	pop	r17
    4546:	0f 91       	pop	r16
    4548:	ff 90       	pop	r15
    454a:	ef 90       	pop	r14
    454c:	df 90       	pop	r13
    454e:	cf 90       	pop	r12
    4550:	08 95       	ret

00004552 <_ZN6I2Cdev7readBitEhhhPhj>:
 * @param bitNum Bit position to read (0-7)
 * @param data Container for single bit value
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev::readTimeout)
 * @return Status of read operation (true = success)
 */
int8_t I2Cdev::readBit(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t *data, uint16_t timeout) {
    4552:	df 92       	push	r13
    4554:	ef 92       	push	r14
    4556:	ff 92       	push	r15
    4558:	0f 93       	push	r16
    455a:	1f 93       	push	r17
    455c:	df 93       	push	r29
    455e:	cf 93       	push	r28
    4560:	0f 92       	push	r0
    4562:	cd b7       	in	r28, 0x3d	; 61
    4564:	de b7       	in	r29, 0x3e	; 62
    4566:	d4 2e       	mov	r13, r20
    4568:	79 01       	movw	r14, r18
    456a:	98 01       	movw	r18, r16
    uint8_t b;
    uint8_t count = readByte(devAddr, regAddr, &b, timeout);
    456c:	ae 01       	movw	r20, r28
    456e:	4f 5f       	subi	r20, 0xFF	; 255
    4570:	5f 4f       	sbci	r21, 0xFF	; 255
    4572:	0e 94 d8 21 	call	0x43b0	; 0x43b0 <_ZN6I2Cdev8readByteEhhPhj>
    *data = b & (1 << bitNum);
    4576:	21 e0       	ldi	r18, 0x01	; 1
    4578:	30 e0       	ldi	r19, 0x00	; 0
    457a:	02 c0       	rjmp	.+4      	; 0x4580 <_ZN6I2Cdev7readBitEhhhPhj+0x2e>
    457c:	22 0f       	add	r18, r18
    457e:	33 1f       	adc	r19, r19
    4580:	da 94       	dec	r13
    4582:	e2 f7       	brpl	.-8      	; 0x457c <_ZN6I2Cdev7readBitEhhhPhj+0x2a>
    4584:	99 81       	ldd	r25, Y+1	; 0x01
    4586:	92 23       	and	r25, r18
    4588:	f7 01       	movw	r30, r14
    458a:	90 83       	st	Z, r25
    return count;
}
    458c:	0f 90       	pop	r0
    458e:	cf 91       	pop	r28
    4590:	df 91       	pop	r29
    4592:	1f 91       	pop	r17
    4594:	0f 91       	pop	r16
    4596:	ff 90       	pop	r15
    4598:	ef 90       	pop	r14
    459a:	df 90       	pop	r13
    459c:	08 95       	ret

0000459e <__subsf3>:
    459e:	50 58       	subi	r21, 0x80	; 128

000045a0 <__addsf3>:
    45a0:	bb 27       	eor	r27, r27
    45a2:	aa 27       	eor	r26, r26
    45a4:	0e d0       	rcall	.+28     	; 0x45c2 <__addsf3x>
    45a6:	d8 c0       	rjmp	.+432    	; 0x4758 <__fp_round>
    45a8:	c9 d0       	rcall	.+402    	; 0x473c <__fp_pscA>
    45aa:	30 f0       	brcs	.+12     	; 0x45b8 <__addsf3+0x18>
    45ac:	ce d0       	rcall	.+412    	; 0x474a <__fp_pscB>
    45ae:	20 f0       	brcs	.+8      	; 0x45b8 <__addsf3+0x18>
    45b0:	31 f4       	brne	.+12     	; 0x45be <__addsf3+0x1e>
    45b2:	9f 3f       	cpi	r25, 0xFF	; 255
    45b4:	11 f4       	brne	.+4      	; 0x45ba <__addsf3+0x1a>
    45b6:	1e f4       	brtc	.+6      	; 0x45be <__addsf3+0x1e>
    45b8:	be c0       	rjmp	.+380    	; 0x4736 <__fp_nan>
    45ba:	0e f4       	brtc	.+2      	; 0x45be <__addsf3+0x1e>
    45bc:	e0 95       	com	r30
    45be:	e7 fb       	bst	r30, 7
    45c0:	b4 c0       	rjmp	.+360    	; 0x472a <__fp_inf>

000045c2 <__addsf3x>:
    45c2:	e9 2f       	mov	r30, r25
    45c4:	da d0       	rcall	.+436    	; 0x477a <__fp_split3>
    45c6:	80 f3       	brcs	.-32     	; 0x45a8 <__addsf3+0x8>
    45c8:	ba 17       	cp	r27, r26
    45ca:	62 07       	cpc	r22, r18
    45cc:	73 07       	cpc	r23, r19
    45ce:	84 07       	cpc	r24, r20
    45d0:	95 07       	cpc	r25, r21
    45d2:	18 f0       	brcs	.+6      	; 0x45da <__addsf3x+0x18>
    45d4:	71 f4       	brne	.+28     	; 0x45f2 <__addsf3x+0x30>
    45d6:	9e f5       	brtc	.+102    	; 0x463e <__addsf3x+0x7c>
    45d8:	f2 c0       	rjmp	.+484    	; 0x47be <__fp_zero>
    45da:	0e f4       	brtc	.+2      	; 0x45de <__addsf3x+0x1c>
    45dc:	e0 95       	com	r30
    45de:	0b 2e       	mov	r0, r27
    45e0:	ba 2f       	mov	r27, r26
    45e2:	a0 2d       	mov	r26, r0
    45e4:	0b 01       	movw	r0, r22
    45e6:	b9 01       	movw	r22, r18
    45e8:	90 01       	movw	r18, r0
    45ea:	0c 01       	movw	r0, r24
    45ec:	ca 01       	movw	r24, r20
    45ee:	a0 01       	movw	r20, r0
    45f0:	11 24       	eor	r1, r1
    45f2:	ff 27       	eor	r31, r31
    45f4:	59 1b       	sub	r21, r25
    45f6:	99 f0       	breq	.+38     	; 0x461e <__addsf3x+0x5c>
    45f8:	59 3f       	cpi	r21, 0xF9	; 249
    45fa:	50 f4       	brcc	.+20     	; 0x4610 <__addsf3x+0x4e>
    45fc:	50 3e       	cpi	r21, 0xE0	; 224
    45fe:	68 f1       	brcs	.+90     	; 0x465a <__addsf3x+0x98>
    4600:	1a 16       	cp	r1, r26
    4602:	f0 40       	sbci	r31, 0x00	; 0
    4604:	a2 2f       	mov	r26, r18
    4606:	23 2f       	mov	r18, r19
    4608:	34 2f       	mov	r19, r20
    460a:	44 27       	eor	r20, r20
    460c:	58 5f       	subi	r21, 0xF8	; 248
    460e:	f3 cf       	rjmp	.-26     	; 0x45f6 <__addsf3x+0x34>
    4610:	46 95       	lsr	r20
    4612:	37 95       	ror	r19
    4614:	27 95       	ror	r18
    4616:	a7 95       	ror	r26
    4618:	f0 40       	sbci	r31, 0x00	; 0
    461a:	53 95       	inc	r21
    461c:	c9 f7       	brne	.-14     	; 0x4610 <__addsf3x+0x4e>
    461e:	7e f4       	brtc	.+30     	; 0x463e <__addsf3x+0x7c>
    4620:	1f 16       	cp	r1, r31
    4622:	ba 0b       	sbc	r27, r26
    4624:	62 0b       	sbc	r22, r18
    4626:	73 0b       	sbc	r23, r19
    4628:	84 0b       	sbc	r24, r20
    462a:	ba f0       	brmi	.+46     	; 0x465a <__addsf3x+0x98>
    462c:	91 50       	subi	r25, 0x01	; 1
    462e:	a1 f0       	breq	.+40     	; 0x4658 <__addsf3x+0x96>
    4630:	ff 0f       	add	r31, r31
    4632:	bb 1f       	adc	r27, r27
    4634:	66 1f       	adc	r22, r22
    4636:	77 1f       	adc	r23, r23
    4638:	88 1f       	adc	r24, r24
    463a:	c2 f7       	brpl	.-16     	; 0x462c <__addsf3x+0x6a>
    463c:	0e c0       	rjmp	.+28     	; 0x465a <__addsf3x+0x98>
    463e:	ba 0f       	add	r27, r26
    4640:	62 1f       	adc	r22, r18
    4642:	73 1f       	adc	r23, r19
    4644:	84 1f       	adc	r24, r20
    4646:	48 f4       	brcc	.+18     	; 0x465a <__addsf3x+0x98>
    4648:	87 95       	ror	r24
    464a:	77 95       	ror	r23
    464c:	67 95       	ror	r22
    464e:	b7 95       	ror	r27
    4650:	f7 95       	ror	r31
    4652:	9e 3f       	cpi	r25, 0xFE	; 254
    4654:	08 f0       	brcs	.+2      	; 0x4658 <__addsf3x+0x96>
    4656:	b3 cf       	rjmp	.-154    	; 0x45be <__addsf3+0x1e>
    4658:	93 95       	inc	r25
    465a:	88 0f       	add	r24, r24
    465c:	08 f0       	brcs	.+2      	; 0x4660 <__addsf3x+0x9e>
    465e:	99 27       	eor	r25, r25
    4660:	ee 0f       	add	r30, r30
    4662:	97 95       	ror	r25
    4664:	87 95       	ror	r24
    4666:	08 95       	ret

00004668 <__floatunsisf>:
    4668:	e8 94       	clt
    466a:	09 c0       	rjmp	.+18     	; 0x467e <__floatsisf+0x12>

0000466c <__floatsisf>:
    466c:	97 fb       	bst	r25, 7
    466e:	3e f4       	brtc	.+14     	; 0x467e <__floatsisf+0x12>
    4670:	90 95       	com	r25
    4672:	80 95       	com	r24
    4674:	70 95       	com	r23
    4676:	61 95       	neg	r22
    4678:	7f 4f       	sbci	r23, 0xFF	; 255
    467a:	8f 4f       	sbci	r24, 0xFF	; 255
    467c:	9f 4f       	sbci	r25, 0xFF	; 255
    467e:	99 23       	and	r25, r25
    4680:	a9 f0       	breq	.+42     	; 0x46ac <__floatsisf+0x40>
    4682:	f9 2f       	mov	r31, r25
    4684:	96 e9       	ldi	r25, 0x96	; 150
    4686:	bb 27       	eor	r27, r27
    4688:	93 95       	inc	r25
    468a:	f6 95       	lsr	r31
    468c:	87 95       	ror	r24
    468e:	77 95       	ror	r23
    4690:	67 95       	ror	r22
    4692:	b7 95       	ror	r27
    4694:	f1 11       	cpse	r31, r1
    4696:	f8 cf       	rjmp	.-16     	; 0x4688 <__floatsisf+0x1c>
    4698:	fa f4       	brpl	.+62     	; 0x46d8 <__floatsisf+0x6c>
    469a:	bb 0f       	add	r27, r27
    469c:	11 f4       	brne	.+4      	; 0x46a2 <__floatsisf+0x36>
    469e:	60 ff       	sbrs	r22, 0
    46a0:	1b c0       	rjmp	.+54     	; 0x46d8 <__floatsisf+0x6c>
    46a2:	6f 5f       	subi	r22, 0xFF	; 255
    46a4:	7f 4f       	sbci	r23, 0xFF	; 255
    46a6:	8f 4f       	sbci	r24, 0xFF	; 255
    46a8:	9f 4f       	sbci	r25, 0xFF	; 255
    46aa:	16 c0       	rjmp	.+44     	; 0x46d8 <__floatsisf+0x6c>
    46ac:	88 23       	and	r24, r24
    46ae:	11 f0       	breq	.+4      	; 0x46b4 <__floatsisf+0x48>
    46b0:	96 e9       	ldi	r25, 0x96	; 150
    46b2:	11 c0       	rjmp	.+34     	; 0x46d6 <__floatsisf+0x6a>
    46b4:	77 23       	and	r23, r23
    46b6:	21 f0       	breq	.+8      	; 0x46c0 <__floatsisf+0x54>
    46b8:	9e e8       	ldi	r25, 0x8E	; 142
    46ba:	87 2f       	mov	r24, r23
    46bc:	76 2f       	mov	r23, r22
    46be:	05 c0       	rjmp	.+10     	; 0x46ca <__floatsisf+0x5e>
    46c0:	66 23       	and	r22, r22
    46c2:	71 f0       	breq	.+28     	; 0x46e0 <__floatsisf+0x74>
    46c4:	96 e8       	ldi	r25, 0x86	; 134
    46c6:	86 2f       	mov	r24, r22
    46c8:	70 e0       	ldi	r23, 0x00	; 0
    46ca:	60 e0       	ldi	r22, 0x00	; 0
    46cc:	2a f0       	brmi	.+10     	; 0x46d8 <__floatsisf+0x6c>
    46ce:	9a 95       	dec	r25
    46d0:	66 0f       	add	r22, r22
    46d2:	77 1f       	adc	r23, r23
    46d4:	88 1f       	adc	r24, r24
    46d6:	da f7       	brpl	.-10     	; 0x46ce <__floatsisf+0x62>
    46d8:	88 0f       	add	r24, r24
    46da:	96 95       	lsr	r25
    46dc:	87 95       	ror	r24
    46de:	97 f9       	bld	r25, 7
    46e0:	08 95       	ret

000046e2 <__fp_cmp>:
    46e2:	99 0f       	add	r25, r25
    46e4:	00 08       	sbc	r0, r0
    46e6:	55 0f       	add	r21, r21
    46e8:	aa 0b       	sbc	r26, r26
    46ea:	e0 e8       	ldi	r30, 0x80	; 128
    46ec:	fe ef       	ldi	r31, 0xFE	; 254
    46ee:	16 16       	cp	r1, r22
    46f0:	17 06       	cpc	r1, r23
    46f2:	e8 07       	cpc	r30, r24
    46f4:	f9 07       	cpc	r31, r25
    46f6:	c0 f0       	brcs	.+48     	; 0x4728 <__fp_cmp+0x46>
    46f8:	12 16       	cp	r1, r18
    46fa:	13 06       	cpc	r1, r19
    46fc:	e4 07       	cpc	r30, r20
    46fe:	f5 07       	cpc	r31, r21
    4700:	98 f0       	brcs	.+38     	; 0x4728 <__fp_cmp+0x46>
    4702:	62 1b       	sub	r22, r18
    4704:	73 0b       	sbc	r23, r19
    4706:	84 0b       	sbc	r24, r20
    4708:	95 0b       	sbc	r25, r21
    470a:	39 f4       	brne	.+14     	; 0x471a <__fp_cmp+0x38>
    470c:	0a 26       	eor	r0, r26
    470e:	61 f0       	breq	.+24     	; 0x4728 <__fp_cmp+0x46>
    4710:	23 2b       	or	r18, r19
    4712:	24 2b       	or	r18, r20
    4714:	25 2b       	or	r18, r21
    4716:	21 f4       	brne	.+8      	; 0x4720 <__fp_cmp+0x3e>
    4718:	08 95       	ret
    471a:	0a 26       	eor	r0, r26
    471c:	09 f4       	brne	.+2      	; 0x4720 <__fp_cmp+0x3e>
    471e:	a1 40       	sbci	r26, 0x01	; 1
    4720:	a6 95       	lsr	r26
    4722:	8f ef       	ldi	r24, 0xFF	; 255
    4724:	81 1d       	adc	r24, r1
    4726:	81 1d       	adc	r24, r1
    4728:	08 95       	ret

0000472a <__fp_inf>:
    472a:	97 f9       	bld	r25, 7
    472c:	9f 67       	ori	r25, 0x7F	; 127
    472e:	80 e8       	ldi	r24, 0x80	; 128
    4730:	70 e0       	ldi	r23, 0x00	; 0
    4732:	60 e0       	ldi	r22, 0x00	; 0
    4734:	08 95       	ret

00004736 <__fp_nan>:
    4736:	9f ef       	ldi	r25, 0xFF	; 255
    4738:	80 ec       	ldi	r24, 0xC0	; 192
    473a:	08 95       	ret

0000473c <__fp_pscA>:
    473c:	00 24       	eor	r0, r0
    473e:	0a 94       	dec	r0
    4740:	16 16       	cp	r1, r22
    4742:	17 06       	cpc	r1, r23
    4744:	18 06       	cpc	r1, r24
    4746:	09 06       	cpc	r0, r25
    4748:	08 95       	ret

0000474a <__fp_pscB>:
    474a:	00 24       	eor	r0, r0
    474c:	0a 94       	dec	r0
    474e:	12 16       	cp	r1, r18
    4750:	13 06       	cpc	r1, r19
    4752:	14 06       	cpc	r1, r20
    4754:	05 06       	cpc	r0, r21
    4756:	08 95       	ret

00004758 <__fp_round>:
    4758:	09 2e       	mov	r0, r25
    475a:	03 94       	inc	r0
    475c:	00 0c       	add	r0, r0
    475e:	11 f4       	brne	.+4      	; 0x4764 <__fp_round+0xc>
    4760:	88 23       	and	r24, r24
    4762:	52 f0       	brmi	.+20     	; 0x4778 <__fp_round+0x20>
    4764:	bb 0f       	add	r27, r27
    4766:	40 f4       	brcc	.+16     	; 0x4778 <__fp_round+0x20>
    4768:	bf 2b       	or	r27, r31
    476a:	11 f4       	brne	.+4      	; 0x4770 <__fp_round+0x18>
    476c:	60 ff       	sbrs	r22, 0
    476e:	04 c0       	rjmp	.+8      	; 0x4778 <__fp_round+0x20>
    4770:	6f 5f       	subi	r22, 0xFF	; 255
    4772:	7f 4f       	sbci	r23, 0xFF	; 255
    4774:	8f 4f       	sbci	r24, 0xFF	; 255
    4776:	9f 4f       	sbci	r25, 0xFF	; 255
    4778:	08 95       	ret

0000477a <__fp_split3>:
    477a:	57 fd       	sbrc	r21, 7
    477c:	90 58       	subi	r25, 0x80	; 128
    477e:	44 0f       	add	r20, r20
    4780:	55 1f       	adc	r21, r21
    4782:	59 f0       	breq	.+22     	; 0x479a <__fp_splitA+0x10>
    4784:	5f 3f       	cpi	r21, 0xFF	; 255
    4786:	71 f0       	breq	.+28     	; 0x47a4 <__fp_splitA+0x1a>
    4788:	47 95       	ror	r20

0000478a <__fp_splitA>:
    478a:	88 0f       	add	r24, r24
    478c:	97 fb       	bst	r25, 7
    478e:	99 1f       	adc	r25, r25
    4790:	61 f0       	breq	.+24     	; 0x47aa <__fp_splitA+0x20>
    4792:	9f 3f       	cpi	r25, 0xFF	; 255
    4794:	79 f0       	breq	.+30     	; 0x47b4 <__fp_splitA+0x2a>
    4796:	87 95       	ror	r24
    4798:	08 95       	ret
    479a:	12 16       	cp	r1, r18
    479c:	13 06       	cpc	r1, r19
    479e:	14 06       	cpc	r1, r20
    47a0:	55 1f       	adc	r21, r21
    47a2:	f2 cf       	rjmp	.-28     	; 0x4788 <__fp_split3+0xe>
    47a4:	46 95       	lsr	r20
    47a6:	f1 df       	rcall	.-30     	; 0x478a <__fp_splitA>
    47a8:	08 c0       	rjmp	.+16     	; 0x47ba <__fp_splitA+0x30>
    47aa:	16 16       	cp	r1, r22
    47ac:	17 06       	cpc	r1, r23
    47ae:	18 06       	cpc	r1, r24
    47b0:	99 1f       	adc	r25, r25
    47b2:	f1 cf       	rjmp	.-30     	; 0x4796 <__fp_splitA+0xc>
    47b4:	86 95       	lsr	r24
    47b6:	71 05       	cpc	r23, r1
    47b8:	61 05       	cpc	r22, r1
    47ba:	08 94       	sec
    47bc:	08 95       	ret

000047be <__fp_zero>:
    47be:	e8 94       	clt

000047c0 <__fp_szero>:
    47c0:	bb 27       	eor	r27, r27
    47c2:	66 27       	eor	r22, r22
    47c4:	77 27       	eor	r23, r23
    47c6:	cb 01       	movw	r24, r22
    47c8:	97 f9       	bld	r25, 7
    47ca:	08 95       	ret

000047cc <__gesf2>:
    47cc:	8a df       	rcall	.-236    	; 0x46e2 <__fp_cmp>
    47ce:	08 f4       	brcc	.+2      	; 0x47d2 <__gesf2+0x6>
    47d0:	8f ef       	ldi	r24, 0xFF	; 255
    47d2:	08 95       	ret

000047d4 <__mulsi3>:
    47d4:	62 9f       	mul	r22, r18
    47d6:	d0 01       	movw	r26, r0
    47d8:	73 9f       	mul	r23, r19
    47da:	f0 01       	movw	r30, r0
    47dc:	82 9f       	mul	r24, r18
    47de:	e0 0d       	add	r30, r0
    47e0:	f1 1d       	adc	r31, r1
    47e2:	64 9f       	mul	r22, r20
    47e4:	e0 0d       	add	r30, r0
    47e6:	f1 1d       	adc	r31, r1
    47e8:	92 9f       	mul	r25, r18
    47ea:	f0 0d       	add	r31, r0
    47ec:	83 9f       	mul	r24, r19
    47ee:	f0 0d       	add	r31, r0
    47f0:	74 9f       	mul	r23, r20
    47f2:	f0 0d       	add	r31, r0
    47f4:	65 9f       	mul	r22, r21
    47f6:	f0 0d       	add	r31, r0
    47f8:	99 27       	eor	r25, r25
    47fa:	72 9f       	mul	r23, r18
    47fc:	b0 0d       	add	r27, r0
    47fe:	e1 1d       	adc	r30, r1
    4800:	f9 1f       	adc	r31, r25
    4802:	63 9f       	mul	r22, r19
    4804:	b0 0d       	add	r27, r0
    4806:	e1 1d       	adc	r30, r1
    4808:	f9 1f       	adc	r31, r25
    480a:	bd 01       	movw	r22, r26
    480c:	cf 01       	movw	r24, r30
    480e:	11 24       	eor	r1, r1
    4810:	08 95       	ret

00004812 <__divmodhi4>:
    4812:	97 fb       	bst	r25, 7
    4814:	09 2e       	mov	r0, r25
    4816:	07 26       	eor	r0, r23
    4818:	0a d0       	rcall	.+20     	; 0x482e <__divmodhi4_neg1>
    481a:	77 fd       	sbrc	r23, 7
    481c:	04 d0       	rcall	.+8      	; 0x4826 <__divmodhi4_neg2>
    481e:	2e d0       	rcall	.+92     	; 0x487c <__udivmodhi4>
    4820:	06 d0       	rcall	.+12     	; 0x482e <__divmodhi4_neg1>
    4822:	00 20       	and	r0, r0
    4824:	1a f4       	brpl	.+6      	; 0x482c <__divmodhi4_exit>

00004826 <__divmodhi4_neg2>:
    4826:	70 95       	com	r23
    4828:	61 95       	neg	r22
    482a:	7f 4f       	sbci	r23, 0xFF	; 255

0000482c <__divmodhi4_exit>:
    482c:	08 95       	ret

0000482e <__divmodhi4_neg1>:
    482e:	f6 f7       	brtc	.-4      	; 0x482c <__divmodhi4_exit>
    4830:	90 95       	com	r25
    4832:	81 95       	neg	r24
    4834:	9f 4f       	sbci	r25, 0xFF	; 255
    4836:	08 95       	ret

00004838 <__udivmodsi4>:
    4838:	a1 e2       	ldi	r26, 0x21	; 33
    483a:	1a 2e       	mov	r1, r26
    483c:	aa 1b       	sub	r26, r26
    483e:	bb 1b       	sub	r27, r27
    4840:	fd 01       	movw	r30, r26
    4842:	0d c0       	rjmp	.+26     	; 0x485e <__udivmodsi4_ep>

00004844 <__udivmodsi4_loop>:
    4844:	aa 1f       	adc	r26, r26
    4846:	bb 1f       	adc	r27, r27
    4848:	ee 1f       	adc	r30, r30
    484a:	ff 1f       	adc	r31, r31
    484c:	a2 17       	cp	r26, r18
    484e:	b3 07       	cpc	r27, r19
    4850:	e4 07       	cpc	r30, r20
    4852:	f5 07       	cpc	r31, r21
    4854:	20 f0       	brcs	.+8      	; 0x485e <__udivmodsi4_ep>
    4856:	a2 1b       	sub	r26, r18
    4858:	b3 0b       	sbc	r27, r19
    485a:	e4 0b       	sbc	r30, r20
    485c:	f5 0b       	sbc	r31, r21

0000485e <__udivmodsi4_ep>:
    485e:	66 1f       	adc	r22, r22
    4860:	77 1f       	adc	r23, r23
    4862:	88 1f       	adc	r24, r24
    4864:	99 1f       	adc	r25, r25
    4866:	1a 94       	dec	r1
    4868:	69 f7       	brne	.-38     	; 0x4844 <__udivmodsi4_loop>
    486a:	60 95       	com	r22
    486c:	70 95       	com	r23
    486e:	80 95       	com	r24
    4870:	90 95       	com	r25
    4872:	9b 01       	movw	r18, r22
    4874:	ac 01       	movw	r20, r24
    4876:	bd 01       	movw	r22, r26
    4878:	cf 01       	movw	r24, r30
    487a:	08 95       	ret

0000487c <__udivmodhi4>:
    487c:	aa 1b       	sub	r26, r26
    487e:	bb 1b       	sub	r27, r27
    4880:	51 e1       	ldi	r21, 0x11	; 17
    4882:	07 c0       	rjmp	.+14     	; 0x4892 <__udivmodhi4_ep>

00004884 <__udivmodhi4_loop>:
    4884:	aa 1f       	adc	r26, r26
    4886:	bb 1f       	adc	r27, r27
    4888:	a6 17       	cp	r26, r22
    488a:	b7 07       	cpc	r27, r23
    488c:	10 f0       	brcs	.+4      	; 0x4892 <__udivmodhi4_ep>
    488e:	a6 1b       	sub	r26, r22
    4890:	b7 0b       	sbc	r27, r23

00004892 <__udivmodhi4_ep>:
    4892:	88 1f       	adc	r24, r24
    4894:	99 1f       	adc	r25, r25
    4896:	5a 95       	dec	r21
    4898:	a9 f7       	brne	.-22     	; 0x4884 <__udivmodhi4_loop>
    489a:	80 95       	com	r24
    489c:	90 95       	com	r25
    489e:	bc 01       	movw	r22, r24
    48a0:	cd 01       	movw	r24, r26
    48a2:	08 95       	ret

000048a4 <__tablejump2__>:
    48a4:	ee 0f       	add	r30, r30
    48a6:	ff 1f       	adc	r31, r31

000048a8 <__tablejump__>:
    48a8:	05 90       	lpm	r0, Z+
    48aa:	f4 91       	lpm	r31, Z+
    48ac:	e0 2d       	mov	r30, r0
    48ae:	19 94       	eijmp

000048b0 <_exit>:
    48b0:	f8 94       	cli

000048b2 <__stop_program>:
    48b2:	ff cf       	rjmp	.-2      	; 0x48b2 <__stop_program>
