#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x143e14f70 .scope module, "TB_Pipeline" "TB_Pipeline" 2 15;
 .timescale -9 -9;
v0x133e24ef0_0 .var "clk", 0 0;
v0x133e24f80_0 .var "debug", 0 0;
v0x133e25010_0 .var "rst", 0 0;
S_0x143f61450 .scope module, "riscv_top" "RISCVTop" 2 52, 3 6 0, S_0x143e14f70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
P_0x143f80ff0 .param/l "LINE_ADDR_LEN" 0 3 9, +C4<00000000000000000000000000000011>;
v0x133e24740_0 .net "clk", 0 0, v0x133e24ef0_0;  1 drivers
v0x133e247d0_0 .net "debug", 0 0, v0x133e24f80_0;  1 drivers
v0x133e248e0_0 .net "instr", 31 0, L_0x133e33950;  1 drivers
v0x133e249f0_0 .net "instr_addr", 31 0, L_0x133e25190;  1 drivers
v0x133e24a80_0 .net "mem_addr", 31 0, L_0x133e31140;  1 drivers
v0x133e24b10_0 .net "mem_read_data", 255 0, L_0x133e34490;  1 drivers
v0x133e24ba0_0 .net "mem_read_request", 0 0, L_0x133e31050;  1 drivers
v0x133e24c30_0 .net "mem_request_finish", 0 0, v0x143f3f510_0;  1 drivers
v0x133e24cc0_0 .net "mem_write_data", 255 0, L_0x133e2c280;  1 drivers
v0x133e24dd0_0 .net "mem_write_request", 0 0, L_0x133e312e0;  1 drivers
v0x133e24e60_0 .net "rst", 0 0, v0x133e25010_0;  1 drivers
S_0x143fe3b40 .scope module, "instr_rom" "ROM" 3 32, 4 3 0, S_0x143f61450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x143f674a0 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x133e33950 .functor BUFZ 32, L_0x133e33770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x143f06140_0 .net *"_ivl_0", 31 0, L_0x133e33770;  1 drivers
v0x143f0b270_0 .net *"_ivl_2", 31 0, L_0x133e338b0;  1 drivers
v0x143f0b310_0 .net *"_ivl_4", 29 0, L_0x133e33810;  1 drivers
L_0x138079be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143f0b3a0_0 .net *"_ivl_6", 1 0, L_0x138079be8;  1 drivers
v0x143f0b430_0 .net "addr", 31 0, L_0x133e25190;  alias, 1 drivers
v0x143fa5a70_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143fa5b00_0 .net "data_out", 31 0, L_0x133e33950;  alias, 1 drivers
v0x143fa5bb0_0 .var/i "i", 31 0;
v0x143fa5c60 .array "mem_core", 65535 0, 31 0;
L_0x133e33770 .array/port v0x143fa5c60, L_0x133e338b0;
L_0x133e33810 .part L_0x133e25190, 2, 30;
L_0x133e338b0 .concat [ 30 2 0 0], L_0x133e33810, L_0x138079be8;
S_0x143fbfee0 .scope module, "main_memory" "MainMemoryWrapper" 3 38, 5 3 0, S_0x143f61450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 256 "write_data";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /OUTPUT 1 "request_finish";
    .port_info 8 /OUTPUT 256 "read_data";
P_0x143f56360 .param/l "ADDR_LEN" 0 5 5, +C4<00000000000000000000000000001101>;
P_0x143f563a0 .param/l "LINE_ADDR_LEN" 0 5 4, +C4<00000000000000000000000000000011>;
P_0x143f563e0 .param/l "LINE_SIZE" 1 5 22, +C4<00000000000000000000000000000001000>;
P_0x143f56420 .param/l "RD_CYCLE" 1 5 20, +C4<00000000000000000000000000010001>;
P_0x143f56460 .param/l "READ" 0 5 26, C4<10>;
P_0x143f564a0 .param/l "READY" 0 5 24, C4<00>;
P_0x143f564e0 .param/l "WORD_ADDR_LEN" 1 5 14, +C4<00000000000000000000000000000010>;
P_0x143f56520 .param/l "WRITE" 0 5 25, C4<01>;
P_0x143f56560 .param/l "WR_CYCLE" 1 5 21, +C4<00000000000000000000000000010001>;
L_0x138079c78 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x143f81210_0 .net/2u *"_ivl_27", 31 0, L_0x138079c78;  1 drivers
L_0x138079cc0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x143f812a0_0 .net/2u *"_ivl_31", 31 0, L_0x138079cc0;  1 drivers
v0x143f81330_0 .net "addr", 31 0, L_0x133e31140;  alias, 1 drivers
v0x143f177c0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143f17850_0 .net "debug", 0 0, v0x133e24f80_0;  alias, 1 drivers
v0x143f17920_0 .var/i "i", 31 0;
v0x143f179b0_0 .var "mem_state", 1 0;
v0x143f071e0_0 .var "ram_addr", 31 0;
v0x143f07270_0 .net "ram_read_data", 31 0, L_0x133e34d20;  1 drivers
v0x143f07380_0 .var "ram_write", 0 0;
v0x143f07410_0 .var "ram_write_data", 31 0;
v0x143f23100_0 .net "read_data", 255 0, L_0x133e34490;  alias, 1 drivers
v0x143f23190_0 .var "read_delay", 31 0;
v0x143f23220_0 .net "read_index", 31 0, L_0x133e34820;  1 drivers
v0x143f232b0 .array "read_line", 7 0, 31 0;
v0x143f3f480_0 .net "read_request", 0 0, L_0x133e31050;  alias, 1 drivers
v0x143f3f510_0 .var "request_finish", 0 0;
v0x143f3f6a0_0 .net "rst", 0 0, v0x133e25010_0;  alias, 1 drivers
v0x143fbc7e0_0 .var "tmp_addr", 31 0;
v0x143fbc870 .array "tmp_read_data", 7 0, 31 0;
v0x143fbc900 .array "tmp_write_data", 7 0, 31 0;
v0x143fbc990_0 .net "write_data", 255 0, L_0x133e2c280;  alias, 1 drivers
v0x143fbca30_0 .var "write_delay", 31 0;
v0x143fddd70_0 .net "write_index", 31 0, L_0x133e34920;  1 drivers
v0x143fdde00 .array "write_line", 7 0;
v0x143fdde00_0 .net v0x143fdde00 0, 31 0, L_0x133e339c0; 1 drivers
v0x143fdde00_1 .net v0x143fdde00 1, 31 0, L_0x133e33ad0; 1 drivers
v0x143fdde00_2 .net v0x143fdde00 2, 31 0, L_0x133e33c00; 1 drivers
v0x143fdde00_3 .net v0x143fdde00 3, 31 0, L_0x133e33d90; 1 drivers
v0x143fdde00_4 .net v0x143fdde00 4, 31 0, L_0x133e33fc0; 1 drivers
v0x143fdde00_5 .net v0x143fdde00 5, 31 0, L_0x133e340f0; 1 drivers
v0x143fdde00_6 .net v0x143fdde00 6, 31 0, L_0x133e34260; 1 drivers
v0x143fdde00_7 .net v0x143fdde00 7, 31 0, L_0x133e343d0; 1 drivers
v0x143fddf60_0 .net "write_request", 0 0, L_0x133e312e0;  alias, 1 drivers
L_0x138079c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x143fde000_0 .net "zeros", 31 0, L_0x138079c30;  1 drivers
L_0x133e339c0 .part L_0x133e2c280, 224, 32;
L_0x133e33ad0 .part L_0x133e2c280, 192, 32;
L_0x133e33c00 .part L_0x133e2c280, 160, 32;
L_0x133e33d90 .part L_0x133e2c280, 128, 32;
L_0x133e33fc0 .part L_0x133e2c280, 96, 32;
L_0x133e340f0 .part L_0x133e2c280, 64, 32;
L_0x133e34260 .part L_0x133e2c280, 32, 32;
L_0x133e343d0 .part L_0x133e2c280, 0, 32;
v0x143f232b0_7 .array/port v0x143f232b0, 7;
v0x143f232b0_6 .array/port v0x143f232b0, 6;
v0x143f232b0_5 .array/port v0x143f232b0, 5;
v0x143f232b0_4 .array/port v0x143f232b0, 4;
LS_0x133e34490_0_0 .concat8 [ 32 32 32 32], v0x143f232b0_7, v0x143f232b0_6, v0x143f232b0_5, v0x143f232b0_4;
v0x143f232b0_3 .array/port v0x143f232b0, 3;
v0x143f232b0_2 .array/port v0x143f232b0, 2;
v0x143f232b0_1 .array/port v0x143f232b0, 1;
v0x143f232b0_0 .array/port v0x143f232b0, 0;
LS_0x133e34490_0_4 .concat8 [ 32 32 32 32], v0x143f232b0_3, v0x143f232b0_2, v0x143f232b0_1, v0x143f232b0_0;
L_0x133e34490 .concat8 [ 128 128 0 0], LS_0x133e34490_0_0, LS_0x133e34490_0_4;
L_0x133e34820 .arith/sub 32, v0x143f23190_0, L_0x138079c78;
L_0x133e34920 .arith/sub 32, v0x143fbca30_0, L_0x138079cc0;
S_0x143f477c0 .scope generate, "memory_interface[0]" "memory_interface[0]" 5 50, 5 50 0, S_0x143fbfee0;
 .timescale -9 -9;
P_0x143f2c620 .param/l "line" 0 5 50, +C4<00>;
v0x143fcadd0_0 .net *"_ivl_4", 31 0, v0x143f232b0_0;  1 drivers
S_0x143fcae60 .scope generate, "memory_interface[1]" "memory_interface[1]" 5 50, 5 50 0, S_0x143fbfee0;
 .timescale -9 -9;
P_0x143f2c520 .param/l "line" 0 5 50, +C4<01>;
v0x143fcb010_0 .net *"_ivl_4", 31 0, v0x143f232b0_1;  1 drivers
S_0x143f4fe30 .scope generate, "memory_interface[2]" "memory_interface[2]" 5 50, 5 50 0, S_0x143fbfee0;
 .timescale -9 -9;
P_0x143f50010 .param/l "line" 0 5 50, +C4<010>;
v0x143f50090_0 .net *"_ivl_4", 31 0, v0x143f232b0_2;  1 drivers
S_0x143f0e9a0 .scope generate, "memory_interface[3]" "memory_interface[3]" 5 50, 5 50 0, S_0x143fbfee0;
 .timescale -9 -9;
P_0x143f0eb70 .param/l "line" 0 5 50, +C4<011>;
v0x143f08780_0 .net *"_ivl_4", 31 0, v0x143f232b0_3;  1 drivers
S_0x143f08810 .scope generate, "memory_interface[4]" "memory_interface[4]" 5 50, 5 50 0, S_0x143fbfee0;
 .timescale -9 -9;
P_0x143f089c0 .param/l "line" 0 5 50, +C4<0100>;
v0x143f590d0_0 .net *"_ivl_4", 31 0, v0x143f232b0_4;  1 drivers
S_0x143f59160 .scope generate, "memory_interface[5]" "memory_interface[5]" 5 50, 5 50 0, S_0x143fbfee0;
 .timescale -9 -9;
P_0x143f59320 .param/l "line" 0 5 50, +C4<0101>;
v0x143f34780_0 .net *"_ivl_4", 31 0, v0x143f232b0_5;  1 drivers
S_0x143f34810 .scope generate, "memory_interface[6]" "memory_interface[6]" 5 50, 5 50 0, S_0x143fbfee0;
 .timescale -9 -9;
P_0x143f349e0 .param/l "line" 0 5 50, +C4<0110>;
v0x143f31360_0 .net *"_ivl_4", 31 0, v0x143f232b0_6;  1 drivers
S_0x143f31410 .scope generate, "memory_interface[7]" "memory_interface[7]" 5 50, 5 50 0, S_0x143fbfee0;
 .timescale -9 -9;
P_0x143f315e0 .param/l "line" 0 5 50, +C4<0111>;
v0x143f7bdd0_0 .net *"_ivl_4", 31 0, v0x143f232b0_7;  1 drivers
S_0x143f7be80 .scope module, "ram" "RAM" 5 190, 6 3 0, S_0x143fbfee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x143f76270 .param/l "ADDR_LEN" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x143f762b0 .param/l "LEN" 0 6 14, +C4<000000000000000000000000000000010000000000000000>;
L_0x133e34d20 .functor BUFZ 32, L_0x133e34a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x143f78eb0_0 .net *"_ivl_0", 31 0, L_0x133e34a80;  1 drivers
v0x143f78f60_0 .net *"_ivl_3", 15 0, L_0x133e34b20;  1 drivers
v0x143f76380_0 .net *"_ivl_4", 17 0, L_0x133e34bc0;  1 drivers
L_0x138079d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143f79010_0 .net *"_ivl_7", 1 0, L_0x138079d08;  1 drivers
v0x143f790c0_0 .net "addr", 31 0, v0x143f071e0_0;  1 drivers
v0x143f458e0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143f45970_0 .net "data_in", 31 0, v0x143f07410_0;  1 drivers
v0x143f45a10_0 .net "data_out", 31 0, L_0x133e34d20;  alias, 1 drivers
v0x143f45ac0_0 .net "debug", 0 0, v0x133e24f80_0;  alias, 1 drivers
v0x143f4b550_0 .var/i "i", 31 0;
v0x143f4b600 .array "mem_core", 65535 0, 31 0;
v0x143f4b6a0_0 .var/i "out_file", 31 0;
v0x143f4b750_0 .var/i "ram_index", 31 0;
v0x143f81130_0 .net "write_enable", 0 0, v0x143f07380_0;  1 drivers
E_0x143f76320 .event posedge, v0x143fa5a70_0;
L_0x133e34a80 .array/port v0x143f4b600, L_0x133e34bc0;
L_0x133e34b20 .part v0x143f071e0_0, 2, 16;
L_0x133e34bc0 .concat [ 16 2 0 0], L_0x133e34b20, L_0x138079d08;
S_0x143f70950 .scope module, "riscv" "RISCVPipeline" 3 19, 7 19 0, S_0x143f61450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 32 "instr_addr";
    .port_info 5 /OUTPUT 1 "mem_read_request";
    .port_info 6 /OUTPUT 1 "mem_write_request";
    .port_info 7 /OUTPUT 256 "mem_write_data";
    .port_info 8 /OUTPUT 32 "mem_addr";
    .port_info 9 /INPUT 1 "mem_request_finish";
    .port_info 10 /INPUT 256 "mem_read_data";
P_0x143f07320 .param/l "LINE_ADDR_LEN" 0 7 20, +C4<00000000000000000000000000000011>;
L_0x133e25190 .functor BUFZ 32, v0x133e19100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x133e25200 .functor BUFZ 32, L_0x133e2a560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x133e2a060 .functor BUFZ 32, L_0x133e2a140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x133e2af60 .functor BUFZ 3, L_0x133e2ab60, C4<000>, C4<000>, C4<000>;
L_0x133e2b050 .functor BUFZ 3, L_0x133e2ab60, C4<000>, C4<000>, C4<000>;
L_0x133e34e10 .functor BUFT 32, L_0x133e33950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138078dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133e1ff20_0 .net/2u *"_ivl_14", 1 0, L_0x138078dd8;  1 drivers
v0x133e1ffc0_0 .net *"_ivl_16", 0 0, L_0x133e2b0c0;  1 drivers
L_0x138078e20 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x133e20060_0 .net/2u *"_ivl_18", 1 0, L_0x138078e20;  1 drivers
v0x133e200f0_0 .net *"_ivl_20", 0 0, L_0x133e2b1c0;  1 drivers
L_0x138078e68 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x133e20180_0 .net/2u *"_ivl_22", 1 0, L_0x138078e68;  1 drivers
v0x133e20270_0 .net *"_ivl_24", 0 0, L_0x133e2b2c0;  1 drivers
v0x133e20310_0 .net *"_ivl_26", 31 0, L_0x133e2b4a0;  1 drivers
v0x133e203c0_0 .net *"_ivl_28", 31 0, L_0x133e2b540;  1 drivers
v0x133e20470_0 .net "alu_result_ex", 31 0, v0x143ff57f0_0;  1 drivers
v0x133e20600_0 .net "alu_result_mem", 31 0, L_0x133e2a140;  1 drivers
v0x133e20710_0 .net "alu_result_wb", 31 0, L_0x133e31bc0;  1 drivers
v0x133e207a0_0 .net "alu_src1_ex", 0 0, L_0x133e291d0;  1 drivers
v0x133e208b0_0 .net "alu_src1_id", 0 0, v0x133e0dd70_0;  1 drivers
v0x133e209c0_0 .net "alu_src2_ex", 0 0, L_0x133e29720;  1 drivers
v0x133e20ad0_0 .net "alu_src2_id", 0 0, v0x133e0de60_0;  1 drivers
v0x133e20be0_0 .net "alu_type_ex", 3 0, L_0x133e28970;  1 drivers
v0x133e20cf0_0 .net "alu_type_id", 3 0, v0x133e0df30_0;  1 drivers
v0x133e20e80_0 .net "branch_id", 0 0, L_0x133e27bb0;  1 drivers
v0x133e20f10_0 .net "bubble_ex", 0 0, L_0x133e335f0;  1 drivers
v0x133e20fa0_0 .net "bubble_id", 0 0, L_0x133e333a0;  1 drivers
L_0x138079b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133e21030_0 .net "bubble_if", 0 0, L_0x138079b10;  1 drivers
L_0x138079b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133e210c0_0 .net "bubble_mem", 0 0, L_0x138079b58;  1 drivers
L_0x138079ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133e21150_0 .net "bubble_wb", 0 0, L_0x138079ba0;  1 drivers
v0x133e211e0_0 .net "cache_addr", 31 0, L_0x133e2a060;  1 drivers
v0x133e21270_0 .net "cache_read_data", 31 0, v0x143fecca0_0;  1 drivers
v0x133e21300_0 .net "cache_read_mem", 0 0, L_0x133e2aa00;  1 drivers
v0x133e21390_0 .net "cache_write_data", 31 0, L_0x133e25200;  1 drivers
v0x133e21420_0 .net "cache_write_mem", 0 0, L_0x133e2a700;  1 drivers
v0x133e214b0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e21540_0 .net "debug", 0 0, v0x133e24f80_0;  alias, 1 drivers
v0x133e215d0_0 .net "imm_ex", 31 0, L_0x133e28150;  1 drivers
v0x133e21660_0 .net "imm_id", 31 0, v0x133e10d70_0;  1 drivers
v0x133e216f0_0 .net "imm_mem", 31 0, L_0x133e2a400;  1 drivers
v0x133e20d80_0 .net "imm_wb", 31 0, L_0x133e31d60;  1 drivers
v0x133e21980_0 .net "instr", 31 0, L_0x133e33950;  alias, 1 drivers
v0x133e21a10_0 .net "instr_addr", 31 0, L_0x133e25190;  alias, 1 drivers
v0x133e21aa0_0 .net "instr_funct3_ex", 2 0, L_0x133e28ad0;  1 drivers
v0x133e21bb0_0 .net "instr_funct3_id", 2 0, L_0x133e27dd0;  1 drivers
v0x133e21c40_0 .net "instr_funct3_mem", 2 0, L_0x133e2ab60;  1 drivers
v0x133e21cd0_0 .net "instr_id", 31 0, L_0x133e25300;  1 drivers
v0x133e21d60_0 .net "instr_if", 31 0, L_0x133e34e10;  1 drivers
v0x133e21df0_0 .net "jal_id", 0 0, L_0x133e27ca0;  1 drivers
v0x133e21e80_0 .net "jalr_id", 0 0, L_0x133e27d60;  1 drivers
v0x133e21f10_0 .net "load_type_mem", 2 0, L_0x133e2b050;  1 drivers
v0x133e21fa0_0 .net "mem2reg_data", 31 0, v0x133e1a060_0;  1 drivers
v0x133e22030_0 .net "mem2reg_data_wb", 31 0, L_0x133e31a20;  1 drivers
v0x133e220c0_0 .net "mem_addr", 31 0, L_0x133e31140;  alias, 1 drivers
v0x133e22150_0 .net "mem_read_data", 255 0, L_0x133e34490;  alias, 1 drivers
v0x133e221e0_0 .net "mem_read_ex", 0 0, L_0x133e295c0;  1 drivers
v0x133e22270_0 .net "mem_read_id", 0 0, v0x133e0edb0_0;  1 drivers
v0x133e22380_0 .net "mem_read_request", 0 0, L_0x133e31050;  alias, 1 drivers
v0x133e22410_0 .net "mem_request_finish", 0 0, v0x143f3f510_0;  alias, 1 drivers
v0x133e224e0_0 .net "mem_write_data", 255 0, L_0x133e2c280;  alias, 1 drivers
v0x133e225b0_0 .net "mem_write_ex", 0 0, L_0x133e28d90;  1 drivers
v0x133e226c0_0 .net "mem_write_id", 0 0, v0x133e0eec0_0;  1 drivers
v0x133e227d0_0 .net "mem_write_request", 0 0, L_0x133e312e0;  alias, 1 drivers
v0x133e22860_0 .net "miss", 0 0, L_0x133e30c80;  1 drivers
v0x133e228f0_0 .net "new_pc", 31 0, v0x133e11a20_0;  1 drivers
o0x13804c640 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x133e22a00_0 .net "nxpc_wb", 31 0, o0x13804c640;  0 drivers
v0x133e22a90_0 .net "pc_ex", 31 0, L_0x133e27f90;  1 drivers
v0x133e22ba0_0 .net "pc_id", 31 0, L_0x133e25440;  1 drivers
v0x133e22c30_0 .net "pc_if", 31 0, v0x133e19100_0;  1 drivers
v0x133e22cc0_0 .net "pc_plus4_ex", 31 0, L_0x133e28070;  1 drivers
v0x133e22dd0_0 .net "pc_plus4_id", 31 0, L_0x133e255c0;  1 drivers
v0x133e22e60_0 .net "pc_plus4_if", 31 0, L_0x133e250a0;  1 drivers
v0x133e21780_0 .net "pc_plus4_mem", 31 0, L_0x133e2a2a0;  1 drivers
v0x133e21890_0 .net "pc_plus4_wb", 31 0, L_0x133e31f00;  1 drivers
v0x133e22ef0_0 .net "pc_src", 0 0, v0x133e11d40_0;  1 drivers
v0x133e22f80_0 .net "rd_ex", 4 0, L_0x133e284d0;  1 drivers
v0x133e23010_0 .net "rd_id", 4 0, L_0x133e25670;  1 drivers
v0x133e230a0_0 .net "rd_mem", 4 0, L_0x133e2acc0;  1 drivers
v0x133e23130_0 .net "rd_wb", 4 0, L_0x133e320a0;  1 drivers
v0x133e231c0_0 .net "reg_src_ex", 1 0, L_0x133e28c30;  1 drivers
v0x133e232d0_0 .net "reg_src_id", 1 0, v0x133e0f020_0;  1 drivers
v0x133e233e0_0 .net "reg_src_mem", 1 0, L_0x133e2aeb0;  1 drivers
v0x133e234f0_0 .net "reg_src_wb", 1 0, L_0x133e31880;  1 drivers
v0x133e23580_0 .net "reg_write_data_mem_tp", 31 0, L_0x133e2b710;  1 drivers
v0x133e23610_0 .net "reg_write_data_wb_tp", 31 0, v0x133e1fe10_0;  1 drivers
v0x133e236a0_0 .net "reg_write_ex", 0 0, L_0x133e28ef0;  1 drivers
v0x133e23730_0 .net "reg_write_id", 0 0, v0x133e0f180_0;  1 drivers
v0x133e23840_0 .net "reg_write_mem", 0 0, L_0x133e2a8a0;  1 drivers
v0x133e238d0_0 .net "reg_write_wb", 0 0, L_0x133e32200;  1 drivers
v0x133e239e0_0 .net "request_finish", 0 0, v0x143fed0a0_0;  1 drivers
v0x133e23a70_0 .net "rs1_data_ex", 31 0, L_0x133e28230;  1 drivers
v0x133e23b00_0 .net "rs1_data_id", 31 0, L_0x133e279d0;  1 drivers
v0x133e23b90_0 .net "rs1_ex", 4 0, L_0x133e28630;  1 drivers
v0x133e23c20_0 .net "rs1_fwd_ex", 1 0, v0x143ff9330_0;  1 drivers
v0x133e23d30_0 .net "rs1_fwd_id", 1 0, v0x143ff9c60_0;  1 drivers
v0x133e23dc0_0 .net "rs1_id", 4 0, L_0x133e25760;  1 drivers
v0x133e23e50_0 .net "rs2_data_ex", 31 0, L_0x133e28370;  1 drivers
v0x133e23ee0_0 .net "rs2_data_ex_new", 31 0, L_0x143fff1f0;  1 drivers
v0x133e23f70_0 .net "rs2_data_id", 31 0, L_0x133e27ac0;  1 drivers
v0x133e24000_0 .net "rs2_data_mem", 31 0, L_0x133e2a560;  1 drivers
v0x133e24090_0 .net "rs2_ex", 4 0, L_0x133e287d0;  1 drivers
v0x133e24120_0 .net "rs2_fwd_ex", 1 0, v0x143ff9470_0;  1 drivers
v0x133e24230_0 .net "rs2_fwd_id", 1 0, v0x143ff9dc0_0;  1 drivers
v0x133e242c0_0 .net "rs2_id", 4 0, L_0x133e257e0;  1 drivers
v0x133e24350_0 .net "rst", 0 0, v0x133e25010_0;  alias, 1 drivers
v0x133e243e0_0 .net "stall_ex", 0 0, L_0x133e33330;  1 drivers
v0x133e24470_0 .net "stall_id", 0 0, L_0x133e332c0;  1 drivers
v0x133e24500_0 .net "stall_if", 0 0, L_0x133e33170;  1 drivers
v0x133e24590_0 .net "stall_mem", 0 0, L_0x133e33410;  1 drivers
v0x133e24620_0 .net "stall_wb", 0 0, L_0x133e33480;  1 drivers
v0x133e246b0_0 .net "write_type", 2 0, L_0x133e2af60;  1 drivers
L_0x133e2b0c0 .cmp/eq 2, L_0x133e2aeb0, L_0x138078dd8;
L_0x133e2b1c0 .cmp/eq 2, L_0x133e2aeb0, L_0x138078e20;
L_0x133e2b2c0 .cmp/eq 2, L_0x133e2aeb0, L_0x138078e68;
L_0x133e2b4a0 .functor MUXZ 32, L_0x133e2a2a0, L_0x133e2a400, L_0x133e2b2c0, C4<>;
L_0x133e2b540 .functor MUXZ 32, L_0x133e2b4a0, v0x133e1a060_0, L_0x133e2b1c0, C4<>;
L_0x133e2b710 .functor MUXZ 32, L_0x133e2b540, L_0x133e2a140, L_0x133e2b0c0, C4<>;
S_0x143f5bb80 .scope module, "data_cache" "DataCache" 7 213, 8 6 0, S_0x143f70950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 3 "write_type";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 1 "miss";
    .port_info 9 /OUTPUT 1 "request_finish";
    .port_info 10 /OUTPUT 32 "read_data";
    .port_info 11 /OUTPUT 1 "mem_read_request";
    .port_info 12 /OUTPUT 1 "mem_write_request";
    .port_info 13 /OUTPUT 256 "mem_write_data";
    .port_info 14 /OUTPUT 32 "mem_addr";
    .port_info 15 /INPUT 1 "mem_request_finish";
    .port_info 16 /INPUT 256 "mem_read_data";
P_0x143fe1120 .param/l "LINE_ADDR_LEN" 0 8 7, +C4<00000000000000000000000000000011>;
P_0x143fe1160 .param/l "LINE_SIZE" 1 8 32, +C4<00000000000000000000000000000001000>;
P_0x143fe11a0 .param/l "MEM_ADDR_LEN" 1 8 30, +C4<000000000000000000000000000001101>;
P_0x143fe11e0 .param/l "READY" 0 8 35, C4<00>;
P_0x143fe1220 .param/l "REPLACE_IN" 0 8 37, C4<10>;
P_0x143fe1260 .param/l "REPLACE_OUT" 0 8 36, C4<01>;
P_0x143fe12a0 .param/l "SET_ADDR_LEN" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x143fe12e0 .param/l "SET_SIZE" 1 8 33, +C4<00000000000000000000000000000001000>;
P_0x143fe1320 .param/l "TAG_ADDR_LEN" 0 8 9, +C4<00000000000000000000000000001010>;
P_0x143fe1360 .param/l "UNUSED_ADDR_LEN" 1 8 31, +C4<000000000000000000000000000000001110>;
P_0x143fe13a0 .param/l "WAY_CNT" 0 8 10, +C4<00000000000000000000000000000100>;
P_0x143fe13e0 .param/l "WORD_ADDR_LEN" 1 8 29, +C4<00000000000000000000000000000010>;
L_0x133e303b0 .functor OR 1, L_0x133e2aa00, L_0x133e2a700, C4<0>, C4<0>;
L_0x133e30680 .functor AND 1, L_0x133e304c0, L_0x133e305e0, C4<1>, C4<1>;
L_0x133e308e0 .functor AND 1, L_0x133e303b0, L_0x133e30770, C4<1>, C4<1>;
L_0x133e30950 .functor OR 1, L_0x133e2aa00, L_0x133e2a700, C4<0>, C4<0>;
L_0x133e30b60 .functor AND 1, L_0x133e30950, L_0x133e30ac0, C4<1>, C4<1>;
L_0x133e30c80 .functor OR 1, L_0x133e308e0, L_0x133e30b60, C4<0>, C4<0>;
L_0x133e314c0 .functor BUFZ 10, v0x143fec600_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x133e31760 .functor BUFZ 32, L_0x133e31570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x143fea820_0 .net *"_ivl_45", 0 0, L_0x133e303b0;  1 drivers
L_0x138079720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143fea8d0_0 .net/2u *"_ivl_46", 1 0, L_0x138079720;  1 drivers
v0x143fea980_0 .net *"_ivl_48", 0 0, L_0x133e305e0;  1 drivers
v0x143feaa30_0 .net *"_ivl_51", 0 0, L_0x133e30680;  1 drivers
v0x143feaad0_0 .net *"_ivl_53", 0 0, L_0x133e30770;  1 drivers
v0x143feabb0_0 .net *"_ivl_55", 0 0, L_0x133e308e0;  1 drivers
v0x143feac50_0 .net *"_ivl_57", 0 0, L_0x133e30950;  1 drivers
v0x143feacf0_0 .net *"_ivl_59", 0 0, L_0x133e30ac0;  1 drivers
v0x143fead90_0 .net *"_ivl_61", 0 0, L_0x133e30b60;  1 drivers
v0x143feaea0_0 .net *"_ivl_64", 31 0, L_0x133e30d30;  1 drivers
L_0x138079768 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x143feaf40_0 .net *"_ivl_67", 18 0, L_0x138079768;  1 drivers
v0x143feaff0_0 .net *"_ivl_68", 31 0, L_0x133e30ed0;  1 drivers
L_0x1380797b0 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x143feb0a0_0 .net *"_ivl_71", 18 0, L_0x1380797b0;  1 drivers
L_0x1380797f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x143feb150_0 .net/2u *"_ivl_72", 31 0, L_0x1380797f8;  1 drivers
v0x143feb200_0 .net *"_ivl_74", 31 0, L_0x133e30fb0;  1 drivers
L_0x138079840 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x143feb2b0_0 .net/2u *"_ivl_78", 1 0, L_0x138079840;  1 drivers
L_0x138079888 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x143feb360_0 .net/2u *"_ivl_82", 1 0, L_0x138079888;  1 drivers
v0x143feb4f0_0 .net *"_ivl_88", 31 0, L_0x133e31570;  1 drivers
v0x143feb580_0 .net *"_ivl_90", 4 0, L_0x133e313c0;  1 drivers
L_0x1380798d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143feb630_0 .net *"_ivl_93", 1 0, L_0x1380798d0;  1 drivers
v0x143feb6e0_0 .net "addr", 31 0, L_0x133e2a060;  alias, 1 drivers
v0x143feb790 .array "cache_data", 255 0, 31 0;
v0x143feb830_0 .var "cache_state", 1 0;
v0x143feb8e0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143feb970_0 .net "debug", 0 0, v0x133e24f80_0;  alias, 1 drivers
v0x143feba40 .array "dirty", 31 0, 0 0;
v0x143febad0_0 .var "dirty_ready", 0 0;
v0x143febb60_0 .net "hit", 0 0, L_0x133e304c0;  1 drivers
v0x143febbf0_0 .net "hit_i", 3 0, L_0x133e2ef00;  1 drivers
v0x143febc80_0 .var/i "hit_way", 31 0;
v0x143febd10_0 .var/i "i", 31 0;
v0x143febda0_0 .var/i "j", 31 0;
v0x143febe50_0 .var/i "k", 31 0;
v0x143feb410_0 .net "line_addr", 2 0, L_0x133e30270;  1 drivers
v0x143fec0e0_0 .var/i "line_index", 31 0;
v0x143fec170_0 .net "mem_addr", 31 0, L_0x133e31140;  alias, 1 drivers
v0x143fec200_0 .var "mem_read_addr", 12 0;
v0x143fec2a0_0 .net "mem_read_data", 255 0, L_0x133e34490;  alias, 1 drivers
v0x143fec360 .array "mem_read_line", 7 0;
v0x143fec360_0 .net v0x143fec360 0, 31 0, L_0x133e2b860; 1 drivers
v0x143fec360_1 .net v0x143fec360 1, 31 0, L_0x133e2b9f0; 1 drivers
v0x143fec360_2 .net v0x143fec360 2, 31 0, L_0x133e2bb00; 1 drivers
v0x143fec360_3 .net v0x143fec360 3, 31 0, L_0x133e2bc90; 1 drivers
v0x143fec360_4 .net v0x143fec360 4, 31 0, L_0x133e2be00; 1 drivers
v0x143fec360_5 .net v0x143fec360 5, 31 0, L_0x133e2c010; 1 drivers
v0x143fec360_6 .net v0x143fec360 6, 31 0, L_0x133e2c180; 1 drivers
v0x143fec360_7 .net v0x143fec360 7, 31 0, L_0x133e2c620; 1 drivers
v0x143fec4b0_0 .net "mem_read_request", 0 0, L_0x133e31050;  alias, 1 drivers
v0x143fec560_0 .var "mem_read_set_addr", 2 0;
v0x143fec600_0 .var "mem_read_tag_addr", 9 0;
v0x143fec6b0_0 .net "mem_request_finish", 0 0, v0x143f3f510_0;  alias, 1 drivers
v0x143fec760_0 .var "mem_write_addr", 12 0;
v0x143fec800_0 .net "mem_write_data", 255 0, L_0x133e2c280;  alias, 1 drivers
v0x143fec8c0 .array "mem_write_line", 7 0, 31 0;
v0x143feca10_0 .net "mem_write_request", 0 0, L_0x133e312e0;  alias, 1 drivers
v0x143fecac0_0 .net "miss", 0 0, L_0x133e30c80;  alias, 1 drivers
v0x143fecb50_0 .var "now_valid", 0 0;
v0x143fecbf0_0 .var/i "out_file", 31 0;
v0x143fecca0_0 .var "read_data", 31 0;
v0x143fecd50_0 .net "read_request", 0 0, L_0x133e2aa00;  alias, 1 drivers
v0x143fecdf0_0 .net "replace_in_way_now", 31 0, L_0x133e31760;  1 drivers
v0x143fecea0_0 .var "replace_ready", 31 0;
v0x143fecf50_0 .var "replace_set_ready", 2 0;
v0x143fed000 .array "replace_way", 7 0, 31 0;
v0x143fed0a0_0 .var "request_finish", 0 0;
v0x143fed140_0 .net "rst", 0 0, v0x133e25010_0;  alias, 1 drivers
v0x143fed1f0_0 .net "set_addr", 2 0, L_0x133e30310;  1 drivers
v0x143fed290_0 .var/i "set_index", 31 0;
v0x143fed340 .array "tag", 31 0, 9 0;
v0x143fed3e0_0 .net "tag_addr", 9 0, L_0x133e30420;  1 drivers
v0x143fed490_0 .net "tag_replace_in_now", 9 0, L_0x133e314c0;  1 drivers
v0x143fed540 .array "valid", 31 0, 0 0;
v0x143fed5d0_0 .var "valid_ready", 0 0;
v0x143febef0_0 .var/i "way_i", 31 0;
v0x143febfa0_0 .var/i "way_index", 31 0;
v0x143fec050_0 .net "word_addr", 1 0, L_0x133e300f0;  1 drivers
v0x143fed680_0 .net "write_data", 31 0, L_0x133e25200;  alias, 1 drivers
v0x143fed730_0 .var "write_data_temp", 31 0;
v0x143fed7e0_0 .net "write_request", 0 0, L_0x133e2a700;  alias, 1 drivers
v0x143fed880_0 .net "write_type", 2 0, L_0x133e2af60;  alias, 1 drivers
E_0x143fe40f0 .event edge, v0x143febbf0_0;
L_0x133e2b860 .part L_0x133e34490, 224, 32;
L_0x133e2b9f0 .part L_0x133e34490, 192, 32;
L_0x133e2bb00 .part L_0x133e34490, 160, 32;
L_0x133e2bc90 .part L_0x133e34490, 128, 32;
L_0x133e2be00 .part L_0x133e34490, 96, 32;
L_0x133e2c010 .part L_0x133e34490, 64, 32;
L_0x133e2c180 .part L_0x133e34490, 32, 32;
v0x143fec8c0_7 .array/port v0x143fec8c0, 7;
v0x143fec8c0_6 .array/port v0x143fec8c0, 6;
v0x143fec8c0_5 .array/port v0x143fec8c0, 5;
v0x143fec8c0_4 .array/port v0x143fec8c0, 4;
LS_0x133e2c280_0_0 .concat8 [ 32 32 32 32], v0x143fec8c0_7, v0x143fec8c0_6, v0x143fec8c0_5, v0x143fec8c0_4;
v0x143fec8c0_3 .array/port v0x143fec8c0, 3;
v0x143fec8c0_2 .array/port v0x143fec8c0, 2;
v0x143fec8c0_1 .array/port v0x143fec8c0, 1;
v0x143fec8c0_0 .array/port v0x143fec8c0, 0;
LS_0x133e2c280_0_4 .concat8 [ 32 32 32 32], v0x143fec8c0_3, v0x143fec8c0_2, v0x143fec8c0_1, v0x143fec8c0_0;
L_0x133e2c280 .concat8 [ 128 128 0 0], LS_0x133e2c280_0_0, LS_0x133e2c280_0_4;
L_0x133e2c620 .part L_0x133e34490, 0, 32;
L_0x133e2ef00 .concat8 [ 1 1 1 1], L_0x133e2d0f0, L_0x133e2df10, L_0x133e2ee50, L_0x133e30040;
L_0x133e300f0 .part L_0x133e2a060, 0, 2;
L_0x133e30270 .part L_0x133e2a060, 2, 3;
L_0x133e30310 .part L_0x133e2a060, 5, 3;
L_0x133e30420 .part L_0x133e2a060, 8, 10;
L_0x133e304c0 .reduce/or L_0x133e2ef00;
L_0x133e305e0 .cmp/eeq 2, v0x143feb830_0, L_0x138079720;
L_0x133e30770 .reduce/nor L_0x133e30680;
L_0x133e30ac0 .reduce/nor v0x143fed0a0_0;
L_0x133e30d30 .concat [ 13 19 0 0], v0x143fec200_0, L_0x138079768;
L_0x133e30ed0 .concat [ 13 19 0 0], v0x143fec760_0, L_0x1380797b0;
L_0x133e30fb0 .functor MUXZ 32, L_0x1380797f8, L_0x133e30ed0, L_0x133e312e0, C4<>;
L_0x133e31140 .functor MUXZ 32, L_0x133e30fb0, L_0x133e30d30, L_0x133e31050, C4<>;
L_0x133e312e0 .cmp/eq 2, v0x143feb830_0, L_0x138079840;
L_0x133e31050 .cmp/eq 2, v0x143feb830_0, L_0x138079888;
L_0x133e31570 .array/port v0x143fed000, L_0x133e313c0;
L_0x133e313c0 .concat [ 3 2 0 0], v0x143fec560_0, L_0x1380798d0;
S_0x143fe4120 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 298, 8 298 0, S_0x143f5bb80;
 .timescale -9 -9;
v0x143fe42f0_0 .var/i "line", 31 0;
S_0x143fe43b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 341, 8 341 0, S_0x143f5bb80;
 .timescale -9 -9;
v0x143fe4580_0 .var/i "i", 31 0;
S_0x143fe4610 .scope generate, "hitloop[0]" "hitloop[0]" 8 116, 8 116 0, S_0x143f5bb80;
 .timescale -9 -9;
P_0x143fe47a0 .param/l "way" 0 8 116, +C4<00>;
L_0x133e2d0f0 .functor AND 1, L_0x133e2c710, L_0x133e2cfc0, C4<1>, C4<1>;
v0x143fe4830_0 .net *"_ivl_0", 0 0, L_0x133e2c710;  1 drivers
L_0x138078f40 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x143fe48e0_0 .net/2u *"_ivl_10", 9 0, L_0x138078f40;  1 drivers
v0x143fe4990_0 .net *"_ivl_13", 9 0, L_0x133e2c990;  1 drivers
v0x143fe4a50_0 .net *"_ivl_14", 9 0, L_0x133e2caf0;  1 drivers
v0x143fe4b00_0 .net *"_ivl_16", 7 0, L_0x133e2cbc0;  1 drivers
L_0x138078f88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x143fe4bf0_0 .net *"_ivl_19", 4 0, L_0x138078f88;  1 drivers
v0x143fe4ca0_0 .net *"_ivl_2", 7 0, L_0x133e2c7b0;  1 drivers
v0x143fe4d50_0 .net *"_ivl_20", 9 0, L_0x133e2cce0;  1 drivers
L_0x138078fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143fe4e00_0 .net *"_ivl_23", 1 0, L_0x138078fd0;  1 drivers
L_0x138079018 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x143fe4f10_0 .net/2u *"_ivl_24", 9 0, L_0x138079018;  1 drivers
v0x143fe4fc0_0 .net *"_ivl_27", 9 0, L_0x133e2ce60;  1 drivers
v0x143fe5070_0 .net *"_ivl_28", 0 0, L_0x133e2cfc0;  1 drivers
v0x143fe5110_0 .net *"_ivl_31", 0 0, L_0x133e2d0f0;  1 drivers
L_0x138078eb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x143fe51b0_0 .net *"_ivl_5", 4 0, L_0x138078eb0;  1 drivers
v0x143fe5260_0 .net *"_ivl_6", 9 0, L_0x133e2c850;  1 drivers
L_0x138078ef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143fe5310_0 .net *"_ivl_9", 1 0, L_0x138078ef8;  1 drivers
L_0x133e2c710 .array/port v0x143fed540, L_0x133e2c990;
L_0x133e2c7b0 .concat [ 3 5 0 0], L_0x133e30310, L_0x138078eb0;
L_0x133e2c850 .concat [ 8 2 0 0], L_0x133e2c7b0, L_0x138078ef8;
L_0x133e2c990 .arith/mult 10, L_0x133e2c850, L_0x138078f40;
L_0x133e2caf0 .array/port v0x143fed340, L_0x133e2ce60;
L_0x133e2cbc0 .concat [ 3 5 0 0], L_0x133e30310, L_0x138078f88;
L_0x133e2cce0 .concat [ 8 2 0 0], L_0x133e2cbc0, L_0x138078fd0;
L_0x133e2ce60 .arith/mult 10, L_0x133e2cce0, L_0x138079018;
L_0x133e2cfc0 .cmp/eq 10, L_0x133e2caf0, L_0x133e30420;
S_0x143fe53c0 .scope generate, "hitloop[1]" "hitloop[1]" 8 116, 8 116 0, S_0x143f5bb80;
 .timescale -9 -9;
P_0x143fe4b90 .param/l "way" 0 8 116, +C4<01>;
L_0x133e2df10 .functor AND 1, L_0x133e2d1a0, L_0x133e2dd80, C4<1>, C4<1>;
v0x143fe55f0_0 .net *"_ivl_0", 0 0, L_0x133e2d1a0;  1 drivers
L_0x1380790f0 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x143fe56a0_0 .net/2u *"_ivl_10", 9 0, L_0x1380790f0;  1 drivers
v0x143fe5750_0 .net *"_ivl_13", 9 0, L_0x133e2d4a0;  1 drivers
L_0x138079138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143fe5810_0 .net *"_ivl_18", 0 0, L_0x138079138;  1 drivers
v0x143fe58c0_0 .net *"_ivl_19", 10 0, L_0x133e2d5e0;  1 drivers
v0x143fe59b0_0 .net *"_ivl_2", 7 0, L_0x133e2d240;  1 drivers
L_0x138079d50 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x143fe5a60_0 .net/2u *"_ivl_23", 10 0, L_0x138079d50;  1 drivers
v0x143fe5b10_0 .net *"_ivl_24", 10 0, L_0x133e2d730;  1 drivers
v0x143fe5bc0_0 .net *"_ivl_26", 9 0, L_0x133e2d870;  1 drivers
v0x143fe5cd0_0 .net *"_ivl_28", 7 0, L_0x133e2d950;  1 drivers
L_0x138079180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x143fe5d80_0 .net *"_ivl_31", 4 0, L_0x138079180;  1 drivers
v0x143fe5e30_0 .net *"_ivl_32", 9 0, L_0x133e2da70;  1 drivers
L_0x1380791c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143fe5ee0_0 .net *"_ivl_35", 1 0, L_0x1380791c8;  1 drivers
L_0x138079210 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x143fe5f90_0 .net/2u *"_ivl_36", 9 0, L_0x138079210;  1 drivers
v0x143fe6040_0 .net *"_ivl_39", 9 0, L_0x133e29280;  1 drivers
L_0x138079258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143fe60f0_0 .net *"_ivl_44", 0 0, L_0x138079258;  1 drivers
v0x143fe61a0_0 .net *"_ivl_45", 10 0, L_0x133e293c0;  1 drivers
L_0x138079d98 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x143fe6330_0 .net/2u *"_ivl_49", 10 0, L_0x138079d98;  1 drivers
L_0x138079060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x143fe63c0_0 .net *"_ivl_5", 4 0, L_0x138079060;  1 drivers
v0x143fe6470_0 .net *"_ivl_50", 10 0, L_0x133e2dc80;  1 drivers
v0x143fe6520_0 .net *"_ivl_52", 0 0, L_0x133e2dd80;  1 drivers
v0x143fe65c0_0 .net *"_ivl_55", 0 0, L_0x133e2df10;  1 drivers
v0x143fe6660_0 .net *"_ivl_6", 9 0, L_0x133e2d340;  1 drivers
L_0x1380790a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143fe6710_0 .net *"_ivl_9", 1 0, L_0x1380790a8;  1 drivers
L_0x133e2d1a0 .array/port v0x143fed540, L_0x133e2d730;
L_0x133e2d240 .concat [ 3 5 0 0], L_0x133e30310, L_0x138079060;
L_0x133e2d340 .concat [ 8 2 0 0], L_0x133e2d240, L_0x1380790a8;
L_0x133e2d4a0 .arith/mult 10, L_0x133e2d340, L_0x1380790f0;
L_0x133e2d5e0 .concat [ 10 1 0 0], L_0x133e2d4a0, L_0x138079138;
L_0x133e2d730 .arith/sum 11, L_0x133e2d5e0, L_0x138079d50;
L_0x133e2d870 .array/port v0x143fed340, L_0x133e2dc80;
L_0x133e2d950 .concat [ 3 5 0 0], L_0x133e30310, L_0x138079180;
L_0x133e2da70 .concat [ 8 2 0 0], L_0x133e2d950, L_0x1380791c8;
L_0x133e29280 .arith/mult 10, L_0x133e2da70, L_0x138079210;
L_0x133e293c0 .concat [ 10 1 0 0], L_0x133e29280, L_0x138079258;
L_0x133e2dc80 .arith/sum 11, L_0x133e293c0, L_0x138079d98;
L_0x133e2dd80 .cmp/eq 10, L_0x133e2d870, L_0x133e30420;
S_0x143fe67c0 .scope generate, "hitloop[2]" "hitloop[2]" 8 116, 8 116 0, S_0x143f5bb80;
 .timescale -9 -9;
P_0x143fe5c50 .param/l "way" 0 8 116, +C4<010>;
L_0x133e2ee50 .functor AND 1, L_0x133e2dfc0, L_0x133e2ed00, C4<1>, C4<1>;
v0x143fe69f0_0 .net *"_ivl_0", 0 0, L_0x133e2dfc0;  1 drivers
L_0x138079330 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x143fe6a80_0 .net/2u *"_ivl_10", 9 0, L_0x138079330;  1 drivers
v0x143fe6b30_0 .net *"_ivl_13", 9 0, L_0x133e2e280;  1 drivers
L_0x138079378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143fe6bf0_0 .net *"_ivl_18", 0 0, L_0x138079378;  1 drivers
v0x143fe6ca0_0 .net *"_ivl_19", 10 0, L_0x133e2e3c0;  1 drivers
v0x143fe6d90_0 .net *"_ivl_2", 7 0, L_0x133e2e060;  1 drivers
L_0x138079de0 .functor BUFT 1, C4<00000000010>, C4<0>, C4<0>, C4<0>;
v0x143fe6e40_0 .net/2u *"_ivl_23", 10 0, L_0x138079de0;  1 drivers
v0x143fe6ef0_0 .net *"_ivl_24", 10 0, L_0x133e2e510;  1 drivers
v0x143fe6fa0_0 .net *"_ivl_26", 9 0, L_0x133e2e650;  1 drivers
v0x143fe70b0_0 .net *"_ivl_28", 7 0, L_0x133e2e730;  1 drivers
L_0x1380793c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x143fe7160_0 .net *"_ivl_31", 4 0, L_0x1380793c0;  1 drivers
v0x143fe7210_0 .net *"_ivl_32", 9 0, L_0x133e2e810;  1 drivers
L_0x138079408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143fe72c0_0 .net *"_ivl_35", 1 0, L_0x138079408;  1 drivers
L_0x138079450 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x143fe7370_0 .net/2u *"_ivl_36", 9 0, L_0x138079450;  1 drivers
v0x143fe7420_0 .net *"_ivl_39", 9 0, L_0x133e2e940;  1 drivers
L_0x138079498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143fe74d0_0 .net *"_ivl_44", 0 0, L_0x138079498;  1 drivers
v0x143fe7580_0 .net *"_ivl_45", 10 0, L_0x133e2ea80;  1 drivers
L_0x138079e28 .functor BUFT 1, C4<00000000010>, C4<0>, C4<0>, C4<0>;
v0x143fe7710_0 .net/2u *"_ivl_49", 10 0, L_0x138079e28;  1 drivers
L_0x1380792a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x143fe77a0_0 .net *"_ivl_5", 4 0, L_0x1380792a0;  1 drivers
v0x143fe7850_0 .net *"_ivl_50", 10 0, L_0x133e2ec00;  1 drivers
v0x143fe7900_0 .net *"_ivl_52", 0 0, L_0x133e2ed00;  1 drivers
v0x143fe79a0_0 .net *"_ivl_55", 0 0, L_0x133e2ee50;  1 drivers
v0x143fe7a40_0 .net *"_ivl_6", 9 0, L_0x133e2e140;  1 drivers
L_0x1380792e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143fe7af0_0 .net *"_ivl_9", 1 0, L_0x1380792e8;  1 drivers
L_0x133e2dfc0 .array/port v0x143fed540, L_0x133e2e510;
L_0x133e2e060 .concat [ 3 5 0 0], L_0x133e30310, L_0x1380792a0;
L_0x133e2e140 .concat [ 8 2 0 0], L_0x133e2e060, L_0x1380792e8;
L_0x133e2e280 .arith/mult 10, L_0x133e2e140, L_0x138079330;
L_0x133e2e3c0 .concat [ 10 1 0 0], L_0x133e2e280, L_0x138079378;
L_0x133e2e510 .arith/sum 11, L_0x133e2e3c0, L_0x138079de0;
L_0x133e2e650 .array/port v0x143fed340, L_0x133e2ec00;
L_0x133e2e730 .concat [ 3 5 0 0], L_0x133e30310, L_0x1380793c0;
L_0x133e2e810 .concat [ 8 2 0 0], L_0x133e2e730, L_0x138079408;
L_0x133e2e940 .arith/mult 10, L_0x133e2e810, L_0x138079450;
L_0x133e2ea80 .concat [ 10 1 0 0], L_0x133e2e940, L_0x138079498;
L_0x133e2ec00 .arith/sum 11, L_0x133e2ea80, L_0x138079e28;
L_0x133e2ed00 .cmp/eq 10, L_0x133e2e650, L_0x133e30420;
S_0x143fe7ba0 .scope generate, "hitloop[3]" "hitloop[3]" 8 116, 8 116 0, S_0x143f5bb80;
 .timescale -9 -9;
P_0x143fe7d70 .param/l "way" 0 8 116, +C4<011>;
L_0x133e30040 .functor AND 1, L_0x133e2f090, L_0x133e2fe70, C4<1>, C4<1>;
v0x143fe7e10_0 .net *"_ivl_0", 0 0, L_0x133e2f090;  1 drivers
L_0x138079570 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x143fe7ea0_0 .net/2u *"_ivl_10", 9 0, L_0x138079570;  1 drivers
v0x143fe7f30_0 .net *"_ivl_13", 9 0, L_0x133e2f370;  1 drivers
L_0x1380795b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143fe7fc0_0 .net *"_ivl_18", 0 0, L_0x1380795b8;  1 drivers
v0x143fe8060_0 .net *"_ivl_19", 10 0, L_0x133e2f4b0;  1 drivers
v0x143fe8150_0 .net *"_ivl_2", 7 0, L_0x133e2f130;  1 drivers
L_0x138079e70 .functor BUFT 1, C4<00000000011>, C4<0>, C4<0>, C4<0>;
v0x143fe8200_0 .net/2u *"_ivl_23", 10 0, L_0x138079e70;  1 drivers
v0x143fe82b0_0 .net *"_ivl_24", 10 0, L_0x133e2f600;  1 drivers
v0x143fe8360_0 .net *"_ivl_26", 9 0, L_0x133e2f740;  1 drivers
v0x143fe8470_0 .net *"_ivl_28", 7 0, L_0x133e2f820;  1 drivers
L_0x138079600 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x143fe8520_0 .net *"_ivl_31", 4 0, L_0x138079600;  1 drivers
v0x143fe85d0_0 .net *"_ivl_32", 9 0, L_0x133e2f9c0;  1 drivers
L_0x138079648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143fe8680_0 .net *"_ivl_35", 1 0, L_0x138079648;  1 drivers
L_0x138079690 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x143fe8730_0 .net/2u *"_ivl_36", 9 0, L_0x138079690;  1 drivers
v0x143fe87e0_0 .net *"_ivl_39", 9 0, L_0x133e2fab0;  1 drivers
L_0x1380796d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143fe8890_0 .net *"_ivl_44", 0 0, L_0x1380796d8;  1 drivers
v0x143fe8940_0 .net *"_ivl_45", 10 0, L_0x133e2fbf0;  1 drivers
L_0x138079eb8 .functor BUFT 1, C4<00000000011>, C4<0>, C4<0>, C4<0>;
v0x143fe8ad0_0 .net/2u *"_ivl_49", 10 0, L_0x138079eb8;  1 drivers
L_0x1380794e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x143fe8b60_0 .net *"_ivl_5", 4 0, L_0x1380794e0;  1 drivers
v0x143fe8c10_0 .net *"_ivl_50", 10 0, L_0x133e2fd70;  1 drivers
v0x143fe8cc0_0 .net *"_ivl_52", 0 0, L_0x133e2fe70;  1 drivers
v0x143fe8d60_0 .net *"_ivl_55", 0 0, L_0x133e30040;  1 drivers
v0x143fe8e00_0 .net *"_ivl_6", 9 0, L_0x133e2f210;  1 drivers
L_0x138079528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143fe8eb0_0 .net *"_ivl_9", 1 0, L_0x138079528;  1 drivers
L_0x133e2f090 .array/port v0x143fed540, L_0x133e2f600;
L_0x133e2f130 .concat [ 3 5 0 0], L_0x133e30310, L_0x1380794e0;
L_0x133e2f210 .concat [ 8 2 0 0], L_0x133e2f130, L_0x138079528;
L_0x133e2f370 .arith/mult 10, L_0x133e2f210, L_0x138079570;
L_0x133e2f4b0 .concat [ 10 1 0 0], L_0x133e2f370, L_0x1380795b8;
L_0x133e2f600 .arith/sum 11, L_0x133e2f4b0, L_0x138079e70;
L_0x133e2f740 .array/port v0x143fed340, L_0x133e2fd70;
L_0x133e2f820 .concat [ 3 5 0 0], L_0x133e30310, L_0x138079600;
L_0x133e2f9c0 .concat [ 8 2 0 0], L_0x133e2f820, L_0x138079648;
L_0x133e2fab0 .arith/mult 10, L_0x133e2f9c0, L_0x138079690;
L_0x133e2fbf0 .concat [ 10 1 0 0], L_0x133e2fab0, L_0x1380796d8;
L_0x133e2fd70 .arith/sum 11, L_0x133e2fbf0, L_0x138079eb8;
L_0x133e2fe70 .cmp/eq 10, L_0x133e2f740, L_0x133e30420;
S_0x143fe8f60 .scope generate, "memory_interface[0]" "memory_interface[0]" 8 64, 8 64 0, S_0x143f5bb80;
 .timescale -9 -9;
P_0x143fe9130 .param/l "line" 0 8 64, +C4<00>;
v0x143fe91d0_0 .net *"_ivl_2", 31 0, v0x143fec8c0_0;  1 drivers
S_0x143fe9260 .scope generate, "memory_interface[1]" "memory_interface[1]" 8 64, 8 64 0, S_0x143f5bb80;
 .timescale -9 -9;
P_0x143fe93d0 .param/l "line" 0 8 64, +C4<01>;
v0x143fe9470_0 .net *"_ivl_2", 31 0, v0x143fec8c0_1;  1 drivers
S_0x143fe9520 .scope generate, "memory_interface[2]" "memory_interface[2]" 8 64, 8 64 0, S_0x143f5bb80;
 .timescale -9 -9;
P_0x143fe6990 .param/l "line" 0 8 64, +C4<010>;
v0x143fe97d0_0 .net *"_ivl_2", 31 0, v0x143fec8c0_2;  1 drivers
S_0x143fe9880 .scope generate, "memory_interface[3]" "memory_interface[3]" 8 64, 8 64 0, S_0x143f5bb80;
 .timescale -9 -9;
P_0x143fe9a50 .param/l "line" 0 8 64, +C4<011>;
v0x143fe9af0_0 .net *"_ivl_2", 31 0, v0x143fec8c0_3;  1 drivers
S_0x143fe9ba0 .scope generate, "memory_interface[4]" "memory_interface[4]" 8 64, 8 64 0, S_0x143f5bb80;
 .timescale -9 -9;
P_0x143fe9d70 .param/l "line" 0 8 64, +C4<0100>;
v0x143fe9e10_0 .net *"_ivl_2", 31 0, v0x143fec8c0_4;  1 drivers
S_0x143fe9ec0 .scope generate, "memory_interface[5]" "memory_interface[5]" 8 64, 8 64 0, S_0x143f5bb80;
 .timescale -9 -9;
P_0x143fea090 .param/l "line" 0 8 64, +C4<0101>;
v0x143fea130_0 .net *"_ivl_2", 31 0, v0x143fec8c0_5;  1 drivers
S_0x143fea1e0 .scope generate, "memory_interface[6]" "memory_interface[6]" 8 64, 8 64 0, S_0x143f5bb80;
 .timescale -9 -9;
P_0x143fea3b0 .param/l "line" 0 8 64, +C4<0110>;
v0x143fea450_0 .net *"_ivl_2", 31 0, v0x143fec8c0_6;  1 drivers
S_0x143fea500 .scope generate, "memory_interface[7]" "memory_interface[7]" 8 64, 8 64 0, S_0x143f5bb80;
 .timescale -9 -9;
P_0x143fea6d0 .param/l "line" 0 8 64, +C4<0111>;
v0x143fea770_0 .net *"_ivl_2", 31 0, v0x143fec8c0_7;  1 drivers
S_0x143fedad0 .scope module, "ex_mem" "EX_MEM" 7 164, 9 2 0, S_0x143f70950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x143ff3bc0_0 .net "alu_result_ex", 31 0, v0x143ff57f0_0;  alias, 1 drivers
v0x143ff3c70_0 .net "alu_result_mem", 31 0, L_0x133e2a140;  alias, 1 drivers
v0x143ff3d00_0 .net "bubble_mem", 0 0, L_0x138079b58;  alias, 1 drivers
v0x143ff3db0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143ff3e40_0 .net "imm_ex", 31 0, L_0x133e28150;  alias, 1 drivers
v0x143ff3f10_0 .net "imm_mem", 31 0, L_0x133e2a400;  alias, 1 drivers
v0x143ff3fc0_0 .net "instr_funct3_ex", 2 0, L_0x133e28ad0;  alias, 1 drivers
v0x143ff4070_0 .net "instr_funct3_mem", 2 0, L_0x133e2ab60;  alias, 1 drivers
v0x143ff4120_0 .net "mem_addr", 31 0, L_0x133e2a060;  alias, 1 drivers
v0x143ff4250_0 .net "mem_read_ex", 0 0, L_0x133e295c0;  alias, 1 drivers
v0x143ff42e0_0 .net "mem_read_mem", 0 0, L_0x133e2aa00;  alias, 1 drivers
o0x138044690 .functor BUFZ 1, C4<z>; HiZ drive
v0x143ff43b0_0 .net "mem_write", 0 0, o0x138044690;  0 drivers
v0x143ff4440_0 .net "mem_write_ex", 0 0, L_0x133e28d90;  alias, 1 drivers
v0x143ff44d0_0 .net "mem_write_mem", 0 0, L_0x133e2a700;  alias, 1 drivers
v0x143ff45a0_0 .net "pc_plus4_ex", 31 0, L_0x133e28070;  alias, 1 drivers
v0x143ff4630_0 .net "pc_plus4_mem", 31 0, L_0x133e2a2a0;  alias, 1 drivers
v0x143ff46c0_0 .net "rd_ex", 4 0, L_0x133e284d0;  alias, 1 drivers
v0x143ff4870_0 .net "rd_mem", 4 0, L_0x133e2acc0;  alias, 1 drivers
v0x143ff4900_0 .net "reg_src_ex", 1 0, L_0x133e28c30;  alias, 1 drivers
v0x143ff4990_0 .net "reg_src_mem", 1 0, L_0x133e2aeb0;  alias, 1 drivers
v0x143ff4a20_0 .net "reg_write_ex", 0 0, L_0x133e28ef0;  alias, 1 drivers
v0x143ff4ab0_0 .net "reg_write_mem", 0 0, L_0x133e2a8a0;  alias, 1 drivers
v0x143ff4b60_0 .net "rs2_data_ex", 31 0, L_0x143fff1f0;  alias, 1 drivers
v0x143ff4c10_0 .net "rs2_data_mem", 31 0, L_0x133e2a560;  alias, 1 drivers
v0x143ff4cc0_0 .net "stall_mem", 0 0, L_0x133e33410;  alias, 1 drivers
v0x143ff4d50_0 .net "write_data", 31 0, L_0x133e25200;  alias, 1 drivers
v0x143ff4e00_0 .net "write_type", 2 0, L_0x133e2af60;  alias, 1 drivers
S_0x143fee010 .scope module, "EX_MEM_alu_result" "PipeDff" 9 23, 10 1 0, S_0x143fedad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x143fe3e90 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e2a140 .functor BUFZ 32, v0x143fee680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x143fee320_0 .net "bubble", 0 0, L_0x138079b58;  alias, 1 drivers
v0x143fee3d0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143fee470_0 .net "data_in", 31 0, v0x143ff57f0_0;  alias, 1 drivers
v0x143fee520_0 .net "data_out", 31 0, L_0x133e2a140;  alias, 1 drivers
v0x143fee5b0_0 .net "data_out_wire", 31 0, v0x143fee680_0;  1 drivers
v0x143fee680_0 .var "data_reg", 31 0;
L_0x138078b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x143fee730_0 .net "default_val", 31 0, L_0x138078b08;  1 drivers
v0x143fee7e0_0 .net "stall", 0 0, L_0x133e33410;  alias, 1 drivers
S_0x143fee910 .scope module, "EX_MEM_imm" "PipeDff" 9 25, 10 1 0, S_0x143fedad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x143feead0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e2a400 .functor BUFZ 32, v0x143feef80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x143feec90_0 .net "bubble", 0 0, L_0x138079b58;  alias, 1 drivers
v0x143feed40_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143feedd0_0 .net "data_in", 31 0, L_0x133e28150;  alias, 1 drivers
v0x143feee60_0 .net "data_out", 31 0, L_0x133e2a400;  alias, 1 drivers
v0x143feeef0_0 .net "data_out_wire", 31 0, v0x143feef80_0;  1 drivers
v0x143feef80_0 .var "data_reg", 31 0;
L_0x138078b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x143fef030_0 .net "default_val", 31 0, L_0x138078b98;  1 drivers
v0x143fef0e0_0 .net "stall", 0 0, L_0x133e33410;  alias, 1 drivers
S_0x143fef1f0 .scope module, "EX_MEM_instr_funct3" "PipeDff" 9 32, 10 1 0, S_0x143fedad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x143fef3d0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x133e2ab60 .functor BUFZ 3, v0x143fef8a0_0, C4<000>, C4<000>, C4<000>;
v0x143fef590_0 .net "bubble", 0 0, L_0x138079b58;  alias, 1 drivers
v0x143fef660_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143fef6f0_0 .net "data_in", 2 0, L_0x133e28ad0;  alias, 1 drivers
v0x143fef780_0 .net "data_out", 2 0, L_0x133e2ab60;  alias, 1 drivers
v0x143fef810_0 .net "data_out_wire", 2 0, v0x143fef8a0_0;  1 drivers
v0x143fef8a0_0 .var "data_reg", 2 0;
L_0x138078d00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x143fef950_0 .net "default_val", 2 0, L_0x138078d00;  1 drivers
v0x143fefa00_0 .net "stall", 0 0, L_0x133e33410;  alias, 1 drivers
S_0x143fefb40 .scope module, "EX_MEM_mem_read" "PipeDff" 9 30, 10 1 0, S_0x143fedad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x143fefd00 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x133e2aa00 .functor BUFZ 1, v0x143ff01c0_0, C4<0>, C4<0>, C4<0>;
v0x143fefe90_0 .net "bubble", 0 0, L_0x138079b58;  alias, 1 drivers
v0x143feff30_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143feffd0_0 .net "data_in", 0 0, L_0x133e295c0;  alias, 1 drivers
v0x143ff0060_0 .net "data_out", 0 0, L_0x133e2aa00;  alias, 1 drivers
v0x143ff00f0_0 .net "data_out_wire", 0 0, v0x143ff01c0_0;  1 drivers
v0x143ff01c0_0 .var "data_reg", 0 0;
L_0x138078cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143ff0250_0 .net "default_val", 0 0, L_0x138078cb8;  1 drivers
v0x143ff0300_0 .net "stall", 0 0, L_0x133e33410;  alias, 1 drivers
S_0x143ff0420 .scope module, "EX_MEM_mem_write" "PipeDff" 9 28, 10 1 0, S_0x143fedad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x143ff0620 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x133e2a700 .functor BUFZ 1, v0x143ff0b80_0, C4<0>, C4<0>, C4<0>;
v0x143ff07b0_0 .net "bubble", 0 0, L_0x138079b58;  alias, 1 drivers
v0x143ff0840_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143ff09d0_0 .net "data_in", 0 0, L_0x133e28d90;  alias, 1 drivers
v0x143ff0a60_0 .net "data_out", 0 0, L_0x133e2a700;  alias, 1 drivers
v0x143ff0af0_0 .net "data_out_wire", 0 0, v0x143ff0b80_0;  1 drivers
v0x143ff0b80_0 .var "data_reg", 0 0;
L_0x138078c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143ff0c10_0 .net "default_val", 0 0, L_0x138078c28;  1 drivers
v0x143ff0cc0_0 .net "stall", 0 0, L_0x133e33410;  alias, 1 drivers
S_0x143ff0e40 .scope module, "EX_MEM_pc_plus4" "PipeDff" 9 24, 10 1 0, S_0x143fedad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x143fefa90 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e2a2a0 .functor BUFZ 32, v0x143ff1480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x143ff1170_0 .net "bubble", 0 0, L_0x138079b58;  alias, 1 drivers
v0x143ff1210_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143ff12b0_0 .net "data_in", 31 0, L_0x133e28070;  alias, 1 drivers
v0x143ff1340_0 .net "data_out", 31 0, L_0x133e2a2a0;  alias, 1 drivers
v0x143ff13d0_0 .net "data_out_wire", 31 0, v0x143ff1480_0;  1 drivers
v0x143ff1480_0 .var "data_reg", 31 0;
L_0x138078b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x143ff1530_0 .net "default_val", 31 0, L_0x138078b50;  1 drivers
v0x143ff15e0_0 .net "stall", 0 0, L_0x133e33410;  alias, 1 drivers
S_0x143ff1700 .scope module, "EX_MEM_rd" "PipeDff" 9 33, 10 1 0, S_0x143fedad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x143ff18c0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x133e2acc0 .functor BUFZ 5, v0x143ff1d60_0, C4<00000>, C4<00000>, C4<00000>;
v0x143ff1a50_0 .net "bubble", 0 0, L_0x138079b58;  alias, 1 drivers
v0x143ff1af0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143ff1b90_0 .net "data_in", 4 0, L_0x133e284d0;  alias, 1 drivers
v0x143ff1c20_0 .net "data_out", 4 0, L_0x133e2acc0;  alias, 1 drivers
v0x143ff1cb0_0 .net "data_out_wire", 4 0, v0x143ff1d60_0;  1 drivers
v0x143ff1d60_0 .var "data_reg", 4 0;
L_0x138078d48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x143ff1e10_0 .net "default_val", 4 0, L_0x138078d48;  1 drivers
v0x143ff1ec0_0 .net "stall", 0 0, L_0x133e33410;  alias, 1 drivers
S_0x143ff1fe0 .scope module, "EX_MEM_reg_src" "PipeDff" 9 34, 10 1 0, S_0x143fedad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x143ff21a0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x133e2aeb0 .functor BUFZ 2, v0x143ff2640_0, C4<00>, C4<00>, C4<00>;
v0x143ff2330_0 .net "bubble", 0 0, L_0x138079b58;  alias, 1 drivers
v0x143ff23d0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143ff2470_0 .net "data_in", 1 0, L_0x133e28c30;  alias, 1 drivers
v0x143ff2500_0 .net "data_out", 1 0, L_0x133e2aeb0;  alias, 1 drivers
v0x143ff2590_0 .net "data_out_wire", 1 0, v0x143ff2640_0;  1 drivers
v0x143ff2640_0 .var "data_reg", 1 0;
L_0x138078d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143ff26f0_0 .net "default_val", 1 0, L_0x138078d90;  1 drivers
v0x143ff27a0_0 .net "stall", 0 0, L_0x133e33410;  alias, 1 drivers
S_0x143ff28c0 .scope module, "EX_MEM_reg_write" "PipeDff" 9 29, 10 1 0, S_0x143fedad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x143ff05e0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x133e2a8a0 .functor BUFZ 1, v0x143ff3030_0, C4<0>, C4<0>, C4<0>;
v0x143ff2c50_0 .net "bubble", 0 0, L_0x138079b58;  alias, 1 drivers
v0x143ff2df0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143ff2e80_0 .net "data_in", 0 0, L_0x133e28ef0;  alias, 1 drivers
v0x143ff2f10_0 .net "data_out", 0 0, L_0x133e2a8a0;  alias, 1 drivers
v0x143ff2fa0_0 .net "data_out_wire", 0 0, v0x143ff3030_0;  1 drivers
v0x143ff3030_0 .var "data_reg", 0 0;
L_0x138078c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143ff30c0_0 .net "default_val", 0 0, L_0x138078c70;  1 drivers
v0x143ff3150_0 .net "stall", 0 0, L_0x133e33410;  alias, 1 drivers
S_0x143ff3340 .scope module, "EX_MEM_rs2_data" "PipeDff" 9 26, 10 1 0, S_0x143fedad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x143ff34b0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e2a560 .functor BUFZ 32, v0x143ff3940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x143ff3640_0 .net "bubble", 0 0, L_0x138079b58;  alias, 1 drivers
v0x143ff36d0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143ff3770_0 .net "data_in", 31 0, L_0x143fff1f0;  alias, 1 drivers
v0x143ff3800_0 .net "data_out", 31 0, L_0x133e2a560;  alias, 1 drivers
v0x143ff3890_0 .net "data_out_wire", 31 0, v0x143ff3940_0;  1 drivers
v0x143ff3940_0 .var "data_reg", 31 0;
L_0x138078be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x143ff39f0_0 .net "default_val", 31 0, L_0x138078be0;  1 drivers
v0x143ff3aa0_0 .net "stall", 0 0, L_0x133e33410;  alias, 1 drivers
S_0x143ff50e0 .scope module, "ex_module" "EX_MODULE" 7 139, 11 3 0, S_0x143f70950;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x133e29f70 .functor BUFZ 32, v0x143ff57f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x143fff1f0 .functor BUFZ 32, L_0x133e29a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x143ff7c60_0 .net "alu_result", 31 0, v0x143ff57f0_0;  alias, 1 drivers
v0x143ff7d10_0 .net "alu_result_wire", 31 0, L_0x133e29f70;  1 drivers
v0x143ff7db0_0 .net "alu_src1", 0 0, L_0x133e291d0;  alias, 1 drivers
v0x143ff7e40_0 .net "alu_src2", 0 0, L_0x133e29720;  alias, 1 drivers
v0x143ff7ed0_0 .net "alu_type", 3 0, L_0x133e28970;  alias, 1 drivers
v0x143ff7fa0_0 .net "imm", 31 0, L_0x133e28150;  alias, 1 drivers
v0x143ff8030_0 .net "less_than", 0 0, v0x143ff5990_0;  1 drivers
v0x143ff80e0_0 .net "op1", 31 0, L_0x133e29c00;  1 drivers
v0x143ff81b0_0 .net "op2", 31 0, L_0x133e29d90;  1 drivers
v0x143ff82c0_0 .net "pc", 31 0, L_0x133e27f90;  alias, 1 drivers
o0x1380455c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x143ff8350_0 .net "pc_src", 0 0, o0x1380455c0;  0 drivers
v0x143ff83e0_0 .net "reg_write_data_mem", 31 0, L_0x133e2b710;  alias, 1 drivers
v0x143ff8470_0 .net "reg_write_data_wb", 31 0, v0x133e1fe10_0;  alias, 1 drivers
v0x143ff8500_0 .net "rs1_data", 31 0, L_0x133e28230;  alias, 1 drivers
v0x143ff85e0_0 .net "rs1_data_new", 31 0, L_0x133e29970;  1 drivers
v0x143ff8680_0 .net "rs1_fwd_ex", 1 0, v0x143ff9330_0;  alias, 1 drivers
v0x143ff8750_0 .net "rs2_data", 31 0, L_0x133e28370;  alias, 1 drivers
v0x143ff8920_0 .net "rs2_data_ex_new", 31 0, L_0x143fff1f0;  alias, 1 drivers
v0x143ff89b0_0 .net "rs2_data_new", 31 0, L_0x133e29a60;  1 drivers
v0x143ff8a40_0 .net "rs2_fwd_ex", 1 0, v0x143ff9470_0;  alias, 1 drivers
v0x143ff8ad0_0 .net "zero", 0 0, v0x143ff5a60_0;  1 drivers
S_0x143ff5410 .scope module, "EX_ALU" "ALU" 11 39, 12 2 0, S_0x143ff50e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x143ff5690_0 .net "alu_in1", 31 0, L_0x133e29c00;  alias, 1 drivers
v0x143ff5740_0 .net "alu_in2", 31 0, L_0x133e29d90;  alias, 1 drivers
v0x143ff57f0_0 .var "alu_result", 31 0;
v0x143ff58e0_0 .net "alu_type", 3 0, L_0x133e28970;  alias, 1 drivers
v0x143ff5990_0 .var "less_than", 0 0;
v0x143ff5a60_0 .var "zero", 0 0;
E_0x143ff5640 .event edge, v0x143ff58e0_0, v0x143ff5690_0, v0x143ff5740_0, v0x143fee470_0;
S_0x143ff5b80 .scope module, "EX_OP_SELECTOR" "OpSelector" 11 23, 13 3 0, S_0x143ff50e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x133e29970 .functor BUFZ 32, v0x143ff63c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x133e29a60 .functor BUFZ 32, v0x143ff6ab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138078a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x133e29b50 .functor XNOR 1, L_0x133e291d0, L_0x138078a78, C4<0>, C4<0>;
L_0x138078ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x133e29ce0 .functor XNOR 1, L_0x133e29720, L_0x138078ac0, C4<0>, C4<0>;
v0x143ff6cb0_0 .net/2u *"_ivl_10", 0 0, L_0x138078ac0;  1 drivers
v0x143ff6d50_0 .net *"_ivl_12", 0 0, L_0x133e29ce0;  1 drivers
v0x143ff6df0_0 .net/2u *"_ivl_4", 0 0, L_0x138078a78;  1 drivers
v0x143ff6e80_0 .net *"_ivl_6", 0 0, L_0x133e29b50;  1 drivers
v0x143ff6f20_0 .net "alu_src1", 0 0, L_0x133e291d0;  alias, 1 drivers
v0x143ff7000_0 .net "alu_src2", 0 0, L_0x133e29720;  alias, 1 drivers
v0x143ff70a0_0 .net "data_op1", 31 0, v0x143ff63c0_0;  1 drivers
v0x143ff7140_0 .net "data_op2", 31 0, v0x143ff6ab0_0;  1 drivers
v0x143ff71f0_0 .net "fwd_ex1", 1 0, v0x143ff9330_0;  alias, 1 drivers
v0x143ff7320_0 .net "fwd_ex2", 1 0, v0x143ff9470_0;  alias, 1 drivers
v0x143ff73b0_0 .net "imm", 31 0, L_0x133e28150;  alias, 1 drivers
v0x143ff7480_0 .net "op1", 31 0, L_0x133e29c00;  alias, 1 drivers
v0x143ff7510_0 .net "op2", 31 0, L_0x133e29d90;  alias, 1 drivers
v0x143ff75c0_0 .net "pc", 31 0, L_0x133e27f90;  alias, 1 drivers
v0x143ff7650_0 .net "reg_write_data_mem", 31 0, L_0x133e2b710;  alias, 1 drivers
v0x143ff7730_0 .net "reg_write_data_wb", 31 0, v0x133e1fe10_0;  alias, 1 drivers
v0x143ff7810_0 .net "rs1_data", 31 0, L_0x133e28230;  alias, 1 drivers
v0x143ff79a0_0 .net "rs1_data_new", 31 0, L_0x133e29970;  alias, 1 drivers
v0x143ff7a30_0 .net "rs2_data", 31 0, L_0x133e28370;  alias, 1 drivers
v0x143ff7ac0_0 .net "rs2_data_new", 31 0, L_0x133e29a60;  alias, 1 drivers
L_0x133e29c00 .functor MUXZ 32, L_0x133e27f90, v0x143ff63c0_0, L_0x133e29b50, C4<>;
L_0x133e29d90 .functor MUXZ 32, L_0x133e28150, v0x143ff6ab0_0, L_0x133e29ce0, C4<>;
S_0x143ff5f00 .scope module, "FWD_MUX_1" "FWD_MUX" 13 13, 14 2 0, S_0x143ff5b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x143ff6190_0 .net "Data_EX", 31 0, L_0x133e28230;  alias, 1 drivers
v0x143ff6250_0 .net "Data_MEM", 31 0, L_0x133e2b710;  alias, 1 drivers
v0x143ff6300_0 .net "Data_WB", 31 0, v0x133e1fe10_0;  alias, 1 drivers
v0x143ff63c0_0 .var "Data_out", 31 0;
v0x143ff6470_0 .net "fwd_ex", 1 0, v0x143ff9330_0;  alias, 1 drivers
E_0x143ff6140 .event edge, v0x143ff6470_0, v0x143ff6190_0, v0x143ff6250_0, v0x143ff6300_0;
S_0x143ff65e0 .scope module, "FWD_MUX_2" "FWD_MUX" 13 14, 14 2 0, S_0x143ff5b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x143ff6870_0 .net "Data_EX", 31 0, L_0x133e28370;  alias, 1 drivers
v0x143ff6920_0 .net "Data_MEM", 31 0, L_0x133e2b710;  alias, 1 drivers
v0x143ff69e0_0 .net "Data_WB", 31 0, v0x133e1fe10_0;  alias, 1 drivers
v0x143ff6ab0_0 .var "Data_out", 31 0;
v0x143ff6b40_0 .net "fwd_ex", 1 0, v0x143ff9470_0;  alias, 1 drivers
E_0x143ff6820 .event edge, v0x143ff6b40_0, v0x143ff6870_0, v0x143ff6250_0, v0x143ff6300_0;
S_0x143ff8c90 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 7 287, 15 2 0, S_0x143f70950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x143ff8fc0_0 .net "rd_mem", 4 0, L_0x133e2acc0;  alias, 1 drivers
v0x143ff90b0_0 .net "rd_wb", 4 0, L_0x133e320a0;  alias, 1 drivers
v0x143ff9140_0 .net "reg_write_mem", 0 0, L_0x133e2a8a0;  alias, 1 drivers
v0x143ff91d0_0 .net "reg_write_wb", 0 0, L_0x133e32200;  alias, 1 drivers
v0x143ff9260_0 .net "rs1_ex", 4 0, L_0x133e28630;  alias, 1 drivers
v0x143ff9330_0 .var "rs1_fwd_ex", 1 0;
v0x143ff93c0_0 .net "rs2_ex", 4 0, L_0x133e287d0;  alias, 1 drivers
v0x143ff9470_0 .var "rs2_fwd_ex", 1 0;
E_0x143ff8f50/0 .event edge, v0x143ff2f10_0, v0x143ff1c20_0, v0x143ff9260_0, v0x143ff91d0_0;
E_0x143ff8f50/1 .event edge, v0x143ff90b0_0, v0x143ff93c0_0;
E_0x143ff8f50 .event/or E_0x143ff8f50/0, E_0x143ff8f50/1;
S_0x143ff95d0 .scope module, "forward_unit_id" "Forward_Unit_Id" 7 278, 16 2 0, S_0x143f70950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x143ff9920_0 .net "branch_id", 0 0, L_0x133e27bb0;  alias, 1 drivers
v0x143ff99c0_0 .net "jal_id", 0 0, L_0x133e27ca0;  alias, 1 drivers
v0x143ff9a60_0 .net "jalr_id", 0 0, L_0x133e27d60;  alias, 1 drivers
v0x143ff9af0_0 .net "rd_mem", 4 0, L_0x133e2acc0;  alias, 1 drivers
v0x143ff9b90_0 .net "reg_write_mem", 0 0, L_0x133e2a8a0;  alias, 1 drivers
v0x143ff9c60_0 .var "rs1_fwd_id", 1 0;
v0x143ff9d10_0 .net "rs1_id", 4 0, L_0x133e25760;  alias, 1 drivers
v0x143ff9dc0_0 .var "rs2_fwd_id", 1 0;
v0x143ff9e70_0 .net "rs2_id", 4 0, L_0x133e257e0;  alias, 1 drivers
E_0x143ff98c0/0 .event edge, v0x143ff2f10_0, v0x143ff9920_0, v0x143ff1c20_0, v0x143ff9d10_0;
E_0x143ff98c0/1 .event edge, v0x143ff9a60_0, v0x143ff9e70_0;
E_0x143ff98c0 .event/or E_0x143ff98c0/0, E_0x143ff98c0/1;
S_0x143ffa060 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 7 261, 17 2 0, S_0x143f70950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /INPUT 1 "miss";
    .port_info 13 /OUTPUT 1 "stall_if";
    .port_info 14 /OUTPUT 1 "bubble_if";
    .port_info 15 /OUTPUT 1 "stall_id";
    .port_info 16 /OUTPUT 1 "bubble_id";
    .port_info 17 /OUTPUT 1 "stall_ex";
    .port_info 18 /OUTPUT 1 "bubble_ex";
    .port_info 19 /OUTPUT 1 "stall_mem";
    .port_info 20 /OUTPUT 1 "bubble_mem";
    .port_info 21 /OUTPUT 1 "stall_wb";
    .port_info 22 /OUTPUT 1 "bubble_wb";
L_0x133e322b0 .functor OR 1, L_0x133e27bb0, L_0x133e27d60, C4<0>, C4<0>;
L_0x133e325e0 .functor OR 1, L_0x133e32360, L_0x133e32420, C4<0>, C4<0>;
L_0x133e32690 .functor AND 1, L_0x133e28ef0, L_0x133e325e0, C4<1>, C4<1>;
L_0x133e32aa0 .functor OR 1, L_0x133e32740, L_0x133e32900, C4<0>, C4<0>;
L_0x133e32b10 .functor AND 1, L_0x133e2aa00, L_0x133e32aa0, C4<1>, C4<1>;
L_0x133e32bf0 .functor OR 1, L_0x133e32690, L_0x133e32b10, C4<0>, C4<0>;
L_0x133e32ca0 .functor AND 1, L_0x133e322b0, L_0x133e32bf0, C4<1>, C4<1>;
L_0x133e32dd0 .functor OR 1, L_0x133e32ca0, L_0x133e30c80, C4<0>, C4<0>;
L_0x133e32f00 .functor OR 1, L_0x133e27bb0, L_0x133e27d60, C4<0>, C4<0>;
L_0x133e14670 .functor OR 1, L_0x133e32f00, L_0x133e27ca0, C4<0>, C4<0>;
L_0x133e33170 .functor BUFZ 1, L_0x133e32dd0, C4<0>, C4<0>, C4<0>;
L_0x133e332c0 .functor BUFZ 1, L_0x133e32dd0, C4<0>, C4<0>, C4<0>;
L_0x133e33330 .functor BUFZ 1, L_0x133e30c80, C4<0>, C4<0>, C4<0>;
L_0x133e33410 .functor BUFZ 1, L_0x133e30c80, C4<0>, C4<0>, C4<0>;
L_0x133e33480 .functor BUFZ 1, L_0x133e30c80, C4<0>, C4<0>, C4<0>;
L_0x133e333a0 .functor BUFZ 1, L_0x133e14670, C4<0>, C4<0>, C4<0>;
L_0x133e335f0 .functor BUFZ 1, L_0x133e32dd0, C4<0>, C4<0>, C4<0>;
v0x143ffa4c0_0 .net *"_ivl_1", 0 0, L_0x133e322b0;  1 drivers
v0x143ffa550_0 .net *"_ivl_10", 0 0, L_0x133e32740;  1 drivers
v0x143ffa5e0_0 .net *"_ivl_12", 0 0, L_0x133e32900;  1 drivers
v0x143ffa690_0 .net *"_ivl_15", 0 0, L_0x133e32aa0;  1 drivers
v0x143ffa720_0 .net *"_ivl_17", 0 0, L_0x133e32b10;  1 drivers
v0x143ffa800_0 .net *"_ivl_19", 0 0, L_0x133e32bf0;  1 drivers
v0x143ffa8a0_0 .net *"_ivl_2", 0 0, L_0x133e32360;  1 drivers
v0x143ffa940_0 .net *"_ivl_21", 0 0, L_0x133e32ca0;  1 drivers
v0x143ffa9e0_0 .net *"_ivl_25", 0 0, L_0x133e32f00;  1 drivers
v0x143ffaaf0_0 .net *"_ivl_4", 0 0, L_0x133e32420;  1 drivers
v0x143ffab80_0 .net *"_ivl_7", 0 0, L_0x133e325e0;  1 drivers
v0x143ffac20_0 .net *"_ivl_9", 0 0, L_0x133e32690;  1 drivers
v0x143ffacc0_0 .net "branch_id", 0 0, L_0x133e27bb0;  alias, 1 drivers
v0x143ffad70_0 .net "bubble", 0 0, L_0x133e14670;  1 drivers
v0x143ffae00_0 .net "bubble_ex", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x143ffae90_0 .net "bubble_id", 0 0, L_0x133e333a0;  alias, 1 drivers
v0x143ffaf20_0 .net "bubble_if", 0 0, L_0x138079b10;  alias, 1 drivers
v0x143ffb0b0_0 .net "bubble_mem", 0 0, L_0x138079b58;  alias, 1 drivers
v0x143ffb140_0 .net "bubble_wb", 0 0, L_0x138079ba0;  alias, 1 drivers
v0x143ffb1d0_0 .net "jal_id", 0 0, L_0x133e27ca0;  alias, 1 drivers
v0x143ffb280_0 .net "jalr_id", 0 0, L_0x133e27d60;  alias, 1 drivers
v0x143ffb310_0 .net "mem_read_ex", 0 0, L_0x133e295c0;  alias, 1 drivers
v0x143ffb3a0_0 .net "mem_read_mem", 0 0, L_0x133e2aa00;  alias, 1 drivers
v0x143ffb430_0 .net "miss", 0 0, L_0x133e30c80;  alias, 1 drivers
v0x143ffb4c0_0 .net "pc_src_id", 0 0, v0x133e11d40_0;  alias, 1 drivers
v0x143ffb550_0 .net "rd_ex", 4 0, L_0x133e284d0;  alias, 1 drivers
v0x143ffb620_0 .net "rd_mem", 4 0, L_0x133e2acc0;  alias, 1 drivers
v0x143ffb730_0 .net "reg_write_ex", 0 0, L_0x133e28ef0;  alias, 1 drivers
v0x143ffb7c0_0 .net "rs1_id", 4 0, L_0x133e25760;  alias, 1 drivers
v0x143ffb850_0 .net "rs2_id", 4 0, L_0x133e257e0;  alias, 1 drivers
v0x143ffb8e0_0 .net "rst", 0 0, v0x133e25010_0;  alias, 1 drivers
v0x143ffb9b0_0 .net "stall", 0 0, L_0x133e32dd0;  1 drivers
v0x143ffba40_0 .net "stall_ex", 0 0, L_0x133e33330;  alias, 1 drivers
v0x143ffafb0_0 .net "stall_id", 0 0, L_0x133e332c0;  alias, 1 drivers
v0x143ffbcd0_0 .net "stall_if", 0 0, L_0x133e33170;  alias, 1 drivers
v0x143ffbd60_0 .net "stall_mem", 0 0, L_0x133e33410;  alias, 1 drivers
v0x143ffbdf0_0 .net "stall_wb", 0 0, L_0x133e33480;  alias, 1 drivers
L_0x133e32360 .cmp/eq 5, L_0x133e284d0, L_0x133e25760;
L_0x133e32420 .cmp/eq 5, L_0x133e284d0, L_0x133e257e0;
L_0x133e32740 .cmp/eq 5, L_0x133e2acc0, L_0x133e25760;
L_0x133e32900 .cmp/eq 5, L_0x133e2acc0, L_0x133e257e0;
S_0x143ffc070 .scope module, "id_ex" "ID_EX" 7 114, 18 2 0, S_0x143f70950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x133e0b410_0 .net "alu_src1_ex", 0 0, L_0x133e291d0;  alias, 1 drivers
v0x133e0b4a0_0 .net "alu_src1_id", 0 0, v0x133e0dd70_0;  alias, 1 drivers
v0x133e0b530_0 .net "alu_src2_ex", 0 0, L_0x133e29720;  alias, 1 drivers
v0x133e0b5e0_0 .net "alu_src2_id", 0 0, v0x133e0de60_0;  alias, 1 drivers
v0x133e0b690_0 .net "alu_type_ex", 3 0, L_0x133e28970;  alias, 1 drivers
v0x133e0b760_0 .net "alu_type_id", 3 0, v0x133e0df30_0;  alias, 1 drivers
v0x133e0b7f0_0 .net "branch_ex", 0 0, L_0x133e29480;  1 drivers
v0x133e0b880_0 .net "branch_id", 0 0, L_0x133e27bb0;  alias, 1 drivers
v0x133e0b910_0 .net "bubble_ex", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x133e0ba20_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e0bab0_0 .net "imm_ex", 31 0, L_0x133e28150;  alias, 1 drivers
v0x133e0bb40_0 .net "imm_id", 31 0, v0x133e10d70_0;  alias, 1 drivers
v0x133e0bbf0_0 .net "instr_funct3_ex", 2 0, L_0x133e28ad0;  alias, 1 drivers
v0x133e0bc80_0 .net "instr_funct3_id", 2 0, L_0x133e27dd0;  alias, 1 drivers
v0x133e0bd10_0 .net "jal_ex", 0 0, L_0x133e29880;  1 drivers
v0x133e0bda0_0 .net "jal_id", 0 0, L_0x133e27ca0;  alias, 1 drivers
v0x133e0be30_0 .net "jalr_ex", 0 0, L_0x133e29050;  1 drivers
v0x133e0bfe0_0 .net "jalr_id", 0 0, L_0x133e27d60;  alias, 1 drivers
v0x133e0c070_0 .net "mem_read_ex", 0 0, L_0x133e295c0;  alias, 1 drivers
v0x133e0c100_0 .net "mem_read_id", 0 0, v0x133e0edb0_0;  alias, 1 drivers
v0x133e0c1b0_0 .net "mem_write_ex", 0 0, L_0x133e28d90;  alias, 1 drivers
v0x133e0c240_0 .net "mem_write_id", 0 0, v0x133e0eec0_0;  alias, 1 drivers
v0x133e0c2d0_0 .net "pc_ex", 31 0, L_0x133e27f90;  alias, 1 drivers
v0x133e0c360_0 .net "pc_id", 31 0, L_0x133e25440;  alias, 1 drivers
v0x133e0c3f0_0 .net "pc_plus4_ex", 31 0, L_0x133e28070;  alias, 1 drivers
v0x133e0c480_0 .net "pc_plus4_id", 31 0, L_0x133e255c0;  alias, 1 drivers
v0x133e0c530_0 .net "rd_ex", 4 0, L_0x133e284d0;  alias, 1 drivers
v0x133e0c640_0 .net "rd_id", 4 0, L_0x133e25670;  alias, 1 drivers
v0x133e0c6f0_0 .net "reg_src_ex", 1 0, L_0x133e28c30;  alias, 1 drivers
v0x133e0c780_0 .net "reg_src_id", 1 0, v0x133e0f020_0;  alias, 1 drivers
v0x133e0c810_0 .net "reg_write_ex", 0 0, L_0x133e28ef0;  alias, 1 drivers
v0x133e0c920_0 .net "reg_write_id", 0 0, v0x133e0f180_0;  alias, 1 drivers
v0x133e0c9b0_0 .net "rs1_data_ex", 31 0, L_0x133e28230;  alias, 1 drivers
v0x133e0cc40_0 .net "rs1_data_id", 31 0, L_0x133e279d0;  alias, 1 drivers
v0x133e0ccd0_0 .net "rs1_ex", 4 0, L_0x133e28630;  alias, 1 drivers
v0x133e0cd60_0 .net "rs1_id", 4 0, L_0x133e25760;  alias, 1 drivers
v0x133e0cdf0_0 .net "rs2_data_ex", 31 0, L_0x133e28370;  alias, 1 drivers
v0x133e0ce80_0 .net "rs2_data_id", 31 0, L_0x133e27ac0;  alias, 1 drivers
v0x133e0cf30_0 .net "rs2_ex", 4 0, L_0x133e287d0;  alias, 1 drivers
v0x133e0cfc0_0 .net "rs2_id", 4 0, L_0x133e257e0;  alias, 1 drivers
v0x133e0d050_0 .net "stall_ex", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x143ffc6f0 .scope module, "ID_EX_alu_src1" "PipeDff" 18 41, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x143ffc8b0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x133e291d0 .functor BUFZ 1, v0x143ffcd00_0, C4<0>, C4<0>, C4<0>;
v0x143ffc9d0_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x143ffca80_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143ffcb10_0 .net "data_in", 0 0, v0x133e0dd70_0;  alias, 1 drivers
v0x143ffcba0_0 .net "data_out", 0 0, L_0x133e291d0;  alias, 1 drivers
v0x143ffcc30_0 .net "data_out_wire", 0 0, v0x143ffcd00_0;  1 drivers
v0x143ffcd00_0 .var "data_reg", 0 0;
L_0x138078910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143ffcda0_0 .net "default_val", 0 0, L_0x138078910;  1 drivers
v0x143ffce50_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x143ffcf60 .scope module, "ID_EX_alu_src2" "PipeDff" 18 44, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x143ffd130 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x133e29720 .functor BUFZ 1, v0x143ffd770_0, C4<0>, C4<0>, C4<0>;
v0x143ffd2f0_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x143ffd3c0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143ff08d0_0 .net "data_in", 0 0, v0x133e0de60_0;  alias, 1 drivers
v0x143ffd650_0 .net "data_out", 0 0, L_0x133e29720;  alias, 1 drivers
v0x143ffd6e0_0 .net "data_out_wire", 0 0, v0x143ffd770_0;  1 drivers
v0x143ffd770_0 .var "data_reg", 0 0;
L_0x1380789e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143ffd800_0 .net "default_val", 0 0, L_0x1380789e8;  1 drivers
v0x143ffd890_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x143ffd9b0 .scope module, "ID_EX_alu_type" "PipeDff" 18 33, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x143ffdb70 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000100>;
L_0x133e28970 .functor BUFZ 4, v0x143ffe040_0, C4<0000>, C4<0000>, C4<0000>;
v0x143ffdd30_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x143ffddc0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143ffde50_0 .net "data_in", 3 0, v0x133e0df30_0;  alias, 1 drivers
v0x143ffdee0_0 .net "data_out", 3 0, L_0x133e28970;  alias, 1 drivers
v0x143ffdf70_0 .net "data_out_wire", 3 0, v0x143ffe040_0;  1 drivers
v0x143ffe040_0 .var "data_reg", 3 0;
L_0x138078760 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x143ffe0e0_0 .net "default_val", 3 0, L_0x138078760;  1 drivers
v0x143ffe190_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x143ffe2b0 .scope module, "ID_EX_branch" "PipeDff" 18 42, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x143ffe470 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x133e29480 .functor BUFZ 1, v0x143ffe970_0, C4<0>, C4<0>, C4<0>;
v0x143ffe600_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x143ffe6a0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143ffe740_0 .net "data_in", 0 0, L_0x133e27bb0;  alias, 1 drivers
v0x143ffe810_0 .net "data_out", 0 0, L_0x133e29480;  alias, 1 drivers
v0x143ffe8a0_0 .net "data_out_wire", 0 0, v0x143ffe970_0;  1 drivers
v0x143ffe970_0 .var "data_reg", 0 0;
L_0x138078958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143ffea10_0 .net "default_val", 0 0, L_0x138078958;  1 drivers
v0x143ffeac0_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x143ffec40 .scope module, "ID_EX_imm" "PipeDff" 18 25, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x143ffee00 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e28150 .functor BUFZ 32, v0x143fff300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x143ffef90_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x143fff030_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143fff0d0_0 .net "data_in", 31 0, v0x133e10d70_0;  alias, 1 drivers
v0x143fff160_0 .net "data_out", 31 0, L_0x133e28150;  alias, 1 drivers
v0x143fff270_0 .net "data_out_wire", 31 0, v0x143fff300_0;  1 drivers
v0x143fff300_0 .var "data_reg", 31 0;
L_0x1380785b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x143fff390_0 .net "default_val", 31 0, L_0x1380785b0;  1 drivers
v0x143fff430_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x143fff550 .scope module, "ID_EX_instr_funct3" "PipeDff" 18 34, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x143fff710 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x133e28ad0 .functor BUFZ 3, v0x143fffbd0_0, C4<000>, C4<000>, C4<000>;
v0x143fff8a0_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x143fff940_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143fff9e0_0 .net "data_in", 2 0, L_0x133e27dd0;  alias, 1 drivers
v0x143fffa70_0 .net "data_out", 2 0, L_0x133e28ad0;  alias, 1 drivers
v0x143fffb00_0 .net "data_out_wire", 2 0, v0x143fffbd0_0;  1 drivers
v0x143fffbd0_0 .var "data_reg", 2 0;
L_0x1380787a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x143fffc70_0 .net "default_val", 2 0, L_0x1380787a8;  1 drivers
v0x143fffd20_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x143fffe40 .scope module, "ID_EX_jal" "PipeDff" 18 45, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x133e04080 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x133e29880 .functor BUFZ 1, v0x133e04540_0, C4<0>, C4<0>, C4<0>;
v0x133e04210_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x133e042b0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e04350_0 .net "data_in", 0 0, L_0x133e27ca0;  alias, 1 drivers
v0x133e043e0_0 .net "data_out", 0 0, L_0x133e29880;  alias, 1 drivers
v0x133e04470_0 .net "data_out_wire", 0 0, v0x133e04540_0;  1 drivers
v0x133e04540_0 .var "data_reg", 0 0;
L_0x138078a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133e045e0_0 .net "default_val", 0 0, L_0x138078a30;  1 drivers
v0x133e04690_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x133e047b0 .scope module, "ID_EX_jalr" "PipeDff" 18 40, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x133e04970 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x133e29050 .functor BUFZ 1, v0x133e04ee0_0, C4<0>, C4<0>, C4<0>;
v0x133e04b00_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x133e04ca0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e04d30_0 .net "data_in", 0 0, L_0x133e27d60;  alias, 1 drivers
v0x133e04dc0_0 .net "data_out", 0 0, L_0x133e29050;  alias, 1 drivers
v0x133e04e50_0 .net "data_out_wire", 0 0, v0x133e04ee0_0;  1 drivers
v0x133e04ee0_0 .var "data_reg", 0 0;
L_0x1380788c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133e04f70_0 .net "default_val", 0 0, L_0x1380788c8;  1 drivers
v0x133e05000_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x133e05200 .scope module, "ID_EX_mem_read" "PipeDff" 18 43, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x143ffd920 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x133e295c0 .functor BUFZ 1, v0x133e05830_0, C4<0>, C4<0>, C4<0>;
v0x133e05540_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x133e055d0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e05670_0 .net "data_in", 0 0, v0x133e0edb0_0;  alias, 1 drivers
v0x133e05700_0 .net "data_out", 0 0, L_0x133e295c0;  alias, 1 drivers
v0x133e05790_0 .net "data_out_wire", 0 0, v0x133e05830_0;  1 drivers
v0x133e05830_0 .var "data_reg", 0 0;
L_0x1380789a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133e058e0_0 .net "default_val", 0 0, L_0x1380789a0;  1 drivers
v0x133e05990_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x133e05ab0 .scope module, "ID_EX_mem_write" "PipeDff" 18 38, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x133e05c70 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x133e28d90 .functor BUFZ 1, v0x133e06130_0, C4<0>, C4<0>, C4<0>;
v0x133e05e00_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x133e05ea0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e05f40_0 .net "data_in", 0 0, v0x133e0eec0_0;  alias, 1 drivers
v0x133e05fd0_0 .net "data_out", 0 0, L_0x133e28d90;  alias, 1 drivers
v0x133e06060_0 .net "data_out_wire", 0 0, v0x133e06130_0;  1 drivers
v0x133e06130_0 .var "data_reg", 0 0;
L_0x138078838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133e061d0_0 .net "default_val", 0 0, L_0x138078838;  1 drivers
v0x133e06280_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x133e063a0 .scope module, "ID_EX_pc" "PipeDff" 18 23, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133e06560 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e27f90 .functor BUFZ 32, v0x133e06a20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133e066f0_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x133e06790_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e06830_0 .net "data_in", 31 0, L_0x133e25440;  alias, 1 drivers
v0x133e068c0_0 .net "data_out", 31 0, L_0x133e27f90;  alias, 1 drivers
v0x133e06950_0 .net "data_out_wire", 31 0, v0x133e06a20_0;  1 drivers
v0x133e06a20_0 .var "data_reg", 31 0;
L_0x138078520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e06ac0_0 .net "default_val", 31 0, L_0x138078520;  1 drivers
v0x133e06b70_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x133e06c90 .scope module, "ID_EX_pc_plus4" "PipeDff" 18 24, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133e06e50 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e28070 .functor BUFZ 32, v0x133e07310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133e06fe0_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x133e07080_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e07120_0 .net "data_in", 31 0, L_0x133e255c0;  alias, 1 drivers
v0x133e071b0_0 .net "data_out", 31 0, L_0x133e28070;  alias, 1 drivers
v0x133e07240_0 .net "data_out_wire", 31 0, v0x133e07310_0;  1 drivers
v0x133e07310_0 .var "data_reg", 31 0;
L_0x138078568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e073b0_0 .net "default_val", 31 0, L_0x138078568;  1 drivers
v0x133e07460_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x133e07580 .scope module, "ID_EX_rd" "PipeDff" 18 29, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x133e07740 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x133e284d0 .functor BUFZ 5, v0x133e07bd0_0, C4<00000>, C4<00000>, C4<00000>;
v0x133e078d0_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x133e07970_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e07a10_0 .net "data_in", 4 0, L_0x133e25670;  alias, 1 drivers
v0x133e07aa0_0 .net "data_out", 4 0, L_0x133e284d0;  alias, 1 drivers
v0x133e07b30_0 .net "data_out_wire", 4 0, v0x133e07bd0_0;  1 drivers
v0x133e07bd0_0 .var "data_reg", 4 0;
L_0x138078688 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x133e07c80_0 .net "default_val", 4 0, L_0x138078688;  1 drivers
v0x133e07d30_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x133e07e50 .scope module, "ID_EX_reg_src" "PipeDff" 18 35, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x133e08010 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x133e28c30 .functor BUFZ 2, v0x133e084d0_0, C4<00>, C4<00>, C4<00>;
v0x133e081a0_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x133e08240_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e082e0_0 .net "data_in", 1 0, v0x133e0f020_0;  alias, 1 drivers
v0x133e08370_0 .net "data_out", 1 0, L_0x133e28c30;  alias, 1 drivers
v0x133e08400_0 .net "data_out_wire", 1 0, v0x133e084d0_0;  1 drivers
v0x133e084d0_0 .var "data_reg", 1 0;
L_0x1380787f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133e08570_0 .net "default_val", 1 0, L_0x1380787f0;  1 drivers
v0x133e08620_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x133e08740 .scope module, "ID_EX_reg_write" "PipeDff" 18 39, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x133e08900 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x133e28ef0 .functor BUFZ 1, v0x133e08d90_0, C4<0>, C4<0>, C4<0>;
v0x133e08a90_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x133e08b30_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e08bd0_0 .net "data_in", 0 0, v0x133e0f180_0;  alias, 1 drivers
v0x133e08c60_0 .net "data_out", 0 0, L_0x133e28ef0;  alias, 1 drivers
v0x133e08cf0_0 .net "data_out_wire", 0 0, v0x133e08d90_0;  1 drivers
v0x133e08d90_0 .var "data_reg", 0 0;
L_0x138078880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133e08e40_0 .net "default_val", 0 0, L_0x138078880;  1 drivers
v0x133e08ef0_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x133e09010 .scope module, "ID_EX_rs1" "PipeDff" 18 30, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x133e091d0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x133e28630 .functor BUFZ 5, v0x133e097b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x133e09360_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x133e04ba0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e09600_0 .net "data_in", 4 0, L_0x133e25760;  alias, 1 drivers
v0x133e09690_0 .net "data_out", 4 0, L_0x133e28630;  alias, 1 drivers
v0x133e09720_0 .net "data_out_wire", 4 0, v0x133e097b0_0;  1 drivers
v0x133e097b0_0 .var "data_reg", 4 0;
L_0x1380786d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x133e09840_0 .net "default_val", 4 0, L_0x1380786d0;  1 drivers
v0x133e098e0_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x133e09b70 .scope module, "ID_EX_rs1_data" "PipeDff" 18 26, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133e09de0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e28230 .functor BUFZ 32, v0x133e0a1d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133e09ef0_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x133e09f80_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e0a010_0 .net "data_in", 31 0, L_0x133e279d0;  alias, 1 drivers
v0x133e0a0a0_0 .net "data_out", 31 0, L_0x133e28230;  alias, 1 drivers
v0x133e0a130_0 .net "data_out_wire", 31 0, v0x133e0a1d0_0;  1 drivers
v0x133e0a1d0_0 .var "data_reg", 31 0;
L_0x1380785f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e0a280_0 .net "default_val", 31 0, L_0x1380785f8;  1 drivers
v0x133e0a330_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x133e0a450 .scope module, "ID_EX_rs2" "PipeDff" 18 31, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x133e0a610 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x133e287d0 .functor BUFZ 5, v0x133e0a8e0_0, C4<00000>, C4<00000>, C4<00000>;
v0x133e0a7a0_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x133e0a840_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x143ffd450_0 .net "data_in", 4 0, L_0x133e257e0;  alias, 1 drivers
v0x143ffd4e0_0 .net "data_out", 4 0, L_0x133e287d0;  alias, 1 drivers
v0x143ffd570_0 .net "data_out_wire", 4 0, v0x133e0a8e0_0;  1 drivers
v0x133e0a8e0_0 .var "data_reg", 4 0;
L_0x138078718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x133e0a970_0 .net "default_val", 4 0, L_0x138078718;  1 drivers
v0x133e0aa20_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x133e0ab40 .scope module, "ID_EX_rs2_data" "PipeDff" 18 27, 10 1 0, S_0x143ffc070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133e0ad00 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e28370 .functor BUFZ 32, v0x133e0b190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133e0ae90_0 .net "bubble", 0 0, L_0x133e335f0;  alias, 1 drivers
v0x133e0af30_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e0afd0_0 .net "data_in", 31 0, L_0x133e27ac0;  alias, 1 drivers
v0x133e0b060_0 .net "data_out", 31 0, L_0x133e28370;  alias, 1 drivers
v0x133e0b0f0_0 .net "data_out_wire", 31 0, v0x133e0b190_0;  1 drivers
v0x133e0b190_0 .var "data_reg", 31 0;
L_0x138078640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e0b240_0 .net "default_val", 31 0, L_0x138078640;  1 drivers
v0x133e0b2f0_0 .net "stall", 0 0, L_0x133e33330;  alias, 1 drivers
S_0x133e0d470 .scope module, "id_module" "ID_MODULE" 7 74, 19 7 0, S_0x143f70950;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 2 "reg_src";
    .port_info 12 /OUTPUT 1 "alu_src1";
    .port_info 13 /OUTPUT 1 "alu_src2";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "mem_write";
    .port_info 16 /OUTPUT 1 "reg_write_out";
    .port_info 17 /OUTPUT 32 "rs1_data";
    .port_info 18 /OUTPUT 32 "rs2_data";
    .port_info 19 /OUTPUT 32 "imm";
    .port_info 20 /OUTPUT 32 "new_pc";
    .port_info 21 /OUTPUT 3 "branch_type";
    .port_info 22 /OUTPUT 3 "load_type";
    .port_info 23 /OUTPUT 3 "store_type";
    .port_info 24 /OUTPUT 3 "instr_funct3";
    .port_info 25 /OUTPUT 4 "alu_type";
    .port_info 26 /OUTPUT 5 "rd";
    .port_info 27 /OUTPUT 5 "rs1";
    .port_info 28 /OUTPUT 5 "rs2";
    .port_info 29 /OUTPUT 1 "branch";
    .port_info 30 /OUTPUT 1 "jal";
    .port_info 31 /OUTPUT 1 "jalr";
L_0x133e25670 .functor BUFZ 5, v0x133e0f0f0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x133e25760 .functor BUFZ 5, v0x133e0f250_0, C4<00000>, C4<00000>, C4<00000>;
L_0x133e257e0 .functor BUFZ 5, v0x133e0f2e0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x133e259e0 .functor OR 1, L_0x133e32200, L_0x133e258c0, C4<0>, C4<0>;
L_0x133e25bf0 .functor OR 1, L_0x133e259e0, L_0x133e25ab0, C4<0>, C4<0>;
L_0x133e279d0 .functor BUFZ 32, L_0x133e266e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x133e27ac0 .functor BUFZ 32, L_0x133e26c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x133e27bb0 .functor BUFZ 1, v0x133e0e810_0, C4<0>, C4<0>, C4<0>;
L_0x133e27ca0 .functor BUFZ 1, v0x133e0ebc0_0, C4<0>, C4<0>, C4<0>;
L_0x133e27d60 .functor BUFZ 1, v0x133e0ec60_0, C4<0>, C4<0>, C4<0>;
L_0x133e27dd0 .functor BUFZ 3, v0x133e0eae0_0, C4<000>, C4<000>, C4<000>;
v0x133e13640_0 .net "R_Addr1", 4 0, v0x133e0f250_0;  1 drivers
v0x133e136f0_0 .net "R_Addr2", 4 0, v0x133e0f2e0_0;  1 drivers
v0x133e137d0_0 .net "W_Addr", 4 0, v0x133e0f0f0_0;  1 drivers
v0x133e13860_0 .net *"_ivl_11", 0 0, L_0x133e259e0;  1 drivers
L_0x138078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133e138f0_0 .net/2u *"_ivl_12", 1 0, L_0x138078178;  1 drivers
v0x133e139e0_0 .net *"_ivl_14", 0 0, L_0x133e25ab0;  1 drivers
L_0x138078130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133e13a80_0 .net/2u *"_ivl_6", 1 0, L_0x138078130;  1 drivers
v0x133e13b30_0 .net *"_ivl_8", 0 0, L_0x133e258c0;  1 drivers
v0x133e13bd0_0 .net "alu_src1", 0 0, v0x133e0dd70_0;  alias, 1 drivers
v0x133e13ce0_0 .net "alu_src2", 0 0, v0x133e0de60_0;  alias, 1 drivers
v0x133e13d70_0 .net "alu_type", 3 0, v0x133e0df30_0;  alias, 1 drivers
v0x133e13e80_0 .net "branch", 0 0, L_0x133e27bb0;  alias, 1 drivers
v0x133e13f90_0 .net "branch_inn", 0 0, v0x133e0e810_0;  1 drivers
v0x133e14020_0 .net "branch_type", 2 0, L_0x133e25d50;  1 drivers
v0x133e140b0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e14140_0 .net "funct3_inn", 2 0, v0x133e0eae0_0;  1 drivers
v0x133e141d0_0 .net "imm", 31 0, v0x133e10d70_0;  alias, 1 drivers
v0x133e14360_0 .net "instr", 31 0, L_0x133e25300;  alias, 1 drivers
v0x133e143f0_0 .net "instr_funct3", 2 0, L_0x133e27dd0;  alias, 1 drivers
v0x133e144c0_0 .net "jal", 0 0, L_0x133e27ca0;  alias, 1 drivers
v0x133e14550_0 .net "jal_inn", 0 0, v0x133e0ebc0_0;  1 drivers
v0x133e145e0_0 .net "jalr", 0 0, L_0x133e27d60;  alias, 1 drivers
v0x133e146f0_0 .net "jalr_inn", 0 0, v0x133e0ec60_0;  1 drivers
v0x133e14780_0 .net "less_than", 0 0, L_0x133e278b0;  1 drivers
v0x133e14850_0 .net "load_type", 2 0, L_0x133e25dc0;  1 drivers
v0x133e148e0_0 .net "mem_read", 0 0, v0x133e0edb0_0;  alias, 1 drivers
v0x133e14970_0 .net "mem_write", 0 0, v0x133e0eec0_0;  alias, 1 drivers
v0x133e14a00_0 .net "new_pc", 31 0, v0x133e11a20_0;  alias, 1 drivers
v0x133e14a90_0 .net "pc", 31 0, L_0x133e25440;  alias, 1 drivers
v0x133e14b20_0 .net "pc_plus4", 31 0, L_0x133e255c0;  alias, 1 drivers
v0x133e14bb0_0 .net "pc_src", 0 0, v0x133e11d40_0;  alias, 1 drivers
v0x133e14c80_0 .net "rd", 4 0, L_0x133e25670;  alias, 1 drivers
v0x133e14d50_0 .net "rd_wb", 4 0, L_0x133e320a0;  alias, 1 drivers
v0x133e142a0_0 .net "reg_src", 1 0, v0x133e0f020_0;  alias, 1 drivers
v0x133e14fe0_0 .net "reg_write_data_mem", 31 0, L_0x133e2b710;  alias, 1 drivers
v0x133e15070_0 .net "reg_write_data_wb", 31 0, v0x133e1fe10_0;  alias, 1 drivers
v0x133e15100_0 .net "reg_write_enable", 0 0, L_0x133e25bf0;  1 drivers
v0x133e15190_0 .net "reg_write_in", 0 0, L_0x133e32200;  alias, 1 drivers
v0x133e15220_0 .net "reg_write_out", 0 0, v0x133e0f180_0;  alias, 1 drivers
v0x133e152b0_0 .net "rs1", 4 0, L_0x133e25760;  alias, 1 drivers
v0x133e153c0_0 .net "rs1_data", 31 0, L_0x133e279d0;  alias, 1 drivers
v0x133e15450_0 .net "rs1_data_new", 31 0, L_0x133e26eb0;  1 drivers
v0x133e154e0_0 .net "rs1_data_old", 31 0, L_0x133e266e0;  1 drivers
v0x133e155b0_0 .net "rs1_fwd_id", 1 0, v0x143ff9c60_0;  alias, 1 drivers
v0x133e15680_0 .net "rs2", 4 0, L_0x133e257e0;  alias, 1 drivers
v0x133e15790_0 .net "rs2_data", 31 0, L_0x133e27ac0;  alias, 1 drivers
v0x133e15820_0 .net "rs2_data_new", 31 0, L_0x133e270f0;  1 drivers
v0x133e158f0_0 .net "rs2_data_old", 31 0, L_0x133e26c70;  1 drivers
v0x133e159c0_0 .net "rs2_fwd_id", 1 0, v0x143ff9dc0_0;  alias, 1 drivers
v0x133e15a90_0 .net "store_type", 2 0, L_0x133e25eb0;  1 drivers
v0x133e15b20_0 .net "zero", 0 0, L_0x133e27350;  1 drivers
L_0x133e258c0 .cmp/ne 2, v0x143ff9c60_0, L_0x138078130;
L_0x133e25ab0 .cmp/ne 2, v0x143ff9dc0_0, L_0x138078178;
S_0x133e0d9e0 .scope module, "ID_ALU_Control" "ALUControl" 19 65, 20 3 0, S_0x133e0d470;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x133e0dc00_0 .net "R_Data1", 31 0, L_0x133e26eb0;  alias, 1 drivers
v0x133e0dcc0_0 .net "R_Data2", 31 0, L_0x133e270f0;  alias, 1 drivers
v0x133e0dd70_0 .var "alu_src1", 0 0;
v0x133e0de60_0 .var "alu_src2", 0 0;
v0x133e0df30_0 .var "alu_type", 3 0;
v0x133e0e040_0 .net "funct3", 2 0, L_0x133e26100;  1 drivers
v0x133e0e0d0_0 .net "funct7", 6 0, L_0x133e261a0;  1 drivers
v0x133e0e160_0 .net "imm", 31 0, v0x133e10d70_0;  alias, 1 drivers
v0x133e0e230_0 .net "instr", 31 0, L_0x133e25300;  alias, 1 drivers
v0x133e0e340_0 .net "opcode", 6 0, L_0x133e25f60;  1 drivers
E_0x143ffc320 .event edge, v0x133e0e340_0, v0x133e0e040_0, v0x133e0e0d0_0;
L_0x133e25f60 .part L_0x133e25300, 0, 7;
L_0x133e26100 .part L_0x133e25300, 12, 3;
L_0x133e261a0 .part L_0x133e25300, 25, 7;
S_0x133e0e430 .scope module, "ID_Control_Unit" "ControlUnit" 19 45, 21 3 0, S_0x133e0d470;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x133e25d50 .functor BUFZ 3, v0x133e0e960_0, C4<000>, C4<000>, C4<000>;
L_0x133e25dc0 .functor BUFZ 3, v0x133e0e960_0, C4<000>, C4<000>, C4<000>;
L_0x133e25eb0 .functor BUFZ 3, v0x133e0e960_0, C4<000>, C4<000>, C4<000>;
v0x133e0e810_0 .var "branch", 0 0;
v0x133e0e8b0_0 .net "branch_type", 2 0, L_0x133e25d50;  alias, 1 drivers
v0x133e0e960_0 .var "funct3", 2 0;
v0x133e0ea20_0 .net "instr", 31 0, L_0x133e25300;  alias, 1 drivers
v0x133e0eae0_0 .var "instr_funct3", 2 0;
v0x133e0ebc0_0 .var "jal", 0 0;
v0x133e0ec60_0 .var "jalr", 0 0;
v0x133e0ed00_0 .net "load_type", 2 0, L_0x133e25dc0;  alias, 1 drivers
v0x133e0edb0_0 .var "mem_read", 0 0;
v0x133e0eec0_0 .var "mem_write", 0 0;
v0x133e0ef90_0 .var "opcode", 6 0;
v0x133e0f020_0 .var "reg_src", 1 0;
v0x133e0f0f0_0 .var "reg_write_addr", 4 0;
v0x133e0f180_0 .var "reg_write_enable", 0 0;
v0x133e0f250_0 .var "rs1_read_addr", 4 0;
v0x133e0f2e0_0 .var "rs2_read_addr", 4 0;
v0x133e0f380_0 .net "store_type", 2 0, L_0x133e25eb0;  alias, 1 drivers
E_0x143ffc2e0 .event edge, v0x133e0e230_0, v0x133e0e960_0, v0x133e0ef90_0;
S_0x133e0f600 .scope module, "ID_ID_Control" "ID_Control" 19 87, 22 2 0, S_0x133e0d470;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 4 "alu_type";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /OUTPUT 32 "rs1_data_update";
    .port_info 9 /OUTPUT 32 "rs2_data_update";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 1 "less_than";
L_0x133e27630 .functor OR 1, L_0x133e274f0, L_0x133e27590, C4<0>, C4<0>;
L_0x138078400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x133e0f900_0 .net/2u *"_ivl_0", 1 0, L_0x138078400;  1 drivers
L_0x138078490 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x133e0f990_0 .net/2u *"_ivl_14", 2 0, L_0x138078490;  1 drivers
v0x133e0fa40_0 .net *"_ivl_16", 0 0, L_0x133e274f0;  1 drivers
L_0x1380784d8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x133e0faf0_0 .net/2u *"_ivl_18", 2 0, L_0x1380784d8;  1 drivers
v0x133e0fba0_0 .net *"_ivl_2", 0 0, L_0x133e26dd0;  1 drivers
v0x133e0fc80_0 .net *"_ivl_20", 0 0, L_0x133e27590;  1 drivers
v0x133e0fd20_0 .net *"_ivl_23", 0 0, L_0x133e27630;  1 drivers
v0x133e0fdc0_0 .net *"_ivl_24", 0 0, L_0x133e27720;  1 drivers
v0x133e0fe60_0 .net *"_ivl_26", 0 0, L_0x133e277c0;  1 drivers
L_0x138078448 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x133e0ff70_0 .net/2u *"_ivl_6", 1 0, L_0x138078448;  1 drivers
v0x133e10010_0 .net *"_ivl_8", 0 0, L_0x133e27050;  1 drivers
v0x133e100b0_0 .net "alu_type", 3 0, v0x133e0df30_0;  alias, 1 drivers
v0x133e10150_0 .net "branch", 0 0, v0x133e0e810_0;  alias, 1 drivers
v0x133e10200_0 .net "funct3", 2 0, v0x133e0eae0_0;  alias, 1 drivers
v0x133e10290_0 .net "less_than", 0 0, L_0x133e278b0;  alias, 1 drivers
v0x133e10320_0 .net "reg_write_data_mem", 31 0, L_0x133e2b710;  alias, 1 drivers
v0x133e10430_0 .net "rs1_data", 31 0, L_0x133e266e0;  alias, 1 drivers
v0x133e105c0_0 .net "rs1_data_update", 31 0, L_0x133e26eb0;  alias, 1 drivers
v0x133e10650_0 .net "rs1_fwd_id", 1 0, v0x143ff9c60_0;  alias, 1 drivers
v0x133e106e0_0 .net "rs2_data", 31 0, L_0x133e26c70;  alias, 1 drivers
v0x133e10770_0 .net "rs2_data_update", 31 0, L_0x133e270f0;  alias, 1 drivers
v0x133e10800_0 .net "rs2_fwd_id", 1 0, v0x143ff9dc0_0;  alias, 1 drivers
v0x133e10890_0 .net "zero", 0 0, L_0x133e27350;  alias, 1 drivers
L_0x133e26dd0 .cmp/eq 2, v0x143ff9c60_0, L_0x138078400;
L_0x133e26eb0 .functor MUXZ 32, L_0x133e266e0, L_0x133e2b710, L_0x133e26dd0, C4<>;
L_0x133e27050 .cmp/eq 2, v0x143ff9dc0_0, L_0x138078448;
L_0x133e270f0 .functor MUXZ 32, L_0x133e26c70, L_0x133e2b710, L_0x133e27050, C4<>;
L_0x133e27350 .cmp/eq 32, L_0x133e26eb0, L_0x133e270f0;
L_0x133e274f0 .cmp/eq 3, v0x133e0eae0_0, L_0x138078490;
L_0x133e27590 .cmp/eq 3, v0x133e0eae0_0, L_0x1380784d8;
L_0x133e27720 .cmp/gt 32, L_0x133e270f0, L_0x133e26eb0;
L_0x133e277c0 .cmp/gt.s 32, L_0x133e270f0, L_0x133e26eb0;
L_0x133e278b0 .functor MUXZ 1, L_0x133e277c0, L_0x133e27720, L_0x133e27630, C4<>;
S_0x133e10a40 .scope module, "ID_Imm_Gen" "ImmGen" 19 37, 23 3 0, S_0x133e0d470;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x133e10cb0_0 .var "funct3", 2 0;
v0x133e10d70_0 .var "imm", 31 0;
v0x133e10e10_0 .var "imm12", 11 0;
v0x133e10ea0_0 .var "imm20", 20 0;
v0x133e10f30_0 .var "immtemp", 31 0;
v0x133e11010_0 .net "instr", 31 0, L_0x133e25300;  alias, 1 drivers
v0x133e110f0_0 .var "opcode", 6 0;
E_0x133e10c40/0 .event edge, v0x133e0e230_0, v0x133e110f0_0, v0x133e10cb0_0, v0x133e10f30_0;
E_0x133e10c40/1 .event edge, v0x133e10e10_0, v0x133e10ea0_0;
E_0x133e10c40 .event/or E_0x133e10c40/0, E_0x133e10c40/1;
S_0x133e111b0 .scope module, "ID_PC_EX" "PC_EX" 19 98, 24 2 0, S_0x133e0d470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x133e115c0_0 .net "branch", 0 0, v0x133e0e810_0;  alias, 1 drivers
v0x133e11690_0 .net "branch_type", 2 0, L_0x133e25d50;  alias, 1 drivers
v0x133e11720_0 .net "imm", 31 0, v0x133e10d70_0;  alias, 1 drivers
v0x133e11830_0 .net "jal", 0 0, v0x133e0ebc0_0;  alias, 1 drivers
v0x133e118e0_0 .net "jalr", 0 0, v0x133e0ec60_0;  alias, 1 drivers
v0x133e11970_0 .net "less_than", 0 0, L_0x133e278b0;  alias, 1 drivers
v0x133e11a20_0 .var "new_pc", 31 0;
v0x133e11ab0_0 .var "new_pc_temp", 31 0;
v0x133e11b40_0 .net "pc", 31 0, L_0x133e25440;  alias, 1 drivers
v0x133e11c60_0 .net "pc_plus4", 31 0, L_0x133e255c0;  alias, 1 drivers
v0x133e11d40_0 .var "pc_src", 0 0;
v0x133e11dd0_0 .net "rs1_data", 31 0, L_0x133e26eb0;  alias, 1 drivers
v0x133e11ea0_0 .net "zero", 0 0, L_0x133e27350;  alias, 1 drivers
E_0x133e11530/0 .event edge, v0x133e0ebc0_0, v0x133e06830_0, v0x143fff0d0_0, v0x133e0ec60_0;
E_0x133e11530/1 .event edge, v0x133e0dc00_0, v0x133e0e810_0, v0x133e0e8b0_0, v0x133e10890_0;
E_0x133e11530/2 .event edge, v0x133e11ab0_0, v0x133e07120_0, v0x133e10290_0;
E_0x133e11530 .event/or E_0x133e11530/0, E_0x133e11530/1, E_0x133e11530/2;
S_0x133e12020 .scope module, "ID_RegFile" "RegFile" 19 76, 25 2 0, S_0x133e0d470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x133e12330_0 .net *"_ivl_0", 31 0, L_0x133e26240;  1 drivers
v0x133e123f0_0 .net *"_ivl_10", 6 0, L_0x133e26520;  1 drivers
L_0x138078250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133e12490_0 .net *"_ivl_13", 1 0, L_0x138078250;  1 drivers
L_0x138078298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e12520_0 .net/2u *"_ivl_14", 31 0, L_0x138078298;  1 drivers
v0x133e125b0_0 .net *"_ivl_18", 31 0, L_0x133e26800;  1 drivers
L_0x1380782e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e126a0_0 .net *"_ivl_21", 26 0, L_0x1380782e0;  1 drivers
L_0x138078328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e12750_0 .net/2u *"_ivl_22", 31 0, L_0x138078328;  1 drivers
v0x133e12800_0 .net *"_ivl_24", 0 0, L_0x133e26940;  1 drivers
v0x133e128a0_0 .net *"_ivl_26", 31 0, L_0x133e26a80;  1 drivers
v0x133e129b0_0 .net *"_ivl_28", 6 0, L_0x133e26b20;  1 drivers
L_0x1380781c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e12a60_0 .net *"_ivl_3", 26 0, L_0x1380781c0;  1 drivers
L_0x138078370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133e12b10_0 .net *"_ivl_31", 1 0, L_0x138078370;  1 drivers
L_0x1380783b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e12bc0_0 .net/2u *"_ivl_32", 31 0, L_0x1380783b8;  1 drivers
L_0x138078208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e12c70_0 .net/2u *"_ivl_4", 31 0, L_0x138078208;  1 drivers
v0x133e12d20_0 .net *"_ivl_6", 0 0, L_0x133e26360;  1 drivers
v0x133e12dc0_0 .net *"_ivl_8", 31 0, L_0x133e26480;  1 drivers
v0x133e12e70_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e13000_0 .var/i "i", 31 0;
v0x133e13090_0 .net "read_addr1", 4 0, v0x133e0f250_0;  alias, 1 drivers
v0x133e13140_0 .net "read_addr2", 4 0, v0x133e0f2e0_0;  alias, 1 drivers
v0x133e131d0_0 .net "read_data1", 31 0, L_0x133e266e0;  alias, 1 drivers
v0x133e13260_0 .net "read_data2", 31 0, L_0x133e26c70;  alias, 1 drivers
v0x133e132f0_0 .net "reg_write_addr", 4 0, L_0x133e320a0;  alias, 1 drivers
v0x133e13380_0 .net "reg_write_data", 31 0, v0x133e1fe10_0;  alias, 1 drivers
v0x133e13490_0 .net "reg_write_enable", 0 0, L_0x133e25bf0;  alias, 1 drivers
v0x133e13520 .array "register_file", 31 0, 31 0;
E_0x133e122e0 .event negedge, v0x143fa5a70_0;
L_0x133e26240 .concat [ 5 27 0 0], v0x133e0f250_0, L_0x1380781c0;
L_0x133e26360 .cmp/ne 32, L_0x133e26240, L_0x138078208;
L_0x133e26480 .array/port v0x133e13520, L_0x133e26520;
L_0x133e26520 .concat [ 5 2 0 0], v0x133e0f250_0, L_0x138078250;
L_0x133e266e0 .functor MUXZ 32, L_0x138078298, L_0x133e26480, L_0x133e26360, C4<>;
L_0x133e26800 .concat [ 5 27 0 0], v0x133e0f2e0_0, L_0x1380782e0;
L_0x133e26940 .cmp/ne 32, L_0x133e26800, L_0x138078328;
L_0x133e26a80 .array/port v0x133e13520, L_0x133e26b20;
L_0x133e26b20 .concat [ 5 2 0 0], v0x133e0f2e0_0, L_0x138078370;
L_0x133e26c70 .functor MUXZ 32, L_0x1380783b8, L_0x133e26a80, L_0x133e26940, C4<>;
S_0x133e15e50 .scope module, "if_id" "IF_ID" 7 65, 26 2 0, S_0x143f70950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x133e17c60_0 .net "bubble_id", 0 0, L_0x133e333a0;  alias, 1 drivers
v0x133e17d70_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e17e00_0 .net "instr_id", 31 0, L_0x133e25300;  alias, 1 drivers
v0x133e17e90_0 .net "instr_if", 31 0, L_0x133e33950;  alias, 1 drivers
v0x133e17f20_0 .net "pc_id", 31 0, L_0x133e25440;  alias, 1 drivers
v0x133e17ff0_0 .net "pc_if", 31 0, v0x133e19100_0;  alias, 1 drivers
v0x133e18080_0 .net "pc_plus4_id", 31 0, L_0x133e255c0;  alias, 1 drivers
v0x133e18110_0 .net "pc_plus4_if", 31 0, L_0x133e250a0;  alias, 1 drivers
v0x133e181c0_0 .net "stall_id", 0 0, L_0x133e332c0;  alias, 1 drivers
S_0x133e160f0 .scope module, "IF_ID_instr" "PipeDff" 26 8, 10 1 0, S_0x133e15e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x143ff8e50 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e25300 .functor BUFZ 32, v0x133e167a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133e16430_0 .net "bubble", 0 0, L_0x133e333a0;  alias, 1 drivers
v0x133e164e0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e16570_0 .net "data_in", 31 0, L_0x133e33950;  alias, 1 drivers
v0x133e16600_0 .net "data_out", 31 0, L_0x133e25300;  alias, 1 drivers
v0x133e16710_0 .net "data_out_wire", 31 0, v0x133e167a0_0;  1 drivers
v0x133e167a0_0 .var "data_reg", 31 0;
L_0x138078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e16830_0 .net "default_val", 31 0, L_0x138078058;  1 drivers
v0x133e168c0_0 .net "stall", 0 0, L_0x133e332c0;  alias, 1 drivers
S_0x133e169d0 .scope module, "IF_ID_pc" "PipeDff" 26 9, 10 1 0, S_0x133e15e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133e16ba0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e25440 .functor BUFZ 32, v0x133e170f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133e16d60_0 .net "bubble", 0 0, L_0x133e333a0;  alias, 1 drivers
v0x133e16e30_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e16ec0_0 .net "data_in", 31 0, v0x133e19100_0;  alias, 1 drivers
v0x133e16f50_0 .net "data_out", 31 0, L_0x133e25440;  alias, 1 drivers
v0x133e17060_0 .net "data_out_wire", 31 0, v0x133e170f0_0;  1 drivers
v0x133e170f0_0 .var "data_reg", 31 0;
L_0x1380780a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e17180_0 .net "default_val", 31 0, L_0x1380780a0;  1 drivers
v0x133e17210_0 .net "stall", 0 0, L_0x133e332c0;  alias, 1 drivers
S_0x133e17340 .scope module, "IF_ID_pc_plus4" "PipeDff" 26 10, 10 1 0, S_0x133e15e50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133e17500 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e255c0 .functor BUFZ 32, v0x133e17a10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133e176c0_0 .net "bubble", 0 0, L_0x133e333a0;  alias, 1 drivers
v0x133e17750_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e177e0_0 .net "data_in", 31 0, L_0x133e250a0;  alias, 1 drivers
v0x133e17870_0 .net "data_out", 31 0, L_0x133e255c0;  alias, 1 drivers
v0x133e17980_0 .net "data_out_wire", 31 0, v0x133e17a10_0;  1 drivers
v0x133e17a10_0 .var "data_reg", 31 0;
L_0x1380780e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e17aa0_0 .net "default_val", 31 0, L_0x1380780e8;  1 drivers
v0x133e17b40_0 .net "stall", 0 0, L_0x133e332c0;  alias, 1 drivers
S_0x133e183e0 .scope module, "if_module" "IF_MODULE" 7 42, 27 5 0, S_0x143f70950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x133e250a0 .functor BUFZ 32, v0x133e18b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133e194c0_0 .net "bubble_if", 0 0, L_0x138079b10;  alias, 1 drivers
v0x133e19560_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e19600_0 .net "new_pc", 31 0, v0x133e11a20_0;  alias, 1 drivers
v0x133e19690_0 .net "pc", 31 0, v0x133e19100_0;  alias, 1 drivers
L_0x138078010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x133e197a0_0 .net "pc_incre", 31 0, L_0x138078010;  1 drivers
v0x133e19840_0 .net "pc_plus4", 31 0, L_0x133e250a0;  alias, 1 drivers
v0x133e19910_0 .net "pc_plus4_inn", 31 0, v0x133e18b40_0;  1 drivers
v0x133e199f0_0 .net "pc_src", 0 0, v0x133e11d40_0;  alias, 1 drivers
v0x133e19b00_0 .net "rst", 0 0, v0x133e25010_0;  alias, 1 drivers
v0x133e19c90_0 .net "stall_if", 0 0, L_0x133e33170;  alias, 1 drivers
S_0x133e18610 .scope module, "IF_ADD" "Adder" 27 27, 28 1 0, S_0x133e183e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x133e187e0 .param/l "WIDTH" 0 28 1, +C4<00000000000000000000000000100000>;
v0x133e189c0_0 .net "op_num1", 31 0, v0x133e19100_0;  alias, 1 drivers
v0x133e18ab0_0 .net "op_num2", 31 0, L_0x138078010;  alias, 1 drivers
v0x133e18b40_0 .var "res", 31 0;
E_0x133e18970 .event edge, v0x133e16ec0_0, v0x133e18ab0_0;
S_0x133e18bd0 .scope module, "IF_PC" "PC" 27 17, 29 1 0, S_0x133e183e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x133e18ed0_0 .net "bubble_if", 0 0, L_0x138079b10;  alias, 1 drivers
v0x133e18f80_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e19010_0 .net "new_pc", 31 0, v0x133e11a20_0;  alias, 1 drivers
v0x133e19100_0 .var "pc", 31 0;
v0x133e19190_0 .net "pc_plus4", 31 0, v0x133e18b40_0;  alias, 1 drivers
v0x133e19260_0 .net "pc_src", 0 0, v0x133e11d40_0;  alias, 1 drivers
v0x133e192f0_0 .net "rst", 0 0, v0x133e25010_0;  alias, 1 drivers
v0x133e19380_0 .net "stall_if", 0 0, L_0x133e33170;  alias, 1 drivers
E_0x133e18ea0 .event posedge, v0x143f3f6a0_0, v0x143fa5a70_0;
S_0x133e19d20 .scope module, "mem_module" "MEM_MODULE" 7 200, 30 2 0, S_0x143f70950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x133e19fa0_0 .net "load_type", 2 0, L_0x133e2b050;  alias, 1 drivers
v0x133e1a060_0 .var "mem2reg_data", 31 0;
v0x133e1a100_0 .net "mem_read", 0 0, L_0x133e2aa00;  alias, 1 drivers
v0x133e1a210_0 .net "mem_read_data", 31 0, v0x143fecca0_0;  alias, 1 drivers
v0x133e1a2c0_0 .var "temp", 31 0;
E_0x133e19f40 .event edge, v0x143fecd50_0, v0x133e19fa0_0, v0x143fecca0_0, v0x133e1a2c0_0;
S_0x133e1a390 .scope module, "mem_wb" "MEM_WB" 7 234, 31 2 0, S_0x143f70950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x133e1e760_0 .net "alu_result_mem", 31 0, L_0x133e2a140;  alias, 1 drivers
v0x133e1e7f0_0 .net "alu_result_wb", 31 0, L_0x133e31bc0;  alias, 1 drivers
v0x133e1e890_0 .net "bubble_wb", 0 0, L_0x138079ba0;  alias, 1 drivers
v0x133e1ea40_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e1ead0_0 .net "imm_mem", 31 0, L_0x133e2a400;  alias, 1 drivers
v0x133e1eba0_0 .net "imm_wb", 31 0, L_0x133e31d60;  alias, 1 drivers
v0x133e1ec30_0 .net "mem2reg_data_mem", 31 0, v0x133e1a060_0;  alias, 1 drivers
v0x133e1ecc0_0 .net "mem2reg_data_wb", 31 0, L_0x133e31a20;  alias, 1 drivers
v0x133e1ed50_0 .net "nxpc_wb", 31 0, o0x13804c640;  alias, 0 drivers
v0x133e1ee60_0 .net "pc_plus4_mem", 31 0, L_0x133e2a2a0;  alias, 1 drivers
v0x133e1eef0_0 .net "pc_plus4_wb", 31 0, L_0x133e31f00;  alias, 1 drivers
v0x133e1efa0_0 .net "rd_mem", 4 0, L_0x133e2acc0;  alias, 1 drivers
v0x133e1f030_0 .net "rd_wb", 4 0, L_0x133e320a0;  alias, 1 drivers
v0x133e1f140_0 .net "reg_src_mem", 1 0, L_0x133e2aeb0;  alias, 1 drivers
v0x133e1f1d0_0 .net "reg_src_wb", 1 0, L_0x133e31880;  alias, 1 drivers
v0x133e1f260_0 .net "reg_write_mem", 0 0, L_0x133e2a8a0;  alias, 1 drivers
v0x133e1f2f0_0 .net "reg_write_wb", 0 0, L_0x133e32200;  alias, 1 drivers
v0x133e1f480_0 .net "stall_wb", 0 0, L_0x133e33480;  alias, 1 drivers
S_0x133e1a790 .scope module, "MEM_WB_alu_result" "PipeDff" 31 20, 10 1 0, S_0x133e1a390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133e1a960 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e31bc0 .functor BUFZ 32, v0x133e1ae60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133e1ab20_0 .net "bubble", 0 0, L_0x138079ba0;  alias, 1 drivers
v0x133e1abe0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e1ac70_0 .net "data_in", 31 0, L_0x133e2a140;  alias, 1 drivers
v0x133e1ad00_0 .net "data_out", 31 0, L_0x133e31bc0;  alias, 1 drivers
v0x133e1ad90_0 .net "data_out_wire", 31 0, v0x133e1ae60_0;  1 drivers
v0x133e1ae60_0 .var "data_reg", 31 0;
L_0x1380799a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e1af00_0 .net "default_val", 31 0, L_0x1380799a8;  1 drivers
v0x133e1afb0_0 .net "stall", 0 0, L_0x133e33480;  alias, 1 drivers
S_0x133e1b0c0 .scope module, "MEM_WB_imm" "PipeDff" 31 21, 10 1 0, S_0x133e1a390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133e1b290 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e31d60 .functor BUFZ 32, v0x133e1b7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133e1b450_0 .net "bubble", 0 0, L_0x138079ba0;  alias, 1 drivers
v0x133e1b520_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e1b5b0_0 .net "data_in", 31 0, L_0x133e2a400;  alias, 1 drivers
v0x133e1b640_0 .net "data_out", 31 0, L_0x133e31d60;  alias, 1 drivers
v0x133e1b6d0_0 .net "data_out_wire", 31 0, v0x133e1b7a0_0;  1 drivers
v0x133e1b7a0_0 .var "data_reg", 31 0;
L_0x1380799f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e1b830_0 .net "default_val", 31 0, L_0x1380799f0;  1 drivers
v0x133e1b8d0_0 .net "stall", 0 0, L_0x133e33480;  alias, 1 drivers
S_0x133e1ba10 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 31 19, 10 1 0, S_0x133e1a390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133e1bbd0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e31a20 .functor BUFZ 32, v0x133e1c080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133e1bd90_0 .net "bubble", 0 0, L_0x138079ba0;  alias, 1 drivers
v0x133e1be20_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e1beb0_0 .net "data_in", 31 0, v0x133e1a060_0;  alias, 1 drivers
v0x133e1bf40_0 .net "data_out", 31 0, L_0x133e31a20;  alias, 1 drivers
v0x133e1bfd0_0 .net "data_out_wire", 31 0, v0x133e1c080_0;  1 drivers
v0x133e1c080_0 .var "data_reg", 31 0;
L_0x138079960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e1c130_0 .net "default_val", 31 0, L_0x138079960;  1 drivers
v0x133e1c1e0_0 .net "stall", 0 0, L_0x133e33480;  alias, 1 drivers
S_0x133e1c300 .scope module, "MEM_WB_pc_plus4" "PipeDff" 31 22, 10 1 0, S_0x133e1a390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133e1c4c0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x133e31f00 .functor BUFZ 32, v0x133e1c9c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133e1c650_0 .net "bubble", 0 0, L_0x138079ba0;  alias, 1 drivers
v0x133e1c6f0_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e1c790_0 .net "data_in", 31 0, L_0x133e2a2a0;  alias, 1 drivers
v0x133e1c860_0 .net "data_out", 31 0, L_0x133e31f00;  alias, 1 drivers
v0x133e1c8f0_0 .net "data_out_wire", 31 0, v0x133e1c9c0_0;  1 drivers
v0x133e1c9c0_0 .var "data_reg", 31 0;
L_0x138079a38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133e1ca60_0 .net "default_val", 31 0, L_0x138079a38;  1 drivers
v0x133e1cb10_0 .net "stall", 0 0, L_0x133e33480;  alias, 1 drivers
S_0x133e1cc90 .scope module, "MEM_WB_rd" "PipeDff" 31 24, 10 1 0, S_0x133e1a390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x133e1ce50 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x133e320a0 .functor BUFZ 5, v0x133e1d2d0_0, C4<00000>, C4<00000>, C4<00000>;
v0x133e1cfe0_0 .net "bubble", 0 0, L_0x138079ba0;  alias, 1 drivers
v0x133e1d080_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e1d120_0 .net "data_in", 4 0, L_0x133e2acc0;  alias, 1 drivers
v0x133e1d1b0_0 .net "data_out", 4 0, L_0x133e320a0;  alias, 1 drivers
v0x133e1d240_0 .net "data_out_wire", 4 0, v0x133e1d2d0_0;  1 drivers
v0x133e1d2d0_0 .var "data_reg", 4 0;
L_0x138079a80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x133e1d380_0 .net "default_val", 4 0, L_0x138079a80;  1 drivers
v0x133e1d430_0 .net "stall", 0 0, L_0x133e33480;  alias, 1 drivers
S_0x133e1d550 .scope module, "MEM_WB_reg_src" "PipeDff" 31 17, 10 1 0, S_0x133e1a390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x133e1d710 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x133e31880 .functor BUFZ 2, v0x133e1dbd0_0, C4<00>, C4<00>, C4<00>;
v0x133e1d8a0_0 .net "bubble", 0 0, L_0x138079ba0;  alias, 1 drivers
v0x133e1d940_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e1d9e0_0 .net "data_in", 1 0, L_0x133e2aeb0;  alias, 1 drivers
v0x133e1da70_0 .net "data_out", 1 0, L_0x133e31880;  alias, 1 drivers
v0x133e1db00_0 .net "data_out_wire", 1 0, v0x133e1dbd0_0;  1 drivers
v0x133e1dbd0_0 .var "data_reg", 1 0;
L_0x138079918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133e1dc70_0 .net "default_val", 1 0, L_0x138079918;  1 drivers
v0x133e1dd20_0 .net "stall", 0 0, L_0x133e33480;  alias, 1 drivers
S_0x133e1de40 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 31 25, 10 1 0, S_0x133e1a390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x133e1e000 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x133e32200 .functor BUFZ 1, v0x133e1e500_0, C4<0>, C4<0>, C4<0>;
v0x133e1e190_0 .net "bubble", 0 0, L_0x138079ba0;  alias, 1 drivers
v0x133e1e230_0 .net "clk", 0 0, v0x133e24ef0_0;  alias, 1 drivers
v0x133e1e2d0_0 .net "data_in", 0 0, L_0x133e2a8a0;  alias, 1 drivers
v0x133e1e3e0_0 .net "data_out", 0 0, L_0x133e32200;  alias, 1 drivers
v0x133e1e470_0 .net "data_out_wire", 0 0, v0x133e1e500_0;  1 drivers
v0x133e1e500_0 .var "data_reg", 0 0;
L_0x138079ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133e1e590_0 .net "default_val", 0 0, L_0x138079ac8;  1 drivers
v0x133e1e640_0 .net "stall", 0 0, L_0x133e33480;  alias, 1 drivers
S_0x133e1f6f0 .scope module, "wb_module" "WB_MODULE" 7 252, 32 2 0, S_0x143f70950;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x133e1a550_0 .net "alu_result", 31 0, L_0x133e31bc0;  alias, 1 drivers
v0x133e1f9f0_0 .net "imm", 31 0, L_0x133e31d60;  alias, 1 drivers
v0x133e1fad0_0 .net "mem2reg_data", 31 0, L_0x133e31a20;  alias, 1 drivers
v0x133e1fba0_0 .net "nxpc", 31 0, o0x13804c640;  alias, 0 drivers
v0x133e1fc30_0 .net "pc_plus4", 31 0, L_0x133e31f00;  alias, 1 drivers
v0x133e1fd40_0 .net "reg_src", 1 0, L_0x133e31880;  alias, 1 drivers
v0x133e1fe10_0 .var "reg_write_data", 31 0;
E_0x133e1cbf0/0 .event edge, v0x133e1da70_0, v0x133e1ad00_0, v0x133e1bf40_0, v0x133e1b640_0;
E_0x133e1cbf0/1 .event edge, v0x133e1c860_0;
E_0x133e1cbf0 .event/or E_0x133e1cbf0/0, E_0x133e1cbf0/1;
    .scope S_0x133e18bd0;
T_0 ;
    %wait E_0x133e18ea0;
    %load/vec4 v0x133e192f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x133e18ed0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x133e19100_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x133e19380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x133e19100_0;
    %assign/vec4 v0x133e19100_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x133e19260_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x133e19010_0;
    %assign/vec4 v0x133e19100_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x133e19190_0;
    %assign/vec4 v0x133e19100_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x133e18610;
T_1 ;
    %wait E_0x133e18970;
    %load/vec4 v0x133e189c0_0;
    %load/vec4 v0x133e18ab0_0;
    %add;
    %store/vec4 v0x133e18b40_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x133e160f0;
T_2 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e168c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x133e16710_0;
    %assign/vec4 v0x133e167a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x133e16430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x133e16830_0;
    %assign/vec4 v0x133e167a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x133e16570_0;
    %assign/vec4 v0x133e167a0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x133e169d0;
T_3 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e17210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x133e17060_0;
    %assign/vec4 v0x133e170f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x133e16d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x133e17180_0;
    %assign/vec4 v0x133e170f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x133e16ec0_0;
    %assign/vec4 v0x133e170f0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x133e17340;
T_4 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e17b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x133e17980_0;
    %assign/vec4 v0x133e17a10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x133e176c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x133e17aa0_0;
    %assign/vec4 v0x133e17a10_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x133e177e0_0;
    %assign/vec4 v0x133e17a10_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x133e10a40;
T_5 ;
    %wait E_0x133e10c40;
    %load/vec4 v0x133e11010_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x133e10cb0_0, 0, 3;
    %load/vec4 v0x133e11010_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x133e110f0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133e10f30_0, 0, 32;
    %load/vec4 v0x133e110f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133e10d70_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133e10d70_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x133e10cb0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x133e10cb0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x133e11010_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10f30_0, 4, 12;
    %load/vec4 v0x133e10f30_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x133e10d70_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x133e11010_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10f30_0, 4, 5;
    %load/vec4 v0x133e10f30_0;
    %store/vec4 v0x133e10d70_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x133e11010_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10f30_0, 4, 7;
    %load/vec4 v0x133e11010_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10f30_0, 4, 5;
    %load/vec4 v0x133e10f30_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x133e10d70_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x133e11010_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10f30_0, 4, 12;
    %load/vec4 v0x133e10f30_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x133e10d70_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x133e11010_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10e10_0, 4, 1;
    %load/vec4 v0x133e11010_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10e10_0, 4, 6;
    %load/vec4 v0x133e11010_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10e10_0, 4, 1;
    %load/vec4 v0x133e11010_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10e10_0, 4, 4;
    %load/vec4 v0x133e10e10_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10f30_0, 4, 12;
    %load/vec4 v0x133e10f30_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x133e10d70_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x133e11010_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10f30_0, 4, 20;
    %load/vec4 v0x133e10f30_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x133e10d70_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x133e11010_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10f30_0, 4, 20;
    %load/vec4 v0x133e10f30_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x133e10d70_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x133e11010_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10ea0_0, 4, 1;
    %load/vec4 v0x133e11010_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10ea0_0, 4, 8;
    %load/vec4 v0x133e11010_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10ea0_0, 4, 1;
    %load/vec4 v0x133e11010_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10ea0_0, 4, 10;
    %load/vec4 v0x133e10ea0_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10f30_0, 4, 20;
    %load/vec4 v0x133e10f30_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x133e10d70_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x133e11010_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e10f30_0, 4, 12;
    %load/vec4 v0x133e10f30_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x133e10d70_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x133e0e430;
T_6 ;
    %wait E_0x143ffc2e0;
    %load/vec4 v0x133e0ea20_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x133e0ef90_0, 0, 7;
    %load/vec4 v0x133e0ea20_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x133e0e960_0, 0, 3;
    %load/vec4 v0x133e0ea20_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x133e0f250_0, 0, 5;
    %load/vec4 v0x133e0ea20_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x133e0f2e0_0, 0, 5;
    %load/vec4 v0x133e0ea20_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x133e0f0f0_0, 0, 5;
    %load/vec4 v0x133e0e960_0;
    %store/vec4 v0x133e0eae0_0, 0, 3;
    %load/vec4 v0x133e0ef90_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0e810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0eec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0f180_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x133e0f020_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0e810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0eec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0f180_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x133e0f020_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0e810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0eec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0f180_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x133e0f020_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0e810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0edb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0eec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0f180_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x133e0f020_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0e810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ec60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0eec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0f180_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x133e0f020_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0e810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0eec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0f180_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x133e0f020_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0e810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0eec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0f180_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x133e0f020_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0e810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0eec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0f180_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x133e0f020_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0e810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0ebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0eec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0f180_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x133e0f020_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0e810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0ebc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0eec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0f180_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x133e0f020_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x133e0d9e0;
T_7 ;
    %wait E_0x143ffc320;
    %load/vec4 v0x133e0e340_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0de60_0, 0, 1;
    %load/vec4 v0x133e0e040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x133e0e0d0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x133e0e0d0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0dd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0de60_0, 0, 1;
    %load/vec4 v0x133e0e040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x133e0e0d0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0dd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0de60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0dd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0de60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0de60_0, 0, 1;
    %load/vec4 v0x133e0e040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.43;
T_7.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.43;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.43;
T_7.38 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.43;
T_7.39 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.43;
T_7.40 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.43;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.43;
T_7.43 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0dd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0de60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0dd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0de60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0dd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0de60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e0dd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e0de60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x133e0df30_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x133e12020;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x133e13000_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x133e13000_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x133e13000_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x133e13520, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x133e13000_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x133e13000_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x133e12020;
T_9 ;
    %wait E_0x133e122e0;
    %load/vec4 v0x133e13490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x133e13380_0;
    %load/vec4 v0x133e132f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133e13520, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x133e111b0;
T_10 ;
    %wait E_0x133e11530;
    %load/vec4 v0x133e11830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x133e11b40_0;
    %load/vec4 v0x133e11720_0;
    %add;
    %store/vec4 v0x133e11a20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e11d40_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x133e118e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x133e11dd0_0;
    %load/vec4 v0x133e11720_0;
    %add;
    %store/vec4 v0x133e11a20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e11d40_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x133e115c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x133e11b40_0;
    %load/vec4 v0x133e11720_0;
    %add;
    %store/vec4 v0x133e11ab0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e11d40_0, 0, 1;
    %load/vec4 v0x133e11690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %load/vec4 v0x133e11c60_0;
    %store/vec4 v0x133e11a20_0, 0, 32;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x133e11ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x133e11ab0_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v0x133e11c60_0;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x133e11a20_0, 0, 32;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x133e11ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x133e11ab0_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0x133e11c60_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x133e11a20_0, 0, 32;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x133e11970_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x133e11ab0_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0x133e11c60_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x133e11a20_0, 0, 32;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x133e11970_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x133e11ab0_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0x133e11c60_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x133e11a20_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x133e11970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %load/vec4 v0x133e11ab0_0;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %load/vec4 v0x133e11c60_0;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x133e11a20_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x133e11970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %load/vec4 v0x133e11ab0_0;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %load/vec4 v0x133e11c60_0;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x133e11a20_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e11d40_0, 0, 1;
    %load/vec4 v0x133e11c60_0;
    %store/vec4 v0x133e11a20_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x133e063a0;
T_11 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e06b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x133e06950_0;
    %assign/vec4 v0x133e06a20_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x133e066f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x133e06ac0_0;
    %assign/vec4 v0x133e06a20_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x133e06830_0;
    %assign/vec4 v0x133e06a20_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x133e06c90;
T_12 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e07460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x133e07240_0;
    %assign/vec4 v0x133e07310_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x133e06fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x133e073b0_0;
    %assign/vec4 v0x133e07310_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x133e07120_0;
    %assign/vec4 v0x133e07310_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x143ffec40;
T_13 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143fff430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x143fff270_0;
    %assign/vec4 v0x143fff300_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x143ffef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x143fff390_0;
    %assign/vec4 v0x143fff300_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x143fff0d0_0;
    %assign/vec4 v0x143fff300_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x133e09b70;
T_14 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e0a330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x133e0a130_0;
    %assign/vec4 v0x133e0a1d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x133e09ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x133e0a280_0;
    %assign/vec4 v0x133e0a1d0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x133e0a010_0;
    %assign/vec4 v0x133e0a1d0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x133e0ab40;
T_15 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e0b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x133e0b0f0_0;
    %assign/vec4 v0x133e0b190_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x133e0ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x133e0b240_0;
    %assign/vec4 v0x133e0b190_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x133e0afd0_0;
    %assign/vec4 v0x133e0b190_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x133e07580;
T_16 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e07d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x133e07b30_0;
    %assign/vec4 v0x133e07bd0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x133e078d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x133e07c80_0;
    %assign/vec4 v0x133e07bd0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x133e07a10_0;
    %assign/vec4 v0x133e07bd0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x133e09010;
T_17 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e098e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x133e09720_0;
    %assign/vec4 v0x133e097b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x133e09360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x133e09840_0;
    %assign/vec4 v0x133e097b0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x133e09600_0;
    %assign/vec4 v0x133e097b0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x133e0a450;
T_18 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e0aa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x143ffd570_0;
    %assign/vec4 v0x133e0a8e0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x133e0a7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x133e0a970_0;
    %assign/vec4 v0x133e0a8e0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x143ffd450_0;
    %assign/vec4 v0x133e0a8e0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x143ffd9b0;
T_19 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143ffe190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x143ffdf70_0;
    %assign/vec4 v0x143ffe040_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x143ffdd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x143ffe0e0_0;
    %assign/vec4 v0x143ffe040_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x143ffde50_0;
    %assign/vec4 v0x143ffe040_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x143fff550;
T_20 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143fffd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x143fffb00_0;
    %assign/vec4 v0x143fffbd0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x143fff8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x143fffc70_0;
    %assign/vec4 v0x143fffbd0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x143fff9e0_0;
    %assign/vec4 v0x143fffbd0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x133e07e50;
T_21 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e08620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x133e08400_0;
    %assign/vec4 v0x133e084d0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x133e081a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x133e08570_0;
    %assign/vec4 v0x133e084d0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x133e082e0_0;
    %assign/vec4 v0x133e084d0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x133e05ab0;
T_22 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e06280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x133e06060_0;
    %assign/vec4 v0x133e06130_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x133e05e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x133e061d0_0;
    %assign/vec4 v0x133e06130_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x133e05f40_0;
    %assign/vec4 v0x133e06130_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x133e08740;
T_23 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e08ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x133e08cf0_0;
    %assign/vec4 v0x133e08d90_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x133e08a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x133e08e40_0;
    %assign/vec4 v0x133e08d90_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x133e08bd0_0;
    %assign/vec4 v0x133e08d90_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x133e047b0;
T_24 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e05000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x133e04e50_0;
    %assign/vec4 v0x133e04ee0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x133e04b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x133e04f70_0;
    %assign/vec4 v0x133e04ee0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x133e04d30_0;
    %assign/vec4 v0x133e04ee0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x143ffc6f0;
T_25 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143ffce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x143ffcc30_0;
    %assign/vec4 v0x143ffcd00_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x143ffc9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x143ffcda0_0;
    %assign/vec4 v0x143ffcd00_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x143ffcb10_0;
    %assign/vec4 v0x143ffcd00_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x143ffe2b0;
T_26 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143ffeac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x143ffe8a0_0;
    %assign/vec4 v0x143ffe970_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x143ffe600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x143ffea10_0;
    %assign/vec4 v0x143ffe970_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x143ffe740_0;
    %assign/vec4 v0x143ffe970_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x133e05200;
T_27 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e05990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x133e05790_0;
    %assign/vec4 v0x133e05830_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x133e05540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x133e058e0_0;
    %assign/vec4 v0x133e05830_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x133e05670_0;
    %assign/vec4 v0x133e05830_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x143ffcf60;
T_28 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143ffd890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x143ffd6e0_0;
    %assign/vec4 v0x143ffd770_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x143ffd2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x143ffd800_0;
    %assign/vec4 v0x143ffd770_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x143ff08d0_0;
    %assign/vec4 v0x143ffd770_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x143fffe40;
T_29 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e04690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x133e04470_0;
    %assign/vec4 v0x133e04540_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x133e04210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x133e045e0_0;
    %assign/vec4 v0x133e04540_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x133e04350_0;
    %assign/vec4 v0x133e04540_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x143ff5f00;
T_30 ;
    %wait E_0x143ff6140;
    %load/vec4 v0x143ff6470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x143ff6190_0;
    %store/vec4 v0x143ff63c0_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x143ff6190_0;
    %store/vec4 v0x143ff63c0_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x143ff6250_0;
    %store/vec4 v0x143ff63c0_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x143ff6300_0;
    %store/vec4 v0x143ff63c0_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x143ff65e0;
T_31 ;
    %wait E_0x143ff6820;
    %load/vec4 v0x143ff6b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x143ff6870_0;
    %store/vec4 v0x143ff6ab0_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x143ff6870_0;
    %store/vec4 v0x143ff6ab0_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x143ff6920_0;
    %store/vec4 v0x143ff6ab0_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x143ff69e0_0;
    %store/vec4 v0x143ff6ab0_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x143ff5410;
T_32 ;
    %wait E_0x143ff5640;
    %load/vec4 v0x143ff58e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143ff57f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143ff5a60_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x143ff5690_0;
    %load/vec4 v0x143ff5740_0;
    %add;
    %store/vec4 v0x143ff57f0_0, 0, 32;
    %load/vec4 v0x143ff57f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x143ff5a60_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x143ff5690_0;
    %ix/getv 4, v0x143ff5740_0;
    %shiftl 4;
    %store/vec4 v0x143ff57f0_0, 0, 32;
    %load/vec4 v0x143ff57f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x143ff5a60_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x143ff5690_0;
    %load/vec4 v0x143ff5740_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x143ff57f0_0, 0, 32;
    %load/vec4 v0x143ff57f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x143ff5a60_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x143ff5690_0;
    %load/vec4 v0x143ff5740_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x143ff57f0_0, 0, 32;
    %load/vec4 v0x143ff57f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x143ff5a60_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x143ff5690_0;
    %load/vec4 v0x143ff5740_0;
    %xor;
    %store/vec4 v0x143ff57f0_0, 0, 32;
    %load/vec4 v0x143ff57f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x143ff5a60_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x143ff5690_0;
    %ix/getv 4, v0x143ff5740_0;
    %shiftr 4;
    %store/vec4 v0x143ff57f0_0, 0, 32;
    %load/vec4 v0x143ff57f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x143ff5a60_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x143ff5690_0;
    %load/vec4 v0x143ff5740_0;
    %or;
    %store/vec4 v0x143ff57f0_0, 0, 32;
    %load/vec4 v0x143ff57f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x143ff5a60_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x143ff5690_0;
    %load/vec4 v0x143ff5740_0;
    %and;
    %store/vec4 v0x143ff57f0_0, 0, 32;
    %load/vec4 v0x143ff57f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x143ff5a60_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x143ff5690_0;
    %load/vec4 v0x143ff5740_0;
    %sub;
    %store/vec4 v0x143ff57f0_0, 0, 32;
    %load/vec4 v0x143ff57f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x143ff5a60_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x143ff5690_0;
    %ix/getv 4, v0x143ff5740_0;
    %shiftr/s 4;
    %store/vec4 v0x143ff57f0_0, 0, 32;
    %load/vec4 v0x143ff57f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x143ff5a60_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x143ff5690_0;
    %load/vec4 v0x143ff5740_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x143ff5990_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x143fee010;
T_33 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143fee7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x143fee5b0_0;
    %assign/vec4 v0x143fee680_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x143fee320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x143fee730_0;
    %assign/vec4 v0x143fee680_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x143fee470_0;
    %assign/vec4 v0x143fee680_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x143ff0e40;
T_34 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143ff15e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x143ff13d0_0;
    %assign/vec4 v0x143ff1480_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x143ff1170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x143ff1530_0;
    %assign/vec4 v0x143ff1480_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x143ff12b0_0;
    %assign/vec4 v0x143ff1480_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x143fee910;
T_35 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143fef0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x143feeef0_0;
    %assign/vec4 v0x143feef80_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x143feec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x143fef030_0;
    %assign/vec4 v0x143feef80_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x143feedd0_0;
    %assign/vec4 v0x143feef80_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x143ff3340;
T_36 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143ff3aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x143ff3890_0;
    %assign/vec4 v0x143ff3940_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x143ff3640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x143ff39f0_0;
    %assign/vec4 v0x143ff3940_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x143ff3770_0;
    %assign/vec4 v0x143ff3940_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x143ff0420;
T_37 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143ff0cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x143ff0af0_0;
    %assign/vec4 v0x143ff0b80_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x143ff07b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x143ff0c10_0;
    %assign/vec4 v0x143ff0b80_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x143ff09d0_0;
    %assign/vec4 v0x143ff0b80_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x143ff28c0;
T_38 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143ff3150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x143ff2fa0_0;
    %assign/vec4 v0x143ff3030_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x143ff2c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x143ff30c0_0;
    %assign/vec4 v0x143ff3030_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x143ff2e80_0;
    %assign/vec4 v0x143ff3030_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x143fefb40;
T_39 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143ff0300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x143ff00f0_0;
    %assign/vec4 v0x143ff01c0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x143fefe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x143ff0250_0;
    %assign/vec4 v0x143ff01c0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x143feffd0_0;
    %assign/vec4 v0x143ff01c0_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x143fef1f0;
T_40 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143fefa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x143fef810_0;
    %assign/vec4 v0x143fef8a0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x143fef590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x143fef950_0;
    %assign/vec4 v0x143fef8a0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x143fef6f0_0;
    %assign/vec4 v0x143fef8a0_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x143ff1700;
T_41 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143ff1ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x143ff1cb0_0;
    %assign/vec4 v0x143ff1d60_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x143ff1a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x143ff1e10_0;
    %assign/vec4 v0x143ff1d60_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x143ff1b90_0;
    %assign/vec4 v0x143ff1d60_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x143ff1fe0;
T_42 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143ff27a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x143ff2590_0;
    %assign/vec4 v0x143ff2640_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x143ff2330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x143ff26f0_0;
    %assign/vec4 v0x143ff2640_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x143ff2470_0;
    %assign/vec4 v0x143ff2640_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x133e19d20;
T_43 ;
    %wait E_0x133e19f40;
    %load/vec4 v0x133e1a100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133e1a060_0, 0, 32;
    %load/vec4 v0x133e19fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133e1a060_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x133e1a210_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e1a2c0_0, 4, 8;
    %load/vec4 v0x133e1a2c0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x133e1a060_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x133e1a210_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e1a2c0_0, 4, 8;
    %load/vec4 v0x133e1a2c0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x133e1a060_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x133e1a210_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e1a2c0_0, 4, 16;
    %load/vec4 v0x133e1a2c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x133e1a060_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x133e1a210_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133e1a2c0_0, 4, 16;
    %load/vec4 v0x133e1a2c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x133e1a060_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x133e1a210_0;
    %store/vec4 v0x133e1a060_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x143f5bb80;
T_44 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x143febc80_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x143fec560_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x143fec600_0, 0, 10;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x143fec200_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x143fec760_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143fecb50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143fed730_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x143f5bb80;
T_45 ;
    %wait E_0x143fe40f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143febef0_0, 0, 32;
T_45.0 ;
    %load/vec4 v0x143febef0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_45.1, 5;
    %load/vec4 v0x143febbf0_0;
    %load/vec4 v0x143febef0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x143febef0_0;
    %store/vec4 v0x143febc80_0, 0, 32;
T_45.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x143febef0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x143febef0_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x143f5bb80;
T_46 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143fed140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143fed0a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143fecca0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x143feb830_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143febd10_0, 0, 32;
T_46.2 ;
    %load/vec4 v0x143febd10_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x143febd10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143fed000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143febda0_0, 0, 32;
T_46.4 ;
    %load/vec4 v0x143febda0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x143febd10_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x143febda0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143fed540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x143febd10_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x143febda0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143feba40, 0, 4;
    %load/vec4 v0x143febda0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x143febda0_0, 0, 32;
    %jmp T_46.4;
T_46.5 ;
    %load/vec4 v0x143febd10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x143febd10_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143febe50_0, 0, 32;
T_46.6 ;
    %load/vec4 v0x143febe50_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x143febe50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143fec8c0, 0, 4;
    %load/vec4 v0x143febe50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x143febe50_0, 0, 32;
    %jmp T_46.6;
T_46.7 ;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x143feb830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.10, 6;
    %jmp T_46.11;
T_46.8 ;
    %load/vec4 v0x143febb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.12, 8;
    %load/vec4 v0x143fecd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.14, 8;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x143febc80_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x143feb410_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x143feb790, 4;
    %assign/vec4 v0x143fecca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143fed0a0_0, 0;
    %jmp T_46.15;
T_46.14 ;
    %load/vec4 v0x143fed7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.16, 8;
    %load/vec4 v0x143fed880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.20, 6;
    %load/vec4 v0x143fed680_0;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x143febc80_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x143feb410_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143feb790, 0, 4;
    %jmp T_46.22;
T_46.18 ;
    %load/vec4 v0x143fec050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_46.26, 6;
    %jmp T_46.27;
T_46.23 ;
    %load/vec4 v0x143fed680_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x143febc80_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x143feb410_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x143feb790, 4, 5;
    %jmp T_46.27;
T_46.24 ;
    %load/vec4 v0x143fed680_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x143febc80_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x143feb410_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x143feb790, 4, 5;
    %jmp T_46.27;
T_46.25 ;
    %load/vec4 v0x143fed680_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x143febc80_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x143feb410_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x143feb790, 4, 5;
    %jmp T_46.27;
T_46.26 ;
    %load/vec4 v0x143fed680_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x143febc80_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x143feb410_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143feb790, 0, 4;
    %jmp T_46.27;
T_46.27 ;
    %pop/vec4 1;
    %jmp T_46.22;
T_46.19 ;
    %load/vec4 v0x143fec050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.29, 6;
    %jmp T_46.30;
T_46.28 ;
    %load/vec4 v0x143fed680_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x143febc80_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x143feb410_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x143feb790, 4, 5;
    %jmp T_46.30;
T_46.29 ;
    %load/vec4 v0x143fed680_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x143febc80_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x143feb410_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143feb790, 0, 4;
    %jmp T_46.30;
T_46.30 ;
    %pop/vec4 1;
    %jmp T_46.22;
T_46.20 ;
    %load/vec4 v0x143fed680_0;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x143febc80_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x143feb410_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143feb790, 0, 4;
    %jmp T_46.22;
T_46.22 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x143febc80_0;
    %pad/s 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143feba40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143fed0a0_0, 0;
    %jmp T_46.17;
T_46.16 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143fecca0_0, 0;
T_46.17 ;
T_46.15 ;
    %jmp T_46.13;
T_46.12 ;
    %load/vec4 v0x143fed7e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x143fecd50_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_46.31, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143fed0a0_0, 0;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x143fed000, 4;
    %assign/vec4 v0x143fecea0_0, 0;
    %load/vec4 v0x143fed1f0_0;
    %assign/vec4 v0x143fecf50_0, 0;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x143fed000, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x143fed540, 4;
    %assign/vec4 v0x143fed5d0_0, 0;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x143fed000, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x143feba40, 4;
    %assign/vec4 v0x143febad0_0, 0;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x143fed000, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x143fed540, 4;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x143fed000, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x143feba40, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.33, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x143feb830_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x143fecea0_0, 4, 1;
    %pushi/vec4 0, 0, 14;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x143fed000, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x143fed340, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x143fed1f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %pad/u 13;
    %assign/vec4 v0x143fec760_0, 0;
    %fork t_1, S_0x143fe4120;
    %jmp t_0;
    .scope S_0x143fe4120;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143fe42f0_0, 0, 32;
T_46.35 ;
    %load/vec4 v0x143fe42f0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.36, 5;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x143fed1f0_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x143fed000, 5;
    %pad/u 36;
    %pad/u 39;
    %muli 8, 0, 39;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x143fe42f0_0;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x143feb790, 4;
    %ix/getv/s 3, v0x143fe42f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143fec8c0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x143fe42f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x143fe42f0_0, 0, 32;
    %jmp T_46.35;
T_46.36 ;
    %end;
    .scope S_0x143f5bb80;
t_0 %join;
    %jmp T_46.34;
T_46.33 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x143feb830_0, 0;
T_46.34 ;
    %load/vec4 v0x143fed3e0_0;
    %assign/vec4 v0x143fec600_0, 0;
    %load/vec4 v0x143fed1f0_0;
    %assign/vec4 v0x143fec560_0, 0;
    %load/vec4 v0x143feb6e0_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %pad/u 13;
    %store/vec4 v0x143fec200_0, 0, 13;
T_46.31 ;
T_46.13 ;
    %jmp T_46.11;
T_46.9 ;
    %load/vec4 v0x143fec6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.37, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x143feb830_0, 0;
T_46.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143fed0a0_0, 0;
    %jmp T_46.11;
T_46.10 ;
    %load/vec4 v0x143fec6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.39, 8;
    %fork t_3, S_0x143fe43b0;
    %jmp t_2;
    .scope S_0x143fe43b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143fe4580_0, 0, 32;
T_46.41 ;
    %load/vec4 v0x143fe4580_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.42, 5;
    %ix/getv/s 4, v0x143fe4580_0;
    %load/vec4a v0x143fec360, 4;
    %load/vec4 v0x143fec560_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x143fec560_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x143fed000, 4;
    %pad/u 36;
    %pad/u 39;
    %muli 8, 0, 39;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x143fe4580_0;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143feb790, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x143fe4580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x143fe4580_0, 0, 32;
    %jmp T_46.41;
T_46.42 ;
    %end;
    .scope S_0x143f5bb80;
t_2 %join;
    %load/vec4 v0x143fec600_0;
    %load/vec4 v0x143fec560_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x143fec560_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x143fed000, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143fed340, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x143fec560_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x143fec560_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x143fed000, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143fed540, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143fecb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x143fec560_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x143fec560_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x143fed000, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143feba40, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x143feb830_0, 0;
    %load/vec4 v0x143fec560_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x143fed000, 4;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_46.43, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x143fec560_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143fed000, 0, 4;
    %jmp T_46.44;
T_46.43 ;
    %load/vec4 v0x143fec560_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x143fed000, 4;
    %addi 1, 0, 32;
    %load/vec4 v0x143fec560_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143fed000, 0, 4;
T_46.44 ;
T_46.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143fed0a0_0, 0;
    %jmp T_46.11;
T_46.11 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x143f5bb80;
T_47 ;
    %vpi_func 8 414 "$fopen" 32, "cache_else1.txt", "w" {0 0 0};
    %store/vec4 v0x143fecbf0_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x143f5bb80;
T_48 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143feb970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143fed290_0, 0, 32;
T_48.2 ;
    %load/vec4 v0x143fed290_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143febfa0_0, 0, 32;
T_48.4 ;
    %load/vec4 v0x143febfa0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_48.5, 5;
    %load/vec4 v0x143fed290_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x143febfa0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x143fed540, 4;
    %load/vec4 v0x143fed290_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x143febfa0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x143feba40, 4;
    %load/vec4 v0x143fed290_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x143febfa0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x143fed340, 4;
    %vpi_call 8 428 "$fwrite", v0x143fecbf0_0, "%d %d %8h ", S<2,vec4,u1>, S<1,vec4,u1>, S<0,vec4,u10> {3 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143fec0e0_0, 0, 32;
T_48.6 ;
    %load/vec4 v0x143fec0e0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.7, 5;
    %load/vec4 v0x143fed290_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %load/vec4 v0x143febfa0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 44;
    %add;
    %pad/s 45;
    %load/vec4 v0x143fec0e0_0;
    %pad/s 45;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x143feb790, 4;
    %vpi_call 8 434 "$fwrite", v0x143fecbf0_0, "%8h ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x143fec0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x143fec0e0_0, 0, 32;
    %jmp T_48.6;
T_48.7 ;
    %vpi_call 8 436 "$fwrite", v0x143fecbf0_0, "\012" {0 0 0};
    %load/vec4 v0x143febfa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x143febfa0_0, 0, 32;
    %jmp T_48.4;
T_48.5 ;
    %vpi_call 8 438 "$fwrite", v0x143fecbf0_0, "\012" {0 0 0};
    %load/vec4 v0x143fed290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x143fed290_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x133e1d550;
T_49 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e1dd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x133e1db00_0;
    %assign/vec4 v0x133e1dbd0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x133e1d8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x133e1dc70_0;
    %assign/vec4 v0x133e1dbd0_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x133e1d9e0_0;
    %assign/vec4 v0x133e1dbd0_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x133e1ba10;
T_50 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e1c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x133e1bfd0_0;
    %assign/vec4 v0x133e1c080_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x133e1bd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x133e1c130_0;
    %assign/vec4 v0x133e1c080_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x133e1beb0_0;
    %assign/vec4 v0x133e1c080_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x133e1a790;
T_51 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e1afb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x133e1ad90_0;
    %assign/vec4 v0x133e1ae60_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x133e1ab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x133e1af00_0;
    %assign/vec4 v0x133e1ae60_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x133e1ac70_0;
    %assign/vec4 v0x133e1ae60_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x133e1b0c0;
T_52 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e1b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x133e1b6d0_0;
    %assign/vec4 v0x133e1b7a0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x133e1b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x133e1b830_0;
    %assign/vec4 v0x133e1b7a0_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x133e1b5b0_0;
    %assign/vec4 v0x133e1b7a0_0, 0;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x133e1c300;
T_53 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e1cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x133e1c8f0_0;
    %assign/vec4 v0x133e1c9c0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x133e1c650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x133e1ca60_0;
    %assign/vec4 v0x133e1c9c0_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x133e1c790_0;
    %assign/vec4 v0x133e1c9c0_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x133e1cc90;
T_54 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e1d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x133e1d240_0;
    %assign/vec4 v0x133e1d2d0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x133e1cfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x133e1d380_0;
    %assign/vec4 v0x133e1d2d0_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x133e1d120_0;
    %assign/vec4 v0x133e1d2d0_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x133e1de40;
T_55 ;
    %wait E_0x143f76320;
    %load/vec4 v0x133e1e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x133e1e470_0;
    %assign/vec4 v0x133e1e500_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x133e1e190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x133e1e590_0;
    %assign/vec4 v0x133e1e500_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x133e1e2d0_0;
    %assign/vec4 v0x133e1e500_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x133e1f6f0;
T_56 ;
    %wait E_0x133e1cbf0;
    %load/vec4 v0x133e1fd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133e1fe10_0, 0, 32;
    %jmp T_56.5;
T_56.0 ;
    %load/vec4 v0x133e1a550_0;
    %store/vec4 v0x133e1fe10_0, 0, 32;
    %jmp T_56.5;
T_56.1 ;
    %load/vec4 v0x133e1fad0_0;
    %store/vec4 v0x133e1fe10_0, 0, 32;
    %jmp T_56.5;
T_56.2 ;
    %load/vec4 v0x133e1f9f0_0;
    %store/vec4 v0x133e1fe10_0, 0, 32;
    %jmp T_56.5;
T_56.3 ;
    %load/vec4 v0x133e1fc30_0;
    %store/vec4 v0x133e1fe10_0, 0, 32;
    %jmp T_56.5;
T_56.5 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x143ff95d0;
T_57 ;
    %wait E_0x143ff98c0;
    %load/vec4 v0x143ff9b90_0;
    %load/vec4 v0x143ff9920_0;
    %and;
    %load/vec4 v0x143ff9af0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x143ff9af0_0;
    %load/vec4 v0x143ff9d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x143ff9c60_0, 0, 2;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x143ff9b90_0;
    %load/vec4 v0x143ff9a60_0;
    %and;
    %load/vec4 v0x143ff9af0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x143ff9af0_0;
    %load/vec4 v0x143ff9d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x143ff9c60_0, 0, 2;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x143ff9c60_0, 0, 2;
T_57.3 ;
T_57.1 ;
    %load/vec4 v0x143ff9b90_0;
    %load/vec4 v0x143ff9920_0;
    %and;
    %load/vec4 v0x143ff9af0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x143ff9af0_0;
    %load/vec4 v0x143ff9e70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x143ff9dc0_0, 0, 2;
    %jmp T_57.5;
T_57.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x143ff9dc0_0, 0, 2;
T_57.5 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x143ff8c90;
T_58 ;
    %wait E_0x143ff8f50;
    %load/vec4 v0x143ff9140_0;
    %load/vec4 v0x143ff8fc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x143ff8fc0_0;
    %load/vec4 v0x143ff9260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x143ff9330_0, 0, 2;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x143ff91d0_0;
    %load/vec4 v0x143ff8fc0_0;
    %load/vec4 v0x143ff9260_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x143ff90b0_0;
    %load/vec4 v0x143ff9260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x143ff9330_0, 0, 2;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x143ff9330_0, 0, 2;
T_58.3 ;
T_58.1 ;
    %load/vec4 v0x143ff9140_0;
    %load/vec4 v0x143ff8fc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x143ff8fc0_0;
    %load/vec4 v0x143ff93c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x143ff9470_0, 0, 2;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x143ff91d0_0;
    %load/vec4 v0x143ff8fc0_0;
    %load/vec4 v0x143ff93c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x143ff90b0_0;
    %load/vec4 v0x143ff93c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x143ff9470_0, 0, 2;
    %jmp T_58.7;
T_58.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x143ff9470_0, 0, 2;
T_58.7 ;
T_58.5 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x143fe3b40;
T_59 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x143fa5bb0_0, 0, 32;
T_59.0 ;
    %load/vec4 v0x143fa5bb0_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_59.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x143fa5bb0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x143fa5c60, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x143fa5bb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x143fa5bb0_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %vpi_call 4 37 "$readmemh", "test_codes/4_naive_test/inst_data.hex", v0x143fa5c60 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x143f7be80;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143f4b750_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x143f7be80;
T_61 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x143f4b550_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x143f4b550_0;
    %pad/s 48;
    %cmpi/s 65536, 0, 48;
    %flag_or 5, 4;
    %jmp/0xz T_61.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x143f4b550_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x143f4b600, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x143f4b550_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x143f4b550_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %vpi_call 6 73 "$readmemh", "test_codes/4_naive_test/mem_data.hex", v0x143f4b600 {0 0 0};
    %vpi_func 6 74 "$fopen" 32, "mem_else1.txt", "w" {0 0 0};
    %store/vec4 v0x143f4b6a0_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0x143f7be80;
T_62 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143f45ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143f4b550_0, 0, 32;
T_62.2 ;
    %load/vec4 v0x143f4b550_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_62.3, 5;
    %vpi_call 6 127 "$fwrite", v0x143f4b6a0_0, "%8h\012", &A<v0x143f4b600, v0x143f4b550_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x143f4b550_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x143f4b550_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x143f7be80;
T_63 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143f81130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x143f45970_0;
    %load/vec4 v0x143f790c0_0;
    %parti/s 16, 2, 3;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143f4b600, 0, 4;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x143fbfee0;
T_64 ;
    %wait E_0x143f76320;
    %load/vec4 v0x143f3f6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x143f179b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143f23190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143fbca30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143f3f510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143fbc7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143f17920_0, 0, 32;
T_64.2 ;
    %load/vec4 v0x143f17920_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x143f17920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143f232b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x143f17920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143fbc870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x143f17920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143fbc900, 0, 4;
    %load/vec4 v0x143f17920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x143f17920_0, 0, 32;
    %jmp T_64.2;
T_64.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143f07380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143f071e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143f07410_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x143f179b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %jmp T_64.7;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143f07380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143f3f510_0, 0;
    %load/vec4 v0x143f81330_0;
    %assign/vec4 v0x143fbc7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143f23190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143fbca30_0, 0;
    %load/vec4 v0x143f3f480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x143f179b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143f17920_0, 0, 32;
T_64.10 ;
    %load/vec4 v0x143f17920_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.11, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x143f17920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143fbc870, 0, 4;
    %load/vec4 v0x143f17920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x143f17920_0, 0, 32;
    %jmp T_64.10;
T_64.11 ;
    %jmp T_64.9;
T_64.8 ;
    %load/vec4 v0x143fddf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.12, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x143f179b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143f17920_0, 0, 32;
T_64.14 ;
    %load/vec4 v0x143f17920_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.15, 5;
    %ix/getv/s 4, v0x143f17920_0;
    %load/vec4a v0x143fdde00, 4;
    %ix/getv/s 3, v0x143f17920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143fbc900, 0, 4;
    %load/vec4 v0x143f17920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x143f17920_0, 0, 32;
    %jmp T_64.14;
T_64.15 ;
T_64.12 ;
T_64.9 ;
    %jmp T_64.7;
T_64.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143f23190_0, 0;
    %load/vec4 v0x143fbca30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x143fbca30_0, 0;
    %load/vec4 v0x143fbca30_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.16, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143f3f510_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x143fbca30_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x143fbca30_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143f07380_0, 0;
    %load/vec4 v0x143fde000_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x143fbc7e0_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x143fde000_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x143fddd70_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x143f071e0_0, 0;
    %load/vec4 v0x143fddd70_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x143fbc900, 4;
    %assign/vec4 v0x143f07410_0, 0;
    %jmp T_64.19;
T_64.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143f07380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143f071e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143f07410_0, 0;
T_64.19 ;
    %jmp T_64.17;
T_64.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143f07380_0, 0;
    %load/vec4 v0x143fbca30_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143f3f510_0, 0;
    %jmp T_64.21;
T_64.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143f3f510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x143f179b0_0, 0;
T_64.21 ;
T_64.17 ;
    %jmp T_64.7;
T_64.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143f07380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143fbca30_0, 0;
    %load/vec4 v0x143f23190_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x143f23190_0, 0;
    %load/vec4 v0x143f23190_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.22, 5;
    %load/vec4 v0x143f23190_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_or 5, 4;
    %jmp/0xz  T_64.24, 5;
    %load/vec4 v0x143fde000_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x143fbc7e0_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x143fde000_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x143f23220_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x143f071e0_0, 0;
T_64.24 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x143f23190_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x143f23190_0;
    %pad/u 35;
    %cmpi/u 9, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.26, 8;
    %load/vec4 v0x143f07270_0;
    %load/vec4 v0x143f23190_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143fbc870, 0, 4;
T_64.26 ;
    %jmp T_64.23;
T_64.22 ;
    %load/vec4 v0x143f23190_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.28, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143f17920_0, 0, 32;
T_64.30 ;
    %load/vec4 v0x143f17920_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.31, 5;
    %ix/getv/s 4, v0x143f17920_0;
    %load/vec4a v0x143fbc870, 4;
    %ix/getv/s 3, v0x143f17920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143f232b0, 0, 4;
    %load/vec4 v0x143f17920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x143f17920_0, 0, 32;
    %jmp T_64.30;
T_64.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143f3f510_0, 0;
    %jmp T_64.29;
T_64.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143f3f510_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143f17920_0, 0, 32;
T_64.32 ;
    %load/vec4 v0x143f17920_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.33, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x143f17920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143f232b0, 0, 4;
    %load/vec4 v0x143f17920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x143f17920_0, 0, 32;
    %jmp T_64.32;
T_64.33 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x143f179b0_0, 0;
T_64.29 ;
T_64.23 ;
    %jmp T_64.7;
T_64.7 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x143e14f70;
T_65 ;
    %vpi_call 2 17 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x143e14f70 {0 0 0};
    %end;
    .thread T_65;
    .scope S_0x143e14f70;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e24ef0_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x143e14f70;
T_67 ;
    %delay 1, 0;
    %load/vec4 v0x133e24ef0_0;
    %inv;
    %store/vec4 v0x133e24ef0_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x143e14f70;
T_68 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e25010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e24f80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e25010_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133e24f80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133e24f80_0, 0, 1;
    %vpi_call 2 48 "$stop" {0 0 0};
    %end;
    .thread T_68;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "tb/tb_cache.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/main_memory_wrapper.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/dp_components/data_cache.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
