/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2025-2025. All rights reserved.
 * MemFabric_Hybrid is licensed under Mulan PSL v2.
 * You can use this software according to the terms and conditions of the Mulan PSL v2.
 * You may obtain a copy of Mulan PSL v2 at:
 *          http://license.coscl.org.cn/MulanPSL2
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
 * EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
 * MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
 * See the Mulan PSL v2 for more details.
*/

#ifndef MF_HYBRID_DL_HAL_API_DEF_H
#define MF_HYBRID_DL_HAL_API_DEF_H

#include <cstdint>

#ifdef __cplusplus
extern "C" {
#endif

#define SQCQ_RTS_INFO_LENGTH        5
#define SQCQ_RESV_LENGTH            8
#define SQCQ_QUERY_INFO_LENGTH      8
#define RESOURCE_CONFIG_INFO_LENGTH 7
#define RESOURCEID_RESV_LENGTH      8

#define HAL_OUT_OF_MEMORY_ERROR     6

#define HOST_MEM_MAP_DEV 3

#define RT_MAX_THREAD_NUM_PER_WARP (32U)
#define RT_SIMT_DEFAULT_STACK_SIZE_THREAD (256U)
#define RT_KIS_SIMT_WARP_STK_SIZE (RT_MAX_THREAD_NUM_PER_WARP * RT_SIMT_DEFAULT_STACK_SIZE_THREAD) // 0x2000B
#define RT_KIS_SIMT_DVG_WARP_STK_SIZE (1024U)            // 1024B
#define RT_STK_ALIGN_LEN (128U)

/* devid */
#define MEM_DEVID_WIDTH        10
#define MEM_DEVID_MASK         ((1UL << MEM_DEVID_WIDTH) - 1)
/* virt mem type */
#define MEM_VIRT_BIT           10
#define MEM_VIRT_WIDTH         4

#define MEM_SVM_VAL            0X0
#define MEM_DEV_VAL            0X1
#define MEM_HOST_VAL           0X2
#define MEM_DVPP_VAL           0X3
#define MEM_HOST_AGENT_VAL     0X4
#define MEM_RESERVE_VAL        0X5
#define MEM_HOST_UVA_VAL       0X6
#define MEM_MAX_VAL            0X8
#define MEM_SVM                (MEM_SVM_VAL << MEM_VIRT_BIT)
#define MEM_DEV                (MEM_DEV_VAL << MEM_VIRT_BIT)
#define MEM_HOST               (MEM_HOST_VAL << MEM_VIRT_BIT)
#define MEM_HOST_UVA           (MEM_HOST_UVA_VAL << MEM_VIRT_BIT)
#define MEM_DVPP               (MEM_DVPP_VAL << MEM_VIRT_BIT)
#define MEM_HOST_AGENT         (MEM_HOST_AGENT_VAL << MEM_VIRT_BIT)
#define MEM_RESERVE            (MEM_RESERVE_VAL << MEM_VIRT_BIT)
/* phy mem type */
#define MEM_PHY_BIT            14
#define MEM_TYPE_DDR           (0X0UL << MEM_PHY_BIT)
#define MEM_TYPE_HBM           (0X1UL << MEM_PHY_BIT)
/* phy page size */
#define MEM_PAGE_BIT           17
#define MEM_PAGE_NORMAL        (0X0UL << MEM_PAGE_BIT)
#define MEM_PAGE_HUGE          (0X1UL << MEM_PAGE_BIT)

typedef enum tagDrvSqCqType {
    DRV_NORMAL_TYPE = 0,
    DRV_CALLBACK_TYPE,
    DRV_LOGIC_TYPE,
    DRV_SHM_TYPE,
    DRV_CTRL_TYPE,
    DRV_GDB_TYPE,
    DRV_INVALID_TYPE
} drvSqCqType_t;

typedef enum tagDrvSqCqPropType {
    DRV_SQCQ_PROP_SQ_STATUS = 0x0,
    DRV_SQCQ_PROP_SQ_HEAD,
    DRV_SQCQ_PROP_SQ_TAIL,
    DRV_SQCQ_PROP_SQ_DISABLE_TO_ENABLE,
    DRV_SQCQ_PROP_SQ_CQE_STATUS, /* read clear */
    DRV_SQCQ_PROP_SQ_REG_BASE,
    DRV_SQCQ_PROP_SQ_BASE,
    DRV_SQCQ_PROP_SQ_DEPTH,
    DRV_SQCQ_PROP_SQ_PAUSE,
    DRV_SQCQ_PROP_MAX
} drvSqCqPropType_t;

struct halTaskSendInfo {
    drvSqCqType_t type;
    uint32_t tsId;
    uint32_t sqId;
    int32_t timeout; // send wait time
    uint8_t *sqe_addr;
    uint32_t sqe_num;
    uint32_t pos;                   /* output: first sqe pos */
    uint32_t res[SQCQ_RESV_LENGTH]; /* must zero out */
};

struct halReportRecvInfo {
    drvSqCqType_t type;
    uint32_t tsId;
    uint32_t cqId;
    int32_t timeout; // recv wait time
    uint8_t *cqe_addr;
    uint32_t cqe_num;
    uint32_t report_cqe_num; /* output */
    uint32_t stream_id;
    uint32_t task_id; /* If this parameter is set to all 1, strict matching is not performed for taskid. */
    uint32_t res[SQCQ_RESV_LENGTH];
};

typedef struct {
    uint32_t streamId;
    uint32_t priority;
    uint32_t overflowEn : 1;
    uint32_t satMode : 1;
    uint32_t tsSqType : 1;
    uint32_t rsv : 29;
    uint32_t threadDisableFlag;
    uint32_t shareSqId;
} StreamAllocInfo;

union rtStreamFlag {
    struct {
        uint32_t sqLock : 1;
        uint32_t waitLock : 1;      // rt set
        uint32_t dqsInterChip : 1;  // dqs inter chip schedule stream
        uint32_t res0    : 29;
    } bits;
    uint32_t u32;
};

struct trs_ext_info_header {
    uint32_t type;
    uint32_t host_ssid;
    uint32_t hccp_pid;
    uint32_t cp_pid;
    uint32_t vfid;
    uint32_t rsv[11];
    char data[0]; // indicates data following
};

#pragma pack(push)
#pragma pack (4)
struct rtInfoExBody_t {
    uint64_t validFlag;                    // InfoExValidFlag
    rtStreamFlag streamFlag;
    uint32_t kisSimtStkBaseAddrLow;        // set for simt operator
    uint32_t kisSimtStkBaseAddrHigh : 16;  // set for simt operator
    uint32_t res1 : 16;
    uint32_t kisSimtWarpStkSize;           // set for simt operator
    uint32_t kisSimtDvgWarpStkSize;        // set for simt operator
    uint32_t poolId;                       // set for vf other resource
    uint32_t poolIdMax;                    // set for vf aic aiv resource
    uint32_t stackPhyBaseAddrLow;          // set for aic aiv
    uint32_t stackPhyBaseAddrHigh;         // set for aic aiv
} ;

struct rtStreamInfoExMsg_t {
    struct trs_ext_info_header head;
    rtInfoExBody_t body;
};
#pragma pack(pop)

struct halSqCqInputInfo {
    drvSqCqType_t type; // normal : 0, callback : 1
    uint32_t tsId;
    /* The size and depth of each cqsq can be configured in normal mode, but this function is not yet supported */
    uint32_t sqeSize;  // normal : 64Byte
    uint32_t cqeSize;  // normal : 12Byte
    uint32_t sqeDepth; // normal : 1024
    uint32_t cqeDepth; // normal : 1024

    uint32_t grpId; // runtime thread identifier,normal : 0
    uint32_t flag;  // ref to TSDRV_FLAG_*
    uint32_t cqId;  // if flag bit 0 is 0, don't care about it
    uint32_t sqId;  // if flag bit 1 is 0, don't care about it

    uint32_t info[SQCQ_RTS_INFO_LENGTH]; // inform to ts through the mailbox, consider single operator performance
    uint32_t ext_info_len;
    void *ext_info;    // the header of ext_info is struct trs_ext_info_header
    uint32_t res[SQCQ_RESV_LENGTH - 3];
};

struct halSqCqOutputInfo {
    uint32_t sqId;                 // return to UMAX when there is no sq
    uint32_t cqId;                 // return to UMAX when there is cq
    unsigned long long queueVAddr; /* return shm sq addr */
    uint32_t flag;                 // ref to TSDRV_FLAG_*
    uint32_t res[SQCQ_RESV_LENGTH - 3];
};

struct halSqCqFreeInfo {
    drvSqCqType_t type; // normal : 0, callback : 1
    uint32_t tsId;
    uint32_t sqId;
    uint32_t cqId; // cqId to be freed, if flag bit 0 is 0, don't care about it
    uint32_t flag; // bit 0 : whether cq is to be freed  0 : free, 1 : no free
    uint32_t res[SQCQ_RESV_LENGTH];
};

struct halSqCqQueryInfo {
    drvSqCqType_t type;
    uint32_t tsId;
    uint32_t sqId;
    uint32_t cqId;
    drvSqCqPropType_t prop;
    uint32_t value[SQCQ_QUERY_INFO_LENGTH];
};

typedef enum tagDrvIdType {
    DRV_STREAM_ID = 0,
    DRV_EVENT_ID,
    DRV_MODEL_ID,
    DRV_NOTIFY_ID,
    DRV_CMO_ID,
    DRV_CNT_NOTIFY_ID, /* add start ascend910_95 */
    DRV_INVALID_ID,
} drvIdType_t;

typedef enum tagDrvResourceConfigType {
    DRV_STREAM_BIND_LOGIC_CQ = 0x0,
    DRV_STREAM_UNBIND_LOGIC_CQ,
    DRV_ID_RECORD,
    DRV_STREAM_ENABLE_EVENT,
    DRV_ID_RESET,
    DRV_RES_ID_CONFIG_MAX
} drvResourceConfigType_t;

struct halResourceConfigInfo {
    drvResourceConfigType_t prop;
    uint32_t value[RESOURCE_CONFIG_INFO_LENGTH];
};

struct halResourceIdInputInfo {
    drvIdType_t type; // Resource Id Type
    uint32_t tsId;
    uint32_t resourceId; // the id that will be freed, halResourceIdAlloc does not care about this variable
    uint32_t res[RESOURCEID_RESV_LENGTH]; // 0:stream pri, 1:flag
};

struct halResourceIdOutputInfo {
    uint32_t resourceId;
    uint32_t res[RESOURCEID_RESV_LENGTH];
};

struct drvNotifyInfo {
    uint32_t tsId;
    uint32_t notifyId;
    uint64_t devAddrOffset;
};

constexpr uint32_t RT_MILAN_MAX_QUERY_CQE_NUM = 32U;

/**
 * @ingroup engine or starsEngine
 * @brief the type defination of logic cq for all chipType(total 32 bytes).
 */
struct rtLogicCqReport_t {
    volatile uint16_t streamId;
    volatile uint16_t taskId;
    volatile uint32_t errorCode; // cqe acc_status/sq_sw_status
    volatile uint8_t errorType;  // bit0 ~ bit5 cqe stars_defined_err_code, bit 6 cqe warning bit
    volatile uint8_t sqeType;
    volatile uint16_t sqId;
    volatile uint16_t sqHead;
    volatile uint16_t matchFlag : 1;
    volatile uint16_t dropFlag : 1;
    volatile uint16_t errorBit : 1;
    volatile uint16_t accError : 1;
    volatile uint16_t reserved0 : 12;

    union {
        volatile uint64_t timeStamp;
        volatile uint16_t sqeIndex;
    } u1;

    /* Union description:
     *  Internal: enque_timestamp temporarily used as dfx
     *  External: reserved1
     */
    union {
        volatile uint64_t enqueTimeStamp;
        volatile uint64_t reserved1;
    } u2;
};

typedef struct drv_mem_handle {
    int id;
    uint32_t side;
    uint32_t sdid;
    uint32_t devid;
    uint32_t module_id;
    uint64_t pg_num;

    uint32_t pg_type;
    uint32_t phy_mem_type;
} drv_mem_handle_t;

typedef enum {
    MEM_HANDLE_TYPE_NONE = 0x0,
    MEM_HANDLE_TYPE_FABRIC = 0x1,
    MEM_HANDLE_TYPE_MAX = 0x2,
} drv_mem_handle_type;

#define MEM_SHARE_HANDLE_LEN 128
struct MemShareHandle {
    uint8_t share_info[MEM_SHARE_HANDLE_LEN];
};

enum drv_mem_side { MEM_HOST_SIDE = 0, MEM_DEV_SIDE, MEM_HOST_NUMA_SIDE, MEM_MAX_SIDE };

enum drv_mem_pg_type { MEM_NORMAL_PAGE_TYPE = 0, MEM_HUGE_PAGE_TYPE, MEM_GIANT_PAGE_TYPE, MEM_MAX_PAGE_TYPE };

enum drv_mem_type { MEM_HBM_TYPE = 0, MEM_DDR_TYPE, MEM_P2P_HBM_TYPE, MEM_P2P_DDR_TYPE, MEM_TS_DDR_TYPE, MEM_MAX_TYPE };

struct drv_mem_prop {
    uint32_t side; /* enum drv_mem_side */
    uint32_t devid;
    uint32_t module_id; /* module id defines in ascend_hal_define.h */

    uint32_t pg_type;  /* enum drv_mem_pg_type */
    uint32_t mem_type; /* enum drv_mem_type */
    uint64_t reserve;
};

typedef enum {
    MEM_ALLOC_GRANULARITY_MINIMUM = 0x0,
    MEM_ALLOC_GRANULARITY_RECOMMENDED,
    MEM_ALLOC_GRANULARITY_INVALID,
} drv_mem_granularity_options;

enum ShareHandleAttrType { SHR_HANDLE_ATTR_NO_WLIST_IN_SERVER = 0, SHR_HANDLE_ATTR_TYPE_MAX };

typedef enum {
    MEM_ACCESS_TYPE_NONE = 0x0,
    MEM_ACCESS_TYPE_READ = 0x1,
    MEM_ACCESS_TYPE_READWRITE = 0x3,
    MEM_ACCESS_TYPE_MAX = 0x7FFFFFFF
} drv_mem_access_type;

struct drv_mem_location {
    uint32_t id; /* side is device: devid */
    enum drv_mem_side side;
};

struct drv_mem_access_desc {
    drv_mem_access_type type;
    struct drv_mem_location location;
    unsigned int rsv[2];
};

#define SHR_HANDLE_WLIST_ENABLE    0x0
#define SHR_HANDLE_NO_WLIST_ENABLE 0x1
struct ShareHandleAttr {
    unsigned int enableFlag; /* wlist enable: 0 no wlist enable: 1 */
    unsigned int rsv[8];
};

#define MEM_RSV_TYPE_DEVICE_SHARE_BIT 8 /* mmap va in all opened devices, exclude host to avoid va conflict */
#define MEM_RSV_TYPE_DEVICE_SHARE     (0x1u << MEM_RSV_TYPE_DEVICE_SHARE_BIT)
#define MEM_RSV_TYPE_REMOTE_MAP_BIT   9 /* this va only map remote addr, not create double page table */
#define MEM_RSV_TYPE_REMOTE_MAP       (0x1u << MEM_RSV_TYPE_REMOTE_MAP_BIT)

#ifdef __cplusplus
}
#endif
#endif // MF_HYBRID_DL_HAL_API_DEF_H
