# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SDDR_ST.srcs/sources_1/ip/ST_TIMER/sim/ST_TIMER.vhd" \
"../../../../SDDR_ST.srcs/sources_1/new/SDDR_ST.vhd" \
"../../../../SDDR_ST.ip_user_files/bd/TEST/ip/TEST_SDDR_ST_0_0/sim/TEST_SDDR_ST_0_0.vhd" \
"../../../../SDDR_ST.ip_user_files/bd/TEST/sim/TEST.vhd" \
"../../../../SDDR_ST.srcs/sources_1/bd/TEST/hdl/TEST_wrapper.vhd" \
"../../../../SDDR_ST.srcs/sim_1/new/TEST_tb.vhd" \

# Do not sort compile order
nosort
