{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506126238728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506126238728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 23 08:23:58 2017 " "Processing started: Sat Sep 23 08:23:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506126238728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126238728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off leds -c leds " "Command: quartus_map --read_settings_files=on --write_settings_files=off leds -c leds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126238728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1506126239009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1506126239009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledcontroller.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file ledcontroller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-mux " "Found design unit 1: mux2to1-mux" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506126253374 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder4to7-structure " "Found design unit 2: decoder4to7-structure" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506126253374 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ledcontroller-basic " "Found design unit 3: ledcontroller-basic" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506126253374 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506126253374 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder4to7 " "Found entity 2: decoder4to7" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506126253374 ""} { "Info" "ISGN_ENTITY_NAME" "3 ledcontroller " "Found entity 3: ledcontroller" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506126253374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253374 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../ledcontroller_another.vhd " "Can't analyze file -- file ../ledcontroller_another.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1506126253389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledcontroller " "Elaborating entity \"ledcontroller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506126253405 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero ledcontroller.vhdl(76) " "VHDL Signal Declaration warning at ledcontroller.vhdl(76): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1506126253405 "|ledcontroller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "one ledcontroller.vhdl(77) " "VHDL Signal Declaration warning at ledcontroller.vhdl(77): used explicit default value for signal \"one\" because signal was never assigned a value" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1506126253405 "|ledcontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:MUX " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:MUX\"" {  } { { "ledcontroller.vhdl" "MUX" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[0\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[1\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[2\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[3\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[4\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[5\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[6\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[7\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[8\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[9\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[10\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[11\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[12\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[13\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[14\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[15\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[16\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[16\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[17\] ledcontroller.vhdl(17) " "Inferred latch for \"output\[17\]\" at ledcontroller.vhdl(17)" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126253436 "|ledcontroller|mux2to1:MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to7 decoder4to7:HEX0 " "Elaborating entity \"decoder4to7\" for hierarchy \"decoder4to7:HEX0\"" {  } { { "ledcontroller.vhdl" "HEX0" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506126253452 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[29\] GND " "Pin \"segments\[29\]\" is stuck at GND" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[35\] VCC " "Pin \"segments\[35\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[36\] VCC " "Pin \"segments\[36\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[37\] VCC " "Pin \"segments\[37\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[38\] VCC " "Pin \"segments\[38\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[39\] VCC " "Pin \"segments\[39\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[40\] VCC " "Pin \"segments\[40\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[41\] VCC " "Pin \"segments\[41\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[42\] VCC " "Pin \"segments\[42\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[43\] VCC " "Pin \"segments\[43\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[44\] VCC " "Pin \"segments\[44\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[45\] VCC " "Pin \"segments\[45\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[46\] VCC " "Pin \"segments\[46\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[47\] VCC " "Pin \"segments\[47\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[48\] VCC " "Pin \"segments\[48\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[49\] VCC " "Pin \"segments\[49\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[50\] VCC " "Pin \"segments\[50\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[51\] VCC " "Pin \"segments\[51\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[52\] VCC " "Pin \"segments\[52\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[53\] VCC " "Pin \"segments\[53\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[54\] VCC " "Pin \"segments\[54\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[55\] VCC " "Pin \"segments\[55\]\" is stuck at VCC" {  } { { "ledcontroller.vhdl" "" { Text "E:/ECE 550d/hw1-leds_restored/ledcontroller.vhdl" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506126254202 "|ledcontroller|segments[55]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1506126254202 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1506126254311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1506126255046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506126255046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1506126255358 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1506126255358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1506126255358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1506126255358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506126255390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 23 08:24:15 2017 " "Processing ended: Sat Sep 23 08:24:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506126255390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506126255390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506126255390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506126255390 ""}
