Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: dds_wave.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dds_wave.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dds_wave"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : dds_wave
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\25_an108_dds_wave\src\ax_debounce.v" into library work
Parsing module <ax_debounce>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\25_an108_dds_wave\ipcore_dir\sin_cos.v" into library work
Parsing module <sin_cos>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\25_an108_dds_wave\src\dds_wave.v" into library work
Parsing module <dds_wave>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <dds_wave>.

Elaborating module <ax_debounce>.

Elaborating module <sin_cos>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dds_wave>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\25_an108_dds_wave\src\dds_wave.v".
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\25_an108_dds_wave\src\dds_wave.v" line 106: Output port <button_posedge> of the instance <ax_debounce_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\25_an108_dds_wave\src\dds_wave.v" line 106: Output port <button_out> of the instance <ax_debounce_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\25_an108_dds_wave\src\dds_wave.v" line 137: Output port <cosine> of the instance <sin_cos_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\25_an108_dds_wave\src\dds_wave.v" line 137: Output port <phase_out> of the instance <sin_cos_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dds_we>.
    Found 29-bit register for signal <dds_data>.
    Found 1-bit register for signal <dds_we_req>.
    Found 4-bit register for signal <dds_freq>.
    Found 8-bit register for signal <ad9708_data>.
    Found 8-bit subtractor for signal <sine[7]_PWR_1_o_sub_4_OUT> created at line 31.
    Found 8-bit adder for signal <sine[7]_PWR_1_o_add_4_OUT> created at line 33.
    Found 4-bit adder for signal <dds_freq[3]_GND_1_o_add_13_OUT> created at line 125.
    Found 16x29-bit Read Only RAM for signal <dds_freq[3]_GND_1_o_wide_mux_8_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
Unit <dds_wave> synthesized.

Synthesizing Unit <ax_debounce>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\25_an108_dds_wave\src\ax_debounce.v".
        N = 32
        FREQ = 50
        MAX_TIME = 20
    Found 1-bit register for signal <button_out_d0>.
    Found 1-bit register for signal <button_out>.
    Found 32-bit register for signal <q_reg>.
    Found 1-bit register for signal <DFF2>.
    Found 1-bit register for signal <button_posedge>.
    Found 1-bit register for signal <button_negedge>.
    Found 1-bit register for signal <DFF1>.
    Found 32-bit adder for signal <q_reg[31]_GND_2_o_add_1_OUT> created at line 66.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
Unit <ax_debounce> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x29-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 12
 1-bit register                                        : 8
 29-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/sin_cos.ngc>.
Loading core <sin_cos> for timing and area information for instance <sin_cos_inst>.

Synthesizing (advanced) Unit <dds_wave>.
The following registers are absorbed into counter <dds_freq>: 1 register on signal <dds_freq>.
INFO:Xst:3231 - The small RAM <Mram_dds_freq[3]_GND_1_o_wide_mux_8_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 29-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dds_freq>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dds_wave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x29-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 77
 Flip-Flops                                            : 77
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <dds_data_27> (without init value) has a constant value of 0 in block <dds_wave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dds_data_28> (without init value) has a constant value of 0 in block <dds_wave>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <dds_wave> ...

Optimizing unit <ax_debounce> ...
WARNING:Xst:2677 - Node <ax_debounce_m0/button_posedge> of sequential type is unconnected in block <dds_wave>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dds_wave, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dds_wave.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 261
#      GND                         : 3
#      INV                         : 5
#      LUT1                        : 31
#      LUT2                        : 34
#      LUT3                        : 3
#      LUT4                        : 23
#      LUT5                        : 2
#      LUT6                        : 37
#      MUXCY                       : 60
#      VCC                         : 2
#      XORCY                       : 61
# FlipFlops/Latches                : 195
#      FD                          : 96
#      FDC                         : 35
#      FDE                         : 29
#      FDP                         : 2
#      FDR                         : 20
#      FDRE                        : 4
#      FDS                         : 9
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 12
#      IBUF                        : 3
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             195  out of  18224     1%  
 Number of Slice LUTs:                  135  out of   9112     1%  
    Number used as Logic:               135  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    264
   Number with an unused Flip Flop:      69  out of    264    26%  
   Number with an unused LUT:           129  out of    264    48%  
   Number of fully used LUT-FF pairs:    66  out of    264    25%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 196   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.931ns (Maximum Frequency: 168.594MHz)
   Minimum input arrival time before clock: 4.116ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: 4.372ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.931ns (frequency: 168.594MHz)
  Total number of paths / destination ports: 3301 / 241
-------------------------------------------------------------------------
Delay:               2.966ns (Levels of Logic = 2)
  Source:            sin_cos_inst/blk000000d1 (RAM)
  Destination:       dadata_o_7 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: sin_cos_inst/blk000000d1 to dadata_o_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO7    1   1.500   0.579  blk000000d1 (sine<7>)
     end scope: 'sin_cos_inst:sine<7>'
     INV:I->O              1   0.206   0.579  sine[7]_sine[7]_mux_5_OUT<7>1_INV_0 (sine[7]_sine[7]_mux_5_OUT<7>)
     FD:D                      0.102          dadata_o_7
    ----------------------------------------
    Total                      2.966ns (1.808ns logic, 1.158ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 71 / 71
-------------------------------------------------------------------------
Offset:              4.116ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       dds_we_req (FF)
  Destination Clock: clk rising

  Data Path: rst_n to dds_we_req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             70   0.206   1.679  rst_n_inv1_INV_0 (rst_n_inv)
     FDR:R                     0.430          dds_we_req
    ----------------------------------------
    Total                      4.116ns (1.858ns logic, 2.258ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            dadata_o_7 (FF)
  Destination:       ad9708_data<7> (PAD)
  Source Clock:      clk rising

  Data Path: dadata_o_7 to ad9708_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  dadata_o_7 (dadata_o_7)
     OBUF:I->O                 2.571          ad9708_data_7_OBUF (ad9708_data<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 2)
  Source:            clk (PAD)
  Destination:       ad9708_clk (PAD)

  Data Path: clk to ad9708_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  clk_IBUF (ad9708_clk_OBUF)
     OBUF:I->O                 2.571          ad9708_clk_OBUF (ad9708_clk)
    ----------------------------------------
    Total                      4.372ns (3.793ns logic, 0.579ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.291|    2.966|    2.379|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.24 secs
 
--> 

Total memory usage is 261092 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    5 (   0 filtered)

