
Finished executable startup (2 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (40 seconds elapsed).

***************************************************************************************
WARNING: R&D BUILD - use only as directed by your Cadence support team.
INFO:    The prefix [DEV] has been added to the prompt as a reminder of that situation.
***************************************************************************************

#@ Processing -execute option
@[DEV]genus:root: 1> encrypt -tcl coeGenusHelpers.tcl > coeGenusHelpers.enc; tcl_source coeGenusInit.tcl
  Setting attribute of root '/': 'flow_verbose' = false
  Setting attribute of root '/': 'metric_enable' = false
Warning : Partition Based Synthesis (PBS) is turned off. Expect very long runtime. [PBS-3]
  Setting attribute of root '/': 'partition_based_synthesis' = false
  Setting attribute of root '/': 'pbs_debug_level' = 0
  Setting attribute of root '/': 'tinfo_tstamp_file' = 
  Setting attribute of root '/': 'write_verification_files' = false
  Setting attribute of root '/': 'write_vlog_bit_blast_bus_connections' = true
  Setting attribute of root '/': 'write_vlog_line_wrap_limit' = 3990
  Setting attribute of root '/': 'metric_auto_capture' = false
  Setting attribute of root '/': 'power_unit' = nW
  Setting attribute of root '/': 'power_format' = %.4f
  Setting attribute of root '/': 'avoid_tied_inputs' = false
  Setting attribute of root '/': 'joules_silent' = true
  Setting attribute of root '/': 'read_lef_ver60' = true
  Setting attribute of root '/': 'ifca_lef_allow_backside_layers' = true
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'exp_opt_generic_timing_area_aware', object type: 'root'
  Setting attribute of root '/': 'exp_opt_generic_timing_area_aware' = false

Info: waiting for genus.go...........................................................................................
Info: 22/100 cells changed from unpreserve to preserve {sg13g2_Corner sg13g2_Filler200 sg13g2_Filler400 sg13g2_Filler1000 sg13g2_Filler2000 sg13g2_Filler4000 sg13g2_Filler10000 sg13g2_IOPadIn sg13g2_IOPadOut4mA sg13g2_IOPadOut16mA sg13g2_IOPadOut30mA sg13g2_IOPadTriOut4mA sg13g2_IOPadTriOut16mA sg13g2_IOPadTriOut30mA sg13g2_IOPadInOut4mA sg13g2_IOPadInOut16mA sg13g2_IOPadInOut30mA sg13g2_IOPadAnalog sg13g2_IOPadIOVss sg13g2_IOPadIOVdd sg13g2_IOPadVss sg13g2_IOPadVdd}
Info: 0/100 cells changed from preserve to unpreserve {}
Info: 22/100 cells changed from usable to dont_use {sg13g2_Corner sg13g2_Filler200 sg13g2_Filler400 sg13g2_Filler1000 sg13g2_Filler2000 sg13g2_Filler4000 sg13g2_Filler10000 sg13g2_IOPadIn sg13g2_IOPadOut4mA sg13g2_IOPadOut16mA sg13g2_IOPadOut30mA sg13g2_IOPadTriOut4mA sg13g2_IOPadTriOut16mA sg13g2_IOPadTriOut30mA sg13g2_IOPadInOut4mA sg13g2_IOPadInOut16mA sg13g2_IOPadInOut30mA sg13g2_IOPadAnalog sg13g2_IOPadIOVss sg13g2_IOPadIOVdd sg13g2_IOPadVss sg13g2_IOPadVdd}
Info: 0/100 cells changed from dont_use to usable {}
Info: checking genus version has optional features...
# version: 23.14-s090_1
Started checking and loading power intent for design test...
============================================================
No power intent for design 'test'.
Completed checking and loading power intent for design test (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=================================================================================================================
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:08:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:00:24 (Jun23) |  346.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in test
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
##Generic Timing Info: typical gate delay  137.4 ps   std_slew:   14.8 ps   std_load:  5.1 fF  for library domain _default_
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: test, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist test)...
Running DP early redundancy removal
Completed DP early redundancy removal on test (runtime = 0.0s)
Multi-threaded constant propagation [4|0] ...
...done running DP early constant propagation (0 seconds CPU time, 2 seconds wall time, netlist test).
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 13.200 ohm (from lef_library)
Site size           : 4.260 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          V         0.00        0.000069  
Metal2          H         1.00        0.000093  
Metal3          V         1.00        0.000092  
Metal4          H         1.00        0.000092  
Metal5          V         1.00        0.000089  
TopMetal1       H         1.00        0.000111  
TopMetal2       V         1.00        0.000090  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          V         0.00         0.843750  
Metal2          H         1.00         0.515000  
Metal3          V         1.00         0.515000  
Metal4          H         1.00         0.515000  
Metal5          V         1.00         0.515000  
TopMetal1       H         1.00         0.012805  
TopMetal2       V         1.00         0.007250  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          V         0.00         0.160000  
Metal2          H         1.00         0.200000  
Metal3          V         1.00         0.200000  
Metal4          H         1.00         0.200000  
Metal5          V         1.00         0.200000  
TopMetal1       H         1.00         1.640000  
TopMetal2       V         1.00         2.000000  

Running Synthesis Turbo Flow Version 3.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: test, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: test, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 13.200 ohm (from lef_library)
Site size           : 4.260 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          V         0.00        0.000069  
Metal2          H         1.00        0.000093  
Metal3          V         1.00        0.000092  
Metal4          H         1.00        0.000092  
Metal5          V         1.00        0.000089  
TopMetal1       H         1.00        0.000111  
TopMetal2       V         1.00        0.000090  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          V         0.00         0.843750  
Metal2          H         1.00         0.515000  
Metal3          V         1.00         0.515000  
Metal4          H         1.00         0.515000  
Metal5          V         1.00         0.515000  
TopMetal1       H         1.00         0.012805  
TopMetal2       V         1.00         0.007250  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          V         0.00         0.160000  
Metal2          H         1.00         0.200000  
Metal3          V         1.00         0.200000  
Metal4          H         1.00         0.200000  
Metal5          V         1.00         0.200000  
TopMetal1       H         1.00         1.640000  
TopMetal2       V         1.00         2.000000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization CTX_region 
#Special hiers formed inside test = 0
No special hier is found 
End SDR optimization CTX_region 
Begin SDR optimization UME_region 
#Special hiers formed inside test = 0
No special hier is found 
End SDR optimization UME_region 
Starting timing based select reordering [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.005s)
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.007s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: test, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_timing_reorder          |       0 |       0 |        0.00 | 
| hlo_recase_casebox          |       0 |       0 |        0.00 | 
| hlo_infer_macro             |       0 |       0 |        0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.00 | 
| hlo_reconv_opt              |       0 |       0 |        0.01 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.00 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
----------------------------------------------------------
| Trick                | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------
| ume_sweep_aggressive |       0 |       0 |        0.00 | 
| ume_runtime          |       0 |       0 |        0.00 | 
----------------------------------------------------------
Number of big hc bmuxes before = 0
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: test, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.006s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: test, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: test, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting timing based select reordering [v1.0] (stage: post_rtlopt, startdef: test, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.097s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.01 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
| hlo_timing_reorder         |       0 |       0 |        0.10 | 
----------------------------------------------------------------
