Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:31:12
gem5 executing on mnemosyne.ecn.purdue.edu, pid 14244
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/raytrace/kite_small_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/raytrace --router_map_file ./topologies_and_routing/topo_maps/noci/kite_small_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2480e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2484ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2490ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2499ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee24a2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee242bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2435ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee243eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2447ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee244fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2459ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2461ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee23ebef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee23f3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee23fcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2406ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee240fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2418ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2421ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee23abef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee23b3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee23bdef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee23c5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee23d0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee23d8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee23e1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee236aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2372ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee237cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2385ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2390ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2398ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee23a2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee232aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2333ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee233cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2344ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee234eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2356ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2360ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2368ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee22f2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee22fbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2305ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee230eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2317ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2320ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2329ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee22b4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee22bcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee22c6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee22ceef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee22d7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee22e0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee226aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2273ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee227cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2286ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee228eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2297ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee229fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee22a8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee2231ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0ee223aef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2243be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee224c668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee22560f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2256b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee225e5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2268048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2268a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21f1518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21f1f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21fa9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2202470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2202eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee220a940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee22143c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2214e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee221d898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2225320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2225d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21af7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21b8278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21b8cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21c2748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21cb1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21cbc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21d36a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21dd128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21ddb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21e55f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee216e080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee216eac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2178550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2178f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2180a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee218a4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee218aef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2193978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee219a400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee219ae48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21a48d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee212d358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee212dda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2137828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21412b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2141cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2148780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2152208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2152c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee215a6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2163160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2163ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee20ec630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee20f40b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee20f4b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee20fd588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee20fdfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2107a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee210f4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee210ff28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee21199b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2123438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee2123e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee20ab908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee20b4390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0ee20b4dd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20bc748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20bc978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20bcba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20bcdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20c8048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20c8278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20c84a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20c86d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20c8908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20c8b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20c8d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20c8f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20d2208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20d2438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20d2668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20d2898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20d2ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20d2cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20d2f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20df198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20df3c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20df5f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20df828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20dfa58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20dfc88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee20dfeb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee206a128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee206a358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee206a588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee206a7b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee206a9e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0ee206ac18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f0ee204f5f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f0ee204fc18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/kite_small_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_raytrace
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/raytrace/cpt.654040285469000
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/raytrace/cpt.654040285469000
Real time: 195.48s
Total real time: 195.48s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/raytrace/kite_small_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 654040285469000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 654040286073811.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 654040286073811 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  654.040286073811  simulated seconds
Real time: 0.67s
Total real time: 196.15s
Dumping and resetting stats...
Switched CPUS @ tick 654040286073811
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 654040286074600.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 654040291814049 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  654.040291814049  simulated seconds
Real time: 3.13s
Total real time: 205.48s
Dumping and resetting stats...
Done with simulation! Completely exiting...
