Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 14:36:29 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.572        0.000                      0                 1503        0.038        0.000                      0                 1503       54.305        0.000                       0                   551  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.572        0.000                      0                 1499        0.038        0.000                      0                 1499       54.305        0.000                       0                   551  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.938        0.000                      0                    4        0.853        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.666ns  (logic 59.832ns (56.624%)  route 45.834ns (43.376%))
  Logic Levels:           321  (CARRY4=288 LUT2=1 LUT3=22 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    display/clk
    SLICE_X31Y44         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.915     8.520    sm/M_display_reading
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.644 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     9.051    sm/ram_reg_i_150_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.175 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.608    sm/ram_reg_i_122_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.732 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.645    11.378    L_reg/M_sm_ra1[1]
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.502 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.795    12.297    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.421 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.667    13.088    sm/M_alum_a[31]
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.212 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.212    alum/S[0]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.744 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.009    14.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.822 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.875    15.697    alum/temp_out0[31]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.640    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.754 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.991 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.991    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.219    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.333 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.490 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.270    18.760    alum/temp_out0[30]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.545 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.659    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.773    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.887 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.001 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.001    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.115 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.115    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.229 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.229    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.343 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.343    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.500 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.793    21.292    alum/temp_out0[29]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.329    21.621 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.621    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.171 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.171    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.285 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.399 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.399    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.513 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.513    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    22.979    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.136 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.037    24.173    alum/temp_out0[28]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.958 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.528 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.642 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.642    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.756 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.765    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.922 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.081    27.003    alum/temp_out0[27]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.452 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.452    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.566 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.566    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.680 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.792    alum/temp_out0[26]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.121 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.121    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.654 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.654    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.771 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.771    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.888 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.888    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.005 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.122 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.131    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.248 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.248    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.365 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.365    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.482 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.482    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.639 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.170    32.809    alum/temp_out0[25]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.597 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.825    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.062    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.176 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.176    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.290 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.290    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.404 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.404    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.561 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.113    35.674    alum/temp_out0[24]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.003 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.003    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.536 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.536    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.653 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.653    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.770 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.770    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.887 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.887    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.004 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.004    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.121 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.121    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.238 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.238    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.355 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.512 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.152    38.664    alum/temp_out0[23]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.332    38.996 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.996    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.529 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.529    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.646 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.646    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.763 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.880 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.880    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.997 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.997    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.231 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.231    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.348 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.348    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.505 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    41.600    alum/temp_out0[22]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.403 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.520 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.520    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.637 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.637    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.871    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.105    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.222 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.379 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.228    44.606    alum/temp_out0[21]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.332    44.938 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.938    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.488 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.830    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.944 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.944    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.058 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.058    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.172 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.172    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.286 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.286    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.443 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.897    47.340    alum/temp_out0[20]
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.329    47.669 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.219 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.333 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.333    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.447 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.447    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.561 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.561    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.675 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.675    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.789 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.789    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.903 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.903    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.017 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.017    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.174 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    50.393    alum/temp_out0[19]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.722 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.722    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.098 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.098    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.215 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.215    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.332 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.332    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.449 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.449    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.566 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.683 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.683    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.800 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.800    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.917 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.917    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.074 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.949    53.023    alum/temp_out0[18]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    53.355 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.355    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.905 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.905    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.019 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.019    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.133 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.133    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.247 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.247    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.361 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.475 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.475    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.589 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.589    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.703 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.703    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.860 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.057    55.917    alum/temp_out0[17]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.246 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.246    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.779 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.896 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.896    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.130 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.130    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.247 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.247    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.364 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.364    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.481 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.481    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.598 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.598    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.755 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.823    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    59.155 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    59.155    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.556 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.556    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.670    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.784    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.898    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.935    61.447    alum/temp_out0[15]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.776 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.326 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.440 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.440    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.782 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.782    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.896 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.896    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.010 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.010    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.124 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.124    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.281 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.902    64.183    alum/temp_out0[14]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.512 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.512    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.045 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.045    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.162 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.162    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.279 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.279    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.396 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.396    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.513 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.630 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.630    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.919    66.940    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.332    67.272 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.272    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.822 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.050 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.050    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.164 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.164    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.392    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.506    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.620 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.620    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.777 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.924    69.700    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.029 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.029    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.579 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.579    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.693 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.693    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.807 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.807    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.921 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.035 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.035    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.149 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.149    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.263 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.263    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.377 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.377    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.534 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.043    72.578    alum/temp_out0[11]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.378 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.612 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.729 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.729    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.846 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.963 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.963    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.197 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.197    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.354 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.860    75.214    alum/temp_out0[10]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.546 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.546    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.096 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.552 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.552    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.666 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.666    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.780 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.780    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.894 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.894    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.051 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.955    78.005    alum/temp_out0[9]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.790 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.904    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.018    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.132    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.246    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.474    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.588    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.745 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.978    80.723    alum/temp_out0[8]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.508 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.508    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.622 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.622    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.736 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.463 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.091    83.553    alum/temp_out0[7]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.338 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.338    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.452 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.452    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.566 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.566    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.680 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.680    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.794 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.794    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.022 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.022    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.136 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.136    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.293 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.072    86.366    alum/temp_out0[6]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.695 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.228 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.228    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.345 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.345    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.462 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.462    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.579 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.579    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.696 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.696    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.813 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.930 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.930    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.047 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.047    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.204 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.513    88.717    alum/temp_out0[5]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.332    89.049 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.049    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.582 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.582    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.699    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.816    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.933    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.050 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.050    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.167 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.167    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.284 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.284    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.401 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.410    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.567 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.024    91.591    alum/temp_out0[4]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    91.923 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.923    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.473 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.157 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.157    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.271 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.271    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.428 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.847    94.275    alum/temp_out0[3]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    94.604 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.154 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.268 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.268    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.382 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.382    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.496 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.496    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.610 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.610    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.724 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.724    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.838 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.838    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.952 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.952    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.109 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    97.131    alum/temp_out0[2]
    SLICE_X39Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.916 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.916    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.030 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.030    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.144 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.144    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.258 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.258    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.372 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.372    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.486 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.486    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.600 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.600    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.714 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.871 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.970    99.841    alum/temp_out0[1]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329   100.170 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.170    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.703 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.703    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.820 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.820    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.937 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.937    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.054 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.054    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.171 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.171    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.288 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.288    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.405 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.405    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.522 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.522    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.679 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           1.024   102.703    sm/temp_out0[0]
    SLICE_X55Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.035 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.035    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X55Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.247 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.680    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I0_O)        0.299   103.979 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.931   104.910    sm/M_alum_out[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.034 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           1.959   106.993    display/M_sm_bra[0]
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124   107.117 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           2.952   110.068    sm/override_address
    SLICE_X48Y6          LUT4 (Prop_lut4_I2_O)        0.150   110.218 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.596   110.815    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.387    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.387    
                         arrival time                        -110.815    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.779ns  (logic 59.806ns (57.078%)  route 44.973ns (42.922%))
  Logic Levels:           321  (CARRY4=288 LUT2=1 LUT3=22 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    display/clk
    SLICE_X31Y44         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.915     8.520    sm/M_display_reading
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.644 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     9.051    sm/ram_reg_i_150_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.175 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.608    sm/ram_reg_i_122_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.732 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.645    11.378    L_reg/M_sm_ra1[1]
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.502 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.795    12.297    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.421 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.667    13.088    sm/M_alum_a[31]
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.212 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.212    alum/S[0]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.744 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.009    14.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.822 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.875    15.697    alum/temp_out0[31]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.640    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.754 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.991 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.991    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.219    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.333 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.490 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.270    18.760    alum/temp_out0[30]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.545 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.659    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.773    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.887 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.001 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.001    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.115 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.115    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.229 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.229    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.343 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.343    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.500 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.793    21.292    alum/temp_out0[29]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.329    21.621 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.621    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.171 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.171    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.285 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.399 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.399    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.513 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.513    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    22.979    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.136 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.037    24.173    alum/temp_out0[28]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.958 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.528 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.642 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.642    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.756 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.765    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.922 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.081    27.003    alum/temp_out0[27]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.452 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.452    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.566 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.566    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.680 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.792    alum/temp_out0[26]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.121 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.121    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.654 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.654    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.771 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.771    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.888 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.888    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.005 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.122 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.131    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.248 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.248    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.365 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.365    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.482 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.482    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.639 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.170    32.809    alum/temp_out0[25]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.597 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.825    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.062    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.176 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.176    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.290 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.290    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.404 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.404    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.561 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.113    35.674    alum/temp_out0[24]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.003 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.003    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.536 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.536    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.653 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.653    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.770 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.770    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.887 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.887    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.004 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.004    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.121 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.121    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.238 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.238    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.355 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.512 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.152    38.664    alum/temp_out0[23]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.332    38.996 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.996    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.529 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.529    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.646 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.646    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.763 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.880 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.880    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.997 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.997    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.231 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.231    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.348 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.348    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.505 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    41.600    alum/temp_out0[22]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.403 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.520 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.520    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.637 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.637    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.871    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.105    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.222 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.379 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.228    44.606    alum/temp_out0[21]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.332    44.938 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.938    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.488 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.830    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.944 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.944    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.058 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.058    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.172 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.172    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.286 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.286    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.443 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.897    47.340    alum/temp_out0[20]
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.329    47.669 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.219 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.333 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.333    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.447 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.447    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.561 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.561    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.675 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.675    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.789 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.789    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.903 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.903    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.017 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.017    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.174 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    50.393    alum/temp_out0[19]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.722 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.722    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.098 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.098    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.215 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.215    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.332 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.332    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.449 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.449    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.566 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.683 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.683    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.800 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.800    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.917 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.917    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.074 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.949    53.023    alum/temp_out0[18]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    53.355 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.355    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.905 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.905    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.019 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.019    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.133 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.133    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.247 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.247    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.361 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.475 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.475    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.589 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.589    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.703 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.703    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.860 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.057    55.917    alum/temp_out0[17]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.246 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.246    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.779 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.896 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.896    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.130 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.130    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.247 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.247    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.364 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.364    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.481 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.481    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.598 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.598    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.755 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.823    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    59.155 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    59.155    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.556 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.556    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.670    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.784    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.898    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.935    61.447    alum/temp_out0[15]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.776 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.326 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.440 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.440    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.782 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.782    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.896 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.896    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.010 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.010    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.124 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.124    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.281 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.902    64.183    alum/temp_out0[14]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.512 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.512    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.045 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.045    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.162 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.162    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.279 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.279    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.396 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.396    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.513 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.630 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.630    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.919    66.940    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.332    67.272 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.272    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.822 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.050 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.050    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.164 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.164    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.392    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.506    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.620 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.620    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.777 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.924    69.700    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.029 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.029    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.579 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.579    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.693 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.693    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.807 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.807    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.921 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.035 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.035    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.149 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.149    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.263 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.263    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.377 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.377    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.534 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.043    72.578    alum/temp_out0[11]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.378 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.612 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.729 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.729    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.846 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.963 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.963    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.197 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.197    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.354 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.860    75.214    alum/temp_out0[10]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.546 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.546    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.096 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.552 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.552    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.666 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.666    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.780 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.780    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.894 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.894    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.051 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.955    78.005    alum/temp_out0[9]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.790 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.904    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.018    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.132    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.246    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.474    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.588    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.745 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.978    80.723    alum/temp_out0[8]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.508 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.508    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.622 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.622    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.736 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.463 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.091    83.553    alum/temp_out0[7]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.338 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.338    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.452 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.452    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.566 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.566    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.680 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.680    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.794 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.794    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.022 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.022    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.136 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.136    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.293 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.072    86.366    alum/temp_out0[6]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.695 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.228 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.228    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.345 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.345    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.462 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.462    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.579 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.579    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.696 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.696    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.813 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.930 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.930    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.047 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.047    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.204 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.513    88.717    alum/temp_out0[5]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.332    89.049 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.049    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.582 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.582    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.699    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.816    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.933    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.050 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.050    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.167 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.167    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.284 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.284    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.401 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.410    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.567 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.024    91.591    alum/temp_out0[4]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    91.923 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.923    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.473 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.157 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.157    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.271 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.271    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.428 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.847    94.275    alum/temp_out0[3]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    94.604 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.154 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.268 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.268    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.382 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.382    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.496 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.496    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.610 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.610    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.724 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.724    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.838 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.838    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.952 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.952    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.109 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    97.131    alum/temp_out0[2]
    SLICE_X39Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.916 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.916    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.030 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.030    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.144 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.144    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.258 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.258    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.372 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.372    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.486 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.486    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.600 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.600    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.714 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.871 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.970    99.841    alum/temp_out0[1]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329   100.170 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.170    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.703 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.703    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.820 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.820    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.937 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.937    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.054 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.054    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.171 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.171    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.288 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.288    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.405 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.405    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.522 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.522    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.679 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           1.024   102.703    sm/temp_out0[0]
    SLICE_X55Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.035 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.035    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X55Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.247 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.680    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I0_O)        0.299   103.979 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.931   104.910    sm/M_alum_out[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.034 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           1.959   106.993    display/M_sm_bra[0]
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124   107.117 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           2.253   109.370    sm/override_address
    SLICE_X49Y6          LUT4 (Prop_lut4_I0_O)        0.124   109.494 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.434   109.928    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -109.929    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             8.201ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.693ns  (logic 59.806ns (58.237%)  route 42.887ns (41.763%))
  Logic Levels:           321  (CARRY4=288 LUT2=1 LUT3=22 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    display/clk
    SLICE_X31Y44         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.915     8.520    sm/M_display_reading
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.644 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     9.051    sm/ram_reg_i_150_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.175 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.608    sm/ram_reg_i_122_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.732 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.645    11.378    L_reg/M_sm_ra1[1]
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.502 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.795    12.297    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.421 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.667    13.088    sm/M_alum_a[31]
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.212 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.212    alum/S[0]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.744 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.009    14.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.822 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.875    15.697    alum/temp_out0[31]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.640    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.754 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.991 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.991    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.219    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.333 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.490 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.270    18.760    alum/temp_out0[30]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.545 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.659    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.773    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.887 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.001 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.001    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.115 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.115    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.229 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.229    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.343 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.343    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.500 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.793    21.292    alum/temp_out0[29]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.329    21.621 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.621    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.171 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.171    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.285 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.399 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.399    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.513 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.513    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    22.979    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.136 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.037    24.173    alum/temp_out0[28]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.958 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.528 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.642 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.642    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.756 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.765    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.922 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.081    27.003    alum/temp_out0[27]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.452 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.452    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.566 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.566    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.680 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.792    alum/temp_out0[26]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.121 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.121    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.654 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.654    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.771 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.771    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.888 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.888    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.005 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.122 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.131    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.248 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.248    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.365 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.365    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.482 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.482    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.639 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.170    32.809    alum/temp_out0[25]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.597 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.825    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.062    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.176 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.176    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.290 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.290    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.404 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.404    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.561 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.113    35.674    alum/temp_out0[24]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.003 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.003    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.536 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.536    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.653 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.653    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.770 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.770    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.887 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.887    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.004 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.004    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.121 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.121    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.238 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.238    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.355 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.512 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.152    38.664    alum/temp_out0[23]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.332    38.996 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.996    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.529 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.529    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.646 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.646    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.763 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.880 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.880    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.997 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.997    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.231 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.231    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.348 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.348    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.505 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    41.600    alum/temp_out0[22]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.403 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.520 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.520    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.637 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.637    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.871    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.105    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.222 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.379 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.228    44.606    alum/temp_out0[21]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.332    44.938 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.938    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.488 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.830    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.944 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.944    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.058 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.058    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.172 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.172    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.286 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.286    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.443 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.897    47.340    alum/temp_out0[20]
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.329    47.669 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.219 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.333 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.333    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.447 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.447    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.561 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.561    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.675 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.675    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.789 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.789    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.903 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.903    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.017 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.017    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.174 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    50.393    alum/temp_out0[19]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.722 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.722    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.098 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.098    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.215 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.215    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.332 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.332    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.449 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.449    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.566 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.683 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.683    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.800 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.800    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.917 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.917    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.074 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.949    53.023    alum/temp_out0[18]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    53.355 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.355    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.905 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.905    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.019 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.019    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.133 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.133    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.247 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.247    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.361 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.475 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.475    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.589 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.589    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.703 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.703    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.860 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.057    55.917    alum/temp_out0[17]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.246 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.246    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.779 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.896 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.896    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.130 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.130    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.247 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.247    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.364 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.364    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.481 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.481    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.598 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.598    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.755 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.823    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    59.155 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    59.155    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.556 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.556    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.670    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.784    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.898    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.935    61.447    alum/temp_out0[15]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.776 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.326 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.440 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.440    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.782 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.782    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.896 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.896    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.010 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.010    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.124 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.124    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.281 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.902    64.183    alum/temp_out0[14]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.512 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.512    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.045 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.045    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.162 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.162    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.279 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.279    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.396 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.396    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.513 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.630 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.630    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.919    66.940    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.332    67.272 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.272    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.822 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.050 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.050    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.164 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.164    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.392    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.506    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.620 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.620    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.777 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.924    69.700    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.029 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.029    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.579 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.579    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.693 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.693    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.807 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.807    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.921 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.035 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.035    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.149 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.149    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.263 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.263    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.377 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.377    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.534 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.043    72.578    alum/temp_out0[11]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.378 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.612 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.729 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.729    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.846 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.963 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.963    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.197 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.197    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.354 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.860    75.214    alum/temp_out0[10]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.546 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.546    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.096 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.552 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.552    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.666 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.666    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.780 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.780    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.894 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.894    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.051 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.955    78.005    alum/temp_out0[9]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.790 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.904    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.018    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.132    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.246    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.474    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.588    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.745 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.978    80.723    alum/temp_out0[8]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.508 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.508    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.622 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.622    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.736 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.463 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.091    83.553    alum/temp_out0[7]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.338 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.338    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.452 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.452    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.566 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.566    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.680 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.680    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.794 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.794    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.022 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.022    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.136 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.136    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.293 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.072    86.366    alum/temp_out0[6]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.695 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.228 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.228    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.345 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.345    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.462 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.462    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.579 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.579    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.696 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.696    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.813 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.930 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.930    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.047 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.047    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.204 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.513    88.717    alum/temp_out0[5]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.332    89.049 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.049    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.582 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.582    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.699    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.816    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.933    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.050 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.050    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.167 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.167    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.284 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.284    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.401 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.410    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.567 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.024    91.591    alum/temp_out0[4]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    91.923 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.923    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.473 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.157 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.157    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.271 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.271    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.428 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.847    94.275    alum/temp_out0[3]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    94.604 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.154 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.268 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.268    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.382 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.382    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.496 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.496    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.610 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.610    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.724 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.724    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.838 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.838    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.952 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.952    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.109 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    97.131    alum/temp_out0[2]
    SLICE_X39Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.916 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.916    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.030 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.030    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.144 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.144    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.258 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.258    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.372 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.372    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.486 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.486    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.600 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.600    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.714 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.871 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.970    99.841    alum/temp_out0[1]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329   100.170 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.170    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.703 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.703    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.820 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.820    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.937 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.937    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.054 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.054    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.171 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.171    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.288 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.288    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.405 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.405    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.522 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.522    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.679 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           1.024   102.703    sm/temp_out0[0]
    SLICE_X55Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.035 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.035    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X55Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.247 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.680    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I0_O)        0.299   103.979 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.414   105.393    sm/M_alum_out[0]
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.124   105.517 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.469   105.986    sm/D_states_q[2]_i_12_n_0
    SLICE_X37Y11         LUT5 (Prop_lut5_I3_O)        0.124   106.110 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.976   107.086    sm/D_states_q[2]_i_4_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.124   107.210 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.632   107.843    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X36Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.443   115.959    sm/clk
    SLICE_X36Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X36Y10         FDRE (Setup_fdre_C_D)       -0.067   116.044    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.044    
                         arrival time                        -107.843    
  -------------------------------------------------------------------
                         slack                                  8.201    

Slack (MET) :             8.266ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.735ns  (logic 59.806ns (58.214%)  route 42.929ns (41.786%))
  Logic Levels:           321  (CARRY4=288 LUT2=1 LUT3=22 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    display/clk
    SLICE_X31Y44         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.915     8.520    sm/M_display_reading
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.644 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     9.051    sm/ram_reg_i_150_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.175 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.608    sm/ram_reg_i_122_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.732 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.645    11.378    L_reg/M_sm_ra1[1]
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.502 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.795    12.297    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.421 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.667    13.088    sm/M_alum_a[31]
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.212 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.212    alum/S[0]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.744 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.009    14.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.822 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.875    15.697    alum/temp_out0[31]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.640    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.754 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.991 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.991    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.219    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.333 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.490 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.270    18.760    alum/temp_out0[30]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.545 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.659    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.773    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.887 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.001 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.001    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.115 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.115    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.229 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.229    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.343 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.343    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.500 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.793    21.292    alum/temp_out0[29]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.329    21.621 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.621    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.171 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.171    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.285 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.399 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.399    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.513 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.513    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    22.979    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.136 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.037    24.173    alum/temp_out0[28]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.958 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.528 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.642 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.642    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.756 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.765    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.922 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.081    27.003    alum/temp_out0[27]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.452 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.452    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.566 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.566    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.680 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.792    alum/temp_out0[26]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.121 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.121    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.654 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.654    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.771 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.771    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.888 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.888    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.005 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.122 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.131    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.248 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.248    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.365 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.365    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.482 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.482    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.639 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.170    32.809    alum/temp_out0[25]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.597 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.825    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.062    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.176 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.176    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.290 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.290    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.404 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.404    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.561 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.113    35.674    alum/temp_out0[24]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.003 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.003    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.536 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.536    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.653 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.653    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.770 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.770    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.887 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.887    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.004 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.004    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.121 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.121    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.238 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.238    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.355 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.512 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.152    38.664    alum/temp_out0[23]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.332    38.996 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.996    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.529 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.529    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.646 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.646    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.763 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.880 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.880    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.997 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.997    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.231 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.231    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.348 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.348    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.505 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    41.600    alum/temp_out0[22]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.403 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.520 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.520    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.637 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.637    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.871    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.105    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.222 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.379 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.228    44.606    alum/temp_out0[21]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.332    44.938 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.938    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.488 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.830    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.944 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.944    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.058 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.058    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.172 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.172    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.286 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.286    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.443 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.897    47.340    alum/temp_out0[20]
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.329    47.669 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.219 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.333 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.333    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.447 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.447    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.561 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.561    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.675 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.675    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.789 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.789    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.903 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.903    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.017 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.017    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.174 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    50.393    alum/temp_out0[19]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.722 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.722    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.098 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.098    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.215 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.215    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.332 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.332    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.449 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.449    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.566 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.683 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.683    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.800 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.800    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.917 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.917    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.074 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.949    53.023    alum/temp_out0[18]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    53.355 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.355    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.905 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.905    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.019 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.019    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.133 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.133    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.247 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.247    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.361 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.475 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.475    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.589 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.589    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.703 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.703    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.860 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.057    55.917    alum/temp_out0[17]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.246 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.246    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.779 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.896 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.896    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.130 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.130    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.247 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.247    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.364 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.364    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.481 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.481    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.598 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.598    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.755 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.823    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    59.155 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    59.155    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.556 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.556    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.670    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.784    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.898    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.935    61.447    alum/temp_out0[15]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.776 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.326 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.440 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.440    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.782 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.782    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.896 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.896    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.010 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.010    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.124 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.124    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.281 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.902    64.183    alum/temp_out0[14]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.512 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.512    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.045 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.045    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.162 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.162    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.279 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.279    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.396 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.396    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.513 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.630 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.630    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.919    66.940    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.332    67.272 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.272    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.822 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.050 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.050    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.164 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.164    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.392    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.506    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.620 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.620    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.777 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.924    69.700    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.029 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.029    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.579 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.579    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.693 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.693    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.807 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.807    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.921 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.035 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.035    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.149 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.149    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.263 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.263    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.377 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.377    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.534 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.043    72.578    alum/temp_out0[11]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.378 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.612 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.729 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.729    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.846 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.963 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.963    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.197 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.197    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.354 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.860    75.214    alum/temp_out0[10]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.546 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.546    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.096 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.552 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.552    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.666 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.666    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.780 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.780    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.894 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.894    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.051 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.955    78.005    alum/temp_out0[9]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.790 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.904    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.018    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.132    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.246    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.474    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.588    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.745 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.978    80.723    alum/temp_out0[8]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.508 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.508    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.622 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.622    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.736 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.463 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.091    83.553    alum/temp_out0[7]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.338 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.338    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.452 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.452    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.566 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.566    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.680 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.680    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.794 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.794    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.022 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.022    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.136 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.136    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.293 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.072    86.366    alum/temp_out0[6]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.695 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.228 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.228    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.345 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.345    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.462 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.462    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.579 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.579    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.696 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.696    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.813 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.930 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.930    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.047 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.047    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.204 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.513    88.717    alum/temp_out0[5]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.332    89.049 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.049    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.582 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.582    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.699    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.816    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.933    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.050 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.050    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.167 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.167    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.284 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.284    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.401 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.410    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.567 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.024    91.591    alum/temp_out0[4]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    91.923 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.923    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.473 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.157 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.157    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.271 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.271    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.428 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.847    94.275    alum/temp_out0[3]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    94.604 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.154 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.268 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.268    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.382 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.382    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.496 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.496    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.610 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.610    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.724 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.724    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.838 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.838    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.952 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.952    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.109 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    97.131    alum/temp_out0[2]
    SLICE_X39Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.916 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.916    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.030 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.030    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.144 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.144    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.258 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.258    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.372 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.372    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.486 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.486    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.600 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.600    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.714 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.871 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.970    99.841    alum/temp_out0[1]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329   100.170 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.170    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.703 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.703    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.820 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.820    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.937 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.937    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.054 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.054    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.171 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.171    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.288 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.288    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.405 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.405    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.522 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.522    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.679 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           1.024   102.703    sm/temp_out0[0]
    SLICE_X55Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.035 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.035    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X55Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.247 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.680    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I0_O)        0.299   103.979 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.551   105.530    sm/M_alum_out[0]
    SLICE_X34Y12         LUT4 (Prop_lut4_I0_O)        0.124   105.654 f  sm/D_states_q[1]_i_17/O
                         net (fo=2, routed)           0.503   106.158    sm/D_states_q[1]_i_17_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.124   106.282 r  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.930   107.212    sm/D_states_q[1]_i_4_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.124   107.336 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.549   107.885    sm/D_states_d__0[1]
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.442   115.958    sm/clk
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.217    
                         clock uncertainty           -0.035   116.182    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)       -0.031   116.151    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.151    
                         arrival time                        -107.885    
  -------------------------------------------------------------------
                         slack                                  8.266    

Slack (MET) :             8.788ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.107ns  (logic 59.806ns (58.572%)  route 42.301ns (41.428%))
  Logic Levels:           321  (CARRY4=288 LUT2=1 LUT3=22 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    display/clk
    SLICE_X31Y44         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.915     8.520    sm/M_display_reading
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.644 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     9.051    sm/ram_reg_i_150_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.175 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.608    sm/ram_reg_i_122_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.732 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.645    11.378    L_reg/M_sm_ra1[1]
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.502 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.795    12.297    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.421 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.667    13.088    sm/M_alum_a[31]
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.212 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.212    alum/S[0]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.744 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.009    14.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.822 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.875    15.697    alum/temp_out0[31]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.640    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.754 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.991 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.991    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.219    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.333 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.490 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.270    18.760    alum/temp_out0[30]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.545 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.659    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.773    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.887 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.001 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.001    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.115 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.115    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.229 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.229    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.343 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.343    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.500 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.793    21.292    alum/temp_out0[29]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.329    21.621 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.621    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.171 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.171    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.285 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.399 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.399    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.513 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.513    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    22.979    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.136 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.037    24.173    alum/temp_out0[28]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.958 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.528 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.642 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.642    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.756 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.765    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.922 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.081    27.003    alum/temp_out0[27]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.452 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.452    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.566 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.566    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.680 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.792    alum/temp_out0[26]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.121 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.121    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.654 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.654    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.771 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.771    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.888 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.888    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.005 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.122 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.131    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.248 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.248    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.365 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.365    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.482 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.482    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.639 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.170    32.809    alum/temp_out0[25]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.597 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.825    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.062    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.176 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.176    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.290 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.290    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.404 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.404    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.561 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.113    35.674    alum/temp_out0[24]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.003 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.003    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.536 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.536    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.653 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.653    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.770 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.770    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.887 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.887    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.004 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.004    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.121 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.121    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.238 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.238    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.355 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.512 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.152    38.664    alum/temp_out0[23]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.332    38.996 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.996    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.529 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.529    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.646 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.646    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.763 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.880 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.880    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.997 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.997    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.231 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.231    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.348 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.348    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.505 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    41.600    alum/temp_out0[22]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.403 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.520 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.520    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.637 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.637    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.871    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.105    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.222 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.379 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.228    44.606    alum/temp_out0[21]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.332    44.938 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.938    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.488 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.830    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.944 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.944    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.058 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.058    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.172 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.172    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.286 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.286    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.443 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.897    47.340    alum/temp_out0[20]
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.329    47.669 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.219 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.333 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.333    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.447 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.447    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.561 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.561    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.675 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.675    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.789 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.789    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.903 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.903    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.017 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.017    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.174 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    50.393    alum/temp_out0[19]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.722 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.722    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.098 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.098    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.215 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.215    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.332 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.332    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.449 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.449    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.566 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.683 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.683    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.800 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.800    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.917 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.917    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.074 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.949    53.023    alum/temp_out0[18]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    53.355 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.355    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.905 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.905    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.019 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.019    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.133 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.133    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.247 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.247    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.361 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.475 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.475    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.589 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.589    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.703 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.703    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.860 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.057    55.917    alum/temp_out0[17]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.246 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.246    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.779 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.896 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.896    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.130 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.130    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.247 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.247    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.364 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.364    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.481 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.481    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.598 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.598    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.755 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.823    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    59.155 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    59.155    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.556 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.556    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.670    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.784    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.898    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.935    61.447    alum/temp_out0[15]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.776 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.326 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.440 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.440    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.782 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.782    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.896 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.896    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.010 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.010    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.124 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.124    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.281 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.902    64.183    alum/temp_out0[14]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.512 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.512    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.045 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.045    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.162 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.162    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.279 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.279    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.396 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.396    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.513 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.630 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.630    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.919    66.940    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.332    67.272 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.272    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.822 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.050 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.050    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.164 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.164    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.392    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.506    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.620 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.620    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.777 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.924    69.700    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.029 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.029    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.579 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.579    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.693 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.693    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.807 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.807    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.921 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.035 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.035    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.149 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.149    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.263 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.263    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.377 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.377    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.534 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.043    72.578    alum/temp_out0[11]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.378 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.612 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.729 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.729    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.846 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.963 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.963    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.197 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.197    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.354 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.860    75.214    alum/temp_out0[10]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.546 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.546    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.096 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.552 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.552    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.666 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.666    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.780 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.780    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.894 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.894    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.051 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.955    78.005    alum/temp_out0[9]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.790 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.904    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.018    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.132    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.246    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.474    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.588    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.745 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.978    80.723    alum/temp_out0[8]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.508 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.508    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.622 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.622    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.736 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.463 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.091    83.553    alum/temp_out0[7]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.338 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.338    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.452 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.452    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.566 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.566    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.680 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.680    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.794 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.794    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.022 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.022    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.136 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.136    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.293 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.072    86.366    alum/temp_out0[6]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.695 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.228 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.228    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.345 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.345    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.462 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.462    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.579 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.579    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.696 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.696    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.813 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.930 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.930    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.047 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.047    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.204 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.513    88.717    alum/temp_out0[5]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.332    89.049 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.049    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.582 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.582    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.699    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.816    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.933    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.050 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.050    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.167 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.167    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.284 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.284    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.401 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.410    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.567 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.024    91.591    alum/temp_out0[4]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    91.923 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.923    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.473 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.157 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.157    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.271 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.271    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.428 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.847    94.275    alum/temp_out0[3]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    94.604 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.154 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.268 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.268    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.382 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.382    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.496 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.496    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.610 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.610    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.724 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.724    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.838 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.838    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.952 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.952    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.109 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    97.131    alum/temp_out0[2]
    SLICE_X39Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.916 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.916    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.030 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.030    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.144 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.144    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.258 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.258    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.372 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.372    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.486 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.486    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.600 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.600    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.714 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.871 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.970    99.841    alum/temp_out0[1]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329   100.170 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.170    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.703 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.703    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.820 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.820    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.937 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.937    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.054 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.054    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.171 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.171    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.288 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.288    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.405 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.405    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.522 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.522    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.679 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           1.024   102.703    sm/temp_out0[0]
    SLICE_X55Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.035 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.035    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X55Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.247 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.680    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I0_O)        0.299   103.979 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.504   105.484    sm/M_alum_out[0]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124   105.608 f  sm/D_states_q[3]_i_24/O
                         net (fo=1, routed)           0.436   106.043    sm/D_states_q[3]_i_24_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124   106.167 f  sm/D_states_q[3]_i_6/O
                         net (fo=1, routed)           0.580   106.747    sm/D_states_q[3]_i_6_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124   106.871 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.385   107.256    sm/D_states_d__0[3]
    SLICE_X36Y9          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.443   115.959    sm/clk
    SLICE_X36Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X36Y9          FDSE (Setup_fdse_C_D)       -0.067   116.044    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.044    
                         arrival time                        -107.256    
  -------------------------------------------------------------------
                         slack                                  8.788    

Slack (MET) :             8.914ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.052ns  (logic 60.002ns (58.796%)  route 42.050ns (41.204%))
  Logic Levels:           321  (CARRY4=288 LUT2=1 LUT3=22 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    display/clk
    SLICE_X31Y44         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.915     8.520    sm/M_display_reading
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.644 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     9.051    sm/ram_reg_i_150_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.175 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.608    sm/ram_reg_i_122_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.732 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.645    11.378    L_reg/M_sm_ra1[1]
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.502 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.795    12.297    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.421 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.667    13.088    sm/M_alum_a[31]
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.212 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.212    alum/S[0]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.744 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.009    14.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.822 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.875    15.697    alum/temp_out0[31]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.640    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.754 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.991 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.991    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.219    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.333 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.490 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.270    18.760    alum/temp_out0[30]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.545 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.659    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.773    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.887 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.001 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.001    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.115 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.115    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.229 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.229    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.343 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.343    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.500 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.793    21.292    alum/temp_out0[29]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.329    21.621 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.621    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.171 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.171    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.285 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.399 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.399    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.513 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.513    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    22.979    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.136 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.037    24.173    alum/temp_out0[28]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.958 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.528 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.642 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.642    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.756 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.765    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.922 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.081    27.003    alum/temp_out0[27]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.452 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.452    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.566 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.566    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.680 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.792    alum/temp_out0[26]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.121 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.121    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.654 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.654    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.771 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.771    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.888 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.888    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.005 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.122 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.131    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.248 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.248    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.365 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.365    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.482 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.482    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.639 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.170    32.809    alum/temp_out0[25]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.597 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.825    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.062    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.176 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.176    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.290 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.290    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.404 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.404    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.561 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.113    35.674    alum/temp_out0[24]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.003 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.003    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.536 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.536    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.653 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.653    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.770 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.770    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.887 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.887    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.004 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.004    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.121 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.121    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.238 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.238    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.355 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.512 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.152    38.664    alum/temp_out0[23]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.332    38.996 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.996    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.529 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.529    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.646 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.646    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.763 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.880 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.880    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.997 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.997    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.231 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.231    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.348 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.348    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.505 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    41.600    alum/temp_out0[22]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.403 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.520 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.520    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.637 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.637    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.871    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.105    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.222 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.379 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.228    44.606    alum/temp_out0[21]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.332    44.938 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.938    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.488 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.830    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.944 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.944    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.058 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.058    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.172 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.172    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.286 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.286    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.443 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.897    47.340    alum/temp_out0[20]
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.329    47.669 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.219 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.333 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.333    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.447 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.447    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.561 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.561    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.675 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.675    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.789 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.789    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.903 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.903    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.017 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.017    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.174 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    50.393    alum/temp_out0[19]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.722 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.722    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.098 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.098    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.215 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.215    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.332 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.332    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.449 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.449    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.566 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.683 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.683    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.800 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.800    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.917 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.917    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.074 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.949    53.023    alum/temp_out0[18]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    53.355 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.355    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.905 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.905    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.019 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.019    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.133 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.133    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.247 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.247    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.361 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.475 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.475    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.589 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.589    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.703 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.703    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.860 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.057    55.917    alum/temp_out0[17]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.246 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.246    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.779 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.896 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.896    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.130 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.130    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.247 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.247    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.364 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.364    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.481 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.481    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.598 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.598    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.755 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.823    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    59.155 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    59.155    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.556 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.556    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.670    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.784    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.898    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.935    61.447    alum/temp_out0[15]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.776 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.326 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.440 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.440    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.782 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.782    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.896 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.896    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.010 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.010    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.124 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.124    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.281 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.902    64.183    alum/temp_out0[14]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.512 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.512    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.045 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.045    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.162 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.162    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.279 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.279    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.396 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.396    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.513 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.630 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.630    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.919    66.940    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.332    67.272 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.272    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.822 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.050 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.050    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.164 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.164    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.392    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.506    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.620 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.620    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.777 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.924    69.700    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.029 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.029    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.579 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.579    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.693 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.693    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.807 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.807    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.921 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.035 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.035    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.149 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.149    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.263 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.263    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.377 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.377    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.534 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.043    72.578    alum/temp_out0[11]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.378 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.612 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.729 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.729    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.846 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.963 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.963    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.197 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.197    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.354 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.860    75.214    alum/temp_out0[10]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.546 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.546    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.096 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.552 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.552    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.666 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.666    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.780 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.780    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.894 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.894    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.051 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.955    78.005    alum/temp_out0[9]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.790 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.904    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.018    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.132    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.246    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.474    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.588    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.745 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.978    80.723    alum/temp_out0[8]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.508 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.508    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.622 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.622    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.736 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.463 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.091    83.553    alum/temp_out0[7]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.338 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.338    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.452 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.452    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.566 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.566    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.680 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.680    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.794 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.794    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.022 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.022    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.136 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.136    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.293 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.072    86.366    alum/temp_out0[6]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.695 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.228 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.228    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.345 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.345    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.462 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.462    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.579 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.579    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.696 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.696    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.813 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.930 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.930    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.047 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.047    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.204 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.513    88.717    alum/temp_out0[5]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.332    89.049 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.049    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.582 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.582    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.699    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.816    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.933    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.050 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.050    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.167 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.167    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.284 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.284    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.401 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.410    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.567 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.024    91.591    alum/temp_out0[4]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    91.923 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.923    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.473 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.157 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.157    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.271 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.271    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.428 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.847    94.275    alum/temp_out0[3]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    94.604 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.154 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.268 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.268    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.382 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.382    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.496 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.496    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.610 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.610    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.724 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.724    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.838 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.838    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.952 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.952    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.109 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    97.131    alum/temp_out0[2]
    SLICE_X39Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.916 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.916    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.030 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.030    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.144 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.144    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.258 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.258    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.372 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.372    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.486 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.486    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.600 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.600    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.714 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.871 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.970    99.841    alum/temp_out0[1]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329   100.170 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.170    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.703 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.703    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.820 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.820    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.937 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.937    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.054 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.054    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.171 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.171    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.288 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.288    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.405 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.405    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.522 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.522    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.679 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           1.024   102.703    sm/temp_out0[0]
    SLICE_X55Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.035 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.035    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X55Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.247 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.680    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I0_O)        0.299   103.979 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.504   105.484    sm/M_alum_out[0]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.116   105.600 f  sm/D_states_q[4]_i_15/O
                         net (fo=1, routed)           0.469   106.069    sm/D_states_q[4]_i_15_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.328   106.397 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.282   106.679    sm/D_states_q[4]_i_6_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124   106.803 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.398   107.201    sm/D_states_d__0[4]
    SLICE_X35Y10         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.442   115.958    sm/clk
    SLICE_X35Y10         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.217    
                         clock uncertainty           -0.035   116.182    
    SLICE_X35Y10         FDSE (Setup_fdse_C_D)       -0.067   116.115    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.115    
                         arrival time                        -107.201    
  -------------------------------------------------------------------
                         slack                                  8.914    

Slack (MET) :             8.932ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.070ns  (logic 59.806ns (58.593%)  route 42.264ns (41.407%))
  Logic Levels:           321  (CARRY4=288 LUT2=1 LUT3=22 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    display/clk
    SLICE_X31Y44         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.915     8.520    sm/M_display_reading
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.644 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     9.051    sm/ram_reg_i_150_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.175 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.608    sm/ram_reg_i_122_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.732 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.645    11.378    L_reg/M_sm_ra1[1]
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.502 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.795    12.297    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.421 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.667    13.088    sm/M_alum_a[31]
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.212 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.212    alum/S[0]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.744 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.009    14.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.822 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.875    15.697    alum/temp_out0[31]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.640    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.754 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.991 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.991    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.219    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.333 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.490 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.270    18.760    alum/temp_out0[30]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.545 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.659    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.773    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.887 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.001 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.001    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.115 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.115    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.229 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.229    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.343 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.343    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.500 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.793    21.292    alum/temp_out0[29]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.329    21.621 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.621    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.171 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.171    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.285 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.399 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.399    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.513 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.513    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    22.979    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.136 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.037    24.173    alum/temp_out0[28]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.958 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.528 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.642 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.642    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.756 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.765    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.922 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.081    27.003    alum/temp_out0[27]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.452 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.452    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.566 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.566    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.680 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.792    alum/temp_out0[26]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.121 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.121    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.654 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.654    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.771 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.771    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.888 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.888    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.005 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.122 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.131    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.248 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.248    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.365 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.365    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.482 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.482    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.639 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.170    32.809    alum/temp_out0[25]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.597 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.825    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.062    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.176 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.176    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.290 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.290    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.404 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.404    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.561 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.113    35.674    alum/temp_out0[24]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.003 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.003    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.536 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.536    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.653 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.653    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.770 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.770    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.887 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.887    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.004 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.004    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.121 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.121    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.238 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.238    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.355 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.512 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.152    38.664    alum/temp_out0[23]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.332    38.996 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.996    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.529 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.529    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.646 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.646    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.763 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.880 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.880    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.997 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.997    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.231 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.231    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.348 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.348    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.505 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    41.600    alum/temp_out0[22]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.403 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.520 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.520    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.637 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.637    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.871    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.105    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.222 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.379 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.228    44.606    alum/temp_out0[21]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.332    44.938 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.938    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.488 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.830    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.944 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.944    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.058 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.058    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.172 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.172    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.286 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.286    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.443 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.897    47.340    alum/temp_out0[20]
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.329    47.669 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.219 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.333 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.333    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.447 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.447    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.561 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.561    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.675 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.675    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.789 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.789    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.903 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.903    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.017 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.017    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.174 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    50.393    alum/temp_out0[19]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.722 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.722    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.098 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.098    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.215 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.215    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.332 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.332    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.449 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.449    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.566 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.683 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.683    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.800 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.800    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.917 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.917    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.074 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.949    53.023    alum/temp_out0[18]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    53.355 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.355    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.905 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.905    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.019 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.019    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.133 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.133    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.247 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.247    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.361 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.475 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.475    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.589 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.589    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.703 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.703    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.860 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.057    55.917    alum/temp_out0[17]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.246 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.246    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.779 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.896 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.896    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.130 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.130    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.247 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.247    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.364 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.364    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.481 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.481    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.598 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.598    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.755 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.823    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    59.155 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    59.155    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.556 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.556    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.670    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.784    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.898    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.935    61.447    alum/temp_out0[15]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.776 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.326 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.440 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.440    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.782 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.782    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.896 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.896    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.010 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.010    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.124 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.124    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.281 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.902    64.183    alum/temp_out0[14]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.512 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.512    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.045 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.045    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.162 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.162    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.279 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.279    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.396 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.396    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.513 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.630 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.630    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.919    66.940    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.332    67.272 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.272    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.822 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.050 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.050    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.164 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.164    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.392    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.506    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.620 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.620    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.777 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.924    69.700    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.029 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.029    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.579 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.579    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.693 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.693    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.807 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.807    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.921 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.035 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.035    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.149 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.149    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.263 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.263    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.377 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.377    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.534 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.043    72.578    alum/temp_out0[11]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.378 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.612 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.729 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.729    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.846 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.963 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.963    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.197 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.197    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.354 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.860    75.214    alum/temp_out0[10]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.546 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.546    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.096 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.552 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.552    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.666 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.666    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.780 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.780    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.894 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.894    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.051 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.955    78.005    alum/temp_out0[9]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.790 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.904    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.018    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.132    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.246    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.474    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.588    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.745 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.978    80.723    alum/temp_out0[8]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.508 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.508    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.622 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.622    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.736 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.463 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.091    83.553    alum/temp_out0[7]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.338 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.338    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.452 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.452    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.566 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.566    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.680 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.680    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.794 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.794    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.022 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.022    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.136 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.136    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.293 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.072    86.366    alum/temp_out0[6]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.695 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.228 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.228    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.345 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.345    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.462 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.462    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.579 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.579    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.696 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.696    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.813 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.930 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.930    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.047 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.047    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.204 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.513    88.717    alum/temp_out0[5]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.332    89.049 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.049    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.582 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.582    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.699    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.816    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.933    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.050 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.050    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.167 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.167    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.284 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.284    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.401 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.410    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.567 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.024    91.591    alum/temp_out0[4]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    91.923 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.923    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.473 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.157 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.157    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.271 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.271    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.428 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.847    94.275    alum/temp_out0[3]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    94.604 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.154 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.268 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.268    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.382 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.382    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.496 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.496    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.610 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.610    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.724 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.724    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.838 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.838    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.952 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.952    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.109 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    97.131    alum/temp_out0[2]
    SLICE_X39Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.916 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.916    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.030 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.030    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.144 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.144    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.258 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.258    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.372 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.372    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.486 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.486    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.600 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.600    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.714 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.871 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.970    99.841    alum/temp_out0[1]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329   100.170 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.170    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.703 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.703    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.820 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.820    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.937 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.937    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.054 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.054    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.171 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.171    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.288 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.288    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.405 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.405    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.522 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.522    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.679 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           1.024   102.703    sm/temp_out0[0]
    SLICE_X55Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.035 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.035    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X55Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.247 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.680    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I0_O)        0.299   103.979 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.532   105.511    sm/M_alum_out[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.124   105.635 f  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.420   106.055    sm/D_states_q[0]_i_15_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I3_O)        0.124   106.179 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.444   106.623    sm/D_states_q[0]_i_6_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.124   106.747 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.472   107.219    sm/D_states_d__0[0]
    SLICE_X34Y9          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.442   115.958    sm/clk
    SLICE_X34Y9          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.217    
                         clock uncertainty           -0.035   116.182    
    SLICE_X34Y9          FDSE (Setup_fdse_C_D)       -0.031   116.151    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.151    
                         arrival time                        -107.219    
  -------------------------------------------------------------------
                         slack                                  8.932    

Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.742ns  (logic 59.682ns (58.660%)  route 42.060ns (41.340%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    display/clk
    SLICE_X31Y44         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.915     8.520    sm/M_display_reading
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.644 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     9.051    sm/ram_reg_i_150_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.175 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.608    sm/ram_reg_i_122_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.732 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.645    11.378    L_reg/M_sm_ra1[1]
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.502 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.795    12.297    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.421 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.667    13.088    sm/M_alum_a[31]
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.212 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.212    alum/S[0]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.744 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.009    14.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.822 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.875    15.697    alum/temp_out0[31]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.640    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.754 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.991 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.991    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.219    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.333 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.490 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.270    18.760    alum/temp_out0[30]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.545 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.659    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.773    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.887 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.001 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.001    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.115 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.115    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.229 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.229    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.343 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.343    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.500 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.793    21.292    alum/temp_out0[29]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.329    21.621 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.621    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.171 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.171    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.285 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.399 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.399    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.513 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.513    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    22.979    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.136 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.037    24.173    alum/temp_out0[28]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.958 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.528 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.642 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.642    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.756 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.765    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.922 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.081    27.003    alum/temp_out0[27]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.452 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.452    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.566 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.566    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.680 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.792    alum/temp_out0[26]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.121 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.121    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.654 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.654    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.771 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.771    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.888 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.888    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.005 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.122 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.131    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.248 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.248    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.365 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.365    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.482 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.482    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.639 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.170    32.809    alum/temp_out0[25]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.597 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.825    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.062    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.176 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.176    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.290 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.290    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.404 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.404    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.561 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.113    35.674    alum/temp_out0[24]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.003 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.003    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.536 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.536    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.653 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.653    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.770 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.770    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.887 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.887    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.004 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.004    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.121 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.121    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.238 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.238    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.355 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.512 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.152    38.664    alum/temp_out0[23]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.332    38.996 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.996    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.529 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.529    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.646 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.646    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.763 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.880 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.880    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.997 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.997    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.231 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.231    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.348 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.348    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.505 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    41.600    alum/temp_out0[22]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.403 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.520 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.520    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.637 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.637    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.871    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.105    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.222 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.379 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.228    44.606    alum/temp_out0[21]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.332    44.938 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.938    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.488 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.830    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.944 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.944    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.058 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.058    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.172 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.172    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.286 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.286    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.443 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.897    47.340    alum/temp_out0[20]
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.329    47.669 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.219 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.333 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.333    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.447 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.447    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.561 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.561    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.675 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.675    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.789 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.789    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.903 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.903    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.017 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.017    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.174 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    50.393    alum/temp_out0[19]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.722 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.722    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.098 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.098    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.215 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.215    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.332 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.332    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.449 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.449    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.566 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.683 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.683    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.800 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.800    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.917 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.917    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.074 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.949    53.023    alum/temp_out0[18]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    53.355 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.355    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.905 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.905    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.019 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.019    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.133 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.133    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.247 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.247    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.361 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.475 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.475    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.589 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.589    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.703 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.703    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.860 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.057    55.917    alum/temp_out0[17]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.246 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.246    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.779 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.896 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.896    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.130 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.130    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.247 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.247    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.364 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.364    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.481 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.481    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.598 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.598    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.755 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.823    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    59.155 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    59.155    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.556 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.556    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.670    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.784    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.898    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.935    61.447    alum/temp_out0[15]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.776 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.326 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.440 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.440    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.782 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.782    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.896 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.896    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.010 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.010    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.124 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.124    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.281 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.902    64.183    alum/temp_out0[14]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.512 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.512    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.045 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.045    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.162 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.162    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.279 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.279    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.396 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.396    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.513 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.630 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.630    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.919    66.940    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.332    67.272 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.272    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.822 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.050 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.050    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.164 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.164    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.392    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.506    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.620 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.620    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.777 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.924    69.700    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.029 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.029    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.579 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.579    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.693 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.693    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.807 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.807    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.921 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.035 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.035    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.149 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.149    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.263 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.263    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.377 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.377    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.534 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.043    72.578    alum/temp_out0[11]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.378 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.612 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.729 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.729    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.846 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.963 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.963    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.197 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.197    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.354 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.860    75.214    alum/temp_out0[10]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.546 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.546    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.096 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.552 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.552    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.666 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.666    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.780 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.780    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.894 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.894    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.051 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.955    78.005    alum/temp_out0[9]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.790 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.904    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.018    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.132    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.246    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.474    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.588    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.745 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.978    80.723    alum/temp_out0[8]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.508 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.508    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.622 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.622    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.736 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.463 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.091    83.553    alum/temp_out0[7]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.338 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.338    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.452 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.452    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.566 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.566    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.680 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.680    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.794 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.794    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.022 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.022    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.136 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.136    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.293 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.072    86.366    alum/temp_out0[6]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.695 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.228 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.228    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.345 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.345    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.462 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.462    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.579 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.579    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.696 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.696    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.813 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.930 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.930    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.047 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.047    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.204 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.513    88.717    alum/temp_out0[5]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.332    89.049 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.049    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.582 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.582    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.699    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.816    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.933    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.050 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.050    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.167 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.167    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.284 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.284    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.401 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.410    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.567 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.024    91.591    alum/temp_out0[4]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    91.923 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.923    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.473 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.157 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.157    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.271 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.271    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.428 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.847    94.275    alum/temp_out0[3]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    94.604 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.154 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.268 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.268    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.382 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.382    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.496 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.496    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.610 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.610    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.724 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.724    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.838 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.838    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.952 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.952    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.109 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    97.131    alum/temp_out0[2]
    SLICE_X39Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.916 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.916    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.030 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.030    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.144 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.144    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.258 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.258    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.372 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.372    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.486 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.486    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.600 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.600    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.714 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.871 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.970    99.841    alum/temp_out0[1]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329   100.170 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.170    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.703 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.703    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.820 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.820    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.937 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.937    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.054 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.054    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.171 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.171    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.288 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.288    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.405 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.405    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.522 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.522    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.679 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           1.024   102.703    sm/temp_out0[0]
    SLICE_X55Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.035 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.035    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X55Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.247 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.680    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I0_O)        0.299   103.979 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.708   105.687    sm/M_alum_out[0]
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.124   105.811 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.320   106.132    sm/D_states_q[7]_i_10_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.124   106.256 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.636   106.891    sm/D_states_d__0[6]
    SLICE_X36Y8          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.444   115.960    sm/clk
    SLICE_X36Y8          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)       -0.067   116.045    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.045    
                         arrival time                        -106.892    
  -------------------------------------------------------------------
                         slack                                  9.153    

Slack (MET) :             9.194ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.772ns  (logic 59.682ns (58.643%)  route 42.090ns (41.357%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=22 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    display/clk
    SLICE_X31Y44         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.915     8.520    sm/M_display_reading
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.644 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     9.051    sm/ram_reg_i_150_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.175 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.608    sm/ram_reg_i_122_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.732 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.645    11.378    L_reg/M_sm_ra1[1]
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.502 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.795    12.297    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.421 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.667    13.088    sm/M_alum_a[31]
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.212 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.212    alum/S[0]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.744 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.009    14.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.822 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.875    15.697    alum/temp_out0[31]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.640    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.754 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.991 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.991    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.219    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.333 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.490 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.270    18.760    alum/temp_out0[30]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.545 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.659    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.773    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.887 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.001 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.001    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.115 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.115    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.229 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.229    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.343 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.343    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.500 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.793    21.292    alum/temp_out0[29]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.329    21.621 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.621    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.171 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.171    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.285 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.399 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.399    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.513 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.513    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    22.979    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.136 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.037    24.173    alum/temp_out0[28]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.958 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.528 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.642 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.642    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.756 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.765    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.922 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.081    27.003    alum/temp_out0[27]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.452 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.452    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.566 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.566    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.680 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.792    alum/temp_out0[26]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.121 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.121    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.654 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.654    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.771 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.771    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.888 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.888    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.005 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.122 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.131    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.248 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.248    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.365 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.365    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.482 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.482    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.639 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.170    32.809    alum/temp_out0[25]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.597 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.825    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.062    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.176 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.176    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.290 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.290    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.404 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.404    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.561 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.113    35.674    alum/temp_out0[24]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.003 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.003    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.536 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.536    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.653 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.653    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.770 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.770    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.887 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.887    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.004 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.004    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.121 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.121    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.238 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.238    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.355 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.512 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.152    38.664    alum/temp_out0[23]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.332    38.996 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.996    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.529 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.529    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.646 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.646    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.763 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.880 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.880    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.997 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.997    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.231 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.231    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.348 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.348    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.505 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    41.600    alum/temp_out0[22]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.403 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.520 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.520    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.637 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.637    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.871    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.105    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.222 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.379 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.228    44.606    alum/temp_out0[21]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.332    44.938 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.938    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.488 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.830    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.944 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.944    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.058 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.058    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.172 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.172    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.286 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.286    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.443 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.897    47.340    alum/temp_out0[20]
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.329    47.669 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.219 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.333 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.333    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.447 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.447    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.561 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.561    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.675 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.675    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.789 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.789    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.903 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.903    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.017 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.017    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.174 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    50.393    alum/temp_out0[19]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.722 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.722    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.098 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.098    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.215 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.215    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.332 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.332    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.449 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.449    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.566 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.683 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.683    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.800 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.800    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.917 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.917    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.074 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.949    53.023    alum/temp_out0[18]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    53.355 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.355    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.905 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.905    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.019 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.019    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.133 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.133    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.247 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.247    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.361 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.475 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.475    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.589 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.589    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.703 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.703    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.860 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.057    55.917    alum/temp_out0[17]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.246 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.246    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.779 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.896 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.896    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.130 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.130    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.247 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.247    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.364 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.364    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.481 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.481    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.598 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.598    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.755 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.823    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    59.155 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    59.155    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.556 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.556    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.670    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.784    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.898    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.935    61.447    alum/temp_out0[15]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.776 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.326 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.440 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.440    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.782 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.782    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.896 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.896    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.010 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.010    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.124 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.124    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.281 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.902    64.183    alum/temp_out0[14]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.512 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.512    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.045 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.045    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.162 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.162    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.279 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.279    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.396 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.396    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.513 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.630 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.630    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.919    66.940    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.332    67.272 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.272    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.822 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.050 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.050    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.164 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.164    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.392    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.506    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.620 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.620    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.777 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.924    69.700    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.029 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.029    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.579 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.579    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.693 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.693    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.807 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.807    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.921 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.035 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.035    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.149 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.149    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.263 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.263    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.377 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.377    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.534 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.043    72.578    alum/temp_out0[11]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.378 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.612 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.729 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.729    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.846 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.963 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.963    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.197 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.197    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.354 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.860    75.214    alum/temp_out0[10]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.546 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.546    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.096 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.552 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.552    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.666 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.666    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.780 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.780    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.894 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.894    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.051 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.955    78.005    alum/temp_out0[9]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.790 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.904    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.018    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.132    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.246    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.474    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.588    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.745 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.978    80.723    alum/temp_out0[8]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.508 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.508    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.622 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.622    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.736 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.463 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.091    83.553    alum/temp_out0[7]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.338 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.338    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.452 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.452    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.566 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.566    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.680 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.680    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.794 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.794    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.022 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.022    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.136 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.136    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.293 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.072    86.366    alum/temp_out0[6]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.695 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.228 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.228    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.345 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.345    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.462 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.462    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.579 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.579    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.696 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.696    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.813 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.930 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.930    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.047 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.047    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.204 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.513    88.717    alum/temp_out0[5]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.332    89.049 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.049    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.582 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.582    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.699    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.816    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.933    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.050 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.050    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.167 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.167    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.284 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.284    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.401 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.410    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.567 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.024    91.591    alum/temp_out0[4]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    91.923 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.923    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.473 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.157 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.157    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.271 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.271    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.428 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.847    94.275    alum/temp_out0[3]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    94.604 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.154 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.268 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.268    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.382 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.382    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.496 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.496    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.610 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.610    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.724 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.724    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.838 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.838    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.952 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.952    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.109 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    97.131    alum/temp_out0[2]
    SLICE_X39Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.916 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.916    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.030 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.030    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.144 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.144    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.258 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.258    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.372 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.372    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.486 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.486    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.600 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.600    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.714 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.871 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.970    99.841    alum/temp_out0[1]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329   100.170 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.170    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.703 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.703    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.820 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.820    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.937 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.937    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.054 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.054    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.171 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.171    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.288 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.288    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.405 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.405    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.522 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.522    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.679 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           1.024   102.703    sm/temp_out0[0]
    SLICE_X55Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.035 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.035    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X55Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.247 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.680    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I0_O)        0.299   103.979 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.708   105.687    sm/M_alum_out[0]
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.124   105.811 r  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.352   106.164    sm/D_states_q[7]_i_10_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.124   106.288 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.634   106.921    sm/D_states_d__0[7]
    SLICE_X35Y8          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.443   115.959    sm/clk
    SLICE_X35Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X35Y8          FDSE (Setup_fdse_C_D)       -0.067   116.116    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.116    
                         arrival time                        -106.922    
  -------------------------------------------------------------------
                         slack                                  9.194    

Slack (MET) :             9.239ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.823ns  (logic 59.806ns (58.735%)  route 42.017ns (41.265%))
  Logic Levels:           321  (CARRY4=288 LUT2=1 LUT3=22 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.565     5.149    display/clk
    SLICE_X31Y44         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.915     8.520    sm/M_display_reading
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.644 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     9.051    sm/ram_reg_i_150_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.175 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.608    sm/ram_reg_i_122_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.732 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.645    11.378    L_reg/M_sm_ra1[1]
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.502 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.795    12.297    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.421 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.667    13.088    sm/M_alum_a[31]
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.212 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.212    alum/S[0]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.744 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.086 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.009    14.095    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.822 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.875    15.697    alum/temp_out0[31]
    SLICE_X59Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.640 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.640    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.754 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.754    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.991 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.991    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.105 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.219 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.219    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.333 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.490 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.270    18.760    alum/temp_out0[30]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.545 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.545    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.659    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.773    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.887 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.001 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.001    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.115 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.115    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.229 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.229    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.343 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.343    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.500 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.793    21.292    alum/temp_out0[29]
    SLICE_X63Y17         LUT3 (Prop_lut3_I0_O)        0.329    21.621 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.621    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.171 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.171    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.285 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.399 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.399    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.513 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.513    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.627 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.627    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.741 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.741    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.855 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.855    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.969 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    22.979    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.136 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.037    24.173    alum/temp_out0[28]
    SLICE_X61Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    24.958 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.958    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.072 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.072    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.186 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.186    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.300 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.300    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.414 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.528 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.642 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.642    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.756 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.009    25.765    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.922 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.081    27.003    alum/temp_out0[27]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    27.332 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.332    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.882    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.996    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.110    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.224 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.224    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.338 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.452 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.452    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.566 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.566    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.680 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.689    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.846 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.792    alum/temp_out0[26]
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.121 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.121    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.654 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.654    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.771 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.771    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.888 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.888    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.005 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.005    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.122 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.131    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.248 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.248    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.365 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.365    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.482 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.482    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.639 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.170    32.809    alum/temp_out0[25]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.597 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.825    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.062    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.176 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.176    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.290 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.290    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.404 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.404    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.561 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.113    35.674    alum/temp_out0[24]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    36.003 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.003    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.536 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.536    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.653 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.653    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.770 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.770    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.887 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.887    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.004 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.004    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.121 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.121    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.238 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.238    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.355 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.355    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.512 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.152    38.664    alum/temp_out0[23]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.332    38.996 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.996    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.529 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.529    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.646 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.646    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.763 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.880 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.880    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.997 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.997    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.231 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.231    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.348 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.348    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.505 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    41.600    alum/temp_out0[22]
    SLICE_X64Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    42.403 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.520 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.520    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.637 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.637    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.871    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.105    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.222 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.379 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.228    44.606    alum/temp_out0[21]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.332    44.938 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.938    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.488 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.830    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.944 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.944    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.058 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.058    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.172 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.172    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.286 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.286    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.443 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.897    47.340    alum/temp_out0[20]
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.329    47.669 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.219 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.333 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.333    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.447 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.447    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.561 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.561    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.675 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.675    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.789 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.789    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.903 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.903    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.017 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.017    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.174 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.219    50.393    alum/temp_out0[19]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.722 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.722    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.098 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.098    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.215 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.215    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.332 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.332    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.449 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.449    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.566 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.683 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.683    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.800 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.800    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.917 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.917    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.074 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.949    53.023    alum/temp_out0[18]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    53.355 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.355    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.905 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.905    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.019 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.019    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.133 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.133    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.247 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.247    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.361 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.361    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.475 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.475    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.589 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.589    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.703 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.703    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.860 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.057    55.917    alum/temp_out0[17]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.246 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.246    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.779 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.896 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.896    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.013 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.013    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.130 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.130    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.247 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.247    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.364 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.364    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.481 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.481    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.598 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.598    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.755 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.068    58.823    alum/temp_out0[16]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    59.155 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    59.155    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.556 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.556    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.670 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.670    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.784 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.784    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.898 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.898    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.012 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.935    61.447    alum/temp_out0[15]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.776 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.776    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.326 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.440 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.440    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.782 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.782    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.896 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.896    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.010 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.010    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.124 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.124    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.281 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.902    64.183    alum/temp_out0[14]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    64.512 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.512    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.045 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.045    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.162 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.162    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.279 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.279    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.396 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.396    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.513 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.513    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.630 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.630    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.747 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.747    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.864 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.021 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.919    66.940    alum/temp_out0[13]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.332    67.272 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.272    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.822 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.822    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.936 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.050 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.050    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.164 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.164    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.278 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.278    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.392 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.392    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.506 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.506    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.620 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.620    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.777 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.924    69.700    alum/temp_out0[12]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.329    70.029 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.029    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.579 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.579    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.693 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.693    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.807 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.807    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.921 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.035 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.035    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.149 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.149    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.263 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.263    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.377 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.377    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.534 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.043    72.578    alum/temp_out0[11]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.378 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.378    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.495 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.495    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.612 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.729 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.729    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.846 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.963 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.963    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.080 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.080    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.197 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.197    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.354 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.860    75.214    alum/temp_out0[10]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    75.546 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.546    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.096 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.096    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.210 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.210    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.324 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.324    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.438 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.552 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.552    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.666 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.666    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.780 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.780    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.894 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.894    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.051 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.955    78.005    alum/temp_out0[9]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.790 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.904    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.018    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.132    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.246    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.474    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.588    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.745 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.978    80.723    alum/temp_out0[8]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.508 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.508    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.622 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.622    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.736 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.736    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.850 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.850    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.964 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.964    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.078 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.078    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.192 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.192    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.306 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.306    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.463 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.091    83.553    alum/temp_out0[7]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.338 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.338    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.452 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.452    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.566 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.566    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.680 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.680    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.794 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.794    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.022 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.022    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.136 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.136    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.293 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.072    86.366    alum/temp_out0[6]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    86.695 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.228 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.228    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.345 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.345    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.462 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.462    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.579 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.579    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.696 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.696    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.813 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.930 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.930    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.047 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.047    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.204 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.513    88.717    alum/temp_out0[5]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.332    89.049 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.049    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.582 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.582    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.699    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.816    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.933    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.050 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.050    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.167 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.167    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.284 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.284    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.401 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.009    90.410    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.567 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.024    91.591    alum/temp_out0[4]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    91.923 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.923    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.473 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.473    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.587 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.587    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.701 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.701    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.815 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.815    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.929 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.929    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.043 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.043    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.157 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.157    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.271 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.271    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.428 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.847    94.275    alum/temp_out0[3]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    94.604 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.154 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.268 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.268    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.382 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.382    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.496 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.496    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.610 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.610    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.724 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.724    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.838 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.838    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.952 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.952    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.109 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.022    97.131    alum/temp_out0[2]
    SLICE_X39Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.916 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.916    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.030 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.030    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.144 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.144    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.258 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.258    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.372 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.372    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.486 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.486    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.600 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.600    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.714 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.871 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.970    99.841    alum/temp_out0[1]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329   100.170 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.170    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.703 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.703    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.820 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   100.820    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.937 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.937    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.054 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.054    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.171 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.171    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.288 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.288    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.405 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.405    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.522 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.522    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.679 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           1.024   102.703    sm/temp_out0[0]
    SLICE_X55Y21         LUT5 (Prop_lut5_I4_O)        0.332   103.035 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.035    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X55Y21         MUXF7 (Prop_muxf7_I0_O)      0.212   103.247 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.680    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I0_O)        0.299   103.979 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.414   105.393    sm/M_alum_out[0]
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.124   105.517 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.469   105.986    sm/D_states_q[2]_i_12_n_0
    SLICE_X37Y11         LUT5 (Prop_lut5_I3_O)        0.124   106.110 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.738   106.848    sm/D_states_q[2]_i_4_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.124   106.972 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   106.972    sm/D_states_d__0[2]
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.442   115.958    sm/clk
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.217    
                         clock uncertainty           -0.035   116.182    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)        0.029   116.211    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.211    
                         arrival time                        -106.972    
  -------------------------------------------------------------------
                         slack                                  9.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sr2/clk
    SLICE_X35Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.220     1.867    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sr2/clk
    SLICE_X35Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.220     1.867    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sr2/clk
    SLICE_X35Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.220     1.867    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sr2/clk
    SLICE_X35Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.220     1.867    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.380%)  route 0.281ns (66.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sr3/clk
    SLICE_X33Y5          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.281     1.929    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.380%)  route 0.281ns (66.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sr3/clk
    SLICE_X33Y5          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.281     1.929    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.380%)  route 0.281ns (66.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sr3/clk
    SLICE_X33Y5          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.281     1.929    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.380%)  route 0.281ns (66.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sr3/clk
    SLICE_X33Y5          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.281     1.929    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sr2/clk
    SLICE_X35Y2          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.858    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    sr2/clk
    SLICE_X35Y2          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.858    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y45   D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y45   D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y8    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y7    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y9    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y10   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X64Y8    L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.853ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.938ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.580ns (15.449%)  route 3.174ns (84.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    sm/clk
    SLICE_X36Y8          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         2.647     8.251    sm/D_states_q[6]
    SLICE_X37Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.375 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     8.903    fifo_reset_cond/AS[0]
    SLICE_X37Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X37Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y6          FDPE (Recov_fdpe_C_PRE)     -0.359   115.841    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                106.938    

Slack (MET) :             106.938ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.580ns (15.449%)  route 3.174ns (84.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    sm/clk
    SLICE_X36Y8          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         2.647     8.251    sm/D_states_q[6]
    SLICE_X37Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.375 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     8.903    fifo_reset_cond/AS[0]
    SLICE_X37Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X37Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y6          FDPE (Recov_fdpe_C_PRE)     -0.359   115.841    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                106.938    

Slack (MET) :             106.938ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.580ns (15.449%)  route 3.174ns (84.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    sm/clk
    SLICE_X36Y8          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         2.647     8.251    sm/D_states_q[6]
    SLICE_X37Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.375 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     8.903    fifo_reset_cond/AS[0]
    SLICE_X37Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X37Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y6          FDPE (Recov_fdpe_C_PRE)     -0.359   115.841    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                106.938    

Slack (MET) :             106.938ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.580ns (15.449%)  route 3.174ns (84.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    sm/clk
    SLICE_X36Y8          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         2.647     8.251    sm/D_states_q[6]
    SLICE_X37Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.375 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528     8.903    fifo_reset_cond/AS[0]
    SLICE_X37Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X37Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y6          FDPE (Recov_fdpe_C_PRE)     -0.359   115.841    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                106.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.231ns (22.529%)  route 0.794ns (77.471%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.560     1.504    sm/clk
    SLICE_X35Y10         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         0.408     2.052    sm/D_states_q[4]
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.045     2.097 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           0.214     2.311    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.045     2.356 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.529    fifo_reset_cond/AS[0]
    SLICE_X37Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X37Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X37Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.231ns (22.529%)  route 0.794ns (77.471%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.560     1.504    sm/clk
    SLICE_X35Y10         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         0.408     2.052    sm/D_states_q[4]
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.045     2.097 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           0.214     2.311    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.045     2.356 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.529    fifo_reset_cond/AS[0]
    SLICE_X37Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X37Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X37Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.231ns (22.529%)  route 0.794ns (77.471%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.560     1.504    sm/clk
    SLICE_X35Y10         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         0.408     2.052    sm/D_states_q[4]
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.045     2.097 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           0.214     2.311    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.045     2.356 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.529    fifo_reset_cond/AS[0]
    SLICE_X37Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X37Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X37Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.231ns (22.529%)  route 0.794ns (77.471%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.560     1.504    sm/clk
    SLICE_X35Y10         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         0.408     2.052    sm/D_states_q[4]
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.045     2.097 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           0.214     2.311    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.045     2.356 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.529    fifo_reset_cond/AS[0]
    SLICE_X37Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X37Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X37Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.853    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.242ns  (logic 12.552ns (33.703%)  route 24.690ns (66.297%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.478     5.698 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.748     7.446    L_reg/M_sm_timer[8]
    SLICE_X51Y2          LUT2 (Prop_lut2_I0_O)        0.323     7.769 r  L_reg/L_2bf7b854_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.672     8.442    L_reg/L_2bf7b854_remainder0_carry_i_26__1_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I4_O)        0.326     8.768 f  L_reg/L_2bf7b854_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.003     9.771    L_reg/L_2bf7b854_remainder0_carry_i_13__1_n_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I1_O)        0.152     9.923 f  L_reg/L_2bf7b854_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.800    10.722    L_reg/L_2bf7b854_remainder0_carry_i_19__1_n_0
    SLICE_X48Y1          LUT5 (Prop_lut5_I3_O)        0.354    11.076 r  L_reg/L_2bf7b854_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.948    L_reg/L_2bf7b854_remainder0_carry_i_10__1_n_0
    SLICE_X49Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.274 r  L_reg/L_2bf7b854_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.274    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.824 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.824    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.046 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.378    14.424    L_reg/L_2bf7b854_remainder0_3[4]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.327    14.751 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.904    15.655    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I4_O)        0.332    15.987 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.669    16.655    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y3          LUT5 (Prop_lut5_I3_O)        0.148    16.803 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.590    17.393    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I4_O)        0.322    17.715 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.808    18.524    L_reg/i__carry_i_19__3_n_0
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.352    18.876 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.106    19.981    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.309 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.523    20.833    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.340 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.454 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.454    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.767 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.804    22.570    L_reg/L_2bf7b854_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X41Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.876 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    23.512    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.636 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.723    24.360    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.484 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.859    25.342    L_reg/i__carry_i_13__3_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.492 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.804    26.296    L_reg/i__carry_i_23__3_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I0_O)        0.328    26.624 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.595    27.219    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.153    27.372 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    27.889    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.216 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.766 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.766    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.880 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.880    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.193 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.624    29.817    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.123 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.800    30.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y0          LUT6 (Prop_lut6_I1_O)        0.124    31.047 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.312    31.359    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I2_O)        0.124    31.483 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.810    32.293    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.417 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.006    33.423    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y2          LUT4 (Prop_lut4_I1_O)        0.150    33.573 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.128    38.701    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.462 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.462    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.220ns  (logic 12.550ns (33.718%)  route 24.671ns (66.282%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.478     5.698 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.748     7.446    L_reg/M_sm_timer[8]
    SLICE_X51Y2          LUT2 (Prop_lut2_I0_O)        0.323     7.769 r  L_reg/L_2bf7b854_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.672     8.442    L_reg/L_2bf7b854_remainder0_carry_i_26__1_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I4_O)        0.326     8.768 f  L_reg/L_2bf7b854_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.003     9.771    L_reg/L_2bf7b854_remainder0_carry_i_13__1_n_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I1_O)        0.152     9.923 f  L_reg/L_2bf7b854_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.800    10.722    L_reg/L_2bf7b854_remainder0_carry_i_19__1_n_0
    SLICE_X48Y1          LUT5 (Prop_lut5_I3_O)        0.354    11.076 r  L_reg/L_2bf7b854_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.948    L_reg/L_2bf7b854_remainder0_carry_i_10__1_n_0
    SLICE_X49Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.274 r  L_reg/L_2bf7b854_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.274    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.824 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.824    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.046 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.378    14.424    L_reg/L_2bf7b854_remainder0_3[4]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.327    14.751 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.904    15.655    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I4_O)        0.332    15.987 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.669    16.655    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y3          LUT5 (Prop_lut5_I3_O)        0.148    16.803 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.590    17.393    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I4_O)        0.322    17.715 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.808    18.524    L_reg/i__carry_i_19__3_n_0
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.352    18.876 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.106    19.981    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.309 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.523    20.833    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.340 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.454 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.454    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.767 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.804    22.570    L_reg/L_2bf7b854_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X41Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.876 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    23.512    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.636 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.723    24.360    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.484 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.859    25.342    L_reg/i__carry_i_13__3_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.492 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.804    26.296    L_reg/i__carry_i_23__3_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I0_O)        0.328    26.624 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.595    27.219    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.153    27.372 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    27.889    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.216 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.766 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.766    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.880 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.880    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.193 f  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.624    29.817    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.123 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.800    30.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y0          LUT6 (Prop_lut6_I1_O)        0.124    31.047 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.312    31.359    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I2_O)        0.124    31.483 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.810    32.293    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.417 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.011    33.428    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y2          LUT4 (Prop_lut4_I0_O)        0.152    33.580 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.103    38.684    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.441 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.441    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.804ns  (logic 12.321ns (33.476%)  route 24.484ns (66.524%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.478     5.698 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.748     7.446    L_reg/M_sm_timer[8]
    SLICE_X51Y2          LUT2 (Prop_lut2_I0_O)        0.323     7.769 r  L_reg/L_2bf7b854_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.672     8.442    L_reg/L_2bf7b854_remainder0_carry_i_26__1_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I4_O)        0.326     8.768 f  L_reg/L_2bf7b854_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.003     9.771    L_reg/L_2bf7b854_remainder0_carry_i_13__1_n_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I1_O)        0.152     9.923 f  L_reg/L_2bf7b854_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.800    10.722    L_reg/L_2bf7b854_remainder0_carry_i_19__1_n_0
    SLICE_X48Y1          LUT5 (Prop_lut5_I3_O)        0.354    11.076 r  L_reg/L_2bf7b854_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.948    L_reg/L_2bf7b854_remainder0_carry_i_10__1_n_0
    SLICE_X49Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.274 r  L_reg/L_2bf7b854_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.274    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.824 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.824    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.046 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.378    14.424    L_reg/L_2bf7b854_remainder0_3[4]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.327    14.751 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.904    15.655    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I4_O)        0.332    15.987 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.669    16.655    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y3          LUT5 (Prop_lut5_I3_O)        0.148    16.803 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.590    17.393    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I4_O)        0.322    17.715 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.808    18.524    L_reg/i__carry_i_19__3_n_0
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.352    18.876 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.106    19.981    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.309 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.523    20.833    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.340 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.454 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.454    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.767 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.804    22.570    L_reg/L_2bf7b854_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X41Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.876 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    23.512    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.636 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.723    24.360    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.484 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.859    25.342    L_reg/i__carry_i_13__3_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.492 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.804    26.296    L_reg/i__carry_i_23__3_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I0_O)        0.328    26.624 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.595    27.219    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.153    27.372 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    27.889    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.216 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.766 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.766    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.880 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.880    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.193 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.624    29.817    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.123 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.800    30.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y0          LUT6 (Prop_lut6_I1_O)        0.124    31.047 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.312    31.359    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I2_O)        0.124    31.483 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.810    32.293    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.417 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.968    33.386    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y2          LUT4 (Prop_lut4_I0_O)        0.124    33.510 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.960    38.469    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.025 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.025    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.589ns  (logic 12.309ns (33.641%)  route 24.280ns (66.359%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.478     5.698 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.748     7.446    L_reg/M_sm_timer[8]
    SLICE_X51Y2          LUT2 (Prop_lut2_I0_O)        0.323     7.769 r  L_reg/L_2bf7b854_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.672     8.442    L_reg/L_2bf7b854_remainder0_carry_i_26__1_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I4_O)        0.326     8.768 f  L_reg/L_2bf7b854_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.003     9.771    L_reg/L_2bf7b854_remainder0_carry_i_13__1_n_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I1_O)        0.152     9.923 f  L_reg/L_2bf7b854_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.800    10.722    L_reg/L_2bf7b854_remainder0_carry_i_19__1_n_0
    SLICE_X48Y1          LUT5 (Prop_lut5_I3_O)        0.354    11.076 r  L_reg/L_2bf7b854_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.948    L_reg/L_2bf7b854_remainder0_carry_i_10__1_n_0
    SLICE_X49Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.274 r  L_reg/L_2bf7b854_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.274    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.824 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.824    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.046 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.378    14.424    L_reg/L_2bf7b854_remainder0_3[4]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.327    14.751 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.904    15.655    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I4_O)        0.332    15.987 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.669    16.655    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y3          LUT5 (Prop_lut5_I3_O)        0.148    16.803 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.590    17.393    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I4_O)        0.322    17.715 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.808    18.524    L_reg/i__carry_i_19__3_n_0
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.352    18.876 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.106    19.981    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.309 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.523    20.833    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.340 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.454 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.454    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.767 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.804    22.570    L_reg/L_2bf7b854_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X41Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.876 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    23.512    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.636 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.723    24.360    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.484 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.859    25.342    L_reg/i__carry_i_13__3_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.492 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.804    26.296    L_reg/i__carry_i_23__3_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I0_O)        0.328    26.624 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.595    27.219    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.153    27.372 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    27.889    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.216 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.766 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.766    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.880 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.880    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.193 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.624    29.817    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.123 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.800    30.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y0          LUT6 (Prop_lut6_I1_O)        0.124    31.047 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.312    31.359    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I2_O)        0.124    31.483 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.810    32.293    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.417 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.011    33.428    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y2          LUT4 (Prop_lut4_I1_O)        0.124    33.552 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.713    38.266    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.810 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.810    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.511ns  (logic 12.318ns (33.738%)  route 24.193ns (66.262%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.478     5.698 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.748     7.446    L_reg/M_sm_timer[8]
    SLICE_X51Y2          LUT2 (Prop_lut2_I0_O)        0.323     7.769 r  L_reg/L_2bf7b854_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.672     8.442    L_reg/L_2bf7b854_remainder0_carry_i_26__1_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I4_O)        0.326     8.768 f  L_reg/L_2bf7b854_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.003     9.771    L_reg/L_2bf7b854_remainder0_carry_i_13__1_n_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I1_O)        0.152     9.923 f  L_reg/L_2bf7b854_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.800    10.722    L_reg/L_2bf7b854_remainder0_carry_i_19__1_n_0
    SLICE_X48Y1          LUT5 (Prop_lut5_I3_O)        0.354    11.076 r  L_reg/L_2bf7b854_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.948    L_reg/L_2bf7b854_remainder0_carry_i_10__1_n_0
    SLICE_X49Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.274 r  L_reg/L_2bf7b854_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.274    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.824 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.824    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.046 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.378    14.424    L_reg/L_2bf7b854_remainder0_3[4]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.327    14.751 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.904    15.655    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I4_O)        0.332    15.987 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.669    16.655    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y3          LUT5 (Prop_lut5_I3_O)        0.148    16.803 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.590    17.393    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I4_O)        0.322    17.715 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.808    18.524    L_reg/i__carry_i_19__3_n_0
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.352    18.876 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.106    19.981    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.309 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.523    20.833    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.340 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.454 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.454    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.767 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.804    22.570    L_reg/L_2bf7b854_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X41Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.876 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    23.512    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.636 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.723    24.360    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.484 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.859    25.342    L_reg/i__carry_i_13__3_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.492 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.804    26.296    L_reg/i__carry_i_23__3_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I0_O)        0.328    26.624 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.595    27.219    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.153    27.372 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    27.889    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.216 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.766 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.766    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.880 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.880    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.193 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.624    29.817    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.123 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.800    30.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y0          LUT6 (Prop_lut6_I1_O)        0.124    31.047 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.312    31.359    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I2_O)        0.124    31.483 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.810    32.293    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.417 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.970    33.388    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.124    33.512 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.667    38.178    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.732 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.732    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.271ns  (logic 12.316ns (33.955%)  route 23.955ns (66.045%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.478     5.698 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.748     7.446    L_reg/M_sm_timer[8]
    SLICE_X51Y2          LUT2 (Prop_lut2_I0_O)        0.323     7.769 r  L_reg/L_2bf7b854_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.672     8.442    L_reg/L_2bf7b854_remainder0_carry_i_26__1_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I4_O)        0.326     8.768 f  L_reg/L_2bf7b854_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.003     9.771    L_reg/L_2bf7b854_remainder0_carry_i_13__1_n_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I1_O)        0.152     9.923 f  L_reg/L_2bf7b854_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.800    10.722    L_reg/L_2bf7b854_remainder0_carry_i_19__1_n_0
    SLICE_X48Y1          LUT5 (Prop_lut5_I3_O)        0.354    11.076 r  L_reg/L_2bf7b854_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.948    L_reg/L_2bf7b854_remainder0_carry_i_10__1_n_0
    SLICE_X49Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.274 r  L_reg/L_2bf7b854_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.274    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.824 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.824    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.046 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.378    14.424    L_reg/L_2bf7b854_remainder0_3[4]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.327    14.751 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.904    15.655    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I4_O)        0.332    15.987 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.669    16.655    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y3          LUT5 (Prop_lut5_I3_O)        0.148    16.803 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.590    17.393    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I4_O)        0.322    17.715 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.808    18.524    L_reg/i__carry_i_19__3_n_0
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.352    18.876 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.106    19.981    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.309 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.523    20.833    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.340 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.454 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.454    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.767 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.804    22.570    L_reg/L_2bf7b854_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X41Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.876 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    23.512    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.636 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.723    24.360    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.484 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.859    25.342    L_reg/i__carry_i_13__3_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.492 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.804    26.296    L_reg/i__carry_i_23__3_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I0_O)        0.328    26.624 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.595    27.219    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.153    27.372 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    27.889    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.216 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.766 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.766    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.880 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.880    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.193 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.624    29.817    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.123 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.800    30.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y0          LUT6 (Prop_lut6_I1_O)        0.124    31.047 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.312    31.359    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I2_O)        0.124    31.483 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.810    32.293    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.417 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.006    33.423    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y2          LUT4 (Prop_lut4_I0_O)        0.124    33.547 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.393    37.941    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.491 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.491    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.192ns  (logic 12.545ns (34.664%)  route 23.646ns (65.336%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.478     5.698 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.748     7.446    L_reg/M_sm_timer[8]
    SLICE_X51Y2          LUT2 (Prop_lut2_I0_O)        0.323     7.769 r  L_reg/L_2bf7b854_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.672     8.442    L_reg/L_2bf7b854_remainder0_carry_i_26__1_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I4_O)        0.326     8.768 f  L_reg/L_2bf7b854_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.003     9.771    L_reg/L_2bf7b854_remainder0_carry_i_13__1_n_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I1_O)        0.152     9.923 f  L_reg/L_2bf7b854_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.800    10.722    L_reg/L_2bf7b854_remainder0_carry_i_19__1_n_0
    SLICE_X48Y1          LUT5 (Prop_lut5_I3_O)        0.354    11.076 r  L_reg/L_2bf7b854_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.948    L_reg/L_2bf7b854_remainder0_carry_i_10__1_n_0
    SLICE_X49Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.274 r  L_reg/L_2bf7b854_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.274    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.824 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.824    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.046 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.378    14.424    L_reg/L_2bf7b854_remainder0_3[4]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.327    14.751 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.904    15.655    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I4_O)        0.332    15.987 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.669    16.655    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y3          LUT5 (Prop_lut5_I3_O)        0.148    16.803 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.590    17.393    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I4_O)        0.322    17.715 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.808    18.524    L_reg/i__carry_i_19__3_n_0
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.352    18.876 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.106    19.981    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.309 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.523    20.833    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.340 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.454 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.454    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.767 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.804    22.570    L_reg/L_2bf7b854_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X41Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.876 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    23.512    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.636 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.723    24.360    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.484 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.859    25.342    L_reg/i__carry_i_13__3_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.492 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.804    26.296    L_reg/i__carry_i_23__3_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I0_O)        0.328    26.624 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.595    27.219    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.153    27.372 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    27.889    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.216 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.766 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.766    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.880 r  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.880    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.193 f  timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.624    29.817    timerseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.123 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.800    30.923    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y0          LUT6 (Prop_lut6_I1_O)        0.124    31.047 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.312    31.359    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y0          LUT6 (Prop_lut6_I2_O)        0.124    31.483 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.810    32.293    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.417 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.968    33.386    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y2          LUT4 (Prop_lut4_I0_O)        0.154    33.540 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.122    37.662    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.412 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.412    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.168ns  (logic 11.957ns (33.058%)  route 24.212ns (66.942%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.615     7.290    L_reg/M_sm_pac[12]
    SLICE_X61Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.442 f  L_reg/L_2bf7b854_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.837     8.280    L_reg/L_2bf7b854_remainder0_carry_i_23_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.326     8.606 f  L_reg/L_2bf7b854_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.607     9.213    L_reg/L_2bf7b854_remainder0_carry_i_12_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I0_O)        0.150     9.363 f  L_reg/L_2bf7b854_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.828    10.191    L_reg/L_2bf7b854_remainder0_carry_i_20_n_0
    SLICE_X62Y5          LUT5 (Prop_lut5_I4_O)        0.326    10.517 r  L_reg/L_2bf7b854_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.805    11.322    L_reg/L_2bf7b854_remainder0_carry_i_10_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124    11.446 r  L_reg/L_2bf7b854_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.446    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.996 r  aseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.996    aseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  aseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.110    aseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.444 r  aseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.043    13.487    L_reg/L_2bf7b854_remainder0[9]
    SLICE_X60Y5          LUT5 (Prop_lut5_I1_O)        0.303    13.790 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.990    14.780    L_reg/i__carry__1_i_10_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I0_O)        0.124    14.904 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.817    15.721    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.845 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.532    16.376    L_reg/i__carry_i_16__0_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I0_O)        0.148    16.524 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.176    17.700    L_reg/i__carry_i_20__0_n_0
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.354    18.054 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.885    18.939    L_reg/i__carry_i_11_n_0
    SLICE_X59Y3          LUT2 (Prop_lut2_I1_O)        0.348    19.287 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.487    19.775    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.282 r  aseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.282    aseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.396 r  aseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.396    aseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.709 f  aseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.952    21.660    L_reg/L_2bf7b854_remainder0_inferred__1/i__carry__2[3]
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.306    21.966 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.400    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.524 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.000    23.524    L_reg/i__carry_i_14_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I0_O)        0.150    23.674 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.484    24.158    L_reg/i__carry_i_25_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I0_O)        0.328    24.486 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.957    25.443    L_reg/i__carry_i_20_n_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124    25.567 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.596    26.163    L_reg/i__carry_i_13_n_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.149    26.312 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.670    26.982    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.314 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.314    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.847 r  aseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.847    aseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.964 r  aseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.964    aseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.287 r  aseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    29.099    aseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X61Y2          LUT6 (Prop_lut6_I3_O)        0.306    29.405 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.877    30.281    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.405 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.786    31.191    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.315 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.811    32.126    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.250 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.028    33.278    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.146    33.424 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.184    37.608    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.388 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.388    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.788ns  (logic 11.701ns (32.696%)  route 24.087ns (67.304%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.785     7.460    L_reg/M_sm_pbc[7]
    SLICE_X56Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.584 r  L_reg/L_2bf7b854_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.670     8.254    L_reg/L_2bf7b854_remainder0_carry__1_i_8__0_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.378 f  L_reg/L_2bf7b854_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.030     9.408    L_reg/L_2bf7b854_remainder0_carry__1_i_7__0_n_0
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.152     9.560 f  L_reg/L_2bf7b854_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.941    10.501    L_reg/L_2bf7b854_remainder0_carry_i_20__0_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.354    10.855 r  L_reg/L_2bf7b854_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.862    11.718    L_reg/L_2bf7b854_remainder0_carry_i_10__0_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.044 r  L_reg/L_2bf7b854_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.044    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.577 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.577    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.694 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.694    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.017 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.014    14.030    L_reg/L_2bf7b854_remainder0_1[9]
    SLICE_X52Y6          LUT5 (Prop_lut5_I1_O)        0.306    14.336 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.872    15.209    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X50Y6          LUT4 (Prop_lut4_I0_O)        0.124    15.333 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.821    16.154    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.278 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.677    16.954    L_reg/i__carry_i_16__2_n_0
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.152    17.106 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.021    18.127    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.354    18.481 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.924    19.405    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y2          LUT2 (Prop_lut2_I1_O)        0.332    19.737 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.514    20.251    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X53Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.758 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.758    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.872 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.872    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.094 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.999    22.093    L_reg/L_2bf7b854_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X54Y4          LUT5 (Prop_lut5_I2_O)        0.299    22.392 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    22.858    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X54Y4          LUT5 (Prop_lut5_I0_O)        0.124    22.982 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.805    23.787    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_0
    SLICE_X55Y1          LUT2 (Prop_lut2_I0_O)        0.124    23.911 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.699    24.610    L_reg/i__carry_i_13__1_0
    SLICE_X55Y1          LUT5 (Prop_lut5_I0_O)        0.152    24.762 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.800    25.562    L_reg/i__carry_i_23__1_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.326    25.888 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.582    26.470    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I1_O)        0.116    26.586 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.817    27.402    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X55Y2          LUT5 (Prop_lut5_I0_O)        0.328    27.730 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.730    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.280 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.280    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.394    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.508    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.730 f  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.683    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y4          LUT6 (Prop_lut6_I5_O)        0.299    29.982 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.805    30.787    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I1_O)        0.124    30.911 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.116    32.027    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.151 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.978    33.129    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.253 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.722    33.975    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I2_O)        0.120    34.095 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.215    37.311    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    41.008 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.008    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.768ns  (logic 11.518ns (32.201%)  route 24.250ns (67.799%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.785     7.460    L_reg/M_sm_pbc[7]
    SLICE_X56Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.584 r  L_reg/L_2bf7b854_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.670     8.254    L_reg/L_2bf7b854_remainder0_carry__1_i_8__0_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.378 f  L_reg/L_2bf7b854_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.030     9.408    L_reg/L_2bf7b854_remainder0_carry__1_i_7__0_n_0
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.152     9.560 f  L_reg/L_2bf7b854_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.941    10.501    L_reg/L_2bf7b854_remainder0_carry_i_20__0_n_0
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.354    10.855 r  L_reg/L_2bf7b854_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.862    11.718    L_reg/L_2bf7b854_remainder0_carry_i_10__0_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.044 r  L_reg/L_2bf7b854_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.044    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.577 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.577    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.694 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.694    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.017 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.014    14.030    L_reg/L_2bf7b854_remainder0_1[9]
    SLICE_X52Y6          LUT5 (Prop_lut5_I1_O)        0.306    14.336 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.872    15.209    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X50Y6          LUT4 (Prop_lut4_I0_O)        0.124    15.333 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.821    16.154    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.278 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.677    16.954    L_reg/i__carry_i_16__2_n_0
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.152    17.106 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.021    18.127    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.354    18.481 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.924    19.405    L_reg/i__carry_i_11__1_n_0
    SLICE_X54Y2          LUT2 (Prop_lut2_I1_O)        0.332    19.737 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.514    20.251    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X53Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.758 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.758    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.872 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.872    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.094 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.999    22.093    L_reg/L_2bf7b854_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X54Y4          LUT5 (Prop_lut5_I2_O)        0.299    22.392 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    22.858    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X54Y4          LUT5 (Prop_lut5_I0_O)        0.124    22.982 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.805    23.787    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__0/i__carry__0_0
    SLICE_X55Y1          LUT2 (Prop_lut2_I0_O)        0.124    23.911 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.699    24.610    L_reg/i__carry_i_13__1_0
    SLICE_X55Y1          LUT5 (Prop_lut5_I0_O)        0.152    24.762 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.800    25.562    L_reg/i__carry_i_23__1_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.326    25.888 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.582    26.470    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I1_O)        0.116    26.586 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.817    27.402    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X55Y2          LUT5 (Prop_lut5_I0_O)        0.328    27.730 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.730    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.280 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.280    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.394    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.508    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.730 r  bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.683    bseg_driver/decimal_renderer/L_2bf7b854_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y4          LUT6 (Prop_lut6_I5_O)        0.299    29.982 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.805    30.787    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I1_O)        0.124    30.911 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.116    32.027    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.151 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.603    32.754    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.124    32.878 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.200    34.078    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I1_O)        0.124    34.202 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.275    37.478    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.988 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.988    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.420ns (80.534%)  route 0.343ns (19.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X64Y50         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.148     1.686 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.343     2.029    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.272     3.302 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.302    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.409ns (74.930%)  route 0.471ns (25.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X64Y50         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.471     2.173    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.418 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.418    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.383ns (73.471%)  route 0.499ns (26.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X65Y50         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.499     2.178    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.420 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.420    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.395ns (72.730%)  route 0.523ns (27.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X64Y50         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.523     2.225    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.455 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.455    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.406ns (72.968%)  route 0.521ns (27.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.539    display/clk
    SLICE_X60Y49         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.521     2.224    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.465 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.465    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.373ns (69.795%)  route 0.594ns (30.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.568     1.512    display/clk
    SLICE_X56Y45         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.594     2.270    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.478 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.478    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.429ns (72.219%)  route 0.550ns (27.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X64Y50         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.148     1.686 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.550     2.235    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.281     3.516 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.516    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.373ns (68.598%)  route 0.628ns (31.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.539    display/clk
    SLICE_X61Y49         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          0.628     2.308    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.540 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.540    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.468ns (62.113%)  route 0.895ns (37.887%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    butt_cond/clk
    SLICE_X30Y44         FDRE                                         r  butt_cond/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  butt_cond/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.073     1.744    butt_cond/D_ctr_q_reg[2]
    SLICE_X31Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  butt_cond/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.841    butt_cond/led_OBUF[0]_inst_i_3_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.886 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.770     2.656    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.870 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.870    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.409ns (59.766%)  route 0.948ns (40.234%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X65Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.254     1.934    aseg_driver/ctr/S[0]
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     1.979 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.694     2.673    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.896 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.896    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.136ns  (logic 1.643ns (31.985%)  route 3.494ns (68.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.787     4.306    reset_cond/butt_reset_IBUF
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.430 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.706     5.136    reset_cond/M_reset_cond_in
    SLICE_X48Y28         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.439     4.844    reset_cond/clk
    SLICE_X48Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.070ns  (logic 1.643ns (32.403%)  route 3.427ns (67.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.787     4.306    reset_cond/butt_reset_IBUF
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.430 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.640     5.070    reset_cond/M_reset_cond_in
    SLICE_X52Y34         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.446     4.851    reset_cond/clk
    SLICE_X52Y34         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.070ns  (logic 1.643ns (32.403%)  route 3.427ns (67.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.787     4.306    reset_cond/butt_reset_IBUF
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.430 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.640     5.070    reset_cond/M_reset_cond_in
    SLICE_X52Y34         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.446     4.851    reset_cond/clk
    SLICE_X52Y34         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.932ns  (logic 1.643ns (33.313%)  route 3.289ns (66.687%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.787     4.306    reset_cond/butt_reset_IBUF
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.430 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.501     4.932    reset_cond/M_reset_cond_in
    SLICE_X52Y33         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445     4.850    reset_cond/clk
    SLICE_X52Y33         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.747ns  (logic 1.474ns (31.046%)  route 3.273ns (68.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           3.273     4.747    butt_cond/sync/D[0]
    SLICE_X31Y46         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445     4.850    butt_cond/sync/clk
    SLICE_X31Y46         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1818916517[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.180ns  (logic 1.624ns (38.853%)  route 2.556ns (61.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.556     4.056    forLoop_idx_0_1818916517[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.180 r  forLoop_idx_0_1818916517[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.180    forLoop_idx_0_1818916517[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X34Y25         FDRE                                         r  forLoop_idx_0_1818916517[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.427     4.832    forLoop_idx_0_1818916517[1].cond_butt_dirs/sync/clk
    SLICE_X34Y25         FDRE                                         r  forLoop_idx_0_1818916517[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1818916517[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.630ns (39.055%)  route 2.544ns (60.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.544     4.050    forLoop_idx_0_1818916517[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.174 r  forLoop_idx_0_1818916517[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.174    forLoop_idx_0_1818916517[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_1818916517[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.435     4.840    forLoop_idx_0_1818916517[0].cond_butt_dirs/sync/clk
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_1818916517[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.041ns  (logic 1.641ns (40.616%)  route 2.400ns (59.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.400     3.917    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y6          LUT1 (Prop_lut1_I0_O)        0.124     4.041 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.041    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y6          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.447     4.852    cond_butt_next_play/sync/clk
    SLICE_X28Y6          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_535741551[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.991ns  (logic 1.639ns (41.053%)  route 2.353ns (58.947%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.353     3.867    forLoop_idx_0_535741551[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.991 r  forLoop_idx_0_535741551[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.991    forLoop_idx_0_535741551[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_535741551[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.428     4.833    forLoop_idx_0_535741551[1].cond_butt_sel_desel/sync/clk
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_535741551[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_535741551[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.974ns  (logic 1.640ns (41.267%)  route 2.334ns (58.733%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.334     3.850    forLoop_idx_0_535741551[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X39Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.974 r  forLoop_idx_0_535741551[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.974    forLoop_idx_0_535741551[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X39Y25         FDRE                                         r  forLoop_idx_0_535741551[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.428     4.833    forLoop_idx_0_535741551[0].cond_butt_sel_desel/sync/clk
    SLICE_X39Y25         FDRE                                         r  forLoop_idx_0_535741551[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1818916517[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.347ns (29.202%)  route 0.841ns (70.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.841     1.142    forLoop_idx_0_1818916517[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.187 r  forLoop_idx_0_1818916517[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.187    forLoop_idx_0_1818916517[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X34Y25         FDRE                                         r  forLoop_idx_0_1818916517[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.815     2.005    forLoop_idx_0_1818916517[2].cond_butt_dirs/sync/clk
    SLICE_X34Y25         FDRE                                         r  forLoop_idx_0_1818916517[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1818916517[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.341ns (27.164%)  route 0.915ns (72.836%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.915     1.212    forLoop_idx_0_1818916517[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.257 r  forLoop_idx_0_1818916517[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.257    forLoop_idx_0_1818916517[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X38Y22         FDRE                                         r  forLoop_idx_0_1818916517[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.819     2.009    forLoop_idx_0_1818916517[3].cond_butt_dirs/sync/clk
    SLICE_X38Y22         FDRE                                         r  forLoop_idx_0_1818916517[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_535741551[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.329ns (23.952%)  route 1.043ns (76.048%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.043     1.327    forLoop_idx_0_535741551[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X39Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.372 r  forLoop_idx_0_535741551[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.372    forLoop_idx_0_535741551[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X39Y25         FDRE                                         r  forLoop_idx_0_535741551[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.816     2.006    forLoop_idx_0_535741551[0].cond_butt_sel_desel/sync/clk
    SLICE_X39Y25         FDRE                                         r  forLoop_idx_0_535741551[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_535741551[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.327ns (23.481%)  route 1.066ns (76.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.066     1.348    forLoop_idx_0_535741551[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.393 r  forLoop_idx_0_535741551[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.393    forLoop_idx_0_535741551[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_535741551[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.816     2.006    forLoop_idx_0_535741551[1].cond_butt_sel_desel/sync/clk
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_535741551[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.330ns (23.668%)  route 1.064ns (76.332%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.064     1.349    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.394 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.394    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y6          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.833     2.023    cond_butt_next_play/sync/clk
    SLICE_X28Y6          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1818916517[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.437ns  (logic 0.313ns (21.771%)  route 1.124ns (78.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.124     1.392    forLoop_idx_0_1818916517[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.437 r  forLoop_idx_0_1818916517[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.437    forLoop_idx_0_1818916517[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X34Y25         FDRE                                         r  forLoop_idx_0_1818916517[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.815     2.005    forLoop_idx_0_1818916517[1].cond_butt_dirs/sync/clk
    SLICE_X34Y25         FDRE                                         r  forLoop_idx_0_1818916517[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1818916517[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.471ns  (logic 0.319ns (21.678%)  route 1.152ns (78.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.152     1.426    forLoop_idx_0_1818916517[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.471 r  forLoop_idx_0_1818916517[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.471    forLoop_idx_0_1818916517[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_1818916517[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.821     2.011    forLoop_idx_0_1818916517[0].cond_butt_dirs/sync/clk
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_1818916517[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.242ns (14.142%)  route 1.467ns (85.858%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.467     1.709    butt_cond/sync/D[0]
    SLICE_X31Y46         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    butt_cond/sync/clk
    SLICE_X31Y46         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.331ns (18.467%)  route 1.463ns (81.533%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.561    reset_cond/butt_reset_IBUF
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.606 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.188     1.794    reset_cond/M_reset_cond_in
    SLICE_X52Y33         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.830     2.020    reset_cond/clk
    SLICE_X52Y33         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.331ns (17.933%)  route 1.516ns (82.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.561    reset_cond/butt_reset_IBUF
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.606 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.242     1.848    reset_cond/M_reset_cond_in
    SLICE_X52Y34         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.831     2.021    reset_cond/clk
    SLICE_X52Y34         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





