

================================================================
== Vivado HLS Report for 'operator_double_div10'
================================================================
* Date:           Fri Aug  3 14:49:35 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div10
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|    41.410|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                       |                |  Latency  |  Interval | Pipeline|
        |                Instance               |     Module     | min | max | min | max |   Type  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_151              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_158              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_164              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_170              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_176              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_182              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_188              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_194              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret_15_i_i_lut_div5_chunk_fu_200  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret_16_i_i_lut_div5_chunk_fu_206  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret_17_i_i_lut_div5_chunk_fu_212  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     716|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|   18018|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     168|
|Register         |        -|      -|     122|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     122|   18902|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |      18|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------+---------+-------+---+------+
    |                Instance               |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------------------+----------------+---------+-------+---+------+
    |grp_lut_div5_chunk_fu_151              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_158              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_164              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_170              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_176              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_182              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_188              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_194              |lut_div5_chunk  |        0|      0|  0|  1638|
    |call_ret_15_i_i_lut_div5_chunk_fu_200  |lut_div5_chunk  |        0|      0|  0|  1638|
    |call_ret_16_i_i_lut_div5_chunk_fu_206  |lut_div5_chunk  |        0|      0|  0|  1638|
    |call_ret_17_i_i_lut_div5_chunk_fu_212  |lut_div5_chunk  |        0|      0|  0|  1638|
    +---------------------------------------+----------------+---------+-------+---+------+
    |Total                                  |                |        0|      0|  0| 18018|
    +---------------------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |shift_V_1_fu_412_p2          |     +    |      0|  0|   18|           3|          11|
    |xf_V_fu_524_p2               |     +    |      0|  0|   64|           2|          57|
    |new_exp_V_1_fu_352_p2        |     -    |      0|  0|   18|          11|          11|
    |shift_V_fu_406_p2            |     -    |      0|  0|   18|           2|          11|
    |sel_tmp2_fu_424_p2           |    and   |      0|  0|    6|           1|           1|
    |sel_tmp7_fu_450_p2           |    and   |      0|  0|    6|           1|           1|
    |icmp_fu_326_p2               |   icmp   |      0|  0|    8|           2|           1|
    |tmp_1_fu_340_p2              |   icmp   |      0|  0|   13|          11|           2|
    |tmp_2_fu_346_p2              |   icmp   |      0|  0|   13|          11|          11|
    |tmp_4_fu_380_p2              |   icmp   |      0|  0|   13|          11|           1|
    |tmp_5_fu_386_p2              |   icmp   |      0|  0|   13|          11|          11|
    |tmp_7_fu_400_p2              |   icmp   |      0|  0|   13|          11|           2|
    |r_V_fu_500_p2                |   lshr   |      0|  0|  160|          53|          53|
    |sel_tmp6_demorgan_fu_438_p2  |    or    |      0|  0|    6|           1|           1|
    |tmp_8_fu_366_p2              |    or    |      0|  0|    6|           1|           1|
    |p_Repl2_1_fu_372_p3          |  select  |      0|  0|   11|           1|          11|
    |p_cast_cast_fu_332_p3        |  select  |      0|  0|    3|           1|           3|
    |p_new_exp_V_1_fu_358_p3      |  select  |      0|  0|    2|           1|           2|
    |shift_V_2_fu_430_p3          |  select  |      0|  0|   11|           1|          11|
    |shift_V_3_fu_456_p3          |  select  |      0|  0|   11|           1|          11|
    |shift_V_4_fu_464_p3          |  select  |      0|  0|   11|           1|           1|
    |shift_V_cast_cast_fu_392_p3  |  select  |      0|  0|    2|           1|           2|
    |xf_V_1_fu_480_p3             |  select  |      0|  0|   53|           1|          53|
    |xf_V_3_fu_516_p3             |  select  |      0|  0|   57|           1|          57|
    |r_V_1_fu_510_p2              |    shl   |      0|  0|  168|          57|          57|
    |sel_tmp6_fu_444_p2           |    xor   |      0|  0|    6|           1|           2|
    |sel_tmp_fu_418_p2            |    xor   |      0|  0|    6|           1|           2|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |Total                        |          |      0|  0|  716|         200|         387|
    +-----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  15|          3|    1|          3|
    |ap_phi_mux_p_Repl2_s_phi_fu_145_p4  |   9|          2|   52|        104|
    |grp_lut_div5_chunk_fu_151_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_151_r_in_V    |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_158_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_164_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_170_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_176_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_182_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_188_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_194_d_V       |  15|          3|    3|          9|
    |p_Repl2_s_reg_142                   |   9|          2|   52|        104|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 168|         34|  132|        292|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   2|   0|    2|          0|
    |p_Repl2_1_reg_812           |  11|   0|   11|          0|
    |p_Repl2_2_reg_798           |   1|   0|    1|          0|
    |p_Repl2_s_reg_142           |  52|   0|   52|          0|
    |p_Result_16_10_i_i_reg_867  |   3|   0|    3|          0|
    |p_Result_16_11_i_i_reg_872  |   3|   0|    3|          0|
    |p_Result_16_12_i_i_reg_877  |   3|   0|    3|          0|
    |p_Result_16_13_i_i_reg_882  |   3|   0|    3|          0|
    |p_Result_16_14_i_i_reg_887  |   3|   0|    3|          0|
    |p_Result_16_15_i_i_reg_892  |   3|   0|    3|          0|
    |p_Result_16_16_i_i_reg_897  |   3|   0|    3|          0|
    |p_Result_16_8_i_i_reg_852   |   3|   0|    3|          0|
    |p_Result_16_9_i_i_reg_857   |   3|   0|    3|          0|
    |p_Result_16_i_i_8_reg_862   |   3|   0|    3|          0|
    |q_chunk_V_0_2_i_i_reg_817   |   3|   0|    3|          0|
    |q_chunk_V_0_3_i_i_reg_822   |   3|   0|    3|          0|
    |q_chunk_V_0_4_i_i_reg_827   |   3|   0|    3|          0|
    |q_chunk_V_0_5_i_i_reg_832   |   3|   0|    3|          0|
    |q_chunk_V_0_6_i_i_reg_837   |   3|   0|    3|          0|
    |q_chunk_V_0_7_i_i_reg_842   |   3|   0|    3|          0|
    |r_V_ret_7_i_i_reg_847       |   3|   0|    3|          0|
    |tmp_10_reg_902              |   3|   0|    3|          0|
    |tmp_11_reg_907              |   1|   0|    1|          0|
    |tmp_1_reg_808               |   1|   0|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 122|   0|  122|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------+-----+-----+------------+-----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div10 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div10 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div10 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div10 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div10 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div10 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div10 | return value |
|in_r       |  in |   64|   ap_none  |          in_r         |    scalar    |
+-----------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 36.1>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !362"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !368"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @operator_double_div1) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 6 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:7100]   --->   Operation 7 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [test.cpp:6544->test.cpp:7112]   --->   Operation 8 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [test.cpp:6545->test.cpp:7112]   --->   Operation 9 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%new_exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [test.cpp:6546->test.cpp:7112]   --->   Operation 10 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i64 %p_Val2_s to i52" [test.cpp:6547->test.cpp:7112]   --->   Operation 11 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xf_V_5_cast = zext i52 %new_mant_V to i53" [test.cpp:7117]   --->   Operation 12 'zext' 'xf_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_s, i32 50, i32 51)" [test.cpp:7118]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.64ns)   --->   "%icmp = icmp eq i2 %tmp, 0" [test.cpp:7118]   --->   Operation 14 'icmp' 'icmp' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.66ns)   --->   "%p_cast_cast = select i1 %icmp, i11 4, i11 3" [test.cpp:7118]   --->   Operation 15 'select' 'p_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.32ns)   --->   "%tmp_1 = icmp eq i11 %new_exp_V, -1" [test.cpp:7120]   --->   Operation 16 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.32ns)   --->   "%tmp_2 = icmp ugt i11 %p_cast_cast, %new_exp_V" [test.cpp:7121]   --->   Operation 17 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.42ns)   --->   "%new_exp_V_1 = sub i11 %new_exp_V, %p_cast_cast" [test.cpp:7124]   --->   Operation 18 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1 = select i1 %tmp_1, i11 -1, i11 0" [test.cpp:6570->test.cpp:7145]   --->   Operation 19 'select' 'p_new_exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_8 = or i1 %tmp_1, %tmp_2" [test.cpp:6570->test.cpp:7145]   --->   Operation 20 'or' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_8, i11 %p_new_exp_V_1, i11 %new_exp_V_1" [test.cpp:6570->test.cpp:7145]   --->   Operation 21 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.06ns)   --->   "br i1 %tmp_1, label %._crit_edge416, label %_ifconv1" [test.cpp:7125]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 23 [1/1] (1.32ns)   --->   "%tmp_4 = icmp eq i11 %new_exp_V, 0" [test.cpp:7126]   --->   Operation 23 'icmp' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.32ns)   --->   "%tmp_5 = icmp ult i11 %p_cast_cast, %new_exp_V" [test.cpp:7129]   --->   Operation 24 'icmp' 'tmp_5' <Predicate = (!tmp_1)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%shift_V_cast_cast = select i1 %icmp, i11 3, i11 2" [test.cpp:7118]   --->   Operation 25 'select' 'shift_V_cast_cast' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.32ns)   --->   "%tmp_7 = icmp ult i11 %new_exp_V, 3" [test.cpp:7130]   --->   Operation 26 'icmp' 'tmp_7' <Predicate = (!tmp_1)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "%shift_V = sub i11 2, %new_exp_V" [test.cpp:7131]   --->   Operation 27 'sub' 'shift_V' <Predicate = (!tmp_1)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -2, %new_exp_V" [test.cpp:7133]   --->   Operation 28 'add' 'shift_V_1' <Predicate = (!tmp_1)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp = xor i1 %tmp_4, true" [test.cpp:7126]   --->   Operation 29 'xor' 'sel_tmp' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp2 = and i1 %tmp_5, %sel_tmp" [test.cpp:7129]   --->   Operation 30 'and' 'sel_tmp2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.65ns) (out node of the LUT)   --->   "%shift_V_2 = select i1 %sel_tmp2, i11 %shift_V_cast_cast, i11 %shift_V_1" [test.cpp:7129]   --->   Operation 31 'select' 'shift_V_2' <Predicate = (!tmp_1)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6_demorgan = or i1 %tmp_4, %tmp_5" [test.cpp:7126]   --->   Operation 32 'or' 'sel_tmp6_demorgan' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [test.cpp:7126]   --->   Operation 33 'xor' 'sel_tmp6' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_7, %sel_tmp6" [test.cpp:7130]   --->   Operation 34 'and' 'sel_tmp7' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%shift_V_3 = select i1 %sel_tmp7, i11 %shift_V, i11 %shift_V_2" [test.cpp:7130]   --->   Operation 35 'select' 'shift_V_3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %tmp_4, i11 1, i11 %shift_V_3" [test.cpp:7126]   --->   Operation 36 'select' 'shift_V_4' <Predicate = (!tmp_1)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_6 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V)" [test.cpp:7137]   --->   Operation 37 'bitconcatenate' 'tmp_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%xf_V_1 = select i1 %tmp_4, i53 %xf_V_5_cast, i53 %tmp_6" [test.cpp:7126]   --->   Operation 38 'select' 'xf_V_1' <Predicate = (!tmp_1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%p_1_cast = zext i53 %xf_V_1 to i57" [test.cpp:7126]   --->   Operation 39 'zext' 'p_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_3 = zext i11 %shift_V_4 to i57" [test.cpp:7139]   --->   Operation 40 'zext' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_3_cast = zext i11 %shift_V_4 to i53" [test.cpp:7139]   --->   Operation 41 'zext' 'tmp_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%r_V = lshr i53 %xf_V_1, %tmp_3_cast" [test.cpp:7139]   --->   Operation 42 'lshr' 'r_V' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%r_V_cast = zext i53 %r_V to i57" [test.cpp:7139]   --->   Operation 43 'zext' 'r_V_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%r_V_1 = shl i57 %p_1_cast, %tmp_3" [test.cpp:7141]   --->   Operation 44 'shl' 'r_V_1' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%xf_V_3 = select i1 %tmp_7, i57 %r_V_cast, i57 %r_V_1" [test.cpp:7138]   --->   Operation 45 'select' 'xf_V_3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.92ns) (out node of the LUT)   --->   "%xf_V = add i57 2, %xf_V_3" [test.cpp:7142]   --->   Operation 46 'add' 'xf_V' <Predicate = (!tmp_1)> <Delay = 2.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_16_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 54, i32 56) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 47 'partselect' 'p_Result_16_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (3.66ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_i_i, i3 0) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 48 'call' 'call_ret_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%r_V_ret_i_i = extractvalue { i3, i3 } %call_ret_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 49 'extractvalue' 'r_V_ret_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_16_1_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 51, i32 53) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 50 'partselect' 'p_Result_16_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (3.66ns)   --->   "%call_ret_1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_1_i_i, i3 %r_V_ret_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 51 'call' 'call_ret_1_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%q_chunk_V_0_1_i_i = extractvalue { i3, i3 } %call_ret_1_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 52 'extractvalue' 'q_chunk_V_0_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_ret_1_i_i = extractvalue { i3, i3 } %call_ret_1_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 53 'extractvalue' 'r_V_ret_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_16_2_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 48, i32 50) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 54 'partselect' 'p_Result_16_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (3.66ns)   --->   "%call_ret_2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_2_i_i, i3 %r_V_ret_1_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 55 'call' 'call_ret_2_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%q_chunk_V_0_2_i_i = extractvalue { i3, i3 } %call_ret_2_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 56 'extractvalue' 'q_chunk_V_0_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%r_V_ret_2_i_i = extractvalue { i3, i3 } %call_ret_2_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 57 'extractvalue' 'r_V_ret_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_16_3_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 45, i32 47) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 58 'partselect' 'p_Result_16_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (3.66ns)   --->   "%call_ret_3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_3_i_i, i3 %r_V_ret_2_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 59 'call' 'call_ret_3_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%q_chunk_V_0_3_i_i = extractvalue { i3, i3 } %call_ret_3_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 60 'extractvalue' 'q_chunk_V_0_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_ret_3_i_i = extractvalue { i3, i3 } %call_ret_3_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 61 'extractvalue' 'r_V_ret_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_16_4_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 42, i32 44) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 62 'partselect' 'p_Result_16_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (3.66ns)   --->   "%call_ret_4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_4_i_i, i3 %r_V_ret_3_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 63 'call' 'call_ret_4_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%q_chunk_V_0_4_i_i = extractvalue { i3, i3 } %call_ret_4_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 64 'extractvalue' 'q_chunk_V_0_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%r_V_ret_4_i_i = extractvalue { i3, i3 } %call_ret_4_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 65 'extractvalue' 'r_V_ret_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_16_5_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 39, i32 41) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 66 'partselect' 'p_Result_16_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (3.66ns)   --->   "%call_ret_5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_5_i_i, i3 %r_V_ret_4_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 67 'call' 'call_ret_5_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%q_chunk_V_0_5_i_i = extractvalue { i3, i3 } %call_ret_5_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 68 'extractvalue' 'q_chunk_V_0_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%r_V_ret_5_i_i = extractvalue { i3, i3 } %call_ret_5_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 69 'extractvalue' 'r_V_ret_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_16_6_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 36, i32 38) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 70 'partselect' 'p_Result_16_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (3.66ns)   --->   "%call_ret_6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_6_i_i, i3 %r_V_ret_5_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 71 'call' 'call_ret_6_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%q_chunk_V_0_6_i_i = extractvalue { i3, i3 } %call_ret_6_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 72 'extractvalue' 'q_chunk_V_0_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%r_V_ret_6_i_i = extractvalue { i3, i3 } %call_ret_6_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 73 'extractvalue' 'r_V_ret_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_16_7_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 33, i32 35) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 74 'partselect' 'p_Result_16_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (3.66ns)   --->   "%call_ret_7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_7_i_i, i3 %r_V_ret_6_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 75 'call' 'call_ret_7_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%q_chunk_V_0_7_i_i = extractvalue { i3, i3 } %call_ret_7_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 76 'extractvalue' 'q_chunk_V_0_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%r_V_ret_7_i_i = extractvalue { i3, i3 } %call_ret_7_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 77 'extractvalue' 'r_V_ret_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_16_8_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 30, i32 32) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 78 'partselect' 'p_Result_16_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_16_9_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 27, i32 29) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 79 'partselect' 'p_Result_16_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_16_i_i_8 = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 24, i32 26) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 80 'partselect' 'p_Result_16_i_i_8' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_16_10_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 21, i32 23) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 81 'partselect' 'p_Result_16_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_16_11_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 18, i32 20) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 82 'partselect' 'p_Result_16_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_16_12_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 15, i32 17) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 83 'partselect' 'p_Result_16_12_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_16_13_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 12, i32 14) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 84 'partselect' 'p_Result_16_13_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_16_14_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 9, i32 11) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 85 'partselect' 'p_Result_16_14_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_16_15_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 6, i32 8) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 86 'partselect' 'p_Result_16_15_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_16_16_i_i = call i3 @_ssdm_op_PartSelect.i3.i57.i32.i32(i57 %xf_V, i32 3, i32 5) nounwind" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 87 'partselect' 'p_Result_16_16_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i57 %xf_V to i3" [test.cpp:7087->test.cpp:7096->test.cpp:7143]   --->   Operation 88 'trunc' 'tmp_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i3 %q_chunk_V_0_1_i_i to i1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 89 'trunc' 'tmp_11' <Predicate = (!tmp_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 41.4>
ST_2 : Operation 90 [1/1] (3.66ns)   --->   "%call_ret_8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_8_i_i, i3 %r_V_ret_7_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 90 'call' 'call_ret_8_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%q_chunk_V_0_8_i_i = extractvalue { i3, i3 } %call_ret_8_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 91 'extractvalue' 'q_chunk_V_0_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_ret_8_i_i = extractvalue { i3, i3 } %call_ret_8_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 92 'extractvalue' 'r_V_ret_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (3.66ns)   --->   "%call_ret_9_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_9_i_i, i3 %r_V_ret_8_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 93 'call' 'call_ret_9_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%q_chunk_V_0_9_i_i = extractvalue { i3, i3 } %call_ret_9_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 94 'extractvalue' 'q_chunk_V_0_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%r_V_ret_9_i_i = extractvalue { i3, i3 } %call_ret_9_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 95 'extractvalue' 'r_V_ret_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (3.66ns)   --->   "%call_ret_i_i_9 = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_i_i_8, i3 %r_V_ret_9_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 96 'call' 'call_ret_i_i_9' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%q_chunk_V_0_i_i = extractvalue { i3, i3 } %call_ret_i_i_9, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 97 'extractvalue' 'q_chunk_V_0_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%r_V_ret_i_i_10 = extractvalue { i3, i3 } %call_ret_i_i_9, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 98 'extractvalue' 'r_V_ret_i_i_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (3.66ns)   --->   "%call_ret_10_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_10_i_i, i3 %r_V_ret_i_i_10) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 99 'call' 'call_ret_10_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%q_chunk_V_0_10_i_i = extractvalue { i3, i3 } %call_ret_10_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 100 'extractvalue' 'q_chunk_V_0_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%r_V_ret_10_i_i = extractvalue { i3, i3 } %call_ret_10_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 101 'extractvalue' 'r_V_ret_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (3.66ns)   --->   "%call_ret_11_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_11_i_i, i3 %r_V_ret_10_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 102 'call' 'call_ret_11_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%q_chunk_V_0_11_i_i = extractvalue { i3, i3 } %call_ret_11_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 103 'extractvalue' 'q_chunk_V_0_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%r_V_ret_11_i_i = extractvalue { i3, i3 } %call_ret_11_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 104 'extractvalue' 'r_V_ret_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (3.66ns)   --->   "%call_ret_12_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_12_i_i, i3 %r_V_ret_11_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 105 'call' 'call_ret_12_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%q_chunk_V_0_12_i_i = extractvalue { i3, i3 } %call_ret_12_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 106 'extractvalue' 'q_chunk_V_0_12_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%r_V_ret_12_i_i = extractvalue { i3, i3 } %call_ret_12_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 107 'extractvalue' 'r_V_ret_12_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (3.66ns)   --->   "%call_ret_13_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_13_i_i, i3 %r_V_ret_12_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 108 'call' 'call_ret_13_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%q_chunk_V_0_13_i_i = extractvalue { i3, i3 } %call_ret_13_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 109 'extractvalue' 'q_chunk_V_0_13_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%r_V_ret_13_i_i = extractvalue { i3, i3 } %call_ret_13_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 110 'extractvalue' 'r_V_ret_13_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (3.66ns)   --->   "%call_ret_14_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_14_i_i, i3 %r_V_ret_13_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 111 'call' 'call_ret_14_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%q_chunk_V_0_14_i_i = extractvalue { i3, i3 } %call_ret_14_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 112 'extractvalue' 'q_chunk_V_0_14_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%r_V_ret_14_i_i = extractvalue { i3, i3 } %call_ret_14_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 113 'extractvalue' 'r_V_ret_14_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (3.66ns)   --->   "%call_ret_15_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_15_i_i, i3 %r_V_ret_14_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 114 'call' 'call_ret_15_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%q_chunk_V_0_15_i_i = extractvalue { i3, i3 } %call_ret_15_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 115 'extractvalue' 'q_chunk_V_0_15_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%r_V_ret_15_i_i = extractvalue { i3, i3 } %call_ret_15_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 116 'extractvalue' 'r_V_ret_15_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (3.66ns)   --->   "%call_ret_16_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_16_16_i_i, i3 %r_V_ret_15_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 117 'call' 'call_ret_16_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%q_chunk_V_0_16_i_i = extractvalue { i3, i3 } %call_ret_16_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 118 'extractvalue' 'q_chunk_V_0_16_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%r_V_ret_16_i_i = extractvalue { i3, i3 } %call_ret_16_i_i, 1" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 119 'extractvalue' 'r_V_ret_16_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (3.66ns)   --->   "%call_ret_17_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %tmp_10, i3 %r_V_ret_16_i_i) nounwind" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 120 'call' 'call_ret_17_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%q_chunk_V_0_17_i_i = extractvalue { i3, i3 } %call_ret_17_i_i, 0" [test.cpp:7088->test.cpp:7096->test.cpp:7143]   --->   Operation 121 'extractvalue' 'q_chunk_V_0_17_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%new_mant_V_1 = call i52 @_ssdm_op_BitConcatenate.i52.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3(i1 %tmp_11, i3 %q_chunk_V_0_2_i_i, i3 %q_chunk_V_0_3_i_i, i3 %q_chunk_V_0_4_i_i, i3 %q_chunk_V_0_5_i_i, i3 %q_chunk_V_0_6_i_i, i3 %q_chunk_V_0_7_i_i, i3 %q_chunk_V_0_8_i_i, i3 %q_chunk_V_0_9_i_i, i3 %q_chunk_V_0_i_i, i3 %q_chunk_V_0_10_i_i, i3 %q_chunk_V_0_11_i_i, i3 %q_chunk_V_0_12_i_i, i3 %q_chunk_V_0_13_i_i, i3 %q_chunk_V_0_14_i_i, i3 %q_chunk_V_0_15_i_i, i3 %q_chunk_V_0_16_i_i, i3 %q_chunk_V_0_17_i_i)" [test.cpp:7143]   --->   Operation 122 'bitconcatenate' 'new_mant_V_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (1.06ns)   --->   "br label %._crit_edge416" [test.cpp:7144]   --->   Operation 123 'br' <Predicate = (!tmp_1)> <Delay = 1.06>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i52 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]"   --->   Operation 124 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [test.cpp:6571->test.cpp:7145]   --->   Operation 125 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_s to double" [test.cpp:6572->test.cpp:7145]   --->   Operation 126 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "ret double %out" [test.cpp:7146]   --->   Operation 127 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3         (specbitsmap   ) [ 000]
StgValue_4         (specbitsmap   ) [ 000]
StgValue_5         (spectopmodule ) [ 000]
in_read            (read          ) [ 000]
StgValue_7         (speclatency   ) [ 000]
p_Val2_s           (bitcast       ) [ 000]
p_Repl2_2          (bitselect     ) [ 001]
new_exp_V          (partselect    ) [ 000]
new_mant_V         (trunc         ) [ 011]
xf_V_5_cast        (zext          ) [ 000]
tmp                (partselect    ) [ 000]
icmp               (icmp          ) [ 000]
p_cast_cast        (select        ) [ 000]
tmp_1              (icmp          ) [ 011]
tmp_2              (icmp          ) [ 000]
new_exp_V_1        (sub           ) [ 000]
p_new_exp_V_1      (select        ) [ 000]
tmp_8              (or            ) [ 000]
p_Repl2_1          (select        ) [ 001]
StgValue_22        (br            ) [ 011]
tmp_4              (icmp          ) [ 000]
tmp_5              (icmp          ) [ 000]
shift_V_cast_cast  (select        ) [ 000]
tmp_7              (icmp          ) [ 000]
shift_V            (sub           ) [ 000]
shift_V_1          (add           ) [ 000]
sel_tmp            (xor           ) [ 000]
sel_tmp2           (and           ) [ 000]
shift_V_2          (select        ) [ 000]
sel_tmp6_demorgan  (or            ) [ 000]
sel_tmp6           (xor           ) [ 000]
sel_tmp7           (and           ) [ 000]
shift_V_3          (select        ) [ 000]
shift_V_4          (select        ) [ 000]
tmp_6              (bitconcatenate) [ 000]
xf_V_1             (select        ) [ 000]
p_1_cast           (zext          ) [ 000]
tmp_3              (zext          ) [ 000]
tmp_3_cast         (zext          ) [ 000]
r_V                (lshr          ) [ 000]
r_V_cast           (zext          ) [ 000]
r_V_1              (shl           ) [ 000]
xf_V_3             (select        ) [ 000]
xf_V               (add           ) [ 000]
p_Result_16_i_i    (partselect    ) [ 000]
call_ret_i_i       (call          ) [ 000]
r_V_ret_i_i        (extractvalue  ) [ 000]
p_Result_16_1_i_i  (partselect    ) [ 000]
call_ret_1_i_i     (call          ) [ 000]
q_chunk_V_0_1_i_i  (extractvalue  ) [ 000]
r_V_ret_1_i_i      (extractvalue  ) [ 000]
p_Result_16_2_i_i  (partselect    ) [ 000]
call_ret_2_i_i     (call          ) [ 000]
q_chunk_V_0_2_i_i  (extractvalue  ) [ 001]
r_V_ret_2_i_i      (extractvalue  ) [ 000]
p_Result_16_3_i_i  (partselect    ) [ 000]
call_ret_3_i_i     (call          ) [ 000]
q_chunk_V_0_3_i_i  (extractvalue  ) [ 001]
r_V_ret_3_i_i      (extractvalue  ) [ 000]
p_Result_16_4_i_i  (partselect    ) [ 000]
call_ret_4_i_i     (call          ) [ 000]
q_chunk_V_0_4_i_i  (extractvalue  ) [ 001]
r_V_ret_4_i_i      (extractvalue  ) [ 000]
p_Result_16_5_i_i  (partselect    ) [ 000]
call_ret_5_i_i     (call          ) [ 000]
q_chunk_V_0_5_i_i  (extractvalue  ) [ 001]
r_V_ret_5_i_i      (extractvalue  ) [ 000]
p_Result_16_6_i_i  (partselect    ) [ 000]
call_ret_6_i_i     (call          ) [ 000]
q_chunk_V_0_6_i_i  (extractvalue  ) [ 001]
r_V_ret_6_i_i      (extractvalue  ) [ 000]
p_Result_16_7_i_i  (partselect    ) [ 000]
call_ret_7_i_i     (call          ) [ 000]
q_chunk_V_0_7_i_i  (extractvalue  ) [ 001]
r_V_ret_7_i_i      (extractvalue  ) [ 001]
p_Result_16_8_i_i  (partselect    ) [ 001]
p_Result_16_9_i_i  (partselect    ) [ 001]
p_Result_16_i_i_8  (partselect    ) [ 001]
p_Result_16_10_i_i (partselect    ) [ 001]
p_Result_16_11_i_i (partselect    ) [ 001]
p_Result_16_12_i_i (partselect    ) [ 001]
p_Result_16_13_i_i (partselect    ) [ 001]
p_Result_16_14_i_i (partselect    ) [ 001]
p_Result_16_15_i_i (partselect    ) [ 001]
p_Result_16_16_i_i (partselect    ) [ 001]
tmp_10             (trunc         ) [ 001]
tmp_11             (trunc         ) [ 001]
call_ret_8_i_i     (call          ) [ 000]
q_chunk_V_0_8_i_i  (extractvalue  ) [ 000]
r_V_ret_8_i_i      (extractvalue  ) [ 000]
call_ret_9_i_i     (call          ) [ 000]
q_chunk_V_0_9_i_i  (extractvalue  ) [ 000]
r_V_ret_9_i_i      (extractvalue  ) [ 000]
call_ret_i_i_9     (call          ) [ 000]
q_chunk_V_0_i_i    (extractvalue  ) [ 000]
r_V_ret_i_i_10     (extractvalue  ) [ 000]
call_ret_10_i_i    (call          ) [ 000]
q_chunk_V_0_10_i_i (extractvalue  ) [ 000]
r_V_ret_10_i_i     (extractvalue  ) [ 000]
call_ret_11_i_i    (call          ) [ 000]
q_chunk_V_0_11_i_i (extractvalue  ) [ 000]
r_V_ret_11_i_i     (extractvalue  ) [ 000]
call_ret_12_i_i    (call          ) [ 000]
q_chunk_V_0_12_i_i (extractvalue  ) [ 000]
r_V_ret_12_i_i     (extractvalue  ) [ 000]
call_ret_13_i_i    (call          ) [ 000]
q_chunk_V_0_13_i_i (extractvalue  ) [ 000]
r_V_ret_13_i_i     (extractvalue  ) [ 000]
call_ret_14_i_i    (call          ) [ 000]
q_chunk_V_0_14_i_i (extractvalue  ) [ 000]
r_V_ret_14_i_i     (extractvalue  ) [ 000]
call_ret_15_i_i    (call          ) [ 000]
q_chunk_V_0_15_i_i (extractvalue  ) [ 000]
r_V_ret_15_i_i     (extractvalue  ) [ 000]
call_ret_16_i_i    (call          ) [ 000]
q_chunk_V_0_16_i_i (extractvalue  ) [ 000]
r_V_ret_16_i_i     (extractvalue  ) [ 000]
call_ret_17_i_i    (call          ) [ 000]
q_chunk_V_0_17_i_i (extractvalue  ) [ 000]
new_mant_V_1       (bitconcatenate) [ 000]
StgValue_123       (br            ) [ 000]
p_Repl2_s          (phi           ) [ 001]
p_Result_s         (bitconcatenate) [ 000]
out                (bitcast       ) [ 000]
StgValue_127       (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_double_div1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div5_chunk"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="in_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="142" class="1005" name="p_Repl2_s_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="52" slack="2147483647"/>
<pin id="144" dir="1" index="1" bw="52" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Repl2_s (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_Repl2_s_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="52" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="52" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_s/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_lut_div5_chunk_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/1 call_ret_8_i_i/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_lut_div5_chunk_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="3" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_1_i_i/1 call_ret_9_i_i/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_lut_div5_chunk_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_2_i_i/1 call_ret_i_i_9/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_lut_div5_chunk_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_3_i_i/1 call_ret_10_i_i/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_lut_div5_chunk_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_4_i_i/1 call_ret_11_i_i/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_lut_div5_chunk_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="3" slack="0"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_5_i_i/1 call_ret_12_i_i/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_lut_div5_chunk_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_6_i_i/1 call_ret_13_i_i/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_lut_div5_chunk_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_7_i_i/1 call_ret_14_i_i/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="call_ret_15_i_i_lut_div5_chunk_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="1"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_15_i_i/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="call_ret_16_i_i_lut_div5_chunk_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="1"/>
<pin id="209" dir="0" index="2" bw="3" slack="0"/>
<pin id="210" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_16_i_i/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="call_ret_17_i_i_lut_div5_chunk_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="1"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_17_i_i/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_i_i/1 r_V_ret_8_i_i/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_1_i_i/1 q_chunk_V_0_9_i_i/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_1_i_i/1 r_V_ret_9_i_i/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_2_i_i/1 q_chunk_V_0_i_i/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_2_i_i/1 r_V_ret_i_i_10/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_3_i_i/1 q_chunk_V_0_10_i_i/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_3_i_i/1 r_V_ret_10_i_i/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_4_i_i/1 q_chunk_V_0_11_i_i/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_4_i_i/1 r_V_ret_11_i_i/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_5_i_i/1 q_chunk_V_0_12_i_i/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_5_i_i/1 r_V_ret_12_i_i/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_6_i_i/1 q_chunk_V_0_13_i_i/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_6_i_i/1 r_V_ret_13_i_i/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_7_i_i/1 q_chunk_V_0_14_i_i/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_7_i_i/1 r_V_ret_14_i_i/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Val2_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_Repl2_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="0" index="2" bw="7" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="new_exp_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="0" index="2" bw="7" slack="0"/>
<pin id="302" dir="0" index="3" bw="7" slack="0"/>
<pin id="303" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="new_mant_V_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xf_V_5_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="52" slack="0"/>
<pin id="314" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_5_cast/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="0" index="2" bw="7" slack="0"/>
<pin id="320" dir="0" index="3" bw="7" slack="0"/>
<pin id="321" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_cast_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="11" slack="0"/>
<pin id="335" dir="0" index="2" bw="11" slack="0"/>
<pin id="336" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="0" index="1" bw="11" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="11" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="new_exp_V_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_new_exp_V_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="11" slack="0"/>
<pin id="361" dir="0" index="2" bw="11" slack="0"/>
<pin id="362" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_8_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_Repl2_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="11" slack="0"/>
<pin id="375" dir="0" index="2" bw="11" slack="0"/>
<pin id="376" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="0"/>
<pin id="382" dir="0" index="1" bw="11" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_5_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="0" index="1" bw="11" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="shift_V_cast_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="11" slack="0"/>
<pin id="395" dir="0" index="2" bw="11" slack="0"/>
<pin id="396" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_7_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="0"/>
<pin id="402" dir="0" index="1" bw="11" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="shift_V_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="0" index="1" bw="11" slack="0"/>
<pin id="409" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="shift_V_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="11" slack="0"/>
<pin id="415" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sel_tmp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sel_tmp2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="shift_V_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="11" slack="0"/>
<pin id="433" dir="0" index="2" bw="11" slack="0"/>
<pin id="434" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sel_tmp6_demorgan_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sel_tmp6_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sel_tmp7_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="shift_V_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="11" slack="0"/>
<pin id="459" dir="0" index="2" bw="11" slack="0"/>
<pin id="460" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="shift_V_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="11" slack="0"/>
<pin id="467" dir="0" index="2" bw="11" slack="0"/>
<pin id="468" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_6_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="53" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="52" slack="0"/>
<pin id="476" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="xf_V_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="53" slack="0"/>
<pin id="483" dir="0" index="2" bw="53" slack="0"/>
<pin id="484" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_1_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="53" slack="0"/>
<pin id="490" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_1_cast/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_3_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="0"/>
<pin id="494" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_3_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="r_V_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="53" slack="0"/>
<pin id="502" dir="0" index="1" bw="11" slack="0"/>
<pin id="503" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="r_V_cast_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="53" slack="0"/>
<pin id="508" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_cast/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="r_V_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="53" slack="0"/>
<pin id="512" dir="0" index="1" bw="11" slack="0"/>
<pin id="513" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="xf_V_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="57" slack="0"/>
<pin id="519" dir="0" index="2" bw="57" slack="0"/>
<pin id="520" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_3/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xf_V_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="0"/>
<pin id="526" dir="0" index="1" bw="57" slack="0"/>
<pin id="527" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_Result_16_i_i_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="0"/>
<pin id="532" dir="0" index="1" bw="57" slack="0"/>
<pin id="533" dir="0" index="2" bw="7" slack="0"/>
<pin id="534" dir="0" index="3" bw="7" slack="0"/>
<pin id="535" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_i_i/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_Result_16_1_i_i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="0"/>
<pin id="543" dir="0" index="1" bw="57" slack="0"/>
<pin id="544" dir="0" index="2" bw="7" slack="0"/>
<pin id="545" dir="0" index="3" bw="7" slack="0"/>
<pin id="546" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_1_i_i/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_Result_16_2_i_i_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="0"/>
<pin id="554" dir="0" index="1" bw="57" slack="0"/>
<pin id="555" dir="0" index="2" bw="7" slack="0"/>
<pin id="556" dir="0" index="3" bw="7" slack="0"/>
<pin id="557" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_2_i_i/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="p_Result_16_3_i_i_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="0"/>
<pin id="565" dir="0" index="1" bw="57" slack="0"/>
<pin id="566" dir="0" index="2" bw="7" slack="0"/>
<pin id="567" dir="0" index="3" bw="7" slack="0"/>
<pin id="568" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_3_i_i/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_Result_16_4_i_i_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="57" slack="0"/>
<pin id="577" dir="0" index="2" bw="7" slack="0"/>
<pin id="578" dir="0" index="3" bw="7" slack="0"/>
<pin id="579" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_4_i_i/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="p_Result_16_5_i_i_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="3" slack="0"/>
<pin id="587" dir="0" index="1" bw="57" slack="0"/>
<pin id="588" dir="0" index="2" bw="7" slack="0"/>
<pin id="589" dir="0" index="3" bw="7" slack="0"/>
<pin id="590" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_5_i_i/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_Result_16_6_i_i_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="0"/>
<pin id="598" dir="0" index="1" bw="57" slack="0"/>
<pin id="599" dir="0" index="2" bw="7" slack="0"/>
<pin id="600" dir="0" index="3" bw="7" slack="0"/>
<pin id="601" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_6_i_i/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="p_Result_16_7_i_i_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="3" slack="0"/>
<pin id="609" dir="0" index="1" bw="57" slack="0"/>
<pin id="610" dir="0" index="2" bw="7" slack="0"/>
<pin id="611" dir="0" index="3" bw="7" slack="0"/>
<pin id="612" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_7_i_i/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="p_Result_16_8_i_i_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="0"/>
<pin id="620" dir="0" index="1" bw="57" slack="0"/>
<pin id="621" dir="0" index="2" bw="6" slack="0"/>
<pin id="622" dir="0" index="3" bw="7" slack="0"/>
<pin id="623" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_8_i_i/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="p_Result_16_9_i_i_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="3" slack="0"/>
<pin id="630" dir="0" index="1" bw="57" slack="0"/>
<pin id="631" dir="0" index="2" bw="6" slack="0"/>
<pin id="632" dir="0" index="3" bw="6" slack="0"/>
<pin id="633" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_9_i_i/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_Result_16_i_i_8_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="0"/>
<pin id="640" dir="0" index="1" bw="57" slack="0"/>
<pin id="641" dir="0" index="2" bw="6" slack="0"/>
<pin id="642" dir="0" index="3" bw="6" slack="0"/>
<pin id="643" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_i_i_8/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_Result_16_10_i_i_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="3" slack="0"/>
<pin id="650" dir="0" index="1" bw="57" slack="0"/>
<pin id="651" dir="0" index="2" bw="6" slack="0"/>
<pin id="652" dir="0" index="3" bw="6" slack="0"/>
<pin id="653" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_10_i_i/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="p_Result_16_11_i_i_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="0"/>
<pin id="660" dir="0" index="1" bw="57" slack="0"/>
<pin id="661" dir="0" index="2" bw="6" slack="0"/>
<pin id="662" dir="0" index="3" bw="6" slack="0"/>
<pin id="663" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_11_i_i/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="p_Result_16_12_i_i_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="3" slack="0"/>
<pin id="670" dir="0" index="1" bw="57" slack="0"/>
<pin id="671" dir="0" index="2" bw="5" slack="0"/>
<pin id="672" dir="0" index="3" bw="6" slack="0"/>
<pin id="673" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_12_i_i/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="p_Result_16_13_i_i_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="0"/>
<pin id="680" dir="0" index="1" bw="57" slack="0"/>
<pin id="681" dir="0" index="2" bw="5" slack="0"/>
<pin id="682" dir="0" index="3" bw="5" slack="0"/>
<pin id="683" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_13_i_i/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="p_Result_16_14_i_i_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="3" slack="0"/>
<pin id="690" dir="0" index="1" bw="57" slack="0"/>
<pin id="691" dir="0" index="2" bw="5" slack="0"/>
<pin id="692" dir="0" index="3" bw="5" slack="0"/>
<pin id="693" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_14_i_i/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="p_Result_16_15_i_i_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="0"/>
<pin id="700" dir="0" index="1" bw="57" slack="0"/>
<pin id="701" dir="0" index="2" bw="4" slack="0"/>
<pin id="702" dir="0" index="3" bw="5" slack="0"/>
<pin id="703" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_15_i_i/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="p_Result_16_16_i_i_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="0"/>
<pin id="710" dir="0" index="1" bw="57" slack="0"/>
<pin id="711" dir="0" index="2" bw="3" slack="0"/>
<pin id="712" dir="0" index="3" bw="4" slack="0"/>
<pin id="713" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_16_i_i/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_10_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="57" slack="0"/>
<pin id="720" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_11_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="0"/>
<pin id="724" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="q_chunk_V_0_8_i_i_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="6" slack="0"/>
<pin id="728" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_8_i_i/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="q_chunk_V_0_15_i_i_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="6" slack="0"/>
<pin id="732" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_15_i_i/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="r_V_ret_15_i_i_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="0"/>
<pin id="736" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_15_i_i/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="q_chunk_V_0_16_i_i_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="6" slack="0"/>
<pin id="741" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_16_i_i/2 "/>
</bind>
</comp>

<comp id="743" class="1004" name="r_V_ret_16_i_i_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="6" slack="0"/>
<pin id="745" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_16_i_i/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="q_chunk_V_0_17_i_i_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="6" slack="0"/>
<pin id="750" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_17_i_i/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="new_mant_V_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="52" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="1"/>
<pin id="755" dir="0" index="2" bw="3" slack="1"/>
<pin id="756" dir="0" index="3" bw="3" slack="1"/>
<pin id="757" dir="0" index="4" bw="3" slack="1"/>
<pin id="758" dir="0" index="5" bw="3" slack="1"/>
<pin id="759" dir="0" index="6" bw="3" slack="1"/>
<pin id="760" dir="0" index="7" bw="3" slack="1"/>
<pin id="761" dir="0" index="8" bw="3" slack="0"/>
<pin id="762" dir="0" index="9" bw="3" slack="0"/>
<pin id="763" dir="0" index="10" bw="3" slack="0"/>
<pin id="764" dir="0" index="11" bw="3" slack="0"/>
<pin id="765" dir="0" index="12" bw="3" slack="0"/>
<pin id="766" dir="0" index="13" bw="3" slack="0"/>
<pin id="767" dir="0" index="14" bw="3" slack="0"/>
<pin id="768" dir="0" index="15" bw="3" slack="0"/>
<pin id="769" dir="0" index="16" bw="3" slack="0"/>
<pin id="770" dir="0" index="17" bw="3" slack="0"/>
<pin id="771" dir="0" index="18" bw="3" slack="0"/>
<pin id="772" dir="1" index="19" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V_1/2 "/>
</bind>
</comp>

<comp id="786" class="1004" name="p_Result_s_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="64" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="1"/>
<pin id="789" dir="0" index="2" bw="11" slack="1"/>
<pin id="790" dir="0" index="3" bw="52" slack="0"/>
<pin id="791" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="794" class="1004" name="out_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="64" slack="0"/>
<pin id="796" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/2 "/>
</bind>
</comp>

<comp id="798" class="1005" name="p_Repl2_2_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="803" class="1005" name="new_mant_V_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="52" slack="1"/>
<pin id="805" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V "/>
</bind>
</comp>

<comp id="808" class="1005" name="tmp_1_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="812" class="1005" name="p_Repl2_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="11" slack="1"/>
<pin id="814" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="q_chunk_V_0_2_i_i_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="3" slack="1"/>
<pin id="819" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_2_i_i "/>
</bind>
</comp>

<comp id="822" class="1005" name="q_chunk_V_0_3_i_i_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="3" slack="1"/>
<pin id="824" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_3_i_i "/>
</bind>
</comp>

<comp id="827" class="1005" name="q_chunk_V_0_4_i_i_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="3" slack="1"/>
<pin id="829" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_4_i_i "/>
</bind>
</comp>

<comp id="832" class="1005" name="q_chunk_V_0_5_i_i_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="3" slack="1"/>
<pin id="834" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_5_i_i "/>
</bind>
</comp>

<comp id="837" class="1005" name="q_chunk_V_0_6_i_i_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="3" slack="1"/>
<pin id="839" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_6_i_i "/>
</bind>
</comp>

<comp id="842" class="1005" name="q_chunk_V_0_7_i_i_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="3" slack="1"/>
<pin id="844" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_7_i_i "/>
</bind>
</comp>

<comp id="847" class="1005" name="r_V_ret_7_i_i_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="3" slack="1"/>
<pin id="849" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret_7_i_i "/>
</bind>
</comp>

<comp id="852" class="1005" name="p_Result_16_8_i_i_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="3" slack="1"/>
<pin id="854" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_8_i_i "/>
</bind>
</comp>

<comp id="857" class="1005" name="p_Result_16_9_i_i_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="3" slack="1"/>
<pin id="859" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_9_i_i "/>
</bind>
</comp>

<comp id="862" class="1005" name="p_Result_16_i_i_8_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="3" slack="1"/>
<pin id="864" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_i_i_8 "/>
</bind>
</comp>

<comp id="867" class="1005" name="p_Result_16_10_i_i_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="3" slack="1"/>
<pin id="869" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_10_i_i "/>
</bind>
</comp>

<comp id="872" class="1005" name="p_Result_16_11_i_i_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="3" slack="1"/>
<pin id="874" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_11_i_i "/>
</bind>
</comp>

<comp id="877" class="1005" name="p_Result_16_12_i_i_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="3" slack="1"/>
<pin id="879" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_12_i_i "/>
</bind>
</comp>

<comp id="882" class="1005" name="p_Result_16_13_i_i_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="3" slack="1"/>
<pin id="884" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_13_i_i "/>
</bind>
</comp>

<comp id="887" class="1005" name="p_Result_16_14_i_i_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="3" slack="1"/>
<pin id="889" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_14_i_i "/>
</bind>
</comp>

<comp id="892" class="1005" name="p_Result_16_15_i_i_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="3" slack="1"/>
<pin id="894" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_15_i_i "/>
</bind>
</comp>

<comp id="897" class="1005" name="p_Result_16_16_i_i_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="3" slack="1"/>
<pin id="899" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_16_i_i "/>
</bind>
</comp>

<comp id="902" class="1005" name="tmp_10_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="3" slack="1"/>
<pin id="904" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="907" class="1005" name="tmp_11_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="1"/>
<pin id="909" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="140"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="156"><net_src comp="64" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="64" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="64" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="64" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="64" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="64" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="64" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="64" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="64" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="64" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="64" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="151" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="226"><net_src comp="158" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="158" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="235"><net_src comp="164" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="164" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="244"><net_src comp="170" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="170" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="253"><net_src comp="176" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="176" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="262"><net_src comp="182" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="182" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="271"><net_src comp="188" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="188" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="280"><net_src comp="194" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="194" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="289"><net_src comp="136" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="304"><net_src comp="24" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="286" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="311"><net_src comp="286" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="286" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="330"><net_src comp="316" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="298" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="42" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="332" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="298" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="298" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="332" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="340" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="340" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="346" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="358" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="352" pin="2"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="298" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="44" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="332" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="298" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="326" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="46" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="298" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="40" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="46" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="298" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="48" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="298" pin="4"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="380" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="50" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="386" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="392" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="412" pin="2"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="380" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="386" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="50" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="400" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="406" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="430" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="469"><net_src comp="380" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="52" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="456" pin="3"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="54" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="50" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="308" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="380" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="312" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="472" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="464" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="464" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="480" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="488" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="492" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="400" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="506" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="510" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="56" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="516" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="536"><net_src comp="58" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="524" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="62" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="540"><net_src comp="530" pin="4"/><net_sink comp="151" pin=1"/></net>

<net id="547"><net_src comp="58" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="524" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="34" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="68" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="551"><net_src comp="541" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="558"><net_src comp="58" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="524" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="70" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="561"><net_src comp="32" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="562"><net_src comp="552" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="569"><net_src comp="58" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="524" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="72" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="572"><net_src comp="74" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="573"><net_src comp="563" pin="4"/><net_sink comp="170" pin=1"/></net>

<net id="580"><net_src comp="58" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="524" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="76" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="78" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="584"><net_src comp="574" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="591"><net_src comp="58" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="524" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="80" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="594"><net_src comp="82" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="595"><net_src comp="585" pin="4"/><net_sink comp="182" pin=1"/></net>

<net id="602"><net_src comp="58" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="524" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="84" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="86" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="606"><net_src comp="596" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="613"><net_src comp="58" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="524" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="88" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="90" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="617"><net_src comp="607" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="624"><net_src comp="58" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="524" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="92" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="94" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="634"><net_src comp="58" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="524" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="96" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="637"><net_src comp="98" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="644"><net_src comp="58" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="524" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="100" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="102" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="654"><net_src comp="58" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="524" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="104" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="657"><net_src comp="106" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="664"><net_src comp="58" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="524" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="108" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="110" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="674"><net_src comp="58" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="524" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="676"><net_src comp="112" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="677"><net_src comp="114" pin="0"/><net_sink comp="668" pin=3"/></net>

<net id="684"><net_src comp="58" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="524" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="116" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="118" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="694"><net_src comp="58" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="524" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="120" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="697"><net_src comp="122" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="704"><net_src comp="58" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="524" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="124" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="707"><net_src comp="126" pin="0"/><net_sink comp="698" pin=3"/></net>

<net id="714"><net_src comp="58" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="524" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="128" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="130" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="721"><net_src comp="524" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="223" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="151" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="200" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="200" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="742"><net_src comp="206" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="206" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="751"><net_src comp="212" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="773"><net_src comp="132" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="774"><net_src comp="726" pin="1"/><net_sink comp="752" pin=8"/></net>

<net id="775"><net_src comp="223" pin="1"/><net_sink comp="752" pin=9"/></net>

<net id="776"><net_src comp="232" pin="1"/><net_sink comp="752" pin=10"/></net>

<net id="777"><net_src comp="241" pin="1"/><net_sink comp="752" pin=11"/></net>

<net id="778"><net_src comp="250" pin="1"/><net_sink comp="752" pin=12"/></net>

<net id="779"><net_src comp="259" pin="1"/><net_sink comp="752" pin=13"/></net>

<net id="780"><net_src comp="268" pin="1"/><net_sink comp="752" pin=14"/></net>

<net id="781"><net_src comp="277" pin="1"/><net_sink comp="752" pin=15"/></net>

<net id="782"><net_src comp="730" pin="1"/><net_sink comp="752" pin=16"/></net>

<net id="783"><net_src comp="739" pin="1"/><net_sink comp="752" pin=17"/></net>

<net id="784"><net_src comp="748" pin="1"/><net_sink comp="752" pin=18"/></net>

<net id="785"><net_src comp="752" pin="19"/><net_sink comp="145" pin=0"/></net>

<net id="792"><net_src comp="134" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="145" pin="4"/><net_sink comp="786" pin=3"/></net>

<net id="797"><net_src comp="786" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="290" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="806"><net_src comp="308" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="811"><net_src comp="340" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="372" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="786" pin=2"/></net>

<net id="820"><net_src comp="232" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="752" pin=2"/></net>

<net id="825"><net_src comp="241" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="752" pin=3"/></net>

<net id="830"><net_src comp="250" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="752" pin=4"/></net>

<net id="835"><net_src comp="259" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="752" pin=5"/></net>

<net id="840"><net_src comp="268" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="752" pin=6"/></net>

<net id="845"><net_src comp="277" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="752" pin=7"/></net>

<net id="850"><net_src comp="281" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="855"><net_src comp="618" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="860"><net_src comp="628" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="865"><net_src comp="638" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="870"><net_src comp="648" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="875"><net_src comp="658" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="880"><net_src comp="668" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="885"><net_src comp="678" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="890"><net_src comp="688" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="895"><net_src comp="698" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="900"><net_src comp="708" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="905"><net_src comp="718" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="910"><net_src comp="722" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="752" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_double_div10 : in_r | {1 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V : 1
		xf_V_5_cast : 2
		tmp : 1
		icmp : 2
		p_cast_cast : 3
		tmp_1 : 2
		tmp_2 : 4
		new_exp_V_1 : 4
		p_new_exp_V_1 : 3
		tmp_8 : 5
		p_Repl2_1 : 5
		StgValue_22 : 3
		tmp_4 : 2
		tmp_5 : 4
		shift_V_cast_cast : 3
		tmp_7 : 2
		shift_V : 2
		shift_V_1 : 2
		sel_tmp : 3
		sel_tmp2 : 5
		shift_V_2 : 5
		sel_tmp6_demorgan : 5
		sel_tmp6 : 5
		sel_tmp7 : 5
		shift_V_3 : 5
		shift_V_4 : 6
		tmp_6 : 2
		xf_V_1 : 3
		p_1_cast : 4
		tmp_3 : 7
		tmp_3_cast : 7
		r_V : 8
		r_V_cast : 9
		r_V_1 : 8
		xf_V_3 : 10
		xf_V : 11
		p_Result_16_i_i : 12
		call_ret_i_i : 13
		r_V_ret_i_i : 14
		p_Result_16_1_i_i : 12
		call_ret_1_i_i : 15
		q_chunk_V_0_1_i_i : 16
		r_V_ret_1_i_i : 16
		p_Result_16_2_i_i : 12
		call_ret_2_i_i : 17
		q_chunk_V_0_2_i_i : 18
		r_V_ret_2_i_i : 18
		p_Result_16_3_i_i : 12
		call_ret_3_i_i : 19
		q_chunk_V_0_3_i_i : 20
		r_V_ret_3_i_i : 20
		p_Result_16_4_i_i : 12
		call_ret_4_i_i : 21
		q_chunk_V_0_4_i_i : 22
		r_V_ret_4_i_i : 22
		p_Result_16_5_i_i : 12
		call_ret_5_i_i : 23
		q_chunk_V_0_5_i_i : 24
		r_V_ret_5_i_i : 24
		p_Result_16_6_i_i : 12
		call_ret_6_i_i : 25
		q_chunk_V_0_6_i_i : 26
		r_V_ret_6_i_i : 26
		p_Result_16_7_i_i : 12
		call_ret_7_i_i : 27
		q_chunk_V_0_7_i_i : 28
		r_V_ret_7_i_i : 28
		p_Result_16_8_i_i : 12
		p_Result_16_9_i_i : 12
		p_Result_16_i_i_8 : 12
		p_Result_16_10_i_i : 12
		p_Result_16_11_i_i : 12
		p_Result_16_12_i_i : 12
		p_Result_16_13_i_i : 12
		p_Result_16_14_i_i : 12
		p_Result_16_15_i_i : 12
		p_Result_16_16_i_i : 12
		tmp_10 : 12
		tmp_11 : 17
	State 2
		q_chunk_V_0_8_i_i : 1
		r_V_ret_8_i_i : 1
		call_ret_9_i_i : 2
		q_chunk_V_0_9_i_i : 3
		r_V_ret_9_i_i : 3
		call_ret_i_i_9 : 4
		q_chunk_V_0_i_i : 5
		r_V_ret_i_i_10 : 5
		call_ret_10_i_i : 6
		q_chunk_V_0_10_i_i : 7
		r_V_ret_10_i_i : 7
		call_ret_11_i_i : 8
		q_chunk_V_0_11_i_i : 9
		r_V_ret_11_i_i : 9
		call_ret_12_i_i : 10
		q_chunk_V_0_12_i_i : 11
		r_V_ret_12_i_i : 11
		call_ret_13_i_i : 12
		q_chunk_V_0_13_i_i : 13
		r_V_ret_13_i_i : 13
		call_ret_14_i_i : 14
		q_chunk_V_0_14_i_i : 15
		r_V_ret_14_i_i : 15
		call_ret_15_i_i : 16
		q_chunk_V_0_15_i_i : 17
		r_V_ret_15_i_i : 17
		call_ret_16_i_i : 18
		q_chunk_V_0_16_i_i : 19
		r_V_ret_16_i_i : 19
		call_ret_17_i_i : 20
		q_chunk_V_0_17_i_i : 21
		new_mant_V_1 : 22
		p_Repl2_s : 23
		p_Result_s : 24
		out : 25
		StgValue_127 : 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |       grp_lut_div5_chunk_fu_151       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_158       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_164       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_170       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_176       |    0    |   1638  |
|   call   |       grp_lut_div5_chunk_fu_182       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_188       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_194       |    0    |   1638  |
|          | call_ret_15_i_i_lut_div5_chunk_fu_200 |    0    |   1638  |
|          | call_ret_16_i_i_lut_div5_chunk_fu_206 |    0    |   1638  |
|          | call_ret_17_i_i_lut_div5_chunk_fu_212 |    0    |   1638  |
|----------|---------------------------------------|---------|---------|
|          |           p_cast_cast_fu_332          |    0    |    11   |
|          |          p_new_exp_V_1_fu_358         |    0    |    11   |
|          |            p_Repl2_1_fu_372           |    0    |    11   |
|          |        shift_V_cast_cast_fu_392       |    0    |    11   |
|  select  |            shift_V_2_fu_430           |    0    |    11   |
|          |            shift_V_3_fu_456           |    0    |    11   |
|          |            shift_V_4_fu_464           |    0    |    11   |
|          |             xf_V_1_fu_480             |    0    |    53   |
|          |             xf_V_3_fu_516             |    0    |    57   |
|----------|---------------------------------------|---------|---------|
|   lshr   |               r_V_fu_500              |    0    |   160   |
|----------|---------------------------------------|---------|---------|
|    shl   |              r_V_1_fu_510             |    0    |   160   |
|----------|---------------------------------------|---------|---------|
|    add   |            shift_V_1_fu_412           |    0    |    18   |
|          |              xf_V_fu_524              |    0    |    64   |
|----------|---------------------------------------|---------|---------|
|          |              icmp_fu_326              |    0    |    8    |
|          |              tmp_1_fu_340             |    0    |    13   |
|   icmp   |              tmp_2_fu_346             |    0    |    13   |
|          |              tmp_4_fu_380             |    0    |    13   |
|          |              tmp_5_fu_386             |    0    |    13   |
|          |              tmp_7_fu_400             |    0    |    13   |
|----------|---------------------------------------|---------|---------|
|    sub   |           new_exp_V_1_fu_352          |    0    |    18   |
|          |             shift_V_fu_406            |    0    |    18   |
|----------|---------------------------------------|---------|---------|
|    or    |              tmp_8_fu_366             |    0    |    6    |
|          |        sel_tmp6_demorgan_fu_438       |    0    |    6    |
|----------|---------------------------------------|---------|---------|
|    xor   |             sel_tmp_fu_418            |    0    |    6    |
|          |            sel_tmp6_fu_444            |    0    |    6    |
|----------|---------------------------------------|---------|---------|
|    and   |            sel_tmp2_fu_424            |    0    |    6    |
|          |            sel_tmp7_fu_450            |    0    |    6    |
|----------|---------------------------------------|---------|---------|
|   read   |          in_read_read_fu_136          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |               grp_fu_218              |    0    |    0    |
|          |               grp_fu_223              |    0    |    0    |
|          |               grp_fu_227              |    0    |    0    |
|          |               grp_fu_232              |    0    |    0    |
|          |               grp_fu_236              |    0    |    0    |
|          |               grp_fu_241              |    0    |    0    |
|          |               grp_fu_245              |    0    |    0    |
|          |               grp_fu_250              |    0    |    0    |
|          |               grp_fu_254              |    0    |    0    |
|          |               grp_fu_259              |    0    |    0    |
|extractvalue|               grp_fu_263              |    0    |    0    |
|          |               grp_fu_268              |    0    |    0    |
|          |               grp_fu_272              |    0    |    0    |
|          |               grp_fu_277              |    0    |    0    |
|          |               grp_fu_281              |    0    |    0    |
|          |        q_chunk_V_0_8_i_i_fu_726       |    0    |    0    |
|          |       q_chunk_V_0_15_i_i_fu_730       |    0    |    0    |
|          |         r_V_ret_15_i_i_fu_734         |    0    |    0    |
|          |       q_chunk_V_0_16_i_i_fu_739       |    0    |    0    |
|          |         r_V_ret_16_i_i_fu_743         |    0    |    0    |
|          |       q_chunk_V_0_17_i_i_fu_748       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
| bitselect|            p_Repl2_2_fu_290           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |            new_exp_V_fu_298           |    0    |    0    |
|          |               tmp_fu_316              |    0    |    0    |
|          |         p_Result_16_i_i_fu_530        |    0    |    0    |
|          |        p_Result_16_1_i_i_fu_541       |    0    |    0    |
|          |        p_Result_16_2_i_i_fu_552       |    0    |    0    |
|          |        p_Result_16_3_i_i_fu_563       |    0    |    0    |
|          |        p_Result_16_4_i_i_fu_574       |    0    |    0    |
|          |        p_Result_16_5_i_i_fu_585       |    0    |    0    |
|          |        p_Result_16_6_i_i_fu_596       |    0    |    0    |
|partselect|        p_Result_16_7_i_i_fu_607       |    0    |    0    |
|          |        p_Result_16_8_i_i_fu_618       |    0    |    0    |
|          |        p_Result_16_9_i_i_fu_628       |    0    |    0    |
|          |        p_Result_16_i_i_8_fu_638       |    0    |    0    |
|          |       p_Result_16_10_i_i_fu_648       |    0    |    0    |
|          |       p_Result_16_11_i_i_fu_658       |    0    |    0    |
|          |       p_Result_16_12_i_i_fu_668       |    0    |    0    |
|          |       p_Result_16_13_i_i_fu_678       |    0    |    0    |
|          |       p_Result_16_14_i_i_fu_688       |    0    |    0    |
|          |       p_Result_16_15_i_i_fu_698       |    0    |    0    |
|          |       p_Result_16_16_i_i_fu_708       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           new_mant_V_fu_308           |    0    |    0    |
|   trunc  |             tmp_10_fu_718             |    0    |    0    |
|          |             tmp_11_fu_722             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           xf_V_5_cast_fu_312          |    0    |    0    |
|          |            p_1_cast_fu_488            |    0    |    0    |
|   zext   |              tmp_3_fu_492             |    0    |    0    |
|          |           tmp_3_cast_fu_496           |    0    |    0    |
|          |            r_V_cast_fu_506            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |              tmp_6_fu_472             |    0    |    0    |
|bitconcatenate|          new_mant_V_1_fu_752          |    0    |    0    |
|          |           p_Result_s_fu_786           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |  18752  |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    new_mant_V_reg_803    |   52   |
|     p_Repl2_1_reg_812    |   11   |
|     p_Repl2_2_reg_798    |    1   |
|     p_Repl2_s_reg_142    |   52   |
|p_Result_16_10_i_i_reg_867|    3   |
|p_Result_16_11_i_i_reg_872|    3   |
|p_Result_16_12_i_i_reg_877|    3   |
|p_Result_16_13_i_i_reg_882|    3   |
|p_Result_16_14_i_i_reg_887|    3   |
|p_Result_16_15_i_i_reg_892|    3   |
|p_Result_16_16_i_i_reg_897|    3   |
| p_Result_16_8_i_i_reg_852|    3   |
| p_Result_16_9_i_i_reg_857|    3   |
| p_Result_16_i_i_8_reg_862|    3   |
| q_chunk_V_0_2_i_i_reg_817|    3   |
| q_chunk_V_0_3_i_i_reg_822|    3   |
| q_chunk_V_0_4_i_i_reg_827|    3   |
| q_chunk_V_0_5_i_i_reg_832|    3   |
| q_chunk_V_0_6_i_i_reg_837|    3   |
| q_chunk_V_0_7_i_i_reg_842|    3   |
|   r_V_ret_7_i_i_reg_847  |    3   |
|      tmp_10_reg_902      |    3   |
|      tmp_11_reg_907      |    1   |
|       tmp_1_reg_808      |    1   |
+--------------------------+--------+
|           Total          |   172  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div5_chunk_fu_151 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_151 |  p2  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_158 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_164 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_170 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_176 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_182 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_188 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_194 |  p1  |   2  |   3  |    6   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   54   ||  9.549  ||    81   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  18752 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   81   |
|  Register |    -   |   172  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   172  |  18833 |
+-----------+--------+--------+--------+
