Scheduling time-constrained instructions on pipelined processors