#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 21 07:18:22 2021
# Process ID: 27172
# Current directory: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1
# Command line: vivado.exe -log Req2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Req2_wrapper.tcl
# Log file: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/Req2_wrapper.vds
# Journal file: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Req2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1019.113 ; gain = 0.000
Command: synth_design -top Req2_wrapper -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17028
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1019.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Req2_wrapper' [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hdl/Req2_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Req2' [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.v:13]
INFO: [Synth 8-6157] synthesizing module 'Req2_Req2Counter_0_0' [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2Counter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Req2_Req2Counter_0_0' (1#1) [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2Counter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Req2_Req2Counter_0_1' [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2Counter_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Req2_Req2Counter_0_1' (2#1) [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2Counter_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Req2_Req2Counter_0_2' [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2Counter_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Req2_Req2Counter_0_2' (3#1) [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2Counter_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Req2_Req2Counter_0_3' [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2Counter_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Req2_Req2Counter_0_3' (4#1) [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2Counter_0_3_stub.v:6]
WARNING: [Synth 8-7071] port 'Tc' of module 'Req2_Req2Counter_0_3' is unconnected for instance 'Req2Counter_3' [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.v:77]
WARNING: [Synth 8-7023] instance 'Req2Counter_3' of module 'Req2_Req2Counter_0_3' has 5 connections declared, but only 4 given [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.v:77]
INFO: [Synth 8-6157] synthesizing module 'Req2_Req2Decoder_0_0' [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2Decoder_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Req2_Req2Decoder_0_0' (5#1) [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2Decoder_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Req2_Req2DispCounter_0_0' [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2DispCounter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Req2_Req2DispCounter_0_0' (6#1) [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2DispCounter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Req2_Req2Div_0_0' [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2Div_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Req2_Req2Div_0_0' (7#1) [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2Div_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Req2_Req2FSM_0_0' [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2FSM_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Req2_Req2FSM_0_0' (8#1) [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2FSM_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Req2_Req2Mux_0_0' [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2Mux_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Req2_Req2Mux_0_0' (9#1) [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2Mux_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Req2_Req2_7seg_0_0' [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2_7seg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Req2_Req2_7seg_0_0' (10#1) [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_Req2_7seg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Req2_util_vector_logic_0_0' [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Req2_util_vector_logic_0_0' (11#1) [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Req2_util_vector_logic_0_1' [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Req2_util_vector_logic_0_1' (12#1) [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Req2_util_vector_logic_0_2' [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_util_vector_logic_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Req2_util_vector_logic_0_2' (13#1) [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/.Xil/Vivado-27172-LAPTOP-0B5K97VH/realtime/Req2_util_vector_logic_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Req2' (14#1) [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Req2_wrapper' (15#1) [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hdl/Req2_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.113 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2DispCounter_0_0/Req2_Req2DispCounter_0_0/Req2_Req2DispCounter_0_0_in_context.xdc] for cell 'Req2_i/Req2DispCounter_0'
Finished Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2DispCounter_0_0/Req2_Req2DispCounter_0_0/Req2_Req2DispCounter_0_0_in_context.xdc] for cell 'Req2_i/Req2DispCounter_0'
Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2Mux_0_0/Req2_Req2Mux_0_0/Req2_Req2Mux_0_0_in_context.xdc] for cell 'Req2_i/Req2Mux_0'
Finished Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2Mux_0_0/Req2_Req2Mux_0_0/Req2_Req2Mux_0_0_in_context.xdc] for cell 'Req2_i/Req2Mux_0'
Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_util_vector_logic_0_0/Req2_util_vector_logic_0_0/Req2_util_vector_logic_0_0_in_context.xdc] for cell 'Req2_i/util_vector_logic_0'
Finished Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_util_vector_logic_0_0/Req2_util_vector_logic_0_0/Req2_util_vector_logic_0_0_in_context.xdc] for cell 'Req2_i/util_vector_logic_0'
Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_util_vector_logic_0_1/Req2_util_vector_logic_0_1/Req2_util_vector_logic_0_0_in_context.xdc] for cell 'Req2_i/util_vector_logic_1'
Finished Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_util_vector_logic_0_1/Req2_util_vector_logic_0_1/Req2_util_vector_logic_0_0_in_context.xdc] for cell 'Req2_i/util_vector_logic_1'
Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_util_vector_logic_0_2/Req2_util_vector_logic_0_2/Req2_util_vector_logic_0_0_in_context.xdc] for cell 'Req2_i/util_vector_logic_2'
Finished Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_util_vector_logic_0_2/Req2_util_vector_logic_0_2/Req2_util_vector_logic_0_0_in_context.xdc] for cell 'Req2_i/util_vector_logic_2'
Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2_7seg_0_0/Req2_Req2_7seg_0_0/Req2_Req2_7seg_0_0_in_context.xdc] for cell 'Req2_i/Req2_7seg_0'
Finished Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2_7seg_0_0/Req2_Req2_7seg_0_0/Req2_Req2_7seg_0_0_in_context.xdc] for cell 'Req2_i/Req2_7seg_0'
Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2Decoder_0_0/Req2_Req2Decoder_0_0/Req2_Req2Decoder_0_0_in_context.xdc] for cell 'Req2_i/Req2Decoder_0'
Finished Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2Decoder_0_0/Req2_Req2Decoder_0_0/Req2_Req2Decoder_0_0_in_context.xdc] for cell 'Req2_i/Req2Decoder_0'
Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2Counter_0_0/Req2_Req2Counter_0_0/Req2_Req2Counter_0_0_in_context.xdc] for cell 'Req2_i/Req2Counter_0'
Finished Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2Counter_0_0/Req2_Req2Counter_0_0/Req2_Req2Counter_0_0_in_context.xdc] for cell 'Req2_i/Req2Counter_0'
Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2Counter_0_1/Req2_Req2Counter_0_1/Req2_Req2Counter_0_1_in_context.xdc] for cell 'Req2_i/Req2Counter_1'
Finished Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2Counter_0_1/Req2_Req2Counter_0_1/Req2_Req2Counter_0_1_in_context.xdc] for cell 'Req2_i/Req2Counter_1'
Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2Counter_0_2/Req2_Req2Counter_0_2/Req2_Req2Counter_0_2_in_context.xdc] for cell 'Req2_i/Req2Counter_2'
Finished Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2Counter_0_2/Req2_Req2Counter_0_2/Req2_Req2Counter_0_2_in_context.xdc] for cell 'Req2_i/Req2Counter_2'
Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2Counter_0_3/Req2_Req2Counter_0_3/Req2_Req2Counter_0_3_in_context.xdc] for cell 'Req2_i/Req2Counter_3'
Finished Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2Counter_0_3/Req2_Req2Counter_0_3/Req2_Req2Counter_0_3_in_context.xdc] for cell 'Req2_i/Req2Counter_3'
Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2Div_0_0/Req2_Req2Div_0_0/Req2_Req2Div_0_0_in_context.xdc] for cell 'Req2_i/Req2Div_0'
Finished Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2Div_0_0/Req2_Req2Div_0_0/Req2_Req2Div_0_0_in_context.xdc] for cell 'Req2_i/Req2Div_0'
Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2FSM_0_0/Req2_Req2FSM_0_0/Req2_Req2FSM_0_0_in_context.xdc] for cell 'Req2_i/Req2FSM_0'
Finished Parsing XDC File [c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/ip/Req2_Req2FSM_0_0/Req2_Req2FSM_0_0/Req2_Req2FSM_0_0_in_context.xdc] for cell 'Req2_i/Req2FSM_0'
Parsing XDC File [C:/Users/denis/Desktop/Proj11/Proj11.srcs/constrs_1/new/Req2.xdc]
Finished Parsing XDC File [C:/Users/denis/Desktop/Proj11/Proj11.srcs/constrs_1/new/Req2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/denis/Desktop/Proj11/Proj11.srcs/constrs_1/new/Req2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Req2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Req2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1019.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1019.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1019.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Req2_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Req2_i/Req2DispCounter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Req2_i/Req2Mux_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Req2_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Req2_i/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Req2_i/util_vector_logic_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Req2_i/Req2_7seg_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Req2_i/Req2Decoder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Req2_i/Req2Counter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Req2_i/Req2Counter_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Req2_i/Req2Counter_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Req2_i/Req2Counter_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Req2_i/Req2Div_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Req2_i/Req2FSM_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1019.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1019.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1019.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1036.617 ; gain = 17.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1036.617 ; gain = 17.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1055.730 ; gain = 36.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1062.379 ; gain = 43.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1062.379 ; gain = 43.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1062.379 ; gain = 43.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1062.379 ; gain = 43.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1062.379 ; gain = 43.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1062.379 ; gain = 43.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |Req2_Req2Counter_0_0       |         1|
|2     |Req2_Req2Counter_0_1       |         1|
|3     |Req2_Req2Counter_0_2       |         1|
|4     |Req2_Req2Counter_0_3       |         1|
|5     |Req2_Req2Decoder_0_0       |         1|
|6     |Req2_Req2DispCounter_0_0   |         1|
|7     |Req2_Req2Div_0_0           |         1|
|8     |Req2_Req2FSM_0_0           |         1|
|9     |Req2_Req2Mux_0_0           |         1|
|10    |Req2_Req2_7seg_0_0         |         1|
|11    |Req2_util_vector_logic_0_0 |         1|
|12    |Req2_util_vector_logic_0_1 |         1|
|13    |Req2_util_vector_logic_0_2 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |Req2_Req2Counter_0       |     4|
|5     |Req2_Req2Decoder_0       |     1|
|6     |Req2_Req2DispCounter_0   |     1|
|7     |Req2_Req2Div_0           |     1|
|8     |Req2_Req2FSM_0           |     1|
|9     |Req2_Req2Mux_0           |     1|
|10    |Req2_Req2_7seg_0         |     1|
|11    |Req2_util_vector_logic_0 |     3|
|14    |IBUF                     |     5|
|15    |OBUF                     |    11|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1062.379 ; gain = 43.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1062.379 ; gain = 43.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1062.379 ; gain = 43.266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1062.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1068.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1068.559 ; gain = 49.445
INFO: [Common 17-1381] The checkpoint 'C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/Req2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Req2_wrapper_utilization_synth.rpt -pb Req2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 21 07:19:26 2021...
