; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_relu_6(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %9 = shl i32 %8, 9, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = shl i32 %10, 2, !dbg !12
  %12 = and i32 %11, 508, !dbg !12
  %13 = or disjoint i32 %9, %12, !dbg !13
  %14 = or disjoint i32 %13, 2, !dbg !13
  %15 = srem i32 %13, 8, !dbg !14
  %16 = srem i32 %14, 8, !dbg !14
  %17 = sdiv i32 %13, 512, !dbg !15
  %18 = srem i32 %17, 32, !dbg !16
  %19 = insertelement <2 x i32> poison, i32 %13, i64 0, !dbg !17
  %20 = shufflevector <2 x i32> %19, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !17
  %21 = sdiv <2 x i32> %20, <i32 64, i32 8>, !dbg !17
  %22 = srem <2 x i32> %21, splat (i32 8), !dbg !18
  %23 = add nsw <2 x i32> %22, splat (i32 -2), !dbg !19
  %shift = shufflevector <2 x i32> %23, <2 x i32> poison, <2 x i32> <i32 1, i32 poison>, !dbg !20
  %24 = or <2 x i32> %23, %shift, !dbg !20
  %25 = extractelement <2 x i32> %24, i64 0, !dbg !20
  %26 = add nsw i32 %15, -2, !dbg !21
  %27 = or i32 %25, %26, !dbg !21
  %28 = icmp ult i32 %27, 4, !dbg !21
  %29 = add nsw i32 %16, -2, !dbg !21
  %30 = or i32 %25, %29, !dbg !21
  %31 = icmp ult i32 %30, 4, !dbg !21
  %32 = extractelement <2 x i32> %22, i64 1, !dbg !22
  %33 = shl nsw i32 %32, 2, !dbg !22
  %34 = extractelement <2 x i32> %22, i64 0, !dbg !23
  %35 = shl nsw i32 %34, 4, !dbg !23
  %36 = shl nsw i32 %17, 6, !dbg !24
  %37 = add nsw i32 %36, -42, !dbg !25
  %38 = add nsw i32 %37, %15, !dbg !26
  %39 = add nsw i32 %38, %33, !dbg !27
  %40 = add nsw i32 %39, %35, !dbg !28
  %41 = add nsw i32 %37, %16, !dbg !26
  %42 = add nsw i32 %41, %33, !dbg !27
  %43 = add nsw i32 %42, %35, !dbg !28
  %44 = sext i32 %40 to i64, !dbg !29
  %45 = getelementptr float, ptr addrspace(1) %0, i64 %44, !dbg !29
  %46 = sext i32 %43 to i64, !dbg !29
  %47 = getelementptr float, ptr addrspace(1) %0, i64 %46, !dbg !29
  %48 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %45, i1 %28, i32 0, i1 %28, i32 0, i1 %28) #3, !dbg !30
  %49 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %47, i1 %31, i32 0, i1 %31, i32 0, i1 %31) #3, !dbg !30
  %50 = sext i32 %18 to i64, !dbg !31
  %51 = getelementptr float, ptr addrspace(1) %1, i64 %50, !dbg !31
  %52 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %51, i1 %28, i32 0, i1 %28) #3, !dbg !32
  %53 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %51, i1 %28, i32 0, i1 %28) #3, !dbg !32
  %54 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %51, i1 %31, i32 0, i1 %31) #3, !dbg !32
  %55 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %51, i1 %31, i32 0, i1 %31) #3, !dbg !32
  %56 = getelementptr float, ptr addrspace(1) %2, i64 %50, !dbg !33
  %57 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %56, i1 %28, i32 0, i1 %28) #3, !dbg !34
  %58 = bitcast i32 %57 to float, !dbg !34
  %59 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %56, i1 %28, i32 0, i1 %28) #3, !dbg !34
  %60 = bitcast i32 %59 to float, !dbg !34
  %61 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %56, i1 %31, i32 0, i1 %31) #3, !dbg !34
  %62 = bitcast i32 %61 to float, !dbg !34
  %63 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %56, i1 %31, i32 0, i1 %31) #3, !dbg !34
  %64 = bitcast i32 %63 to float, !dbg !34
  %65 = fadd float %58, 0x3EE4F8B580000000, !dbg !35
  %66 = fadd float %60, 0x3EE4F8B580000000, !dbg !35
  %67 = fadd float %62, 0x3EE4F8B580000000, !dbg !35
  %68 = fadd float %64, 0x3EE4F8B580000000, !dbg !35
  %69 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not.i = icmp eq i32 %69, 0, !dbg !36
  %70 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !36
  %.not1.i = icmp eq i32 %70, 0, !dbg !36
  br i1 %.not.i, label %76, label %71, !dbg !36

71:                                               ; preds = %7
  br i1 %.not1.i, label %74, label %72, !dbg !36

72:                                               ; preds = %71
  %73 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %65) #3, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

74:                                               ; preds = %71
  %75 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %65) #3, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

76:                                               ; preds = %7
  br i1 %.not1.i, label %79, label %77, !dbg !36

77:                                               ; preds = %76
  %78 = tail call float @llvm.nvvm.sqrt.rn.f(float %65) #3, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

79:                                               ; preds = %76
  %80 = tail call float @llvm.nvvm.sqrt.approx.f(float %65) #3, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

__nv_sqrtf.exit:                                  ; preds = %72, %74, %77, %79
  %.0.i = phi float [ %73, %72 ], [ %75, %74 ], [ %78, %77 ], [ %80, %79 ], !dbg !36
  %81 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not.i1 = icmp eq i32 %81, 0, !dbg !36
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !36
  %.not1.i4 = icmp eq i32 %82, 0, !dbg !36
  br i1 %.not.i1, label %88, label %83, !dbg !36

83:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %86, label %84, !dbg !36

84:                                               ; preds = %83
  %85 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %66) #3, !dbg !36
  br label %__nv_sqrtf.exit5, !dbg !36

86:                                               ; preds = %83
  %87 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %66) #3, !dbg !36
  br label %__nv_sqrtf.exit5, !dbg !36

88:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %91, label %89, !dbg !36

89:                                               ; preds = %88
  %90 = tail call float @llvm.nvvm.sqrt.rn.f(float %66) #3, !dbg !36
  br label %__nv_sqrtf.exit5, !dbg !36

91:                                               ; preds = %88
  %92 = tail call float @llvm.nvvm.sqrt.approx.f(float %66) #3, !dbg !36
  br label %__nv_sqrtf.exit5, !dbg !36

__nv_sqrtf.exit5:                                 ; preds = %84, %86, %89, %91
  %.0.i3 = phi float [ %85, %84 ], [ %87, %86 ], [ %90, %89 ], [ %92, %91 ], !dbg !36
  %93 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not.i6 = icmp eq i32 %93, 0, !dbg !36
  %94 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !36
  %.not1.i9 = icmp eq i32 %94, 0, !dbg !36
  br i1 %.not.i6, label %100, label %95, !dbg !36

95:                                               ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %98, label %96, !dbg !36

96:                                               ; preds = %95
  %97 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %67) #3, !dbg !36
  br label %__nv_sqrtf.exit10, !dbg !36

98:                                               ; preds = %95
  %99 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %67) #3, !dbg !36
  br label %__nv_sqrtf.exit10, !dbg !36

100:                                              ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %103, label %101, !dbg !36

101:                                              ; preds = %100
  %102 = tail call float @llvm.nvvm.sqrt.rn.f(float %67) #3, !dbg !36
  br label %__nv_sqrtf.exit10, !dbg !36

103:                                              ; preds = %100
  %104 = tail call float @llvm.nvvm.sqrt.approx.f(float %67) #3, !dbg !36
  br label %__nv_sqrtf.exit10, !dbg !36

__nv_sqrtf.exit10:                                ; preds = %96, %98, %101, %103
  %.0.i8 = phi float [ %97, %96 ], [ %99, %98 ], [ %102, %101 ], [ %104, %103 ], !dbg !36
  %105 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not.i11 = icmp eq i32 %105, 0, !dbg !36
  %106 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !36
  %.not1.i14 = icmp eq i32 %106, 0, !dbg !36
  br i1 %.not.i11, label %112, label %107, !dbg !36

107:                                              ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %110, label %108, !dbg !36

108:                                              ; preds = %107
  %109 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %68) #3, !dbg !36
  br label %__nv_sqrtf.exit15, !dbg !36

110:                                              ; preds = %107
  %111 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %68) #3, !dbg !36
  br label %__nv_sqrtf.exit15, !dbg !36

112:                                              ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %115, label %113, !dbg !36

113:                                              ; preds = %112
  %114 = tail call float @llvm.nvvm.sqrt.rn.f(float %68) #3, !dbg !36
  br label %__nv_sqrtf.exit15, !dbg !36

115:                                              ; preds = %112
  %116 = tail call float @llvm.nvvm.sqrt.approx.f(float %68) #3, !dbg !36
  br label %__nv_sqrtf.exit15, !dbg !36

__nv_sqrtf.exit15:                                ; preds = %108, %110, %113, %115
  %.0.i13 = phi float [ %109, %108 ], [ %111, %110 ], [ %114, %113 ], [ %116, %115 ], !dbg !36
  %117 = extractvalue { i32, i32 } %49, 1, !dbg !30
  %118 = insertelement <4 x i32> poison, i32 %55, i64 0, !dbg !32
  %119 = insertelement <4 x i32> %118, i32 %54, i64 1, !dbg !32
  %120 = insertelement <4 x i32> %119, i32 %53, i64 2, !dbg !32
  %121 = insertelement <4 x i32> %120, i32 %52, i64 3, !dbg !32
  %122 = bitcast <4 x i32> %121 to <4 x float>, !dbg !32
  %123 = extractvalue { i32, i32 } %49, 0, !dbg !30
  %124 = extractvalue { i32, i32 } %48, 1, !dbg !30
  %125 = extractvalue { i32, i32 } %48, 0, !dbg !30
  %126 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !37
  %127 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !37
  %128 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i8) #3, !dbg !37
  %129 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i13) #3, !dbg !37
  %130 = getelementptr float, ptr addrspace(1) %3, i64 %50, !dbg !38
  %131 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %130, i1 %28, i32 0, i1 %28) #3, !dbg !39
  %132 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %130, i1 %28, i32 0, i1 %28) #3, !dbg !39
  %133 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %130, i1 %31, i32 0, i1 %31) #3, !dbg !39
  %134 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %130, i1 %31, i32 0, i1 %31) #3, !dbg !39
  %135 = getelementptr float, ptr addrspace(1) %4, i64 %50, !dbg !40
  %136 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %135, i1 %28, i32 0, i1 %28) #3, !dbg !41
  %137 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %135, i1 %28, i32 0, i1 %28) #3, !dbg !41
  %138 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %135, i1 %31, i32 0, i1 %31) #3, !dbg !41
  %139 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %135, i1 %31, i32 0, i1 %31) #3, !dbg !41
  %140 = insertelement <4 x i32> poison, i32 %117, i64 0, !dbg !30
  %141 = insertelement <4 x i32> %140, i32 %123, i64 1, !dbg !30
  %142 = insertelement <4 x i32> %141, i32 %124, i64 2, !dbg !30
  %143 = insertelement <4 x i32> %142, i32 %125, i64 3, !dbg !30
  %144 = bitcast <4 x i32> %143 to <4 x float>, !dbg !30
  %145 = fsub <4 x float> %144, %122, !dbg !42
  %146 = insertelement <4 x float> poison, float %129, i64 0, !dbg !43
  %147 = insertelement <4 x float> %146, float %128, i64 1, !dbg !43
  %148 = insertelement <4 x float> %147, float %127, i64 2, !dbg !43
  %149 = insertelement <4 x float> %148, float %126, i64 3, !dbg !43
  %150 = fmul <4 x float> %145, %149, !dbg !43
  %151 = insertelement <4 x i32> poison, i32 %134, i64 0, !dbg !39
  %152 = insertelement <4 x i32> %151, i32 %133, i64 1, !dbg !39
  %153 = insertelement <4 x i32> %152, i32 %132, i64 2, !dbg !39
  %154 = insertelement <4 x i32> %153, i32 %131, i64 3, !dbg !39
  %155 = bitcast <4 x i32> %154 to <4 x float>, !dbg !39
  %156 = fmul <4 x float> %150, %155, !dbg !44
  %157 = insertelement <4 x i32> poison, i32 %139, i64 0, !dbg !41
  %158 = insertelement <4 x i32> %157, i32 %138, i64 1, !dbg !41
  %159 = insertelement <4 x i32> %158, i32 %137, i64 2, !dbg !41
  %160 = insertelement <4 x i32> %159, i32 %136, i64 3, !dbg !41
  %161 = bitcast <4 x i32> %160 to <4 x float>, !dbg !41
  %162 = fadd <4 x float> %156, %161, !dbg !45
  %163 = fcmp olt <4 x float> %162, zeroinitializer, !dbg !46
  %164 = extractelement <4 x i1> %163, i64 3, !dbg !50
  %165 = extractelement <4 x i1> %163, i64 2, !dbg !50
  %166 = extractelement <4 x i1> %163, i64 1, !dbg !50
  %167 = extractelement <4 x i1> %163, i64 0, !dbg !50
  %168 = sext i32 %13 to i64, !dbg !51
  %169 = getelementptr float, ptr addrspace(1) %5, i64 %168, !dbg !51
  %bc = bitcast <4 x float> %162 to <4 x i32>, !dbg !52
  %170 = extractelement <4 x i32> %bc, i64 3, !dbg !52
  %171 = select i1 %164, i32 0, i32 %170, !dbg !50
  %172 = select i1 %28, i32 %171, i32 0, !dbg !53
  %bc16 = bitcast <4 x float> %162 to <4 x i32>, !dbg !52
  %173 = extractelement <4 x i32> %bc16, i64 2, !dbg !52
  %174 = select i1 %165, i32 0, i32 %173, !dbg !50
  %175 = select i1 %28, i32 %174, i32 0, !dbg !53
  %bc17 = bitcast <4 x float> %162 to <4 x i32>, !dbg !52
  %176 = extractelement <4 x i32> %bc17, i64 1, !dbg !52
  %177 = select i1 %166, i32 0, i32 %176, !dbg !50
  %178 = select i1 %31, i32 %177, i32 0, !dbg !53
  %bc18 = bitcast <4 x float> %162 to <4 x i32>, !dbg !52
  %179 = extractelement <4 x i32> %bc18, i64 0, !dbg !52
  %180 = select i1 %167, i32 0, i32 %179, !dbg !50
  %181 = select i1 %31, i32 %180, i32 0, !dbg !53
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %172, i32 %175, i32 %178, i32 %181, ptr addrspace(1) %169, i1 true) #3, !dbg !52
  ret void, !dbg !54
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cgs3ozkj7vcg5tmsa4ebajtuouh3xx4dvhtih56tkwg3mnbl4b7r.py", directory: "inductor_cache/gs")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_relu_6, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_relu_6, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_relu_6", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_relu_6", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 26, column: 19, scope: !7)
!15 = !DILocation(line: 27, column: 19, scope: !7)
!16 = !DILocation(line: 28, column: 28, scope: !7)
!17 = !DILocation(line: 24, column: 21, scope: !7)
!18 = !DILocation(line: 24, column: 27, scope: !7)
!19 = !DILocation(line: 41, column: 19, scope: !7)
!20 = !DILocation(line: 43, column: 20, scope: !7)
!21 = !DILocation(line: 45, column: 20, scope: !7)
!22 = !DILocation(line: 46, column: 46, scope: !7)
!23 = !DILocation(line: 46, column: 54, scope: !7)
!24 = !DILocation(line: 46, column: 62, scope: !7)
!25 = !DILocation(line: 46, column: 39, scope: !7)
!26 = !DILocation(line: 46, column: 44, scope: !7)
!27 = !DILocation(line: 46, column: 51, scope: !7)
!28 = !DILocation(line: 46, column: 59, scope: !7)
!29 = !DILocation(line: 46, column: 31, scope: !7)
!30 = !DILocation(line: 46, column: 67, scope: !7)
!31 = !DILocation(line: 47, column: 31, scope: !7)
!32 = !DILocation(line: 47, column: 36, scope: !7)
!33 = !DILocation(line: 49, column: 31, scope: !7)
!34 = !DILocation(line: 49, column: 36, scope: !7)
!35 = !DILocation(line: 51, column: 20, scope: !7)
!36 = !DILocation(line: 52, column: 27, scope: !7)
!37 = !DILocation(line: 54, column: 20, scope: !7)
!38 = !DILocation(line: 58, column: 31, scope: !7)
!39 = !DILocation(line: 58, column: 36, scope: !7)
!40 = !DILocation(line: 60, column: 31, scope: !7)
!41 = !DILocation(line: 60, column: 36, scope: !7)
!42 = !DILocation(line: 48, column: 20, scope: !7)
!43 = !DILocation(line: 57, column: 20, scope: !7)
!44 = !DILocation(line: 59, column: 20, scope: !7)
!45 = !DILocation(line: 61, column: 20, scope: !7)
!46 = !DILocation(line: 118, column: 15, scope: !47, inlinedAt: !49)
!47 = distinct !DILexicalBlockFile(scope: !7, file: !48, discriminator: 0)
!48 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!49 = !DILocation(line: 63, column: 42, scope: !7)
!50 = !DILocation(line: 121, column: 29, scope: !47, inlinedAt: !49)
!51 = !DILocation(line: 66, column: 25, scope: !7)
!52 = !DILocation(line: 66, column: 37, scope: !7)
!53 = !DILocation(line: 65, column: 35, scope: !7)
!54 = !DILocation(line: 66, column: 4, scope: !7)
