#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13d27a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13a0320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x13a7a90 .functor NOT 1, L_0x13fe900, C4<0>, C4<0>, C4<0>;
L_0x13fe6e0 .functor XOR 2, L_0x13fe580, L_0x13fe640, C4<00>, C4<00>;
L_0x13fe7f0 .functor XOR 2, L_0x13fe6e0, L_0x13fe750, C4<00>, C4<00>;
v0x13fadc0_0 .net *"_ivl_10", 1 0, L_0x13fe750;  1 drivers
v0x13faec0_0 .net *"_ivl_12", 1 0, L_0x13fe7f0;  1 drivers
v0x13fafa0_0 .net *"_ivl_2", 1 0, L_0x13fe4c0;  1 drivers
v0x13fb060_0 .net *"_ivl_4", 1 0, L_0x13fe580;  1 drivers
v0x13fb140_0 .net *"_ivl_6", 1 0, L_0x13fe640;  1 drivers
v0x13fb270_0 .net *"_ivl_8", 1 0, L_0x13fe6e0;  1 drivers
v0x13fb350_0 .net "a", 0 0, v0x13f8b40_0;  1 drivers
v0x13fb3f0_0 .net "b", 0 0, v0x13f8be0_0;  1 drivers
v0x13fb490_0 .net "c", 0 0, v0x13f8c80_0;  1 drivers
v0x13fb530_0 .var "clk", 0 0;
v0x13fb5d0_0 .net "d", 0 0, v0x13f8dc0_0;  1 drivers
v0x13fb670_0 .net "out_pos_dut", 0 0, L_0x13fe330;  1 drivers
v0x13fb710_0 .net "out_pos_ref", 0 0, L_0x13fcd50;  1 drivers
v0x13fb7b0_0 .net "out_sop_dut", 0 0, L_0x13fd5c0;  1 drivers
v0x13fb850_0 .net "out_sop_ref", 0 0, L_0x13d3cb0;  1 drivers
v0x13fb8f0_0 .var/2u "stats1", 223 0;
v0x13fb990_0 .var/2u "strobe", 0 0;
v0x13fbb40_0 .net "tb_match", 0 0, L_0x13fe900;  1 drivers
v0x13fbc10_0 .net "tb_mismatch", 0 0, L_0x13a7a90;  1 drivers
v0x13fbcb0_0 .net "wavedrom_enable", 0 0, v0x13f9090_0;  1 drivers
v0x13fbd80_0 .net "wavedrom_title", 511 0, v0x13f9130_0;  1 drivers
L_0x13fe4c0 .concat [ 1 1 0 0], L_0x13fcd50, L_0x13d3cb0;
L_0x13fe580 .concat [ 1 1 0 0], L_0x13fcd50, L_0x13d3cb0;
L_0x13fe640 .concat [ 1 1 0 0], L_0x13fe330, L_0x13fd5c0;
L_0x13fe750 .concat [ 1 1 0 0], L_0x13fcd50, L_0x13d3cb0;
L_0x13fe900 .cmp/eeq 2, L_0x13fe4c0, L_0x13fe7f0;
S_0x13a47c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x13a0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13a7e70 .functor AND 1, v0x13f8c80_0, v0x13f8dc0_0, C4<1>, C4<1>;
L_0x13a8250 .functor NOT 1, v0x13f8b40_0, C4<0>, C4<0>, C4<0>;
L_0x13a8630 .functor NOT 1, v0x13f8be0_0, C4<0>, C4<0>, C4<0>;
L_0x13a88b0 .functor AND 1, L_0x13a8250, L_0x13a8630, C4<1>, C4<1>;
L_0x13bfb70 .functor AND 1, L_0x13a88b0, v0x13f8c80_0, C4<1>, C4<1>;
L_0x13d3cb0 .functor OR 1, L_0x13a7e70, L_0x13bfb70, C4<0>, C4<0>;
L_0x13fc1d0 .functor NOT 1, v0x13f8be0_0, C4<0>, C4<0>, C4<0>;
L_0x13fc240 .functor OR 1, L_0x13fc1d0, v0x13f8dc0_0, C4<0>, C4<0>;
L_0x13fc350 .functor AND 1, v0x13f8c80_0, L_0x13fc240, C4<1>, C4<1>;
L_0x13fc410 .functor NOT 1, v0x13f8b40_0, C4<0>, C4<0>, C4<0>;
L_0x13fc4e0 .functor OR 1, L_0x13fc410, v0x13f8be0_0, C4<0>, C4<0>;
L_0x13fc550 .functor AND 1, L_0x13fc350, L_0x13fc4e0, C4<1>, C4<1>;
L_0x13fc6d0 .functor NOT 1, v0x13f8be0_0, C4<0>, C4<0>, C4<0>;
L_0x13fc740 .functor OR 1, L_0x13fc6d0, v0x13f8dc0_0, C4<0>, C4<0>;
L_0x13fc660 .functor AND 1, v0x13f8c80_0, L_0x13fc740, C4<1>, C4<1>;
L_0x13fc8d0 .functor NOT 1, v0x13f8b40_0, C4<0>, C4<0>, C4<0>;
L_0x13fc9d0 .functor OR 1, L_0x13fc8d0, v0x13f8dc0_0, C4<0>, C4<0>;
L_0x13fca90 .functor AND 1, L_0x13fc660, L_0x13fc9d0, C4<1>, C4<1>;
L_0x13fcc40 .functor XNOR 1, L_0x13fc550, L_0x13fca90, C4<0>, C4<0>;
v0x13a73c0_0 .net *"_ivl_0", 0 0, L_0x13a7e70;  1 drivers
v0x13a77c0_0 .net *"_ivl_12", 0 0, L_0x13fc1d0;  1 drivers
v0x13a7ba0_0 .net *"_ivl_14", 0 0, L_0x13fc240;  1 drivers
v0x13a7f80_0 .net *"_ivl_16", 0 0, L_0x13fc350;  1 drivers
v0x13a8360_0 .net *"_ivl_18", 0 0, L_0x13fc410;  1 drivers
v0x13a8740_0 .net *"_ivl_2", 0 0, L_0x13a8250;  1 drivers
v0x13a89c0_0 .net *"_ivl_20", 0 0, L_0x13fc4e0;  1 drivers
v0x13f70b0_0 .net *"_ivl_24", 0 0, L_0x13fc6d0;  1 drivers
v0x13f7190_0 .net *"_ivl_26", 0 0, L_0x13fc740;  1 drivers
v0x13f7270_0 .net *"_ivl_28", 0 0, L_0x13fc660;  1 drivers
v0x13f7350_0 .net *"_ivl_30", 0 0, L_0x13fc8d0;  1 drivers
v0x13f7430_0 .net *"_ivl_32", 0 0, L_0x13fc9d0;  1 drivers
v0x13f7510_0 .net *"_ivl_36", 0 0, L_0x13fcc40;  1 drivers
L_0x7fd4cf44b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13f75d0_0 .net *"_ivl_38", 0 0, L_0x7fd4cf44b018;  1 drivers
v0x13f76b0_0 .net *"_ivl_4", 0 0, L_0x13a8630;  1 drivers
v0x13f7790_0 .net *"_ivl_6", 0 0, L_0x13a88b0;  1 drivers
v0x13f7870_0 .net *"_ivl_8", 0 0, L_0x13bfb70;  1 drivers
v0x13f7950_0 .net "a", 0 0, v0x13f8b40_0;  alias, 1 drivers
v0x13f7a10_0 .net "b", 0 0, v0x13f8be0_0;  alias, 1 drivers
v0x13f7ad0_0 .net "c", 0 0, v0x13f8c80_0;  alias, 1 drivers
v0x13f7b90_0 .net "d", 0 0, v0x13f8dc0_0;  alias, 1 drivers
v0x13f7c50_0 .net "out_pos", 0 0, L_0x13fcd50;  alias, 1 drivers
v0x13f7d10_0 .net "out_sop", 0 0, L_0x13d3cb0;  alias, 1 drivers
v0x13f7dd0_0 .net "pos0", 0 0, L_0x13fc550;  1 drivers
v0x13f7e90_0 .net "pos1", 0 0, L_0x13fca90;  1 drivers
L_0x13fcd50 .functor MUXZ 1, L_0x7fd4cf44b018, L_0x13fc550, L_0x13fcc40, C4<>;
S_0x13f8010 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x13a0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x13f8b40_0 .var "a", 0 0;
v0x13f8be0_0 .var "b", 0 0;
v0x13f8c80_0 .var "c", 0 0;
v0x13f8d20_0 .net "clk", 0 0, v0x13fb530_0;  1 drivers
v0x13f8dc0_0 .var "d", 0 0;
v0x13f8eb0_0 .var/2u "fail", 0 0;
v0x13f8f50_0 .var/2u "fail1", 0 0;
v0x13f8ff0_0 .net "tb_match", 0 0, L_0x13fe900;  alias, 1 drivers
v0x13f9090_0 .var "wavedrom_enable", 0 0;
v0x13f9130_0 .var "wavedrom_title", 511 0;
E_0x13b3430/0 .event negedge, v0x13f8d20_0;
E_0x13b3430/1 .event posedge, v0x13f8d20_0;
E_0x13b3430 .event/or E_0x13b3430/0, E_0x13b3430/1;
S_0x13f8340 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x13f8010;
 .timescale -12 -12;
v0x13f8580_0 .var/2s "i", 31 0;
E_0x13b32d0 .event posedge, v0x13f8d20_0;
S_0x13f8680 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x13f8010;
 .timescale -12 -12;
v0x13f8880_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13f8960 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x13f8010;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13f9310 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x13a0320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13fcf00 .functor AND 1, v0x13f8c80_0, v0x13f8dc0_0, C4<1>, C4<1>;
L_0x13fd1b0 .functor NOT 1, v0x13f8b40_0, C4<0>, C4<0>, C4<0>;
L_0x13fd240 .functor NOT 1, v0x13f8be0_0, C4<0>, C4<0>, C4<0>;
L_0x13fd3c0 .functor AND 1, L_0x13fd1b0, L_0x13fd240, C4<1>, C4<1>;
L_0x13fd500 .functor AND 1, L_0x13fd3c0, v0x13f8c80_0, C4<1>, C4<1>;
L_0x13fd5c0 .functor OR 1, L_0x13fcf00, L_0x13fd500, C4<0>, C4<0>;
L_0x13fd760 .functor NOT 1, v0x13f8be0_0, C4<0>, C4<0>, C4<0>;
L_0x13fd7d0 .functor NOT 1, v0x13f8dc0_0, C4<0>, C4<0>, C4<0>;
L_0x13fd890 .functor OR 1, L_0x13fd760, L_0x13fd7d0, C4<0>, C4<0>;
L_0x13fd9a0 .functor AND 1, v0x13f8c80_0, L_0x13fd890, C4<1>, C4<1>;
L_0x13fdac0 .functor NOT 1, v0x13f8b40_0, C4<0>, C4<0>, C4<0>;
L_0x13fdc40 .functor OR 1, L_0x13fdac0, v0x13f8be0_0, C4<0>, C4<0>;
L_0x13fdd20 .functor AND 1, L_0x13fd9a0, L_0x13fdc40, C4<1>, C4<1>;
L_0x13fde30 .functor NOT 1, v0x13f8b40_0, C4<0>, C4<0>, C4<0>;
L_0x13fdcb0 .functor NOT 1, v0x13f8dc0_0, C4<0>, C4<0>, C4<0>;
L_0x13fdf20 .functor OR 1, L_0x13fde30, L_0x13fdcb0, C4<0>, C4<0>;
L_0x13fe0c0 .functor AND 1, v0x13f8c80_0, L_0x13fdf20, C4<1>, C4<1>;
L_0x13fe180 .functor XNOR 1, L_0x13fdd20, L_0x13fe0c0, C4<0>, C4<0>;
v0x13f94d0_0 .net *"_ivl_12", 0 0, L_0x13fd760;  1 drivers
v0x13f95b0_0 .net *"_ivl_14", 0 0, L_0x13fd7d0;  1 drivers
v0x13f9690_0 .net *"_ivl_16", 0 0, L_0x13fd890;  1 drivers
v0x13f9780_0 .net *"_ivl_18", 0 0, L_0x13fd9a0;  1 drivers
v0x13f9860_0 .net *"_ivl_2", 0 0, L_0x13fd1b0;  1 drivers
v0x13f9990_0 .net *"_ivl_20", 0 0, L_0x13fdac0;  1 drivers
v0x13f9a70_0 .net *"_ivl_22", 0 0, L_0x13fdc40;  1 drivers
v0x13f9b50_0 .net *"_ivl_26", 0 0, L_0x13fde30;  1 drivers
v0x13f9c30_0 .net *"_ivl_28", 0 0, L_0x13fdcb0;  1 drivers
v0x13f9da0_0 .net *"_ivl_30", 0 0, L_0x13fdf20;  1 drivers
v0x13f9e80_0 .net *"_ivl_34", 0 0, L_0x13fe180;  1 drivers
L_0x7fd4cf44b060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13f9f40_0 .net *"_ivl_36", 0 0, L_0x7fd4cf44b060;  1 drivers
v0x13fa020_0 .net *"_ivl_4", 0 0, L_0x13fd240;  1 drivers
v0x13fa100_0 .net *"_ivl_6", 0 0, L_0x13fd3c0;  1 drivers
v0x13fa1e0_0 .net "a", 0 0, v0x13f8b40_0;  alias, 1 drivers
v0x13fa280_0 .net "b", 0 0, v0x13f8be0_0;  alias, 1 drivers
v0x13fa370_0 .net "c", 0 0, v0x13f8c80_0;  alias, 1 drivers
v0x13fa570_0 .net "d", 0 0, v0x13f8dc0_0;  alias, 1 drivers
v0x13fa660_0 .net "out_pos", 0 0, L_0x13fe330;  alias, 1 drivers
v0x13fa720_0 .net "out_sop", 0 0, L_0x13fd5c0;  alias, 1 drivers
v0x13fa7e0_0 .net "pos0", 0 0, L_0x13fdd20;  1 drivers
v0x13fa8a0_0 .net "pos1", 0 0, L_0x13fe0c0;  1 drivers
v0x13fa960_0 .net "sop1", 0 0, L_0x13fcf00;  1 drivers
v0x13faa20_0 .net "sop2", 0 0, L_0x13fd500;  1 drivers
L_0x13fe330 .functor MUXZ 1, L_0x7fd4cf44b060, L_0x13fdd20, L_0x13fe180, C4<>;
S_0x13faba0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x13a0320;
 .timescale -12 -12;
E_0x139c9f0 .event anyedge, v0x13fb990_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13fb990_0;
    %nor/r;
    %assign/vec4 v0x13fb990_0, 0;
    %wait E_0x139c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13f8010;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f8eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f8f50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x13f8010;
T_4 ;
    %wait E_0x13b3430;
    %load/vec4 v0x13f8ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f8eb0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13f8010;
T_5 ;
    %wait E_0x13b32d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f8dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8be0_0, 0;
    %assign/vec4 v0x13f8b40_0, 0;
    %wait E_0x13b32d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f8dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8be0_0, 0;
    %assign/vec4 v0x13f8b40_0, 0;
    %wait E_0x13b32d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f8dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8be0_0, 0;
    %assign/vec4 v0x13f8b40_0, 0;
    %wait E_0x13b32d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f8dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8be0_0, 0;
    %assign/vec4 v0x13f8b40_0, 0;
    %wait E_0x13b32d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f8dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8be0_0, 0;
    %assign/vec4 v0x13f8b40_0, 0;
    %wait E_0x13b32d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f8dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8be0_0, 0;
    %assign/vec4 v0x13f8b40_0, 0;
    %wait E_0x13b32d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f8dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8be0_0, 0;
    %assign/vec4 v0x13f8b40_0, 0;
    %wait E_0x13b32d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f8dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8be0_0, 0;
    %assign/vec4 v0x13f8b40_0, 0;
    %wait E_0x13b32d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f8dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8be0_0, 0;
    %assign/vec4 v0x13f8b40_0, 0;
    %wait E_0x13b32d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f8dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8be0_0, 0;
    %assign/vec4 v0x13f8b40_0, 0;
    %wait E_0x13b32d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f8dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8be0_0, 0;
    %assign/vec4 v0x13f8b40_0, 0;
    %wait E_0x13b32d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f8dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8be0_0, 0;
    %assign/vec4 v0x13f8b40_0, 0;
    %wait E_0x13b32d0;
    %load/vec4 v0x13f8eb0_0;
    %store/vec4 v0x13f8f50_0, 0, 1;
    %fork t_1, S_0x13f8340;
    %jmp t_0;
    .scope S_0x13f8340;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f8580_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x13f8580_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x13b32d0;
    %load/vec4 v0x13f8580_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13f8dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8be0_0, 0;
    %assign/vec4 v0x13f8b40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13f8580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x13f8580_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x13f8010;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13b3430;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13f8dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f8be0_0, 0;
    %assign/vec4 v0x13f8b40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x13f8eb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x13f8f50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x13a0320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fb530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fb990_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x13a0320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x13fb530_0;
    %inv;
    %store/vec4 v0x13fb530_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x13a0320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13f8d20_0, v0x13fbc10_0, v0x13fb350_0, v0x13fb3f0_0, v0x13fb490_0, v0x13fb5d0_0, v0x13fb850_0, v0x13fb7b0_0, v0x13fb710_0, v0x13fb670_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x13a0320;
T_9 ;
    %load/vec4 v0x13fb8f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x13fb8f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13fb8f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x13fb8f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x13fb8f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13fb8f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x13fb8f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13fb8f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13fb8f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13fb8f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x13a0320;
T_10 ;
    %wait E_0x13b3430;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13fb8f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13fb8f0_0, 4, 32;
    %load/vec4 v0x13fbb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13fb8f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13fb8f0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13fb8f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13fb8f0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x13fb850_0;
    %load/vec4 v0x13fb850_0;
    %load/vec4 v0x13fb7b0_0;
    %xor;
    %load/vec4 v0x13fb850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x13fb8f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13fb8f0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x13fb8f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13fb8f0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x13fb710_0;
    %load/vec4 v0x13fb710_0;
    %load/vec4 v0x13fb670_0;
    %xor;
    %load/vec4 v0x13fb710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x13fb8f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13fb8f0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x13fb8f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13fb8f0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/machine/ece241_2013_q2/iter1/response4/top_module.sv";
