# fulladder
creating a full adder circuit using different modeling techniques in verilog using Xilinx ISE design suite 14.7. Instantiating gates in gate level modeling, using the logic expression in dataflow modeling and using the case statement to implement the truth table in behavioral modeling. A common test bench file is included for all.
