int F_1 ( void )\r\n{\r\nif ( F_2 () )\r\nif ( F_3 ( V_1 ) & V_2 )\r\nreturn 1 ;\r\nif ( F_4 () )\r\nif ( F_3 ( V_3 ) & V_4 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nvoid F_5 ( unsigned long V_5 , T_1 V_6 , T_1 V_7 ,\r\nint V_8 )\r\n{\r\nV_9 . V_5 = V_5 ;\r\nV_9 . V_8 = V_8 ;\r\nV_9 . V_10 = V_6 ;\r\nV_9 . V_11 = V_7 ;\r\n}\r\nvoid F_6 ( int V_12 )\r\n{\r\nV_9 . V_13 = V_12 ;\r\n}\r\nvoid F_7 ( int V_14 )\r\n{\r\nV_9 . V_15 = V_14 ;\r\n}\r\nvoid F_8 ( int V_16 )\r\n{\r\nif ( F_2 () ) {\r\nF_9 ( V_17 L_1 ) ;\r\nF_10 () ;\r\nreturn;\r\n}\r\nV_9 . V_16 = V_16 ;\r\n}\r\nvoid F_11 ( int V_18 )\r\n{\r\nif ( F_2 () ) {\r\nF_9 ( V_17 L_2 ) ;\r\nF_10 () ;\r\n}\r\nV_9 . V_18 = V_18 ;\r\n}\r\nvoid F_12 ( unsigned long V_19 )\r\n{\r\nif ( F_2 () ) {\r\nF_9 ( V_17 L_3\r\nL_4 ) ;\r\nF_10 () ;\r\n}\r\nV_9 . V_19 = V_19 ;\r\n}\r\nvoid F_13 ( unsigned int V_20 , unsigned int V_21 )\r\n{\r\nif ( F_2 () ) {\r\nF_9 ( V_17 L_5 ) ;\r\nF_10 () ;\r\n}\r\nV_9 . V_20 = V_20 ;\r\nV_9 . V_21 = V_21 ;\r\n}\r\nstatic void F_14 ( void )\r\n{\r\nunsigned long V_22 , V_23 ;\r\nint V_24 ;\r\nT_1 V_25 ;\r\nunsigned long V_26 , V_27 ;\r\nlong V_28 , V_29 ;\r\nunsigned long V_19 ;\r\nunsigned int V_20 , V_21 ;\r\nswitch ( V_9 . V_8 ) {\r\ncase V_30 :\r\nV_24 = 1 ;\r\nbreak;\r\ncase V_31 :\r\nV_24 = 2 ;\r\nbreak;\r\ncase V_32 :\r\nV_24 = 4 ;\r\nbreak;\r\ndefault:\r\nF_10 () ;\r\nreturn;\r\n}\r\nV_19 = V_9 . V_19 ? V_9 . V_19 : V_9 . V_10 ;\r\nV_20 = V_9 . V_20 ? V_9 . V_20 : 1 ;\r\nV_21 = V_9 . V_21 ? V_9 . V_21 : 1 ;\r\nF_15 ( V_19 < V_9 . V_10 ) ;\r\n#define F_16 ( T_2 , T_3 ) (lcd_dma.addr + \\r\n((y) * vxres * yscale + (x) * xscale) * es)\r\n#define F_17 ( T_4 , T_5 , T_6 , T_7 ) (PIXADDR(dx, dy) - PIXADDR(sx, sy) - es + 1)\r\nswitch ( V_9 . V_16 ) {\r\ncase 0 :\r\nif ( ! V_9 . V_18 ) {\r\nV_22 = F_16 ( 0 , 0 ) ;\r\nV_23 = F_16 ( V_9 . V_10 - 1 , V_9 . V_11 - 1 ) ;\r\nif ( F_2 () &&\r\nV_9 . V_8 == V_32 )\r\nV_23 += 2 ;\r\nV_28 = F_17 ( 0 , 0 , 1 , 0 ) ;\r\nV_29 = F_17 ( V_9 . V_10 - 1 , 0 , 0 , 1 ) ;\r\n} else {\r\nV_22 = F_16 ( V_9 . V_10 - 1 , 0 ) ;\r\nV_23 = F_16 ( 0 , V_9 . V_11 - 1 ) ;\r\nV_28 = F_17 ( 1 , 0 , 0 , 0 ) ;\r\nV_29 = F_17 ( 0 , 0 , V_9 . V_10 - 1 , 1 ) ;\r\n}\r\nV_26 = V_9 . V_10 ;\r\nV_27 = V_9 . V_11 ;\r\nbreak;\r\ncase 90 :\r\nif ( ! V_9 . V_18 ) {\r\nV_22 = F_16 ( 0 , V_9 . V_11 - 1 ) ;\r\nV_23 = F_16 ( V_9 . V_10 - 1 , 0 ) ;\r\nV_28 = F_17 ( 0 , 1 , 0 , 0 ) ;\r\nV_29 = F_17 ( 0 , 0 , 1 , V_9 . V_11 - 1 ) ;\r\n} else {\r\nV_22 = F_16 ( V_9 . V_10 - 1 , V_9 . V_11 - 1 ) ;\r\nV_23 = F_16 ( 0 , 0 ) ;\r\nV_28 = F_17 ( 0 , 1 , 0 , 0 ) ;\r\nV_29 = F_17 ( 1 , 0 , 0 , V_9 . V_11 - 1 ) ;\r\n}\r\nV_26 = V_9 . V_11 ;\r\nV_27 = V_9 . V_10 ;\r\nbreak;\r\ncase 180 :\r\nif ( ! V_9 . V_18 ) {\r\nV_22 = F_16 ( V_9 . V_10 - 1 , V_9 . V_11 - 1 ) ;\r\nV_23 = F_16 ( 0 , 0 ) ;\r\nV_28 = F_17 ( 1 , 0 , 0 , 0 ) ;\r\nV_29 = F_17 ( 0 , 1 , V_9 . V_10 - 1 , 0 ) ;\r\n} else {\r\nV_22 = F_16 ( 0 , V_9 . V_11 - 1 ) ;\r\nV_23 = F_16 ( V_9 . V_10 - 1 , 0 ) ;\r\nV_28 = F_17 ( 0 , 0 , 1 , 0 ) ;\r\nV_29 = F_17 ( V_9 . V_10 - 1 , 1 , 0 , 0 ) ;\r\n}\r\nV_26 = V_9 . V_10 ;\r\nV_27 = V_9 . V_11 ;\r\nbreak;\r\ncase 270 :\r\nif ( ! V_9 . V_18 ) {\r\nV_22 = F_16 ( V_9 . V_10 - 1 , 0 ) ;\r\nV_23 = F_16 ( 0 , V_9 . V_11 - 1 ) ;\r\nV_28 = F_17 ( 0 , 0 , 0 , 1 ) ;\r\nV_29 = F_17 ( 1 , V_9 . V_11 - 1 , 0 , 0 ) ;\r\n} else {\r\nV_22 = F_16 ( 0 , 0 ) ;\r\nV_23 = F_16 ( V_9 . V_10 - 1 , V_9 . V_11 - 1 ) ;\r\nV_28 = F_17 ( 0 , 0 , 0 , 1 ) ;\r\nV_29 = F_17 ( 0 , V_9 . V_11 - 1 , 1 , 0 ) ;\r\n}\r\nV_26 = V_9 . V_11 ;\r\nV_27 = V_9 . V_10 ;\r\nbreak;\r\ndefault:\r\nF_10 () ;\r\nreturn;\r\n}\r\nif ( F_2 () ) {\r\nF_18 ( V_22 >> 16 , V_33 ) ;\r\nF_18 ( V_22 , V_34 ) ;\r\nF_18 ( V_23 >> 16 , V_35 ) ;\r\nF_18 ( V_23 , V_36 ) ;\r\nreturn;\r\n}\r\nF_18 ( V_22 >> 16 , V_37 ) ;\r\nF_18 ( V_22 , V_38 ) ;\r\nF_18 ( V_23 >> 16 , V_39 ) ;\r\nF_18 ( V_23 , V_40 ) ;\r\nF_18 ( V_26 , V_41 ) ;\r\nF_18 ( V_27 , V_42 ) ;\r\nV_25 = F_3 ( V_43 ) ;\r\nV_25 &= ~ 0x03 ;\r\nV_25 |= V_9 . V_8 ;\r\nF_18 ( V_25 , V_43 ) ;\r\nV_25 = F_3 ( V_44 ) ;\r\nV_25 &= ~ ( 0x03 << 6 ) ;\r\nif ( V_9 . V_45 != NULL )\r\nV_25 |= 1 << 1 ;\r\nelse\r\nV_25 &= ~ ( 1 << 1 ) ;\r\nF_18 ( V_25 , V_44 ) ;\r\nif ( ! ( V_9 . V_16 || V_9 . V_18 ||\r\nV_9 . V_19 || V_9 . V_20 || V_9 . V_21 ) )\r\nreturn;\r\nV_25 = F_3 ( V_3 ) ;\r\nV_25 |= ( 0x03 << 12 ) ;\r\nF_18 ( V_25 , V_3 ) ;\r\nF_18 ( V_28 , V_46 ) ;\r\nF_18 ( V_29 >> 16 , V_47 ) ;\r\nF_18 ( V_29 , V_48 ) ;\r\n}\r\nstatic T_8 F_19 ( int V_49 , void * V_50 )\r\n{\r\nT_1 V_25 ;\r\nV_25 = F_3 ( V_44 ) ;\r\nif ( F_20 ( ! ( V_25 & ( 1 << 3 ) ) ) ) {\r\nF_9 ( V_51 L_6 ) ;\r\nreturn V_52 ;\r\n}\r\nV_25 |= ( 1 << 3 ) ;\r\nF_18 ( V_25 , V_44 ) ;\r\nV_9 . V_53 = 0 ;\r\nif ( V_9 . V_45 != NULL )\r\nV_9 . V_45 ( V_25 , V_9 . V_54 ) ;\r\nreturn V_55 ;\r\n}\r\nint F_21 ( void (* V_45)( T_1 V_56 , void * V_57 ) ,\r\nvoid * V_57 )\r\n{\r\nF_22 ( & V_9 . V_58 ) ;\r\nif ( V_9 . V_59 ) {\r\nF_23 ( & V_9 . V_58 ) ;\r\nF_9 ( V_17 L_7 ) ;\r\nF_10 () ;\r\nreturn - V_60 ;\r\n}\r\nV_9 . V_59 = 1 ;\r\nF_23 ( & V_9 . V_58 ) ;\r\nV_9 . V_45 = V_45 ;\r\nV_9 . V_54 = V_57 ;\r\nV_9 . V_53 = 0 ;\r\nV_9 . V_15 = 0 ;\r\nV_9 . V_16 = 0 ;\r\nV_9 . V_19 = 0 ;\r\nV_9 . V_18 = 0 ;\r\nV_9 . V_20 = 0 ;\r\nV_9 . V_21 = 0 ;\r\nV_9 . V_13 = 0 ;\r\nV_9 . V_61 = 0 ;\r\nreturn 0 ;\r\n}\r\nvoid F_24 ( void )\r\n{\r\nF_25 ( & V_9 . V_58 ) ;\r\nif ( ! V_9 . V_59 ) {\r\nF_26 ( & V_9 . V_58 ) ;\r\nF_9 ( V_17 L_8 ) ;\r\nF_10 () ;\r\nreturn;\r\n}\r\nif ( ! F_2 () )\r\nF_18 ( F_3 ( V_3 ) & ~ 1 ,\r\nV_3 ) ;\r\nV_9 . V_59 = 0 ;\r\nF_26 ( & V_9 . V_58 ) ;\r\n}\r\nvoid F_27 ( void )\r\n{\r\nT_1 V_25 ;\r\nif ( F_2 () || ! V_9 . V_13 )\r\nreturn;\r\nV_25 = F_3 ( V_44 ) ;\r\nV_25 |= 1 << 8 ;\r\nF_18 ( V_25 , V_44 ) ;\r\nV_9 . V_53 = 1 ;\r\nV_25 = F_3 ( V_3 ) ;\r\nV_25 |= 1 << 7 ;\r\nF_18 ( V_25 , V_3 ) ;\r\n}\r\nvoid F_28 ( void )\r\n{\r\nF_15 ( V_9 . V_53 ) ;\r\nif ( ! F_2 () ) {\r\nF_18 ( 0x5440 , V_3 ) ;\r\nF_18 ( 0x9102 , V_43 ) ;\r\nF_18 ( 0x0004 , V_62 ) ;\r\n}\r\nF_14 () ;\r\nif ( ! F_2 () ) {\r\nT_1 V_25 ;\r\nV_25 = F_3 ( V_3 ) ;\r\nV_25 |= 1 << 11 ;\r\nif ( ! V_9 . V_15 )\r\nV_25 |= ( 3 << 8 ) ;\r\nF_18 ( V_25 , V_3 ) ;\r\n}\r\n}\r\nvoid F_29 ( void )\r\n{\r\nT_1 V_25 ;\r\nV_9 . V_53 = 0 ;\r\nif ( F_2 () || ! V_9 . V_13 )\r\nreturn;\r\nV_25 = F_3 ( V_3 ) ;\r\nV_25 &= ~ ( 1 << 7 ) ;\r\nF_18 ( V_25 , V_3 ) ;\r\nV_25 = F_3 ( V_44 ) ;\r\nV_25 &= ~ ( 1 << 8 ) ;\r\nF_18 ( V_25 , V_44 ) ;\r\n}\r\nstatic int T_9 F_30 ( void )\r\n{\r\nint V_63 ;\r\nif ( ! F_31 () )\r\nreturn - V_64 ;\r\nif ( F_4 () ) {\r\nT_1 V_25 ;\r\nV_25 = F_3 ( V_44 ) ;\r\nV_25 &= ~ ( 1 << 8 ) ;\r\nF_18 ( V_25 , V_44 ) ;\r\n}\r\nF_32 ( & V_9 . V_58 ) ;\r\nV_63 = F_33 ( V_65 , F_19 , 0 ,\r\nL_9 , NULL ) ;\r\nif ( V_63 != 0 )\r\nF_9 ( V_17 L_10\r\nL_11 , V_63 ) ;\r\nreturn V_63 ;\r\n}
