{
  "Top": "load_test_h",
  "RtlTop": "load_test_h",
  "RtlPrefix": "",
  "RtlSubPrefix": "load_test_h_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "-fbv484",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "k": {
      "index": "0",
      "direction": "in",
      "srcType": "*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "k_address0",
          "name": "k_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "k_ce0",
          "name": "k_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "k_q0",
          "name": "k_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "n": {
      "index": "1",
      "direction": "in",
      "srcType": "*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "n_address0",
          "name": "n_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "n_ce0",
          "name": "n_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "n_q0",
          "name": "n_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "st": {
      "index": "2",
      "direction": "out",
      "srcType": "*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "st_address0",
          "name": "st_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "st_ce0",
          "name": "st_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "st_we0",
          "name": "st_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "st_d0",
          "name": "st_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "st_address1",
          "name": "st_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "st_ce1",
          "name": "st_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "st_we1",
          "name": "st_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "st_d1",
          "name": "st_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top load_test_h -name load_test_h",
      "set_directive_top load_test_h -name load_test_h"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "load_test_h"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "25",
    "Latency": "24"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "load_test_h",
    "Version": "1.0",
    "DisplayName": "Load_test_h",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_load_test_h_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src-base_func\/load_test.c"],
    "Vhdl": [
      "impl\/vhdl\/load_test_h_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/load_test_h_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_8_1.vhd",
      "impl\/vhdl\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_1.vhd",
      "impl\/vhdl\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_11.vhd",
      "impl\/vhdl\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_12.vhd",
      "impl\/vhdl\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_13.vhd",
      "impl\/vhdl\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_14.vhd",
      "impl\/vhdl\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_15_1.vhd",
      "impl\/vhdl\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_15_11.vhd",
      "impl\/vhdl\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_15_12.vhd",
      "impl\/vhdl\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_15_13.vhd",
      "impl\/vhdl\/load_test_h_s_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/load_test_h.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/load_test_h_flow_control_loop_pipe.v",
      "impl\/verilog\/load_test_h_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_8_1.v",
      "impl\/verilog\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_1.v",
      "impl\/verilog\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_11.v",
      "impl\/verilog\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_12.v",
      "impl\/verilog\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_13.v",
      "impl\/verilog\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_14.v",
      "impl\/verilog\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_15_1.v",
      "impl\/verilog\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_15_11.v",
      "impl\/verilog\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_15_12.v",
      "impl\/verilog\/load_test_h_load_test_h_Pipeline_VITIS_LOOP_15_13.v",
      "impl\/verilog\/load_test_h_s_RAM_AUTO_1R1W.v",
      "impl\/verilog\/load_test_h.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/load_test_h.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "k_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"k_address0": "DATA"},
      "ports": ["k_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "k"
        }]
    },
    "k_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"k_q0": "DATA"},
      "ports": ["k_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "k"
        }]
    },
    "n_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"n_address0": "DATA"},
      "ports": ["n_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "n"
        }]
    },
    "n_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"n_q0": "DATA"},
      "ports": ["n_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "n"
        }]
    },
    "st_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"st_address0": "DATA"},
      "ports": ["st_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "st"
        }]
    },
    "st_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"st_d0": "DATA"},
      "ports": ["st_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "st"
        }]
    },
    "st_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"st_address1": "DATA"},
      "ports": ["st_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "st"
        }]
    },
    "st_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"st_d1": "DATA"},
      "ports": ["st_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "st"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "k_address0": {
      "dir": "out",
      "width": "4"
    },
    "k_ce0": {
      "dir": "out",
      "width": "1"
    },
    "k_q0": {
      "dir": "in",
      "width": "8"
    },
    "n_address0": {
      "dir": "out",
      "width": "4"
    },
    "n_ce0": {
      "dir": "out",
      "width": "1"
    },
    "n_q0": {
      "dir": "in",
      "width": "8"
    },
    "st_address0": {
      "dir": "out",
      "width": "3"
    },
    "st_ce0": {
      "dir": "out",
      "width": "1"
    },
    "st_we0": {
      "dir": "out",
      "width": "1"
    },
    "st_d0": {
      "dir": "out",
      "width": "64"
    },
    "st_address1": {
      "dir": "out",
      "width": "3"
    },
    "st_ce1": {
      "dir": "out",
      "width": "1"
    },
    "st_we1": {
      "dir": "out",
      "width": "1"
    },
    "st_d1": {
      "dir": "out",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "load_test_h",
      "Instances": [
        {
          "ModuleName": "load_test_h_Pipeline_VITIS_LOOP_11_1",
          "InstanceName": "grp_load_test_h_Pipeline_VITIS_LOOP_11_1_fu_113"
        },
        {
          "ModuleName": "load_test_h_Pipeline_VITIS_LOOP_11_12",
          "InstanceName": "grp_load_test_h_Pipeline_VITIS_LOOP_11_12_fu_120"
        },
        {
          "ModuleName": "load_test_h_Pipeline_VITIS_LOOP_11_11",
          "InstanceName": "grp_load_test_h_Pipeline_VITIS_LOOP_11_11_fu_127"
        },
        {
          "ModuleName": "load_test_h_Pipeline_VITIS_LOOP_11_13",
          "InstanceName": "grp_load_test_h_Pipeline_VITIS_LOOP_11_13_fu_134"
        }
      ]
    },
    "Info": {
      "load_test_h_Pipeline_VITIS_LOOP_11_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_test_h_Pipeline_VITIS_LOOP_11_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_test_h_Pipeline_VITIS_LOOP_11_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_test_h_Pipeline_VITIS_LOOP_11_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_test_h": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "load_test_h_Pipeline_VITIS_LOOP_11_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "74",
          "AVAIL_FF": "202800",
          "UTIL_FF": "~0",
          "LUT": "329",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_test_h_Pipeline_VITIS_LOOP_11_11": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "74",
          "AVAIL_FF": "202800",
          "UTIL_FF": "~0",
          "LUT": "334",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_test_h_Pipeline_VITIS_LOOP_11_12": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "74",
          "AVAIL_FF": "202800",
          "UTIL_FF": "~0",
          "LUT": "329",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_test_h_Pipeline_VITIS_LOOP_11_13": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "74",
          "AVAIL_FF": "202800",
          "UTIL_FF": "~0",
          "LUT": "334",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_test_h": {
        "Latency": {
          "LatencyBest": "24",
          "LatencyAvg": "24",
          "LatencyWorst": "24",
          "PipelineII": "25",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.858"
        },
        "Area": {
          "FF": "305",
          "AVAIL_FF": "202800",
          "UTIL_FF": "~0",
          "LUT": "1467",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-04-05 14:55:23 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
