<?xml version="1.0" encoding="UTF-8"?>
<module close_brace="&gt;" root_context_id="vsl: group8 nor_row_3by8_tb schematic vl: hspice hspiceD schematic spice veriloga" hierarchy_delimiter="." open_brace="&lt;" name="" version="1">
    <scope name="ModuleDir">
        <forward>
            <mapping dst="nor_row_3by8_tb" src="vsl: group8 nor_row_3by8_tb schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="nor_row_3by8" src="vsl: group8 nor_row_3by8 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="inv" src="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="vpulse" src="vsl: analogLib vpulse hspice"/>
            <mapping dst="vdc" src="vsl: analogLib vdc hspice"/>
            <mapping dst="cap" src="vsl: analogLib cap hspice"/>
            <mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
            <mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
        </forward>
        <reverse>
            <mapping dst="vsl: group8 nor_row_3by8_tb schematic vl: hspice hspiceD schematic spice veriloga" src="nor_row_3by8_tb"/>
            <mapping dst="vsl: group8 nor_row_3by8 schematic vl: hspice hspiceD schematic spice veriloga" src="nor_row_3by8"/>
            <mapping dst="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga" src="inv"/>
            <mapping dst="vsl: analogLib vdc hspice" src="vdc"/>
            <mapping dst="vsl: analogLib vpulse hspice" src="vpulse"/>
            <mapping dst="vsl: analogLib cap hspice" src="cap"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" src="pmos"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" src="nmos"/>
        </reverse>
    </scope>
    <scope name="ModuleName">
        <forward>
            <mapping dst="nor_row_3by8_tb" src="vsl: group8 nor_row_3by8_tb schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="nor_row_3by8" src="vsl: group8 nor_row_3by8 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="inv" src="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="vpulse" src="vsl: analogLib vpulse hspice"/>
            <mapping dst="vdc" src="vsl: analogLib vdc hspice"/>
            <mapping dst="cap" src="vsl: analogLib cap hspice"/>
            <mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
            <mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
        </forward>
        <reverse>
            <mapping dst="vsl: group8 nor_row_3by8_tb schematic vl: hspice hspiceD schematic spice veriloga" src="nor_row_3by8_tb"/>
            <mapping dst="vsl: group8 nor_row_3by8 schematic vl: hspice hspiceD schematic spice veriloga" src="nor_row_3by8"/>
            <mapping dst="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga" src="inv"/>
            <mapping dst="vsl: analogLib vdc hspice" src="vdc"/>
            <mapping dst="vsl: analogLib vpulse hspice" src="vpulse"/>
            <mapping dst="vsl: analogLib cap hspice" src="cap"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" src="pmos"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" src="nmos"/>
        </reverse>
    </scope>
    <scope name="Net">
        <forward/>
        <reverse/>
    </scope>
    <scope name="Terminal">
        <forward/>
        <reverse/>
    </scope>
    <root_context version="1">
        <top_cell_view>
            <lib>group8</lib>
            <cell>nor_row_3by8_tb</cell>
            <view>schematic</view>
        </top_cell_view>
        <view_search_list>hspice hspiceD schematic spice veriloga</view_search_list>
        <view_stop_list>hspice hspiceD</view_stop_list>
    </root_context>
</module>
