V 000035 56 403 1268928369291 AND2
(_unit AND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 765
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 766
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 404 1268928369296 AND2A
(_unit AND2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 806
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 807
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 404 1268928369301 AND2B
(_unit AND2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 848
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 849
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 571 1268928369310 AND3
(_unit AND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 892
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 893
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 894
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 572 1268928369326 AND3A
(_unit AND3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 938
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 939
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 940
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 572 1268928369331 AND3B
(_unit AND3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 985
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 986
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 987
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928369336 AND3C
(_unit AND3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1033
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1034
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1035
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369341 AO12
(_unit AO12
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1086
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1087
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1088
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369346 AO13
(_unit AO13
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1135
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1136
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1137
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369357 AO14
(_unit AO14
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1188
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1189
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1190
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369362 AO15
(_unit AO15
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1241
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1242
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1243
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369367 AO16
(_unit AO16
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1290
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1291
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1292
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369373 AO17
(_unit AO17
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1343
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1344
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1345
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369378 AO18
(_unit AO18
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1393
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1394
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1395
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 573 1268928369389 AO1
(_unit AO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1438
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1439
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1440
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369394 AO1A
(_unit AO1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1484
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1485
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1486
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369404 AO1B
(_unit AO1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1530
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1531
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1532
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369409 AO1C
(_unit AO1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1577
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1578
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1579
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369414 AO1D
(_unit AO1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1624
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1625
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1626
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369419 AO1E
(_unit AO1E
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1672
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1673
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1674
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369424 AOI1
(_unit AOI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1717
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1718
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1719
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928369429 AOI1A
(_unit AOI1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1763
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1764
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1765
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928369434 AOI1B
(_unit AOI1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1809
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1810
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1811
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928369439 AOI1C
(_unit AOI1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1856
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1857
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1858
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928369444 AOI1D
(_unit AOI1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1904
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1905
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1906
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369450 AOI5
(_unit AOI5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1953
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1954
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1955
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 573 1268928369455 AX1
(_unit AX1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1999
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2000
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2001
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369466 AX1A
(_unit AX1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2045
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2046
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2047
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369471 AX1B
(_unit AX1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2092
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2093
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2094
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369476 AX1C
(_unit AX1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2137
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2138
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2139
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369481 AX1D
(_unit AX1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2184
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2185
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2186
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369486 AX1E
(_unit AX1E
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2229
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2230
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2231
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369497 AXO1
(_unit AXO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2277
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2278
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2279
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369502 AXO2
(_unit AXO2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2326
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2327
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2328
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369507 AXO3
(_unit AXO3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2374
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2375
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2376
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369512 AXO5
(_unit AXO5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2423
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2424
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2425
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369517 AXO6
(_unit AXO6
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2471
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2472
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2473
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928369522 AXO7
(_unit AXO7
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2520
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2521
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2522
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928369527 AXOI1
(_unit AXOI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2568
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2569
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2570
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928369532 AXOI2
(_unit AXOI2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2617
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2618
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2619
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928369537 AXOI3
(_unit AXOI3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2665
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2666
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2667
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928369542 AXOI4
(_unit AXOI4
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2713
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2714
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2715
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928369547 AXOI5
(_unit AXOI5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2762
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2763
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2764
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928369552 AXOI7
(_unit AXOI7
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2811
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2812
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2813
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 238 1268928369557 PLLINT
(_unit PLLINT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.0 0.0 0.0))
		(_specparam tpdHL_A_to_Y real (0.0 0.0 0.0))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2850
			(_port A in )
			(_port Y out )
		)
	)
)
V 000037 56 1405 1268928369562 BIBUF
(_unit BIBUF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2899
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2901
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2902
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2903
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2904
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 2906
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2907
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2908
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2909
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2910
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2911
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928369567 BIBUF_F_12
(_unit BIBUF_F_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2961
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2963
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2964
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2965
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2966
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 2968
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2969
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2970
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2971
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2972
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2973
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928369575 BIBUF_F_12D
(_unit BIBUF_F_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3024
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3026
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3027
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3028
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3029
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3031
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3032
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3033
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3034
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3035
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3036
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928369580 BIBUF_F_12U
(_unit BIBUF_F_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3087
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3089
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3090
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3091
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3092
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3094
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3095
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3096
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3097
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3098
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3099
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928369585 BIBUF_F_16
(_unit BIBUF_F_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3149
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3151
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3152
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3153
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3154
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3156
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3157
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3158
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3159
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3160
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3161
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928369590 BIBUF_F_16D
(_unit BIBUF_F_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3212
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3214
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3215
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3216
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3217
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3219
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3220
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3221
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3222
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3223
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3224
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928369595 BIBUF_F_16U
(_unit BIBUF_F_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3275
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3277
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3278
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3279
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3280
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3282
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3283
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3284
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3285
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3286
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3287
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268928369622 BIBUF_F_8
(_unit BIBUF_F_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3337
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3339
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3340
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3341
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3342
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3344
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3345
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3346
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3347
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3348
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3349
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928369627 BIBUF_F_8D
(_unit BIBUF_F_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3400
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3402
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3403
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3404
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3405
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3407
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3408
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3409
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3410
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3411
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3412
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928369632 BIBUF_F_8U
(_unit BIBUF_F_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3463
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3465
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3466
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3467
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3468
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3470
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3471
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3472
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3473
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3474
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3475
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928369637 BIBUF_F_24
(_unit BIBUF_F_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3525
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3527
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3528
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3529
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3530
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3532
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3533
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3534
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3535
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3536
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3537
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928369654 BIBUF_F_24D
(_unit BIBUF_F_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3588
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3590
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3591
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3592
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3593
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3595
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3596
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3597
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3598
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3599
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3600
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928369659 BIBUF_F_24U
(_unit BIBUF_F_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3651
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3653
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3654
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3655
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3656
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3658
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3659
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3660
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3661
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3662
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3663
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928369669 BIBUF_LVCMOS15
(_unit BIBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3713
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3715
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3716
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3717
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3718
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3720
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3721
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3722
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3723
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3724
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3725
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928369674 BIBUF_LVCMOS15D
(_unit BIBUF_LVCMOS15D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3776
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3778
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3779
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3780
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3781
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3783
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3784
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3785
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3786
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3787
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3788
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928369685 BIBUF_LVCMOS15U
(_unit BIBUF_LVCMOS15U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3839
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3841
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3842
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3843
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3844
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3846
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3847
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3848
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3849
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3850
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3851
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928369716 BIBUF_LVCMOS12
(_unit BIBUF_LVCMOS12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3900
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3902
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3903
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3904
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3905
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3907
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3908
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3909
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3910
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3911
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3912
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928369721 BIBUF_LVCMOS12D
(_unit BIBUF_LVCMOS12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3963
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3965
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3966
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3967
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3968
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3970
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3971
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3972
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3973
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3974
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3975
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928369726 BIBUF_LVCMOS12U
(_unit BIBUF_LVCMOS12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4026
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4028
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4029
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4030
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4031
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4033
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4034
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4035
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4036
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4037
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4038
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928369731 BIBUF_LVCMOS18
(_unit BIBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4088
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4090
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4091
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4092
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4093
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4095
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4096
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4097
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4098
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4099
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4100
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928369736 BIBUF_LVCMOS18D
(_unit BIBUF_LVCMOS18D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4151
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4153
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4154
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4155
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4156
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4158
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4159
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4160
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4161
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4162
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4163
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928369741 BIBUF_LVCMOS18U
(_unit BIBUF_LVCMOS18U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4214
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4216
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4217
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4218
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4219
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4221
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4222
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4223
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4224
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4225
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4226
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928369747 BIBUF_LVCMOS25
(_unit BIBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4276
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4278
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4279
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4280
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4281
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4283
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4284
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4285
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4286
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4287
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4288
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928369752 BIBUF_LVCMOS25D
(_unit BIBUF_LVCMOS25D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4339
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4341
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4342
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4343
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4344
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4346
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4347
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4348
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4349
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4350
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4351
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928369757 BIBUF_LVCMOS25U
(_unit BIBUF_LVCMOS25U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4402
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4404
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4405
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4406
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4407
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4409
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4410
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4411
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4412
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4413
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4414
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928369778 BIBUF_LVCMOS33
(_unit BIBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4464
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4466
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4467
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4468
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4469
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4471
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4472
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4473
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4474
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4475
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4476
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928369794 BIBUF_LVCMOS33D
(_unit BIBUF_LVCMOS33D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4528
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4530
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4531
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4532
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4533
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4535
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4536
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4537
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4538
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4539
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4540
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928369799 BIBUF_LVCMOS33U
(_unit BIBUF_LVCMOS33U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4592
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4594
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4595
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4596
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4597
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4599
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4600
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4601
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4602
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4603
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4604
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1413 1268928369804 BIBUF_LVCMOS5
(_unit BIBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4655
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4657
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4658
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4659
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4660
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4662
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4663
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4664
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4665
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4666
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4667
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928369809 BIBUF_LVCMOS5D
(_unit BIBUF_LVCMOS5D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4718
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4720
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4721
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4722
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4723
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4725
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4726
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4727
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4728
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4729
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4730
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928369825 BIBUF_LVCMOS5U
(_unit BIBUF_LVCMOS5U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4781
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4783
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4784
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4785
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4786
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4788
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4789
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4790
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4791
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4792
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4793
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 2319 1268928369841 BIBUF_LVDS
(_unit BIBUF_LVDS
	(_specify
		(_specparam tpdLH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_PADP_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PADP_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PADN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PADN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4865
			(_port E in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 4866
			(_port E in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 4868
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 4869
			(_port D in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 4871
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4872
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4873
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4874
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 4876
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4877
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4878
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4879
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4880
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4881
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4882
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4883
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268928369846 BIBUF_PCI
(_unit BIBUF_PCI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4933
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4935
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4936
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4937
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4938
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4940
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4941
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4942
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4943
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4944
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4945
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928369851 BIBUF_PCIX
(_unit BIBUF_PCIX
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4995
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4997
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4998
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4999
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5000
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5002
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5003
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5004
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5005
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5006
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5007
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928369857 BIBUF_S_12
(_unit BIBUF_S_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5057
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5059
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5060
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5061
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5062
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5064
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5065
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5066
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5067
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5068
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5069
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928369862 BIBUF_S_12D
(_unit BIBUF_S_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5120
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5122
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5123
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5124
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5125
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5127
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5128
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5129
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5130
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5131
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5132
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928369873 BIBUF_S_12U
(_unit BIBUF_S_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5183
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5185
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5186
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5187
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5188
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5190
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5191
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5192
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5193
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5194
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5195
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928369878 BIBUF_S_16
(_unit BIBUF_S_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5245
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5247
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5248
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5249
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5250
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5252
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5253
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5254
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5255
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5256
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5257
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928369883 BIBUF_S_16D
(_unit BIBUF_S_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5308
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5310
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5311
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5312
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5313
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5315
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5316
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5317
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5318
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5319
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5320
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928369904 BIBUF_S_16U
(_unit BIBUF_S_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5371
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5373
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5374
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5375
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5376
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5378
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5379
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5380
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5381
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5382
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5383
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268928369909 BIBUF_S_8
(_unit BIBUF_S_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5433
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5435
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5436
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5437
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5438
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5440
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5441
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5442
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5443
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5444
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5445
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928369919 BIBUF_S_8D
(_unit BIBUF_S_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5496
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5498
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5499
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5500
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5501
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5503
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5504
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5505
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5506
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5507
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5508
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928369924 BIBUF_S_8U
(_unit BIBUF_S_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5559
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5561
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5562
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5563
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5564
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5566
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5567
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5568
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5569
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5570
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5571
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928369936 BIBUF_S_24
(_unit BIBUF_S_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5621
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5623
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5624
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5625
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5626
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5628
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5629
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5630
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5631
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5632
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5633
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928369941 BIBUF_S_24D
(_unit BIBUF_S_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5684
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5686
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5687
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5688
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5689
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5691
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5692
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5693
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5694
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5695
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5696
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928369946 BIBUF_S_24U
(_unit BIBUF_S_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5747
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5749
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5750
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5751
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5752
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5754
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5755
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5756
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5757
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5758
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5759
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 402 1268928369951 CLKBUF
(_unit CLKBUF
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5798
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5800
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5801
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928369956 CLKBUF_LVCMOS15
(_unit CLKBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5839
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5841
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5842
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928369961 CLKBUF_LVCMOS12
(_unit CLKBUF_LVCMOS12
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5880
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5882
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5883
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928369966 CLKBUF_LVCMOS18
(_unit CLKBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5922
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5924
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5925
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928369971 CLKBUF_LVCMOS25
(_unit CLKBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5964
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5966
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5967
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928369976 CLKBUF_LVCMOS33
(_unit CLKBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6006
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6008
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6009
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 410 1268928369981 CLKBUF_LVCMOS5
(_unit CLKBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6049
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6051
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6052
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 713 1268928369986 CLKBUF_LVDS
(_unit CLKBUF_LVDS
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf_lvds\)
		(_modpath parallel unknown 0 6106
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6107
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 6109
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6110
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6111
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6112
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 717 1268928369991 CLKBUF_LVPECL
(_unit CLKBUF_LVPECL
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf_lvpecl\)
		(_modpath parallel unknown 0 6162
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6163
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 6165
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6166
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6167
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6168
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 406 1268928369996 CLKBUF_PCI
(_unit CLKBUF_PCI
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6209
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6211
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6212
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 407 1268928370001 CLKBUF_PCIX
(_unit CLKBUF_PCIX
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6251
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6253
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6254
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 811 1268928370006 DFI0
(_unit DFI0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6306
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6310
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6311
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6312
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6313
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6320
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6321
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928370011 DFI0C0
(_unit DFI0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6381
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6382
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6386
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6387
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6388
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6389
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6393
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6397
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6398
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6399
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6403
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928370016 DFI0C1
(_unit DFI0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6461
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6462
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 6466
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6467
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6468
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6469
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6473
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6477
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6478
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6479
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6483
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928370021 DFI0E0
(_unit DFI0E0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6537
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6541
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6542
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6543
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6544
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6548
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6549
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6550
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6551
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6555
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6556
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370026 DFI0E0C0
(_unit DFI0E0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6617
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6618
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6622
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6623
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6624
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6625
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6629
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6630
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6631
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6632
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6633
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6637
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6638
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6639
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6643
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370031 DFI0E0C1
(_unit DFI0E0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6702
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6703
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 6707
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6708
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6709
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6710
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6714
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6715
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6716
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6717
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6718
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6722
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6723
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6724
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6728
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370036 DFI0E0P0
(_unit DFI0E0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6786
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6787
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6791
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6792
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6793
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6794
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6798
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6799
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6800
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6801
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6803
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6807
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6808
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6809
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6813
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370041 DFI0E0P1
(_unit DFI0E0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6872
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6873
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 6877
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6878
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6879
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6880
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6884
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6885
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6886
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6887
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6889
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6893
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6894
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6895
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6899
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928370046 DFI0E1
(_unit DFI0E1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6953
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6957
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6958
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6959
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6960
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6964
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6965
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6966
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6967
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6971
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6972
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370051 DFI0E1C0
(_unit DFI0E1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7033
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7034
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7038
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7039
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7040
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7041
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7045
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7046
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7047
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7048
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7049
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7053
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7054
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7055
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7059
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370056 DFI0E1C1
(_unit DFI0E1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7118
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7119
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7123
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7124
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7125
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7126
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7130
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7131
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7132
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7133
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7134
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7138
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7139
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7140
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7144
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370076 DFI0E1P0
(_unit DFI0E1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7202
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7203
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7207
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7208
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7209
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7210
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7214
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7215
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7216
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7217
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7219
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7223
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7224
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7225
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7229
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370081 DFI0E1P1
(_unit DFI0E1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7288
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7289
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7293
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7294
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7295
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7296
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7300
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7301
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7302
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7303
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7305
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7309
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7310
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7311
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7315
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928370086 DFI0P0
(_unit DFI0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7371
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7372
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7376
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7377
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7378
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7379
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7384
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7388
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7389
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7390
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7394
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928370091 DFI0P1
(_unit DFI0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7452
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7453
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7457
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7458
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7459
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7460
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7465
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7469
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7470
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7471
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7475
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2000 1268928370096 DFI0P1C1
(_unit DFI0P1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7537
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7538
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 7539
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7543
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7544
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7545
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7546
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7551
			(_port CLK (negedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7552
			(_port CLK (negedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7556
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7557
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7558
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7559
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7563
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7564
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 811 1268928370101 DFI1
(_unit DFI1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7614
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7618
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7619
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7620
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7621
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7628
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7629
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928370106 DFI1C0
(_unit DFI1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7688
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7689
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7693
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7694
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7695
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7696
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7700
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7704
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7705
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7706
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7710
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928370122 DFI1C1
(_unit DFI1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7767
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7768
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7772
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7773
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7774
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7775
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7779
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7783
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7784
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7785
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7789
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928370139 DFI1E0
(_unit DFI1E0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7842
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7846
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7847
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7848
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7849
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7853
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7854
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7855
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7856
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7860
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7861
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370144 DFI1E0C0
(_unit DFI1E0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7921
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7922
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7926
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7927
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7928
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7929
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7933
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7934
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7935
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7936
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7937
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7941
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7942
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7943
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7947
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370149 DFI1E0C1
(_unit DFI1E0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8005
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8006
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8010
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8011
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8012
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8013
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8017
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8018
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8019
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8020
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8021
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8025
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8026
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8027
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8031
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370154 DFI1E0P0
(_unit DFI1E0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8088
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8089
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8093
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8094
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8095
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8096
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8100
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8101
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8102
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8103
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8105
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8109
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8110
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8111
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8115
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370159 DFI1E0P1
(_unit DFI1E0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8173
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8174
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8178
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8179
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8180
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8181
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8185
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8186
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8187
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8188
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8190
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8194
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8195
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8196
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8200
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928370164 DFI1E1
(_unit DFI1E1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8253
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8257
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8258
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8259
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8260
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8264
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8265
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8266
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8267
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8271
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8272
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370169 DFI1E1C0
(_unit DFI1E1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8332
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8333
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8337
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8338
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8339
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8340
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8344
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8345
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8346
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8347
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8348
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8352
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8353
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8354
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8358
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370174 DFI1E1C1
(_unit DFI1E1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8416
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8417
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8421
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8422
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8423
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8424
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8428
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8429
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8430
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8431
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8432
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8436
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8437
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8438
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8442
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370179 DFI1E1P0
(_unit DFI1E1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8499
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8500
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8504
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8505
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8506
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8507
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8511
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8512
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8513
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8514
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8516
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8520
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8521
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8522
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8526
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928370184 DFI1E1P1
(_unit DFI1E1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8584
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8585
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8589
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8590
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8591
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8592
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8596
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8597
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8598
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8599
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8601
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8605
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8606
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8607
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8611
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928370189 DFI1P0
(_unit DFI1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8666
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8667
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8671
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8672
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8673
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8674
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8679
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8683
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8684
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8685
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8689
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928370194 DFI1P1
(_unit DFI1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8746
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8747
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8751
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8752
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8753
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8754
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8759
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8763
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8764
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8765
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8769
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2000 1268928370199 DFI1P1C1
(_unit DFI1P1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8830
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8831
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 8832
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8836
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8837
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8838
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8839
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8844
			(_port CLK (posedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8845
			(_port CLK (posedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8849
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8850
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8851
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8852
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8856
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8857
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 808 1268928370204 DFN0
(_unit DFN0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8907
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8911
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8912
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8913
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8914
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8921
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8922
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268928370209 DFN0C0
(_unit DFN0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8981
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8982
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 8986
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8987
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8988
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8989
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8993
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8997
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8998
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8999
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9003
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268928370214 DFN0C1
(_unit DFN0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9060
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9061
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9065
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9066
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9067
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9068
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9072
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9076
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9077
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9078
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9082
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1296 1268928370233 DFN0E0
(_unit DFN0E0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9135
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9139
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9140
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9141
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9142
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9146
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9147
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9148
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9149
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9153
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9154
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928370248 DFN0E0C0
(_unit DFN0E0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9214
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9215
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9219
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9220
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9221
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9222
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9226
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9227
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9228
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9229
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9230
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9234
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9235
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9236
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9240
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928370253 DFN0E0C1
(_unit DFN0E0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9298
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9299
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9303
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9304
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9305
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9306
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9310
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9311
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9312
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9313
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9314
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9318
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9319
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9320
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9324
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928370280 DFN0E0P0
(_unit DFN0E0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9381
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9382
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9386
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9387
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9388
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9389
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9393
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9394
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9395
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9396
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9398
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9402
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9403
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9404
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9408
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928370285 DFN0E0P1
(_unit DFN0E0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9466
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9467
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9471
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9472
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9473
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9474
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9478
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9479
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9480
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9481
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9483
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9487
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9488
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9489
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9493
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1296 1268928370290 DFN0E1
(_unit DFN0E1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9546
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9550
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9551
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9552
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9553
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9557
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9558
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9559
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9560
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9564
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9565
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928370295 DFN0E1C0
(_unit DFN0E1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9625
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9626
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9630
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9631
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9632
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9633
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9637
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9638
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9639
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9640
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9641
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9645
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9646
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9647
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9651
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928370300 DFN0E1C1
(_unit DFN0E1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9709
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9710
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9714
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9715
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9716
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9717
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9721
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9722
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9723
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9724
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9725
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9729
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9730
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9731
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9735
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928370305 DFN0E1P0
(_unit DFN0E1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9792
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9793
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9797
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9798
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9799
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9800
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9804
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9805
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9806
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9807
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9809
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9813
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9814
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9815
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9819
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928370326 DFN0E1P1
(_unit DFN0E1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9877
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9878
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9882
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9883
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9884
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9885
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9889
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9890
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9891
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9892
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9894
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9898
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9899
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9900
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9904
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268928370331 DFN0P0
(_unit DFN0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9959
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9960
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9964
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9965
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9966
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9967
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9972
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9976
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9977
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9978
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9982
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928370342 DFN0P1
(_unit DFN0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10039
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10040
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10044
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10045
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10046
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10047
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10052
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10056
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10057
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10058
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10062
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2006 1268928370347 DFN0P1C1
(_unit DFN0P1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10123
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10124
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 10125
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10129
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10130
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10131
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10132
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10137
			(_port CLK (negedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10138
			(_port CLK (negedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10142
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10143
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10144
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10145
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10149
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10150
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 815 1268928370357 DFN1
(_unit DFN1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10199
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10203
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10204
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10205
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10206
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10213
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10214
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928370362 DFN1C0
(_unit DFN1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10272
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10273
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10277
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10278
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10279
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10280
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10284
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10288
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10289
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10290
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10294
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928370367 DFN1C1
(_unit DFN1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10348
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10349
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10353
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10354
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10355
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10356
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10360
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10364
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10365
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10366
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10370
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1307 1268928370372 DFN1E0
(_unit DFN1E0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10422
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10426
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10427
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10428
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10429
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10433
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10434
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10435
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10436
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10440
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10441
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928370377 DFN1E0C0
(_unit DFN1E0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10500
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10501
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10505
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10506
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10507
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10508
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10512
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10513
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10514
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10515
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10516
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10520
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10521
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10522
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10526
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928370382 DFN1E0C1
(_unit DFN1E0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10583
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10584
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10588
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10589
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10590
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10591
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10595
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10596
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10597
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10598
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10599
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10603
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10604
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10605
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10609
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928370387 DFN1E0P0
(_unit DFN1E0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10665
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10666
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10670
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10671
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10672
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10673
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10677
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10678
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10679
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10680
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10682
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10686
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10687
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10688
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10692
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928370392 DFN1E0P1
(_unit DFN1E0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10749
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10750
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10754
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10755
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10756
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10757
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10761
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10762
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10763
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10764
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10766
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10770
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10771
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10772
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10776
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1307 1268928370397 DFN1E1
(_unit DFN1E1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10828
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10832
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10833
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10834
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10835
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10839
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10840
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10841
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10842
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10846
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10847
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928370402 DFN1E1C0
(_unit DFN1E1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10906
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10907
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10911
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10912
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10913
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10914
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10918
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10919
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10920
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10921
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10922
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10926
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10927
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10928
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10932
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928370407 DFN1E1C1
(_unit DFN1E1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10989
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10990
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10994
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10995
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10996
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10997
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11001
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11002
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11003
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11004
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11005
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11009
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11010
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11011
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11015
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928370412 DFN1E1P0
(_unit DFN1E1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11071
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11072
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11076
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11077
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11078
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11079
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11083
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11084
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11085
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11086
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11088
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11092
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11093
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11094
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11098
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928370419 DFN1E1P1
(_unit DFN1E1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11155
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11156
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11160
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11161
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11162
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11163
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11167
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11168
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11169
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11170
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11172
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11176
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11177
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11178
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11182
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928370424 DFN1P0
(_unit DFN1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11236
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11237
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11241
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11242
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11243
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11244
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11249
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11253
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11254
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11255
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11259
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928370429 DFN1P1
(_unit DFN1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11315
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11316
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11320
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11321
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11322
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11323
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11328
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11332
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11333
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11334
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11338
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2006 1268928370434 DFN1P1C1
(_unit DFN1P1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11398
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11399
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 11400
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11404
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11405
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11406
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11407
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11412
			(_port CLK (posedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11413
			(_port CLK (posedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11417
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11418
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11419
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11420
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11424
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11425
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1069 1268928370439 DLI0
(_unit DLI0
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11479
			(_code  1 NT*G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11481
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 11485
			(_port D (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11486
			(_port G (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11487
			(_port D (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11488
			(_port G (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11495
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1797 1268928370444 DLI0C0
(_unit DLI0C0
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11557
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11560
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11561
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 11562
			(_port CLR in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 11566
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11567
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11568
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11569
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11576
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11577
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11579
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11580
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1800 1268928370449 DLI0C1
(_unit DLI0C1
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11641
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11644
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11645
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 11646
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 11650
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11651
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11652
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11653
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11660
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11661
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11663
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11664
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1956 1268928370454 DLI0P0
(_unit DLI0P0
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11725
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11728
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11729
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 11731
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 11735
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11736
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11737
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11738
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11745
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11746
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11748
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11749
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11750
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1959 1268928370459 DLI0P1
(_unit DLI0P1
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11812
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11815
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11816
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 11818
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 11822
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11823
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11824
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11825
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11832
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11833
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11835
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11836
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11837
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2724 1268928370464 DLI0P1C1
(_unit DLI0P1C1
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11904
			(_code  1 NT*G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11907
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11908
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 11909
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11911
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 11913
			(_code  4 NT*G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 11917
			(_port D (posedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11918
			(_port G (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11919
			(_port D (negedge))
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11920
			(_port G (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11927
			(_port G (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11928
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11929
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11931
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11932
			(_port G (posedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11933
			(_port CLR (negedge))
			(_port G (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11934
			(_port G (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11935
			(_port G (posedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1066 1268928370469 DLI1
(_unit DLI1
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11989
			(_code  1 G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11991
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 11995
			(_port D (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11996
			(_port G (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11997
			(_port D (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11998
			(_port G (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12005
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1794 1268928370474 DLI1C0
(_unit DLI1C0
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12067
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12070
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12071
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12072
			(_port CLR in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12076
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12077
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12078
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12079
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12086
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12087
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12089
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12090
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1797 1268928370479 DLI1C1
(_unit DLI1C1
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12151
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12154
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12155
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12156
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12160
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12161
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12162
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12163
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12170
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12171
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12173
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12174
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1950 1268928370484 DLI1P0
(_unit DLI1P0
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12235
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12238
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12239
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12241
			(_code  3 G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12245
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12246
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12247
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12248
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12255
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12256
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12258
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12259
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12260
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1953 1268928370489 DLI1P1
(_unit DLI1P1
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12322
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12325
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12326
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12328
			(_code  3 G)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12332
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12333
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12334
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12335
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12342
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12343
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12345
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12346
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12347
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2718 1268928370494 DLI1P1C1
(_unit DLI1P1C1
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12414
			(_code  1 G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12417
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12418
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12419
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12421
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12423
			(_code  4 G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12427
			(_port D (posedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12428
			(_port G (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12429
			(_port D (negedge))
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12430
			(_port G (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12437
			(_port G (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12438
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12439
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12441
			(_port PRE (negedge))
			(_port G (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12442
			(_port G (negedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12443
			(_port CLR (negedge))
			(_port G (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12444
			(_port G (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12445
			(_port G (negedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1063 1268928370499 DLN0
(_unit DLN0
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12498
			(_code  1 NT*G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12500
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12504
			(_port D (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12505
			(_port G (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12506
			(_port D (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12507
			(_port G (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12514
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1787 1268928370504 DLN0C0
(_unit DLN0C0
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12575
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12578
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12579
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 12580
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12584
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12585
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12586
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12587
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12594
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12595
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12597
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12598
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1790 1268928370509 DLN0C1
(_unit DLN0C1
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12658
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12661
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12662
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12663
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12667
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12668
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12669
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12670
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12677
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12678
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12680
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12681
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1946 1268928370514 DLN0P0
(_unit DLN0P0
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12741
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12744
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12745
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 12747
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12751
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12752
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12753
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12754
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12761
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12762
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12764
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12765
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12766
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1949 1268928370519 DLN0P1
(_unit DLN0P1
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12827
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12830
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12831
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12833
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12837
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12838
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12839
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12840
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12847
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12848
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12850
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12851
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12852
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2710 1268928370524 DLN0P1C1
(_unit DLN0P1C1
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12916
			(_code  1 NT*G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12919
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12920
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12921
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12923
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12925
			(_code  4 NT*G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12929
			(_port D (posedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12930
			(_port G (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12931
			(_port D (negedge))
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12932
			(_port G (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12936
			(_port G (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12937
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12939
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12941
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12942
			(_port G (posedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12943
			(_port CLR (negedge))
			(_port G (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12944
			(_port G (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12945
			(_port G (posedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1060 1268928370529 DLN1
(_unit DLN1
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12998
			(_code  1 G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13000
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13004
			(_port D (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13005
			(_port G (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13006
			(_port D (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13007
			(_port G (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13014
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1784 1268928370534 DLN1C0
(_unit DLN1C0
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13075
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13078
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13079
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13080
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13084
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13085
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13086
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13087
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13094
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13095
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13097
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13098
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1787 1268928370539 DLN1C1
(_unit DLN1C1
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13156
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13159
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13160
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13161
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13165
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13166
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13167
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13168
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13172
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13173
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13175
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13176
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1940 1268928370544 DLN1P0
(_unit DLN1P0
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13236
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13239
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13240
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13242
			(_code  3 G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13246
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13247
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13248
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13249
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13256
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13257
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13259
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13260
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13261
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1943 1268928370549 DLN1P1
(_unit DLN1P1
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13322
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13325
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13326
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13328
			(_code  3 G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13332
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13333
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13334
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13335
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13342
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13343
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13345
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13346
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13347
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2704 1268928370554 DLN1P1C1
(_unit DLN1P1C1
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13413
			(_code  1 G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13416
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13417
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13418
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13420
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13422
			(_code  4 G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13426
			(_port D (posedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13427
			(_port G (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13428
			(_port D (negedge))
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13429
			(_port G (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13436
			(_port G (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13437
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13438
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13440
			(_port PRE (negedge))
			(_port G (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13441
			(_port G (negedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13442
			(_port CLR (negedge))
			(_port G (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13443
			(_port G (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13444
			(_port G (negedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000033 56 66 1268928370559 GND
(_unit GND
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000036 56 404 1268928370564 INBUF
(_unit INBUF
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13515
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13517
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13518
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 407 1268928370569 INBUF_FF
(_unit INBUF_FF
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13556
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13558
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13559
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928370574 INBUF_LVCMOS15
(_unit INBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13598
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13600
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13601
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928370579 INBUF_LVCMOS15D
(_unit INBUF_LVCMOS15D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13641
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13643
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13644
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928370584 INBUF_LVCMOS15U
(_unit INBUF_LVCMOS15U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13684
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13686
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13687
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928370589 INBUF_LVCMOS12
(_unit INBUF_LVCMOS12
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13725
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13727
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13728
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928370594 INBUF_LVCMOS12D
(_unit INBUF_LVCMOS12D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13768
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13770
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13771
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928370599 INBUF_LVCMOS12U
(_unit INBUF_LVCMOS12U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13811
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13813
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13814
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928370604 INBUF_LVCMOS18
(_unit INBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13853
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13855
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13856
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928370609 INBUF_LVCMOS18D
(_unit INBUF_LVCMOS18D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13896
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13898
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13899
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928370614 INBUF_LVCMOS18U
(_unit INBUF_LVCMOS18U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13939
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13941
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13942
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928370619 INBUF_LVCMOS25
(_unit INBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13981
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13983
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13984
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928370624 INBUF_LVCMOS25D
(_unit INBUF_LVCMOS25D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14024
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14026
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14027
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928370629 INBUF_LVCMOS25U
(_unit INBUF_LVCMOS25U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14067
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14069
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14070
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928370634 INBUF_LVCMOS33
(_unit INBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14109
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14111
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14112
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928370639 INBUF_LVCMOS33D
(_unit INBUF_LVCMOS33D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14153
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14155
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14156
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928370644 INBUF_LVCMOS33U
(_unit INBUF_LVCMOS33U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14197
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14199
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14200
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 412 1268928370649 INBUF_LVCMOS5
(_unit INBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14240
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14242
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14243
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928370654 INBUF_LVCMOS5D
(_unit INBUF_LVCMOS5D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14283
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14285
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14286
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928370659 INBUF_LVCMOS5U
(_unit INBUF_LVCMOS5U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14326
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14328
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14329
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 717 1268928370664 INBUF_LVDS
(_unit INBUF_LVDS
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \inbuf_lvds\)
		(_modpath parallel unknown 0 14383
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14384
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 14386
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14387
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14388
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14389
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 721 1268928370669 INBUF_LVPECL
(_unit INBUF_LVPECL
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \inbuf_lvpecl\)
		(_modpath parallel unknown 0 14442
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14443
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 14445
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14446
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14447
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14448
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 408 1268928370674 INBUF_PCI
(_unit INBUF_PCI
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14487
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14489
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14490
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 409 1268928370679 INBUF_PCIX
(_unit INBUF_PCIX
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14529
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14531
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14532
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 236 1268928370684 INV
(_unit INV
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14570
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928370689 MAJ3
(_unit MAJ3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14616
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14617
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14618
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928370701 MAJ3X
(_unit MAJ3X
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14669
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14670
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14671
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928370717 MAJ3XI
(_unit MAJ3XI
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14722
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14723
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14724
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928370733 MIN3
(_unit MIN3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14773
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14774
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14775
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928370738 MIN3X
(_unit MIN3X
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14826
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14827
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14828
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928370743 MIN3XI
(_unit MIN3XI
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14879
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14880
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14881
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928370748 MX2
(_unit MX2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14924
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14925
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14926
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928370753 MX2A
(_unit MX2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14970
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14971
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14972
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928370763 MX2B
(_unit MX2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15016
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15017
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15018
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928370779 MX2C
(_unit MX2C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15063
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15064
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15065
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928370784 NAND2
(_unit NAND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15104
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15105
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 409 1268928370789 NAND2A
(_unit NAND2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15145
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15146
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 409 1268928370794 NAND2B
(_unit NAND2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15187
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15188
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928370799 NAND3
(_unit NAND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15231
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15232
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15233
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928370804 NAND3A
(_unit NAND3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15277
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15278
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15279
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928370810 NAND3B
(_unit NAND3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15324
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15325
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15326
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928370815 NAND3C
(_unit NAND3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15372
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15373
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15374
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928370827 NOR2
(_unit NOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15413
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15414
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928370842 NOR2A
(_unit NOR2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15454
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15455
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928370847 NOR2B
(_unit NOR2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15496
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15497
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928370852 NOR3
(_unit NOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15540
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15541
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15542
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928370857 NOR3A
(_unit NOR3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15586
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15587
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15588
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928370862 NOR3B
(_unit NOR3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15633
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15634
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15635
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928370873 NOR3C
(_unit NOR3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15681
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15682
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15683
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928370889 OA1
(_unit OA1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15726
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15727
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15728
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928370894 OA1A
(_unit OA1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15772
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15773
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15774
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928370899 OA1B
(_unit OA1B
	(_specify
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15818
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15819
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15820
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928370904 OA1C
(_unit OA1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15865
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15866
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15867
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928370919 OAI1
(_unit OAI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15910
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15911
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15912
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 406 1268928370924 OR2
(_unit OR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15951
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15952
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928370929 OR2A
(_unit OR2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15992
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15993
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928370934 OR2B
(_unit OR2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16034
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16035
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928370939 OR3
(_unit OR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16078
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16079
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16080
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928370966 OR3A
(_unit OR3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16124
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16125
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16126
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928370971 OR3B
(_unit OR3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16171
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16172
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16173
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928370983 OR3C
(_unit OR3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16219
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16220
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16221
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 401 1268928370998 OUTBUF
(_unit OUTBUF
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16259
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16261
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16262
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928371014 OUTBUF_F_12
(_unit OUTBUF_F_12
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16301
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16303
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16304
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928371019 OUTBUF_F_16
(_unit OUTBUF_F_16
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16343
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16345
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16346
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928371024 OUTBUF_F_8
(_unit OUTBUF_F_8
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16385
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16387
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16388
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928371029 OUTBUF_F_24
(_unit OUTBUF_F_24
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16426
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16428
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16429
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928371034 OUTBUF_LVCMOS15
(_unit OUTBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16468
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16470
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16471
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928371045 OUTBUF_LVCMOS12
(_unit OUTBUF_LVCMOS12
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16509
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16511
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16512
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928371050 OUTBUF_LVCMOS18
(_unit OUTBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16551
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16553
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16554
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928371060 OUTBUF_LVCMOS25
(_unit OUTBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16593
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16595
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16596
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928371373 OUTBUF_LVCMOS33
(_unit OUTBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16634
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16636
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16637
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 409 1268928371389 OUTBUF_LVCMOS5
(_unit OUTBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16677
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16679
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16680
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 543 1268928371394 OUTBUF_LVDS
(_unit OUTBUF_LVDS
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$PADP integer 0)
		(_specparam OutputLoad$PADN integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 16722
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 16723
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 16725
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16726
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 545 1268928371399 OUTBUF_LVPECL
(_unit OUTBUF_LVPECL
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$PADP integer 0)
		(_specparam OutputLoad$PADN integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 16768
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 16769
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 16771
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16772
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928371405 OUTBUF_PCI
(_unit OUTBUF_PCI
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16812
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16814
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16815
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928371419 OUTBUF_PCIX
(_unit OUTBUF_PCIX
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16854
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16856
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16857
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928371435 OUTBUF_S_12
(_unit OUTBUF_S_12
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16896
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16898
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16899
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928371440 OUTBUF_S_16
(_unit OUTBUF_S_16
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16938
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16940
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16941
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928371445 OUTBUF_S_8
(_unit OUTBUF_S_8
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16980
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16982
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16983
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928371450 OUTBUF_S_24
(_unit OUTBUF_S_24
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17021
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17023
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17024
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 930 1268928371455 TRIBUFF
(_unit TRIBUFF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17070
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17072
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17074
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17075
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17076
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17077
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928371460 TRIBUFF_F_12
(_unit TRIBUFF_F_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17123
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17125
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17127
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17128
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17129
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17130
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928371465 TRIBUFF_F_12D
(_unit TRIBUFF_F_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17177
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17179
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17181
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17182
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17183
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17184
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928371470 TRIBUFF_F_12U
(_unit TRIBUFF_F_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17231
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17233
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17235
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17236
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17237
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17238
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928371475 TRIBUFF_F_16
(_unit TRIBUFF_F_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17284
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17286
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17288
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17289
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17290
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17291
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928371480 TRIBUFF_F_16D
(_unit TRIBUFF_F_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17338
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17340
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17342
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17343
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17344
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17345
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928371485 TRIBUFF_F_16U
(_unit TRIBUFF_F_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17392
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17394
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17396
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17397
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17398
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17399
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928371490 TRIBUFF_F_8
(_unit TRIBUFF_F_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17445
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17447
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17449
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17450
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17451
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17452
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928371495 TRIBUFF_F_8D
(_unit TRIBUFF_F_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17499
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17501
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17503
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17504
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17505
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17506
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928371500 TRIBUFF_F_8U
(_unit TRIBUFF_F_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17553
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17555
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17557
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17558
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17559
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17560
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928371505 TRIBUFF_F_24
(_unit TRIBUFF_F_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17606
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17608
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17610
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17611
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17612
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17613
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928371510 TRIBUFF_F_24D
(_unit TRIBUFF_F_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17660
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17662
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17664
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17665
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17666
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17667
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928371515 TRIBUFF_F_24U
(_unit TRIBUFF_F_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17714
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17716
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17718
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17719
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17720
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17721
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928371520 TRIBUFF_LVCMOS15
(_unit TRIBUFF_LVCMOS15
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17767
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17769
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17771
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17772
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17773
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17774
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928371525 TRIBUFF_LVCMOS15D
(_unit TRIBUFF_LVCMOS15D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17821
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17823
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17825
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17826
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17827
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17828
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928371530 TRIBUFF_LVCMOS15U
(_unit TRIBUFF_LVCMOS15U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17875
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17877
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17879
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17880
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17881
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17882
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928371535 TRIBUFF_LVCMOS12
(_unit TRIBUFF_LVCMOS12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17927
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17929
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17931
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17932
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17933
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17934
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928371540 TRIBUFF_LVCMOS12D
(_unit TRIBUFF_LVCMOS12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17981
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17983
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17985
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17986
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17987
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17988
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928371545 TRIBUFF_LVCMOS12U
(_unit TRIBUFF_LVCMOS12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18035
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18037
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18039
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18040
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18041
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18042
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928371550 TRIBUFF_LVCMOS18
(_unit TRIBUFF_LVCMOS18
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18088
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18090
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18092
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18093
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18094
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18095
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928371555 TRIBUFF_LVCMOS18D
(_unit TRIBUFF_LVCMOS18D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18142
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18144
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18146
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18147
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18148
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18149
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928371560 TRIBUFF_LVCMOS18U
(_unit TRIBUFF_LVCMOS18U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18196
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18198
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18200
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18201
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18202
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18203
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928371565 TRIBUFF_LVCMOS25
(_unit TRIBUFF_LVCMOS25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18249
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18251
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18253
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18254
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18255
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18256
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928371570 TRIBUFF_LVCMOS25D
(_unit TRIBUFF_LVCMOS25D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18303
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18305
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18307
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18308
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18309
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18310
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928371575 TRIBUFF_LVCMOS25U
(_unit TRIBUFF_LVCMOS25U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18357
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18359
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18361
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18362
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18363
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18364
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928371580 TRIBUFF_LVCMOS33
(_unit TRIBUFF_LVCMOS33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18410
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18412
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18414
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18415
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18416
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18417
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928371585 TRIBUFF_LVCMOS33D
(_unit TRIBUFF_LVCMOS33D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18465
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18467
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18469
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18470
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18471
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18472
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928371590 TRIBUFF_LVCMOS33U
(_unit TRIBUFF_LVCMOS33U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18520
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18522
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18524
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18525
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18526
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18527
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 938 1268928371595 TRIBUFF_LVCMOS5
(_unit TRIBUFF_LVCMOS5
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18575
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18577
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18579
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18580
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18581
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18582
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928371600 TRIBUFF_LVCMOS5D
(_unit TRIBUFF_LVCMOS5D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18629
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18631
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18633
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18634
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18635
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18636
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928371605 TRIBUFF_LVCMOS5U
(_unit TRIBUFF_LVCMOS5U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18683
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18685
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18687
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18688
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18689
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18690
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1503 1268928371610 TRIBUFF_LVDS
(_unit TRIBUFF_LVDS
	(_specify
		(_specparam tpdLH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADN real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18746
			(_port E in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 18747
			(_port E in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 18749
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 18750
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 18752
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18753
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18754
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18755
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928371615 TRIBUFF_PCI
(_unit TRIBUFF_PCI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18802
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18804
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18806
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18807
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18808
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18809
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928371620 TRIBUFF_PCIX
(_unit TRIBUFF_PCIX
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18855
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18857
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18859
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18860
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18861
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18862
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928371625 TRIBUFF_S_12
(_unit TRIBUFF_S_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18908
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18910
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18912
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18913
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18914
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18915
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928371630 TRIBUFF_S_12D
(_unit TRIBUFF_S_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18962
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18964
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18966
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18967
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18968
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18969
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928371635 TRIBUFF_S_12U
(_unit TRIBUFF_S_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19016
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19018
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19020
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19021
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19022
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19023
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928371640 TRIBUFF_S_16
(_unit TRIBUFF_S_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19069
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19071
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19073
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19074
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19075
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19076
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928371645 TRIBUFF_S_16D
(_unit TRIBUFF_S_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19123
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19125
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19127
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19128
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19129
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19130
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928371650 TRIBUFF_S_16U
(_unit TRIBUFF_S_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19177
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19179
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19181
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19182
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19183
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19184
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928371655 TRIBUFF_S_8
(_unit TRIBUFF_S_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19230
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19232
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19234
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19235
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19236
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19237
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928371660 TRIBUFF_S_8D
(_unit TRIBUFF_S_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19284
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19286
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19288
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19289
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19290
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19291
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928371665 TRIBUFF_S_8U
(_unit TRIBUFF_S_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19338
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19340
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19342
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19343
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19344
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19345
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928371670 TRIBUFF_S_24
(_unit TRIBUFF_S_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19391
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19393
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19395
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19396
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19397
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19398
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928371675 TRIBUFF_S_24D
(_unit TRIBUFF_S_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19445
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19447
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19449
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19450
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19451
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19452
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928371680 TRIBUFF_S_24U
(_unit TRIBUFF_S_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19499
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19501
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19503
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19504
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19505
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19506
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000033 56 66 1268928371685 VCC
(_unit VCC
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000034 56 576 1268928371690 XA1
(_unit XA1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19585
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19586
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19587
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928371695 XA1A
(_unit XA1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19632
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19633
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19634
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928371700 XA1B
(_unit XA1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19680
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19681
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19682
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928371705 XA1C
(_unit XA1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19728
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19729
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19730
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928371710 XAI1
(_unit XAI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19775
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19776
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19777
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928371715 XAI1A
(_unit XAI1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19822
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19823
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19824
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928371720 XNOR2
(_unit XNOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19865
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19866
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928371725 XNOR3
(_unit XNOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19911
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19912
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19913
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928371730 XO1
(_unit XO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19958
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19959
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19960
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928371735 XO1A
(_unit XO1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20005
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20006
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20007
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928371740 XOR2
(_unit XOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20048
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20049
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928371745 XOR3
(_unit XOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20094
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20095
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20096
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928371750 ZOR3
(_unit ZOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20143
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20144
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20145
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928371755 ZOR3I
(_unit ZOR3I
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20192
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20193
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20194
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 237 1268928371760 BUFF
(_unit BUFF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20231
			(_port A in )
			(_port Y out )
		)
	)
)
V 000037 56 239 1268928371765 CLKINT
(_unit CLKINT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20268
			(_port A in )
			(_port Y out )
		)
	)
)
V 000038 56 246 1268928371770 IOIN_IB
(_unit IOIN_IB
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20305
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000040 56 1443 1268928371775 IOIN_IRC
(_unit IOIN_IRC
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 20360
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 20361
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 20365
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20366
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20367
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20368
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20372
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20376
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20377
			(_port ICLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20378
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20382
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1443 1268928371780 IOIN_IRP
(_unit IOIN_IRP
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 20438
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 20439
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 20443
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20444
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20445
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20446
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20451
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20455
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20456
			(_port ICLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20457
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20461
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1989 1268928371785 IOIN_IREC
(_unit IOIN_IREC
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 20518
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 20519
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 20523
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20524
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20525
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20526
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20530
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20531
			(_port ICLK (posedge) (_code  6 Enable05))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20532
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20533
			(_port ICLK (posedge) (_code  8 Enable05))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20534
			(_port ICLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20538
			(_port ICLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20539
			(_port ICLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20540
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20544
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1989 1268928371790 IOIN_IREP
(_unit IOIN_IREP
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 20601
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 20602
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 20606
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20607
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20608
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20609
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20613
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20614
			(_port ICLK (posedge) (_code  6 Enable05))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20615
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20616
			(_port ICLK (posedge) (_code  8 Enable05))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20618
			(_port ICLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20622
			(_port ICLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20623
			(_port ICLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20624
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20628
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 432 1268928371795 IOTRI_OB_EB
(_unit IOTRI_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20669
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 20670
			(_port E in )
			(_port EOUT out )
		)
	)
)
V 000044 56 1634 1268928371800 IOTRI_OB_ERC
(_unit IOTRI_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 20731
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 20735
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 20736
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 20740
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20741
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20742
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20743
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20747
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20751
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20752
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20753
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20757
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268928371805 IOTRI_OB_ERP
(_unit IOTRI_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 20819
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 20823
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 20824
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 20828
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20829
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20830
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20831
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20836
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20840
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20841
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20842
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20846
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928371810 IOTRI_OB_EREC
(_unit IOTRI_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 20909
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 20913
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 20914
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 20918
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20919
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20920
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20921
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20925
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20926
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20927
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20928
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20929
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20933
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20934
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20935
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20939
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928371815 IOTRI_OB_EREP
(_unit IOTRI_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 21002
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 21006
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21007
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21011
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21012
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21013
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21014
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21018
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21019
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21020
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21021
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21023
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21027
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21028
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21029
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21033
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268928371820 IOTRI_ORC_EB
(_unit IOTRI_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 21095
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 21099
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21100
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21104
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21105
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21106
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21107
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21111
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21115
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21116
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21117
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21121
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268928371825 IOTRI_ORP_EB
(_unit IOTRI_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 21183
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 21187
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21188
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21192
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21193
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21194
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21195
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21200
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21204
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21205
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21206
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21210
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928371830 IOTRI_OREC_EB
(_unit IOTRI_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 21273
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 21277
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21278
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21282
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21283
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21284
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21285
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21289
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21290
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21291
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21292
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21293
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21297
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21298
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21299
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21303
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928371835 IOTRI_OREP_EB
(_unit IOTRI_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 21366
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 21370
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21371
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21375
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21376
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21377
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21378
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21382
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21383
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21384
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21385
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21387
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21391
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21392
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21393
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21397
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2410 1268928371840 IOTRI_ORC_ERC
(_unit IOTRI_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 21464
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21465
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21469
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21470
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21471
			(_port OCLK (posedge) (_code  3 NTB*CLR))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21472
			(_port OCLK (posedge) (_code  4 NTB*CLR))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21476
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21480
			(_port OCLK (posedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21481
			(_port OCLK (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21482
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21486
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 21491
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21492
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21496
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21497
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21498
			(_port OCLK (posedge) (_code  9 NTB*CLR))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21499
			(_port OCLK (posedge) (_code  10 NTB*CLR))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2970 1268928371845 IOTRI_OREC_EREC
(_unit IOTRI_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 21575
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21576
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21580
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21581
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21582
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21583
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21587
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21588
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21589
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21590
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21591
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21595
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21596
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21597
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21601
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 21606
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21607
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21611
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21612
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21613
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21614
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2420 1268928371850 IOTRI_ORP_ERP
(_unit IOTRI_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 21692
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21693
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21697
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21698
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21699
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21700
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21704
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21708
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21709
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21710
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21714
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 21718
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21719
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21723
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21724
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21725
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21726
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3476 1268928371855 IOTRI_OREP_EREP
(_unit IOTRI_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 21804
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21805
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21809
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21810
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21811
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21812
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21816
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21817
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21818
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21819
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21821
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21825
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21826
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21827
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21831
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 21836
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21837
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21841
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21842
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21843
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21844
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21848
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  17 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21849
			(_port OCLK (posedge) (_code  18 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21850
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  19 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21851
			(_port OCLK (posedge) (_code  20 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 610 1268928371860 IOBI_IB_OB_EB
(_unit IOBI_IB_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21897
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 21898
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 21899
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268928371865 IOBI_IB_OB_ERC
(_unit IOBI_IB_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 21973
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 21980
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21981
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21985
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21986
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21987
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21988
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21992
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21996
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21997
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21998
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22002
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22007
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928371870 IOBI_IB_OB_EREC
(_unit IOBI_IB_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22084
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22091
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22092
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22096
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22097
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22098
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22099
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22103
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22104
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22105
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22106
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22107
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22111
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22112
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22113
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22117
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22122
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268928371875 IOBI_IB_OB_ERP
(_unit IOBI_IB_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22198
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22205
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22206
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22210
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22211
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22212
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22213
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22218
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22222
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22223
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22224
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22228
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22233
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928371880 IOBI_IB_OB_EREP
(_unit IOBI_IB_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22310
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22317
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22318
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22322
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22323
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22324
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22325
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22329
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22330
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22331
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22332
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22334
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22338
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22339
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22340
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22344
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22349
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000045 56 1664 1268928371885 IOBI_IB_OD_EB
(_unit IOBI_IB_OD_EB
	(_specify
		(_modpath parallel unknown 0 22392
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22393
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22395
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 22396
			(_port OCLK in )
			(_port DOUT out )
		)
		(_tchk setup 0 22402
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22403
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22404
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22405
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22407
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22408
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22409
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22410
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22412
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22413
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22417
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22418
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22419
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1852 1268928371890 IOBI_IB_ORC_EB
(_unit IOBI_IB_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22492
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22499
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22500
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22504
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22505
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22506
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22507
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22511
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22515
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22516
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22517
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22521
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22526
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928371895 IOBI_IB_OREC_EB
(_unit IOBI_IB_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22603
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22610
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22611
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22615
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22616
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22617
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22618
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22622
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22623
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22624
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22625
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22626
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22630
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22631
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22632
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22636
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22641
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268928371900 IOBI_IB_ORP_EB
(_unit IOBI_IB_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22717
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22724
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22725
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22729
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22730
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22731
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22732
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22737
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22741
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22742
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22743
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22747
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22752
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928371905 IOBI_IB_OREP_EB
(_unit IOBI_IB_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22829
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22836
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22837
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22841
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22842
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22843
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22844
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22848
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22849
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22850
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22851
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22853
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22857
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22858
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22859
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22863
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22868
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2598 1268928371910 IOBI_IB_ORC_ERC
(_unit IOBI_IB_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 22950
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22951
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22955
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22956
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22957
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22958
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22962
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22966
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22967
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22968
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22972
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 22979
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22980
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22984
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22985
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22986
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22987
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22992
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000049 56 3148 1268928371915 IOBI_IB_OREC_EREC
(_unit IOBI_IB_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 23075
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23076
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23080
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23081
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23082
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23083
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23087
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23088
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23089
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23090
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23091
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23095
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23096
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23097
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23101
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23108
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23109
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23113
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23114
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23115
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23116
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23121
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2598 1268928371920 IOBI_IB_ORP_ERP
(_unit IOBI_IB_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 23202
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23203
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23207
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23208
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23209
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23210
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23215
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23219
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23220
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23221
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23225
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23229
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23230
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23234
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23235
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23236
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23237
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23244
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000049 56 3148 1268928371925 IOBI_IB_OREP_EREP
(_unit IOBI_IB_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 23327
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23328
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23332
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23333
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23334
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23335
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23339
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23340
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23341
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23342
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23344
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23348
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23349
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23350
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23354
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23358
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23359
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23363
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23364
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23365
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23366
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23372
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1847 1268928371930 IOBI_IRC_OB_EB
(_unit IOBI_IRC_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23448
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 23453
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23460
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 23461
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 23465
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23466
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23467
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23468
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23472
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23476
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23477
			(_port ICLK (negedge) (_code  6 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23478
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23482
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2393 1268928371935 IOBI_IREC_OB_EB
(_unit IOBI_IREC_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23559
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 23564
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23571
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 23572
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 23576
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23577
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23578
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23579
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23583
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23584
			(_port ICLK (posedge) (_code  6 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23585
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23586
			(_port ICLK (posedge) (_code  8 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23587
			(_port ICLK (posedge) (_code  9 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23591
			(_port ICLK (posedge) (_code  10 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23592
			(_port ICLK (negedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23593
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23597
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  12 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1847 1268928371940 IOBI_IRP_OB_EB
(_unit IOBI_IRP_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23673
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 23678
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23685
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 23686
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 23690
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23691
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23692
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23693
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23698
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23702
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23703
			(_port ICLK (negedge) (_code  6 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23704
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23708
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2393 1268928371945 IOBI_IREP_OB_EB
(_unit IOBI_IREP_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23785
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 23790
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23797
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 23798
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 23802
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23803
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23804
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23805
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23809
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23810
			(_port ICLK (posedge) (_code  6 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23811
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23812
			(_port ICLK (posedge) (_code  8 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23814
			(_port ICLK (posedge) (_code  9 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23818
			(_port ICLK (posedge) (_code  10 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23819
			(_port ICLK (negedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23820
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23824
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  12 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928371950 IOBI_IRC_OB_ERC
(_unit IOBI_IRC_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23903
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23910
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23911
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23915
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23916
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23917
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23918
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23922
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23926
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23927
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23928
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23932
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23936
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 23937
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 23941
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23942
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23943
			(_port ICLK (posedge) (_code  9 Enable11))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23944
			(_port ICLK (posedge) (_code  10 Enable11))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23946
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23947
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23949
			(_port ICLK (posedge) (_code  11 Enable12))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23950
			(_port ICLK (negedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3640 1268928371955 IOBI_IREC_OB_ERC
(_unit IOBI_IREC_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24037
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24044
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24045
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24049
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24050
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24051
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24052
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24056
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24060
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24061
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24062
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24066
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24070
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24071
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24075
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24076
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24077
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24078
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24082
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24083
			(_port ICLK (posedge) (_code  12 Enable15))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24084
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24085
			(_port ICLK (posedge) (_code  14 Enable15))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24086
			(_port ICLK (posedge) (_code  15 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24090
			(_port ICLK (posedge) (_code  16 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24091
			(_port ICLK (negedge) (_code  17 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24092
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24096
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  18 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3640 1268928371960 IOBI_IRC_OB_EREC
(_unit IOBI_IRC_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24185
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24192
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24193
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24197
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24198
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24199
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24200
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24204
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24205
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24206
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24207
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24208
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24212
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24213
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24214
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24218
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24225
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24226
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24230
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24231
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24232
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24233
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24237
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24241
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24242
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24243
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24247
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4189 1268928371965 IOBI_IREC_OB_EREC
(_unit IOBI_IREC_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24337
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24344
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24345
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24349
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24350
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24351
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24352
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24356
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24357
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24358
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24359
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24360
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24364
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24365
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24366
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24370
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24377
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24378
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24382
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24383
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24384
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24385
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24389
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24390
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24391
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24392
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24393
			(_port ICLK (posedge) (_code  21 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24397
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24398
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24399
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24403
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  24 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928371970 IOBI_IRP_OB_ERP
(_unit IOBI_IRP_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24483
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24490
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24491
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24495
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24496
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24497
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24498
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24503
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24507
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24508
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24509
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24513
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24520
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24521
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24525
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24526
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24527
			(_port ICLK (posedge) (_code  9 Enable11))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24528
			(_port ICLK (posedge) (_code  10 Enable11))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24533
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24537
			(_port ICLK (posedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24538
			(_port ICLK (negedge) (_code  12 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24542
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928371975 IOBI_IREP_OB_ERP
(_unit IOBI_IREP_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24628
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24635
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24636
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24640
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24641
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24642
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24643
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24648
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24652
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24653
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24654
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24658
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24665
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24666
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24670
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24671
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24672
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24673
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24677
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24678
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24679
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24680
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24682
			(_port ICLK (posedge) (_code  15 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24686
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24687
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24691
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  18 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928371980 IOBI_IRP_OB_EREP
(_unit IOBI_IRP_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24777
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24784
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24785
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24789
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24790
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24791
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24792
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24796
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24797
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24798
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24799
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24801
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24805
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24806
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24807
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24811
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24818
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24819
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24823
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24824
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24825
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24826
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24831
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24835
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24836
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24840
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268928371985 IOBI_IREP_OB_EREP
(_unit IOBI_IREP_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24926
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24933
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24934
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24938
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24939
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24940
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24941
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24945
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24946
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24947
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24948
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24950
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24954
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24955
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24959
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24963
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24964
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24968
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24969
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24970
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24971
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24975
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24976
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24977
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24978
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24980
			(_port ICLK (posedge) (_code  21 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24984
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24985
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24986
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24990
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  24 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928371990 IOBI_IRC_ORC_EB
(_unit IOBI_IRC_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25075
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25080
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25081
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25085
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25086
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25087
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25088
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25092
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25096
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25097
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25098
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25102
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25107
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25108
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25112
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25113
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25114
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25115
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25119
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25123
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25124
			(_port ICLK (negedge) (_code  12 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25128
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928371995 IOBI_IREC_ORC_EB
(_unit IOBI_IREC_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25213
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25218
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25219
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25223
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25224
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25225
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25226
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25230
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25234
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25235
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25236
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25240
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25247
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25248
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25252
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25253
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25254
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25255
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25259
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25260
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25261
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25262
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25263
			(_port ICLK (posedge) (_code  15 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25267
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25268
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25272
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  18 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928372000 IOBI_IRC_OREC_EB
(_unit IOBI_IRC_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25358
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25363
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25364
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25368
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25369
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25370
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25371
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25375
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25376
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25377
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25378
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25379
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25383
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25384
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25388
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25393
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25394
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25398
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25399
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25400
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25401
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25405
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25409
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25410
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25411
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25415
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268928372005 IOBI_IREC_OREC_EB
(_unit IOBI_IREC_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25500
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25504
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25505
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25509
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25510
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25511
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25512
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25516
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25517
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25518
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25519
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25520
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25524
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25525
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25526
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25530
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25535
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25536
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25540
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25541
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25542
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25543
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25547
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25548
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25549
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25550
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25551
			(_port ICLK (posedge) (_code  21 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25555
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25556
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25560
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  24 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928372010 IOBI_IRP_ORP_EB
(_unit IOBI_IRP_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25643
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25648
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25649
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25653
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25654
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25655
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25656
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25661
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25665
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25666
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25667
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25671
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25675
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25676
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25680
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25681
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25682
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25683
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25688
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25692
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25693
			(_port ICLK (negedge) (_code  12 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25697
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928372015 IOBI_IRP_OREP_EB
(_unit IOBI_IRP_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25782
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25786
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25787
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25791
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25792
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25793
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25794
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25798
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25799
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25800
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25801
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25803
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25807
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25808
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25809
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25813
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25818
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25819
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25823
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25824
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25825
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25826
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25831
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25835
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25836
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25840
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928372020 IOBI_IREP_ORP_EB
(_unit IOBI_IREP_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25925
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25929
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25930
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25934
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25935
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25936
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25937
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25942
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25946
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25947
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25951
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25955
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25956
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25960
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25961
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25962
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25963
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25967
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25968
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25969
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25970
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25972
			(_port ICLK (posedge) (_code  15 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25976
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25977
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25978
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25982
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  18 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268928372025 IOBI_IREP_OREP_EB
(_unit IOBI_IREP_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26069
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 26073
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26074
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26078
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26079
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26080
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26081
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26085
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26086
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26087
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26088
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26090
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26094
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26095
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26096
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26100
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26104
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26105
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26109
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26110
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26111
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26112
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26116
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26117
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26118
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26119
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26121
			(_port ICLK (posedge) (_code  21 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26125
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26126
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26129
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  24 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3840 1268928372030 IOBI_IRC_ORC_ERC
(_unit IOBI_IRC_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 26223
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26224
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26228
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26229
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26230
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26231
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26235
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26239
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26240
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26241
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26245
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26250
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26251
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26255
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26256
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26257
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26258
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26263
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26264
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26268
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26269
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26270
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26271
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26275
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26279
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26280
			(_port ICLK (negedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26281
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26285
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000050 56 4310 1268928372035 IOBI_IRC_OREC_EREC
(_unit IOBI_IRC_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 26382
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26383
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26387
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26388
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26389
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26390
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26394
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26395
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26396
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26397
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26398
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26402
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26403
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26404
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26408
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26412
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26413
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26417
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26418
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26419
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26420
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26424
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26425
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26429
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26430
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26431
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26432
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26436
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26440
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26441
			(_port ICLK (negedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26445
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4414 1268928372040 IOBI_IREC_ORC_ERC
(_unit IOBI_IREC_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 26539
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26540
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26544
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26545
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26546
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26547
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26551
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26555
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26556
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26557
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26561
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26566
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26567
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26571
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26572
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26573
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26574
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26578
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26582
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26583
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26587
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26588
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26589
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26590
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26594
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26595
			(_port ICLK (posedge) (_code  16 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26596
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26597
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26598
			(_port ICLK (posedge) (_code  19 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26602
			(_port ICLK (posedge) (_code  20 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26603
			(_port ICLK (negedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26607
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  22 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000051 56 4859 1268928372045 IOBI_IREC_OREC_EREC
(_unit IOBI_IREC_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 26704
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26705
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26709
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26710
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26711
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26712
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26716
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26717
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26718
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26719
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26720
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26724
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26725
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26726
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26730
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26734
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26735
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26739
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26740
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26741
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26742
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26747
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26748
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26752
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26753
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26754
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26755
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26759
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26760
			(_port ICLK (posedge) (_code  22 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26761
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26762
			(_port ICLK (posedge) (_code  24 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26763
			(_port ICLK (posedge) (_code  25 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26767
			(_port ICLK (posedge) (_code  26 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26768
			(_port ICLK (negedge) (_code  27 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26772
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  28 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3865 1268928372050 IOBI_IRP_ORP_ERP
(_unit IOBI_IRP_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 26866
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26867
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26871
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26872
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26873
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26874
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26879
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26883
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26884
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26885
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26889
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26894
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26895
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26899
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26900
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26901
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26902
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26907
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26912
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26913
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26917
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26918
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26919
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26920
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26925
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26929
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26930
			(_port ICLK (negedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26933
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000050 56 4310 1268928372055 IOBI_IRP_OREP_EREP
(_unit IOBI_IRP_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 27026
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27027
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27031
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27032
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27033
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27034
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27038
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27039
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27040
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27041
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27043
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27047
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27048
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27049
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27053
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27057
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 27058
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 27062
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27063
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27064
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27065
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27069
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27070
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27074
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27075
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27076
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27077
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27082
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27086
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27087
			(_port ICLK (negedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27091
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4309 1268928372060 IOBI_IREP_ORP_ERP
(_unit IOBI_IREP_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 27183
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27184
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27188
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27189
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27190
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27191
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27195
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27199
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27200
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27201
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27205
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27209
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 27210
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 27214
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27215
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27216
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27217
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27221
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27222
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27226
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27227
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27228
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27229
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27233
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27234
			(_port ICLK (posedge) (_code  16 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27235
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27236
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27238
			(_port ICLK (posedge) (_code  19 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27242
			(_port ICLK (posedge) (_code  20 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27243
			(_port ICLK (negedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27247
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  22 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000051 56 4859 1268928372065 IOBI_IREP_OREP_EREP
(_unit IOBI_IREP_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 27347
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27348
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27352
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27353
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27354
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27355
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27359
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27360
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27361
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27362
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27364
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27368
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27369
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27370
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27374
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27379
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 27380
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 27384
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27385
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27386
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27387
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27392
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27393
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27397
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27398
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27399
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27400
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27404
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27405
			(_port ICLK (posedge) (_code  22 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27406
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27407
			(_port ICLK (posedge) (_code  24 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27409
			(_port ICLK (posedge) (_code  25 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27413
			(_port ICLK (posedge) (_code  26 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27414
			(_port ICLK (negedge) (_code  27 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27418
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  28 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 447 1268928372070 IOPAD_IN
(_unit IOPAD_IN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 27457
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27459
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27460
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1962 1268928372075 IOPADP_BI
(_unit IOPADP_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_N2PIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_N2PIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_modpath parallel unknown 0 27523
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27524
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27526
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27527
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27528
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27529
			(_port N2PIN in )
			(_port Y out )
		)
		(_tchk width 0 27537
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27538
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27539
			(_port N2PIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27540
			(_port N2PIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27541
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27542
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27543
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27544
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 749 1268928372080 IOPADP_IN
(_unit IOPADP_IN
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam InputLoad$PAD integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$N2PIN$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 27583
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27584
			(_port N2PIN in )
			(_port Y out )
		)
		(_tchk width 0 27587
			(_port N2PIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27588
			(_port N2PIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27589
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27590
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1414 1268928372085 IOPADN_BI
(_unit IOPADN_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_N2POUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_N2POUT real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$PAD$N2POUT real 0.1)
		(_modpath parallel unknown 0 27641
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27642
			(_port DB in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27644
			(_port PAD in )
			(_port N2POUT out )
		)
		(_tchk width 0 27650
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27651
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27652
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27653
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27654
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27655
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 473 1268928372090 IOPADN_IN
(_unit IOPADN_IN
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam InputLoad$PAD integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$PAD$N2POUT real 0.1)
		(_modpath parallel unknown 0 27693
			(_port PAD in )
			(_port N2POUT out )
		)
		(_tchk width 0 27695
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27696
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1012 1268928372095 IOPAD_TRI
(_unit IOPAD_TRI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 27740
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27742
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 27745
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27746
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27747
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27748
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 771 1268928372100 IOPADP_TRI
(_unit IOPADP_TRI
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 27789
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27790
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 27793
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27794
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27795
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27796
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 776 1268928372105 IOPADN_TRI
(_unit IOPADN_TRI
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 27835
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27836
			(_port DB in )
			(_port PAD out )
		)
		(_tchk width 0 27839
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27840
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27841
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27842
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1615 1268928372110 IOPAD_BI
(_unit IOPAD_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 27891
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27893
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27894
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27895
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27896
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27902
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27903
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27904
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27905
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27906
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27907
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 449 1268928372115 IOPAD_IN_U
(_unit IOPAD_IN_U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 27947
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27949
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27950
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 449 1268928372120 IOPAD_IN_D
(_unit IOPAD_IN_D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 27991
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27993
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27994
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1014 1268928372125 IOPAD_TRI_U
(_unit IOPAD_TRI_U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 28041
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28043
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 28046
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28047
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28048
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28049
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1014 1268928372130 IOPAD_TRI_D
(_unit IOPAD_TRI_D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 28097
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28099
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 28102
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28103
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28104
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28105
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1617 1268928372135 IOPAD_BI_U
(_unit IOPAD_BI_U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 28157
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28159
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28160
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28161
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28162
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28168
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28169
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28170
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28171
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28172
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28173
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1617 1268928372140 IOPAD_BI_D
(_unit IOPAD_BI_D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 28225
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28227
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28228
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28229
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28230
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28236
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28237
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28238
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28239
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28240
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28241
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 451 1268928372145 IOPADN_OUT
(_unit IOPADN_OUT
	(_specify
		(_specparam tpdLH_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_modpath parallel unknown 0 28279
			(_port DB in )
			(_port PAD out )
		)
		(_tchk width 0 28282
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28283
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928372150 BIBUF_F_2
(_unit BIBUF_F_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28331
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28333
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28334
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28335
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28336
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28338
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28339
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28340
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28341
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28342
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28343
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928372155 BIBUF_F_2D
(_unit BIBUF_F_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28394
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28396
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28397
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28398
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28399
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28401
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28402
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28403
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28404
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28405
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28406
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928372160 BIBUF_F_2U
(_unit BIBUF_F_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28457
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28459
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28460
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28461
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28462
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28464
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28465
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28466
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28467
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28468
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28469
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928372165 BIBUF_F_4
(_unit BIBUF_F_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28519
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28521
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28522
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28523
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28524
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28526
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28527
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28528
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28529
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28530
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28531
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928372170 BIBUF_F_4D
(_unit BIBUF_F_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28582
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28584
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28585
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28586
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28587
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28589
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28590
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28591
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28592
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28593
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28594
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928372175 BIBUF_F_4U
(_unit BIBUF_F_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28645
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28647
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28648
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28649
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28650
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28652
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28653
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28654
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28655
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28656
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28657
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928372180 BIBUF_F_6
(_unit BIBUF_F_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28707
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28709
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28710
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28711
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28712
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28714
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28715
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28716
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28717
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28718
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28719
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928372185 BIBUF_F_6D
(_unit BIBUF_F_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28770
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28772
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28773
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28774
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28775
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28777
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28778
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28779
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28780
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28781
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28782
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928372190 BIBUF_F_6U
(_unit BIBUF_F_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28833
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28835
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28836
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28837
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28838
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28840
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28841
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28842
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28843
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28844
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28845
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928372195 BIBUF_S_2
(_unit BIBUF_S_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28895
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28897
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28898
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28899
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28900
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28902
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28903
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28904
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28905
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28906
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28907
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928372200 BIBUF_S_2D
(_unit BIBUF_S_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28958
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28960
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28961
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28962
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28963
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28965
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28966
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28967
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28968
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28969
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28970
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928372205 BIBUF_S_2U
(_unit BIBUF_S_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29021
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29023
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29024
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29025
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29026
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29028
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29029
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29030
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29031
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29032
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29033
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928372210 BIBUF_S_4
(_unit BIBUF_S_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29083
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29085
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29086
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29087
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29088
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29090
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29091
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29092
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29093
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29094
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29095
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928372215 BIBUF_S_4D
(_unit BIBUF_S_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29146
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29148
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29149
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29150
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29151
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29153
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29154
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29155
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29156
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29157
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29158
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928372220 BIBUF_S_4U
(_unit BIBUF_S_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29209
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29211
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29212
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29213
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29214
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29216
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29217
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29218
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29219
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29220
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29221
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928372225 BIBUF_S_6
(_unit BIBUF_S_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29271
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29273
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29274
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29275
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29276
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29278
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29279
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29280
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29281
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29282
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29283
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928372230 BIBUF_S_6D
(_unit BIBUF_S_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29334
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29336
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29337
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29338
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29339
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29341
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29342
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29343
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29344
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29345
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29346
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928372235 BIBUF_S_6U
(_unit BIBUF_S_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29397
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29399
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29400
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29401
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29402
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29404
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29405
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29406
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29407
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29408
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29409
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928372240 OUTBUF_F_2
(_unit OUTBUF_F_2
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29448
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29450
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29451
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928372245 OUTBUF_F_4
(_unit OUTBUF_F_4
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29490
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29492
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29493
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928372250 OUTBUF_F_6
(_unit OUTBUF_F_6
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29532
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29534
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29535
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928372255 OUTBUF_S_2
(_unit OUTBUF_S_2
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29574
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29576
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29577
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928372260 OUTBUF_S_4
(_unit OUTBUF_S_4
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29616
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29618
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29619
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928372265 OUTBUF_S_6
(_unit OUTBUF_S_6
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29658
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29660
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29661
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928372270 TRIBUFF_F_2
(_unit TRIBUFF_F_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29707
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29709
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29711
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29712
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29713
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29714
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928372275 TRIBUFF_F_2D
(_unit TRIBUFF_F_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29761
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29763
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29765
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29766
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29767
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29768
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928372280 TRIBUFF_F_2U
(_unit TRIBUFF_F_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29814
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29816
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29818
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29819
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29820
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29821
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928372285 TRIBUFF_F_4
(_unit TRIBUFF_F_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29867
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29869
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29871
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29872
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29873
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29874
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928372290 TRIBUFF_F_4D
(_unit TRIBUFF_F_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29921
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29923
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29925
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29926
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29927
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29928
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928372295 TRIBUFF_F_4U
(_unit TRIBUFF_F_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29975
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29977
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29979
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29980
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29981
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29982
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928372300 TRIBUFF_F_6
(_unit TRIBUFF_F_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30028
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30030
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30032
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30033
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30034
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30035
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928372305 TRIBUFF_F_6D
(_unit TRIBUFF_F_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30082
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30084
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30086
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30087
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30088
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30089
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928372310 TRIBUFF_F_6U
(_unit TRIBUFF_F_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30136
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30138
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30140
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30141
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30142
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30143
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928372315 TRIBUFF_S_2
(_unit TRIBUFF_S_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30189
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30191
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30193
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30194
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30195
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30196
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928372320 TRIBUFF_S_2D
(_unit TRIBUFF_S_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30243
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30245
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30247
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30248
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30249
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30250
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928372325 TRIBUFF_S_2U
(_unit TRIBUFF_S_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30297
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30299
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30301
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30302
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30303
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30304
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928372330 TRIBUFF_S_4
(_unit TRIBUFF_S_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30350
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30352
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30354
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30355
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30356
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30357
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928372335 TRIBUFF_S_4D
(_unit TRIBUFF_S_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30404
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30406
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30408
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30409
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30410
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30411
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928372340 TRIBUFF_S_4U
(_unit TRIBUFF_S_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30458
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30460
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30462
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30463
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30464
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30465
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928372345 TRIBUFF_S_6
(_unit TRIBUFF_S_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30511
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30513
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30515
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30516
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30517
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30518
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928372350 TRIBUFF_S_6D
(_unit TRIBUFF_S_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30565
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30567
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30569
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30570
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30571
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30572
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928372355 TRIBUFF_S_6U
(_unit TRIBUFF_S_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30619
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30621
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30623
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30624
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30625
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30626
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 237 1268928372360 BUFD
(_unit BUFD
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30664
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 237 1268928372365 INVD
(_unit INVD
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30701
			(_port A in )
			(_port Y out )
		)
	)
)
V 000038 56 837 1268928372370 IOIN_IR
(_unit IOIN_IR
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 30749
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 30753
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30754
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30755
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30756
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30763
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30764
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1340 1268928372375 IOIN_IRE
(_unit IOIN_IRE
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 30819
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 30823
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30824
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30825
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30826
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30830
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30831
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30832
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30833
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30837
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30838
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1019 1268928372380 IOTRI_OB_ER
(_unit IOTRI_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 30896
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 30900
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 30904
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30905
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30906
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30907
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30914
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30915
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1522 1268928372385 IOTRI_OB_ERE
(_unit IOTRI_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 30976
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 30980
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 30984
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30985
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30986
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30987
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30991
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30992
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30993
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30994
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30998
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30999
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1019 1268928372420 IOTRI_OR_EB
(_unit IOTRI_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 31057
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 31061
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31065
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31066
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31067
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31068
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31075
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31076
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1522 1268928372425 IOTRI_ORE_EB
(_unit IOTRI_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 31137
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 31141
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31145
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31146
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31147
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31148
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31152
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31153
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31154
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31155
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31159
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31160
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2107 1268928372430 IOTRI_ORE_ERE
(_unit IOTRI_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 31235
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31239
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31240
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31241
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31242
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31246
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31247
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31248
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31249
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31253
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31254
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 31258
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31262
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31263
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31264
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31265
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1523 1268928372435 IOTRI_OR_ER
(_unit IOTRI_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 31326
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31330
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31331
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31332
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31333
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31337
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31338
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 31343
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31347
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31348
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31349
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31350
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1237 1268928372440 IOBI_IB_OB_ER
(_unit IOBI_IB_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31412
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 31417
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 31424
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31428
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31429
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31430
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31431
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31438
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31439
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1740 1268928372445 IOBI_IB_OB_ERE
(_unit IOBI_IB_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31511
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 31516
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 31523
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31527
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31528
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31529
			(_port OCLK (posedge) (_code  3 Enable21))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31530
			(_port OCLK (posedge) (_code  4 Enable21))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31534
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31535
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31536
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31537
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31541
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31542
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1099 1268928372450 IOBI_IB_OR_EB
(_unit IOBI_IB_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 31602
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 31604
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 31608
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31612
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31613
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31614
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31615
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31622
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31623
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1740 1268928372455 IOBI_IB_ORE_EB
(_unit IOBI_IB_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31697
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 31702
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 31709
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31713
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31714
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31715
			(_port OCLK (posedge) (_code  3 Enable21))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31716
			(_port OCLK (posedge) (_code  4 Enable21))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31720
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31721
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31722
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31723
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31727
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31728
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1701 1268928372460 IOBI_IB_OR_ER
(_unit IOBI_IB_OR_ER
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31793
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 31800
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31804
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31805
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31806
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31807
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31814
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31815
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 31820
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31824
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31825
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31826
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31827
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2285 1268928372465 IOBI_IB_ORE_ERE
(_unit IOBI_IB_ORE_ERE
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31900
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 31905
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31909
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31910
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31911
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31912
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31916
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31917
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31918
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31919
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31923
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31924
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 31929
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31933
			(_port E (posedge))
			(_port OCLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31934
			(_port E (negedge))
			(_port OCLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31935
			(_port OCLK (posedge) (_code  7 Enable21))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31936
			(_port OCLK (posedge) (_code  8 Enable21))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1241 1268928372470 IOBI_IR_OB_EB
(_unit IOBI_IR_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31996
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 32001
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 32006
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32010
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32011
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32012
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32013
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32020
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32021
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1744 1268928372475 IOBI_IRE_OB_EB
(_unit IOBI_IRE_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32090
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 32094
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 32098
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32102
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32103
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32104
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32105
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32109
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32110
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32111
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32112
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32116
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32117
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1867 1268928372480 IOBI_IR_OB_ER
(_unit IOBI_IR_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32184
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 32188
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32192
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32193
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32194
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32195
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32202
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32203
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32208
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32212
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32213
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32214
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32215
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32222
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32223
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928372485 IOBI_IRE_OB_ER
(_unit IOBI_IRE_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32298
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 32303
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32307
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32308
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32309
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32310
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32317
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32318
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32323
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32327
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32328
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32329
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32330
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32334
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32335
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32336
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32337
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32341
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32342
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928372490 IOBI_IR_OB_ERE
(_unit IOBI_IR_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32414
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 32421
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32425
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32426
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32427
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32428
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32432
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32433
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32434
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32435
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32439
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32440
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32445
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32449
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32450
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32451
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32452
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32459
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32460
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2873 1268928372495 IOBI_IRE_OB_ERE
(_unit IOBI_IRE_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32540
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 32544
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32548
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32549
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32550
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32551
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32555
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32556
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32557
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32558
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32562
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32563
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32567
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32571
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32572
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32573
			(_port ICLK (posedge) (_code  7 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32574
			(_port ICLK (posedge) (_code  8 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32578
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32579
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32580
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32581
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32585
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32586
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1867 1268928372500 IOBI_IR_OR_EB
(_unit IOBI_IR_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32651
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 32655
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32659
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32660
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32661
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32662
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32669
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32670
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32674
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32678
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32679
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32680
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32681
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32688
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32689
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928372505 IOBI_IRE_OR_EB
(_unit IOBI_IRE_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32758
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 32763
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32767
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32768
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32769
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32770
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32777
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32778
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32782
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32786
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32787
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32788
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32789
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32793
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32794
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32795
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32796
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32800
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32801
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928372510 IOBI_IR_ORE_EB
(_unit IOBI_IR_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32870
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 32874
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32878
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32879
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32880
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32881
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32885
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32886
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32887
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32888
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32892
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32893
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32897
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32901
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32902
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32903
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32904
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32911
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32912
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2873 1268928372515 IOBI_IRE_ORE_EB
(_unit IOBI_IRE_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32986
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 32991
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32995
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32996
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32997
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32998
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33002
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33003
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33004
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33005
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33009
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33010
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33015
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33019
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33020
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33021
			(_port ICLK (posedge) (_code  7 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33022
			(_port ICLK (posedge) (_code  8 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33026
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33027
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33028
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33029
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33033
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33034
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2331 1268928372520 IOBI_IR_OR_ER
(_unit IOBI_IR_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 33102
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33106
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33107
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33108
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33109
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33111
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33115
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33116
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33117
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33118
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33124
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33125
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33129
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33133
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33134
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33135
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33136
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33141
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33142
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2915 1268928372525 IOBI_IR_ORE_ERE
(_unit IOBI_IR_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 33226
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33230
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33231
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33232
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33233
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33237
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33238
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33239
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33240
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33244
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33245
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33249
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33253
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33254
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33255
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33256
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33262
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33266
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33267
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33268
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33269
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33276
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33277
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2834 1268928372530 IOBI_IRE_OR_ER
(_unit IOBI_IRE_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 33351
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33355
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33356
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33357
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33358
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33365
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33366
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33370
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33374
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33375
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33376
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33377
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33382
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33386
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33387
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33388
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33389
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33393
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33394
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33395
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33396
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33400
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33401
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3421 1268928372535 IOBI_IRE_ORE_ERE
(_unit IOBI_IRE_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 33481
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33485
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33486
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33487
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33488
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33492
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33493
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33494
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33495
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33499
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33500
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33504
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33508
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33509
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33510
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33511
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33514
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33518
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  9 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33519
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  10 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33520
			(_port ICLK (posedge) (_code  11 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33521
			(_port ICLK (posedge) (_code  12 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33525
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33526
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33527
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33528
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33532
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33533
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 238 1268928372540 CLKIO
(_unit CLKIO
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 33572
			(_port A in )
			(_port Y out )
		)
	)
)
V 000040 56 1419 1268928372545 CLKBIBUF
(_unit CLKBIBUF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 33618
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33620
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33621
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 33622
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 33623
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 33625
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33626
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33627
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33628
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33629
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33630
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1754 1268928372550 DDR_OUT
(_unit DDR_OUT
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \ddr_out\)
		(_modpath parallel unknown 0 33682
			(_port CLK in )
			(_port Q out )
		)
		(_modpath parallel positive 0 33683
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 33687
			(_port DR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33688
			(_port DR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33689
			(_port CLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33690
			(_port CLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33692
			(_port DF (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33693
			(_port DF (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33694
			(_port CLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33695
			(_port CLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33700
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33704
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33705
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33706
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33710
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 2003 1268928372559 DDR_REG
(_unit DDR_REG
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam InputLoad$YIN integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$ICLK integer 2)
		(_specparam OutputLoad$YR integer 2)
		(_specparam OutputLoad$YF integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel positive 0 33761
			(_port CLK in posedge)
			(_port QR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 33762
			(_port CLR in posedge)
			(_port QR out posedge)
		)
		(_modpath parallel unknown 0 33763
			(_port CLK in )
			(_port QF out )
		)
		(_modpath parallel positive 0 33764
			(_port CLR in posedge)
			(_port QF out posedge)
		)
		(_tchk setup 0 33768
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33769
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33770
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33771
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33773
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33774
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33775
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33776
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33782
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33786
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33787
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33788
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33792
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1886 1268928372564 IOBI_ID_OB_EB
(_unit IOBI_ID_OB_EB
	(_specify
		(_modpath parallel unknown 0 33834
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 33835
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 33837
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel positive 0 33838
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel unknown 0 33840
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 33841
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33845
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33846
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33847
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33848
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33850
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33851
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33852
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33853
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33855
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33856
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33860
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33861
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33862
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 3277 1268928372592 IOBI_ID_OD_EB
(_unit IOBI_ID_OD_EB
	(_specify
		(_modpath parallel positive 0 33910
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 33911
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel positive 0 33912
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel unknown 0 33913
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 33914
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 33915
			(_port OCLK in )
			(_port DOUT out )
		)
		(_tchk setup 0 33919
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33920
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33921
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33922
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33924
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33925
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33926
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33927
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33933
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33937
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33938
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33939
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33943
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 33947
			(_port E in )
			(_port EOUT out )
		)
		(_tchk setup 0 33951
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33952
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33953
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33954
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33956
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33957
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33958
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33959
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33964
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33968
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33969
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33970
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33974
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 3711 1268928372597 IOBI_ID_OD_ERC
(_unit IOBI_ID_OD_ERC
	(_specify
		(_modpath parallel positive 0 34025
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 34026
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel positive 0 34027
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel unknown 0 34028
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 34029
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 34030
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 34031
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_modpath parallel unknown 0 34032
			(_port OCLK in )
			(_port EOUT out )
		)
		(_tchk setup 0 34036
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34037
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34038
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34039
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34041
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34042
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34043
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34044
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34050
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34054
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34055
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34056
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 34060
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34064
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34065
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34066
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34067
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34069
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34070
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34071
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34072
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34076
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34080
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34081
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 34085
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34087
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34088
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34089
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34090
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1897 1268928372638 IOTRI_OD_EB
(_unit IOTRI_OD_EB
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$OCLK integer 2)
		(_specparam OutputLoad$DOUT integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel unknown 0 34145
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 34146
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 34147
			(_port E in )
			(_port EOUT out )
		)
		(_tchk setup 0 34151
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34152
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34153
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34154
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34156
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34157
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34158
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34159
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34165
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34169
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34170
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34171
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 34175
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 2035 1268928372643 IOIN_ID
(_unit IOIN_ID
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam InputLoad$YIN integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$ICLK integer 2)
		(_specparam OutputLoad$YR integer 2)
		(_specparam OutputLoad$YF integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel positive 0 34226
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 34227
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel unknown 0 34228
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 34229
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_tchk setup 0 34233
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34234
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34235
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34236
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34238
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34239
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34240
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34241
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34247
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34251
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34252
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34253
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 34257
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 2411 1268928372655 IOTRI_OD_ERC
(_unit IOTRI_OD_ERC
	(_specify
		(_specparam LibName string \igloo\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$OCLK integer 2)
		(_specparam OutputLoad$DOUT integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel unknown 0 34314
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 34315
			(_port OCLK in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 34316
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel positive 0 34317
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 34321
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34322
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34323
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34324
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34326
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34327
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34328
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34329
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34333
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34337
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34338
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34339
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 34343
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34345
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34346
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34347
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34348
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 28746 1268928372683 RAM4K9
(_unit RAM4K9
	(_specify
		(_specparam LibName string \igloo\)
		(_modpath parallel positive 0 35612
			(_port CLKA in posedge)
			(_port DOUTA0 out posedge)
			(_datain DOUTA0 in posedge)
		)
		(_modpath parallel positive 0 35613
			(_port CLKA in posedge)
			(_port DOUTA1 out posedge)
			(_datain DOUTA1 in posedge)
		)
		(_modpath parallel positive 0 35614
			(_port CLKA in posedge)
			(_port DOUTA2 out posedge)
			(_datain DOUTA2 in posedge)
		)
		(_modpath parallel positive 0 35615
			(_port CLKA in posedge)
			(_port DOUTA3 out posedge)
			(_datain DOUTA3 in posedge)
		)
		(_modpath parallel positive 0 35616
			(_port CLKA in posedge)
			(_port DOUTA4 out posedge)
			(_datain DOUTA4 in posedge)
		)
		(_modpath parallel positive 0 35617
			(_port CLKA in posedge)
			(_port DOUTA5 out posedge)
			(_datain DOUTA5 in posedge)
		)
		(_modpath parallel positive 0 35618
			(_port CLKA in posedge)
			(_port DOUTA6 out posedge)
			(_datain DOUTA6 in posedge)
		)
		(_modpath parallel positive 0 35619
			(_port CLKA in posedge)
			(_port DOUTA7 out posedge)
			(_datain DOUTA7 in posedge)
		)
		(_modpath parallel positive 0 35620
			(_port CLKA in posedge)
			(_port DOUTA8 out posedge)
			(_datain DOUTA8 in posedge)
		)
		(_modpath parallel positive 0 35622
			(_port CLKB in posedge)
			(_port DOUTB0 out posedge)
			(_datain DOUTB0 in posedge)
		)
		(_modpath parallel positive 0 35623
			(_port CLKB in posedge)
			(_port DOUTB1 out posedge)
			(_datain DOUTB1 in posedge)
		)
		(_modpath parallel positive 0 35624
			(_port CLKB in posedge)
			(_port DOUTB2 out posedge)
			(_datain DOUTB2 in posedge)
		)
		(_modpath parallel positive 0 35625
			(_port CLKB in posedge)
			(_port DOUTB3 out posedge)
			(_datain DOUTB3 in posedge)
		)
		(_modpath parallel positive 0 35626
			(_port CLKB in posedge)
			(_port DOUTB4 out posedge)
			(_datain DOUTB4 in posedge)
		)
		(_modpath parallel positive 0 35627
			(_port CLKB in posedge)
			(_port DOUTB5 out posedge)
			(_datain DOUTB5 in posedge)
		)
		(_modpath parallel positive 0 35628
			(_port CLKB in posedge)
			(_port DOUTB6 out posedge)
			(_datain DOUTB6 in posedge)
		)
		(_modpath parallel positive 0 35629
			(_port CLKB in posedge)
			(_port DOUTB7 out posedge)
			(_datain DOUTB7 in posedge)
		)
		(_modpath parallel positive 0 35630
			(_port CLKB in posedge)
			(_port DOUTB8 out posedge)
			(_datain DOUTB8 in posedge)
		)
		(_modpath parallel positive 0 35633
			(_port RESET in negedge)
			(_port DOUTA0 out negedge)
		)
		(_modpath parallel positive 0 35634
			(_port RESET in negedge)
			(_port DOUTA1 out negedge)
		)
		(_modpath parallel positive 0 35635
			(_port RESET in negedge)
			(_port DOUTA2 out negedge)
		)
		(_modpath parallel positive 0 35636
			(_port RESET in negedge)
			(_port DOUTA3 out negedge)
		)
		(_modpath parallel positive 0 35637
			(_port RESET in negedge)
			(_port DOUTA4 out negedge)
		)
		(_modpath parallel positive 0 35638
			(_port RESET in negedge)
			(_port DOUTA5 out negedge)
		)
		(_modpath parallel positive 0 35639
			(_port RESET in negedge)
			(_port DOUTA6 out negedge)
		)
		(_modpath parallel positive 0 35640
			(_port RESET in negedge)
			(_port DOUTA7 out negedge)
		)
		(_modpath parallel positive 0 35641
			(_port RESET in negedge)
			(_port DOUTA8 out negedge)
		)
		(_modpath parallel positive 0 35643
			(_port RESET in negedge)
			(_port DOUTB0 out negedge)
		)
		(_modpath parallel positive 0 35644
			(_port RESET in negedge)
			(_port DOUTB1 out negedge)
		)
		(_modpath parallel positive 0 35645
			(_port RESET in negedge)
			(_port DOUTB2 out negedge)
		)
		(_modpath parallel positive 0 35646
			(_port RESET in negedge)
			(_port DOUTB3 out negedge)
		)
		(_modpath parallel positive 0 35647
			(_port RESET in negedge)
			(_port DOUTB4 out negedge)
		)
		(_modpath parallel positive 0 35648
			(_port RESET in negedge)
			(_port DOUTB5 out negedge)
		)
		(_modpath parallel positive 0 35649
			(_port RESET in negedge)
			(_port DOUTB6 out negedge)
		)
		(_modpath parallel positive 0 35650
			(_port RESET in negedge)
			(_port DOUTB7 out negedge)
		)
		(_modpath parallel positive 0 35651
			(_port RESET in negedge)
			(_port DOUTB8 out negedge)
		)
		(_tchk width 0 35654
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35655
			(_port CLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35656
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35657
			(_port CLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35660
			(_port ADDRA11 (posedge))
			(_port CLKA (posedge) (_code  16 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35661
			(_port ADDRA11 (negedge))
			(_port CLKA (posedge) (_code  17 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35662
			(_port CLKA (posedge) (_code  18 BLKA_EN))
			(_port ADDRA11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35663
			(_port CLKA (posedge) (_code  19 BLKA_EN))
			(_port ADDRA11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35664
			(_port ADDRA10 (posedge))
			(_port CLKA (posedge) (_code  20 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35665
			(_port ADDRA10 (negedge))
			(_port CLKA (posedge) (_code  21 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35666
			(_port CLKA (posedge) (_code  22 BLKA_EN))
			(_port ADDRA10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35667
			(_port CLKA (posedge) (_code  23 BLKA_EN))
			(_port ADDRA10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35668
			(_port ADDRA9 (posedge))
			(_port CLKA (posedge) (_code  24 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35669
			(_port ADDRA9 (negedge))
			(_port CLKA (posedge) (_code  25 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35670
			(_port CLKA (posedge) (_code  26 BLKA_EN))
			(_port ADDRA9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35671
			(_port CLKA (posedge) (_code  27 BLKA_EN))
			(_port ADDRA9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35672
			(_port ADDRA8 (posedge))
			(_port CLKA (posedge) (_code  28 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35673
			(_port ADDRA8 (negedge))
			(_port CLKA (posedge) (_code  29 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35674
			(_port CLKA (posedge) (_code  30 BLKA_EN))
			(_port ADDRA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35675
			(_port CLKA (posedge) (_code  31 BLKA_EN))
			(_port ADDRA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35676
			(_port ADDRA7 (posedge))
			(_port CLKA (posedge) (_code  32 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35677
			(_port ADDRA7 (negedge))
			(_port CLKA (posedge) (_code  33 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35678
			(_port CLKA (posedge) (_code  34 BLKA_EN))
			(_port ADDRA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35679
			(_port CLKA (posedge) (_code  35 BLKA_EN))
			(_port ADDRA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35680
			(_port ADDRA6 (posedge))
			(_port CLKA (posedge) (_code  36 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35681
			(_port ADDRA6 (negedge))
			(_port CLKA (posedge) (_code  37 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35682
			(_port CLKA (posedge) (_code  38 BLKA_EN))
			(_port ADDRA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35683
			(_port CLKA (posedge) (_code  39 BLKA_EN))
			(_port ADDRA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35684
			(_port ADDRA5 (posedge))
			(_port CLKA (posedge) (_code  40 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35685
			(_port ADDRA5 (negedge))
			(_port CLKA (posedge) (_code  41 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35686
			(_port CLKA (posedge) (_code  42 BLKA_EN))
			(_port ADDRA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35687
			(_port CLKA (posedge) (_code  43 BLKA_EN))
			(_port ADDRA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35688
			(_port ADDRA4 (posedge))
			(_port CLKA (posedge) (_code  44 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35689
			(_port ADDRA4 (negedge))
			(_port CLKA (posedge) (_code  45 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35690
			(_port CLKA (posedge) (_code  46 BLKA_EN))
			(_port ADDRA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35691
			(_port CLKA (posedge) (_code  47 BLKA_EN))
			(_port ADDRA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35692
			(_port ADDRA3 (posedge))
			(_port CLKA (posedge) (_code  48 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35693
			(_port ADDRA3 (negedge))
			(_port CLKA (posedge) (_code  49 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35694
			(_port CLKA (posedge) (_code  50 BLKA_EN))
			(_port ADDRA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35695
			(_port CLKA (posedge) (_code  51 BLKA_EN))
			(_port ADDRA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35696
			(_port ADDRA2 (posedge))
			(_port CLKA (posedge) (_code  52 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35697
			(_port ADDRA2 (negedge))
			(_port CLKA (posedge) (_code  53 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35698
			(_port CLKA (posedge) (_code  54 BLKA_EN))
			(_port ADDRA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35699
			(_port CLKA (posedge) (_code  55 BLKA_EN))
			(_port ADDRA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35700
			(_port ADDRA1 (posedge))
			(_port CLKA (posedge) (_code  56 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35701
			(_port ADDRA1 (negedge))
			(_port CLKA (posedge) (_code  57 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35702
			(_port CLKA (posedge) (_code  58 BLKA_EN))
			(_port ADDRA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35703
			(_port CLKA (posedge) (_code  59 BLKA_EN))
			(_port ADDRA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35704
			(_port ADDRA0 (posedge))
			(_port CLKA (posedge) (_code  60 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35705
			(_port ADDRA0 (negedge))
			(_port CLKA (posedge) (_code  61 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35706
			(_port CLKA (posedge) (_code  62 BLKA_EN))
			(_port ADDRA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35707
			(_port CLKA (posedge) (_code  63 BLKA_EN))
			(_port ADDRA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35709
			(_port DINA8 (posedge))
			(_port CLKA (posedge) (_code  64 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35710
			(_port DINA8 (negedge))
			(_port CLKA (posedge) (_code  65 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35711
			(_port CLKA (posedge) (_code  66 BLKA_WEN))
			(_port DINA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35712
			(_port CLKA (posedge) (_code  67 BLKA_WEN))
			(_port DINA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35713
			(_port DINA7 (posedge))
			(_port CLKA (posedge) (_code  68 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35714
			(_port DINA7 (negedge))
			(_port CLKA (posedge) (_code  69 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35715
			(_port CLKA (posedge) (_code  70 BLKA_WEN))
			(_port DINA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35716
			(_port CLKA (posedge) (_code  71 BLKA_WEN))
			(_port DINA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35717
			(_port DINA6 (posedge))
			(_port CLKA (posedge) (_code  72 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35718
			(_port DINA6 (negedge))
			(_port CLKA (posedge) (_code  73 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35719
			(_port CLKA (posedge) (_code  74 BLKA_WEN))
			(_port DINA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35720
			(_port CLKA (posedge) (_code  75 BLKA_WEN))
			(_port DINA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35721
			(_port DINA5 (posedge))
			(_port CLKA (posedge) (_code  76 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35722
			(_port DINA5 (negedge))
			(_port CLKA (posedge) (_code  77 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35723
			(_port CLKA (posedge) (_code  78 BLKA_WEN))
			(_port DINA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35724
			(_port CLKA (posedge) (_code  79 BLKA_WEN))
			(_port DINA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35725
			(_port DINA4 (posedge))
			(_port CLKA (posedge) (_code  80 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35726
			(_port DINA4 (negedge))
			(_port CLKA (posedge) (_code  81 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35727
			(_port CLKA (posedge) (_code  82 BLKA_WEN))
			(_port DINA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35728
			(_port CLKA (posedge) (_code  83 BLKA_WEN))
			(_port DINA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35729
			(_port DINA3 (posedge))
			(_port CLKA (posedge) (_code  84 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35730
			(_port DINA3 (negedge))
			(_port CLKA (posedge) (_code  85 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35731
			(_port CLKA (posedge) (_code  86 BLKA_WEN))
			(_port DINA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35732
			(_port CLKA (posedge) (_code  87 BLKA_WEN))
			(_port DINA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35733
			(_port DINA2 (posedge))
			(_port CLKA (posedge) (_code  88 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35734
			(_port DINA2 (negedge))
			(_port CLKA (posedge) (_code  89 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35735
			(_port CLKA (posedge) (_code  90 BLKA_WEN))
			(_port DINA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35736
			(_port CLKA (posedge) (_code  91 BLKA_WEN))
			(_port DINA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35737
			(_port DINA1 (posedge))
			(_port CLKA (posedge) (_code  92 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35738
			(_port DINA1 (negedge))
			(_port CLKA (posedge) (_code  93 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35739
			(_port CLKA (posedge) (_code  94 BLKA_WEN))
			(_port DINA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35740
			(_port CLKA (posedge) (_code  95 BLKA_WEN))
			(_port DINA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35741
			(_port DINA0 (posedge))
			(_port CLKA (posedge) (_code  96 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35742
			(_port DINA0 (negedge))
			(_port CLKA (posedge) (_code  97 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35743
			(_port CLKA (posedge) (_code  98 BLKA_WEN))
			(_port DINA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35744
			(_port CLKA (posedge) (_code  99 BLKA_WEN))
			(_port DINA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35747
			(_port WENA (posedge))
			(_port CLKA (posedge) (_code  100 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35748
			(_port WENA (negedge))
			(_port CLKA (posedge) (_code  101 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35749
			(_port CLKA (posedge) (_code  102 RESET))
			(_port WENA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35750
			(_port CLKA (posedge) (_code  103 RESET))
			(_port WENA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35752
			(_port BLKA (posedge))
			(_port CLKA (posedge) (_code  104 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35753
			(_port BLKA (negedge))
			(_port CLKA (posedge) (_code  105 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35754
			(_port CLKA (posedge) (_code  106 RESET))
			(_port BLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35755
			(_port CLKA (posedge) (_code  107 RESET))
			(_port BLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35757
			(_port RESET (posedge))
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35758
			(_port CLKA (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35760
			(_port RESET (posedge))
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35761
			(_port CLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35763
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35766
			(_port ADDRB11 (posedge))
			(_port CLKB (posedge) (_code  108 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35767
			(_port ADDRB11 (negedge))
			(_port CLKB (posedge) (_code  109 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35768
			(_port CLKB (posedge) (_code  110 BLKB_EN))
			(_port ADDRB11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35769
			(_port CLKB (posedge) (_code  111 BLKB_EN))
			(_port ADDRB11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35770
			(_port ADDRB10 (posedge))
			(_port CLKB (posedge) (_code  112 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35771
			(_port ADDRB10 (negedge))
			(_port CLKB (posedge) (_code  113 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35772
			(_port CLKB (posedge) (_code  114 BLKB_EN))
			(_port ADDRB10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35773
			(_port CLKB (posedge) (_code  115 BLKB_EN))
			(_port ADDRB10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35774
			(_port ADDRB9 (posedge))
			(_port CLKB (posedge) (_code  116 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35775
			(_port ADDRB9 (negedge))
			(_port CLKB (posedge) (_code  117 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35776
			(_port CLKB (posedge) (_code  118 BLKB_EN))
			(_port ADDRB9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35777
			(_port CLKB (posedge) (_code  119 BLKB_EN))
			(_port ADDRB9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35778
			(_port ADDRB8 (posedge))
			(_port CLKB (posedge) (_code  120 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35779
			(_port ADDRB8 (negedge))
			(_port CLKB (posedge) (_code  121 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35780
			(_port CLKB (posedge) (_code  122 BLKB_EN))
			(_port ADDRB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35781
			(_port CLKB (posedge) (_code  123 BLKB_EN))
			(_port ADDRB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35782
			(_port ADDRB7 (posedge))
			(_port CLKB (posedge) (_code  124 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35783
			(_port ADDRB7 (negedge))
			(_port CLKB (posedge) (_code  125 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35784
			(_port CLKB (posedge) (_code  126 BLKB_EN))
			(_port ADDRB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35785
			(_port CLKB (posedge) (_code  127 BLKB_EN))
			(_port ADDRB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35786
			(_port ADDRB6 (posedge))
			(_port CLKB (posedge) (_code  128 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35787
			(_port ADDRB6 (negedge))
			(_port CLKB (posedge) (_code  129 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35788
			(_port CLKB (posedge) (_code  130 BLKB_EN))
			(_port ADDRB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35789
			(_port CLKB (posedge) (_code  131 BLKB_EN))
			(_port ADDRB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35790
			(_port ADDRB5 (posedge))
			(_port CLKB (posedge) (_code  132 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35791
			(_port ADDRB5 (negedge))
			(_port CLKB (posedge) (_code  133 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35792
			(_port CLKB (posedge) (_code  134 BLKB_EN))
			(_port ADDRB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35793
			(_port CLKB (posedge) (_code  135 BLKB_EN))
			(_port ADDRB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35794
			(_port ADDRB4 (posedge))
			(_port CLKB (posedge) (_code  136 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35795
			(_port ADDRB4 (negedge))
			(_port CLKB (posedge) (_code  137 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35796
			(_port CLKB (posedge) (_code  138 BLKB_EN))
			(_port ADDRB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35797
			(_port CLKB (posedge) (_code  139 BLKB_EN))
			(_port ADDRB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35798
			(_port ADDRB3 (posedge))
			(_port CLKB (posedge) (_code  140 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35799
			(_port ADDRB3 (negedge))
			(_port CLKB (posedge) (_code  141 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35800
			(_port CLKB (posedge) (_code  142 BLKB_EN))
			(_port ADDRB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35801
			(_port CLKB (posedge) (_code  143 BLKB_EN))
			(_port ADDRB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35802
			(_port ADDRB2 (posedge))
			(_port CLKB (posedge) (_code  144 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35803
			(_port ADDRB2 (negedge))
			(_port CLKB (posedge) (_code  145 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35804
			(_port CLKB (posedge) (_code  146 BLKB_EN))
			(_port ADDRB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35805
			(_port CLKB (posedge) (_code  147 BLKB_EN))
			(_port ADDRB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35806
			(_port ADDRB1 (posedge))
			(_port CLKB (posedge) (_code  148 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35807
			(_port ADDRB1 (negedge))
			(_port CLKB (posedge) (_code  149 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35808
			(_port CLKB (posedge) (_code  150 BLKB_EN))
			(_port ADDRB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35809
			(_port CLKB (posedge) (_code  151 BLKB_EN))
			(_port ADDRB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35810
			(_port ADDRB0 (posedge))
			(_port CLKB (posedge) (_code  152 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35811
			(_port ADDRB0 (negedge))
			(_port CLKB (posedge) (_code  153 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35812
			(_port CLKB (posedge) (_code  154 BLKB_EN))
			(_port ADDRB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35813
			(_port CLKB (posedge) (_code  155 BLKB_EN))
			(_port ADDRB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35815
			(_port DINB8 (posedge))
			(_port CLKB (posedge) (_code  156 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35816
			(_port DINB8 (negedge))
			(_port CLKB (posedge) (_code  157 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35817
			(_port CLKB (posedge) (_code  158 BLKB_WEN))
			(_port DINB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35818
			(_port CLKB (posedge) (_code  159 BLKB_WEN))
			(_port DINB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35819
			(_port DINB7 (posedge))
			(_port CLKB (posedge) (_code  160 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35820
			(_port DINB7 (negedge))
			(_port CLKB (posedge) (_code  161 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35821
			(_port CLKB (posedge) (_code  162 BLKB_WEN))
			(_port DINB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35822
			(_port CLKB (posedge) (_code  163 BLKB_WEN))
			(_port DINB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35823
			(_port DINB6 (posedge))
			(_port CLKB (posedge) (_code  164 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35824
			(_port DINB6 (negedge))
			(_port CLKB (posedge) (_code  165 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35825
			(_port CLKB (posedge) (_code  166 BLKB_WEN))
			(_port DINB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35826
			(_port CLKB (posedge) (_code  167 BLKB_WEN))
			(_port DINB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35827
			(_port DINB5 (posedge))
			(_port CLKB (posedge) (_code  168 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35828
			(_port DINB5 (negedge))
			(_port CLKB (posedge) (_code  169 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35829
			(_port CLKB (posedge) (_code  170 BLKB_WEN))
			(_port DINB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35830
			(_port CLKB (posedge) (_code  171 BLKB_WEN))
			(_port DINB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35831
			(_port DINB4 (posedge))
			(_port CLKB (posedge) (_code  172 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35832
			(_port DINB4 (negedge))
			(_port CLKB (posedge) (_code  173 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35833
			(_port CLKB (posedge) (_code  174 BLKB_WEN))
			(_port DINB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35834
			(_port CLKB (posedge) (_code  175 BLKB_WEN))
			(_port DINB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35835
			(_port DINB3 (posedge))
			(_port CLKB (posedge) (_code  176 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35836
			(_port DINB3 (negedge))
			(_port CLKB (posedge) (_code  177 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35837
			(_port CLKB (posedge) (_code  178 BLKB_WEN))
			(_port DINB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35838
			(_port CLKB (posedge) (_code  179 BLKB_WEN))
			(_port DINB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35839
			(_port DINB2 (posedge))
			(_port CLKB (posedge) (_code  180 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35840
			(_port DINB2 (negedge))
			(_port CLKB (posedge) (_code  181 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35841
			(_port CLKB (posedge) (_code  182 BLKB_WEN))
			(_port DINB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35842
			(_port CLKB (posedge) (_code  183 BLKB_WEN))
			(_port DINB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35843
			(_port DINB1 (posedge))
			(_port CLKB (posedge) (_code  184 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35844
			(_port DINB1 (negedge))
			(_port CLKB (posedge) (_code  185 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35845
			(_port CLKB (posedge) (_code  186 BLKB_WEN))
			(_port DINB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35846
			(_port CLKB (posedge) (_code  187 BLKB_WEN))
			(_port DINB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35847
			(_port DINB0 (posedge))
			(_port CLKB (posedge) (_code  188 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35848
			(_port DINB0 (negedge))
			(_port CLKB (posedge) (_code  189 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35849
			(_port CLKB (posedge) (_code  190 BLKB_WEN))
			(_port DINB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35850
			(_port CLKB (posedge) (_code  191 BLKB_WEN))
			(_port DINB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35853
			(_port WENB (posedge))
			(_port CLKB (posedge) (_code  192 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35854
			(_port WENB (negedge))
			(_port CLKB (posedge) (_code  193 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35855
			(_port CLKB (posedge) (_code  194 RESET))
			(_port WENB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35856
			(_port CLKB (posedge) (_code  195 RESET))
			(_port WENB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35858
			(_port BLKB (posedge))
			(_port CLKB (posedge) (_code  196 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35859
			(_port BLKB (negedge))
			(_port CLKB (posedge) (_code  197 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35860
			(_port CLKB (posedge) (_code  198 RESET))
			(_port BLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35861
			(_port CLKB (posedge) (_code  199 RESET))
			(_port BLKB (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 24135 1268928372688 RAM512X18
(_unit RAM512X18
	(_specify
		(_specparam LibName string \igloo\)
		(_modpath parallel positive 0 36428
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 36429
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 36430
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 36431
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 36432
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 36433
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 36434
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 36435
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 36436
			(_port RCLK in posedge)
			(_port RD8 out posedge)
			(_datain RD8 in posedge)
		)
		(_modpath parallel positive 0 36437
			(_port RCLK in posedge)
			(_port RD9 out posedge)
			(_datain RD9 in posedge)
		)
		(_modpath parallel positive 0 36438
			(_port RCLK in posedge)
			(_port RD10 out posedge)
			(_datain RD10 in posedge)
		)
		(_modpath parallel positive 0 36439
			(_port RCLK in posedge)
			(_port RD11 out posedge)
			(_datain RD11 in posedge)
		)
		(_modpath parallel positive 0 36440
			(_port RCLK in posedge)
			(_port RD12 out posedge)
			(_datain RD12 in posedge)
		)
		(_modpath parallel positive 0 36441
			(_port RCLK in posedge)
			(_port RD13 out posedge)
			(_datain RD13 in posedge)
		)
		(_modpath parallel positive 0 36442
			(_port RCLK in posedge)
			(_port RD14 out posedge)
			(_datain RD14 in posedge)
		)
		(_modpath parallel positive 0 36443
			(_port RCLK in posedge)
			(_port RD15 out posedge)
			(_datain RD15 in posedge)
		)
		(_modpath parallel positive 0 36444
			(_port RCLK in posedge)
			(_port RD16 out posedge)
			(_datain RD16 in posedge)
		)
		(_modpath parallel positive 0 36445
			(_port RCLK in posedge)
			(_port RD17 out posedge)
			(_datain RD17 in posedge)
		)
		(_modpath parallel positive 0 36447
			(_port RESET in negedge)
			(_port RD0 out negedge)
		)
		(_modpath parallel positive 0 36448
			(_port RESET in negedge)
			(_port RD1 out negedge)
		)
		(_modpath parallel positive 0 36449
			(_port RESET in negedge)
			(_port RD2 out negedge)
		)
		(_modpath parallel positive 0 36450
			(_port RESET in negedge)
			(_port RD3 out negedge)
		)
		(_modpath parallel positive 0 36451
			(_port RESET in negedge)
			(_port RD4 out negedge)
		)
		(_modpath parallel positive 0 36452
			(_port RESET in negedge)
			(_port RD5 out negedge)
		)
		(_modpath parallel positive 0 36453
			(_port RESET in negedge)
			(_port RD6 out negedge)
		)
		(_modpath parallel positive 0 36454
			(_port RESET in negedge)
			(_port RD7 out negedge)
		)
		(_modpath parallel positive 0 36455
			(_port RESET in negedge)
			(_port RD8 out negedge)
		)
		(_modpath parallel positive 0 36456
			(_port RESET in negedge)
			(_port RD9 out negedge)
		)
		(_modpath parallel positive 0 36457
			(_port RESET in negedge)
			(_port RD10 out negedge)
		)
		(_modpath parallel positive 0 36458
			(_port RESET in negedge)
			(_port RD11 out negedge)
		)
		(_modpath parallel positive 0 36459
			(_port RESET in negedge)
			(_port RD12 out negedge)
		)
		(_modpath parallel positive 0 36460
			(_port RESET in negedge)
			(_port RD13 out negedge)
		)
		(_modpath parallel positive 0 36461
			(_port RESET in negedge)
			(_port RD14 out negedge)
		)
		(_modpath parallel positive 0 36462
			(_port RESET in negedge)
			(_port RD15 out negedge)
		)
		(_modpath parallel positive 0 36463
			(_port RESET in negedge)
			(_port RD16 out negedge)
		)
		(_modpath parallel positive 0 36464
			(_port RESET in negedge)
			(_port RD17 out negedge)
		)
		(_tchk setup 0 36467
			(_port RADDR8 (posedge))
			(_port RCLK (posedge) (_code  12 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36468
			(_port RADDR8 (negedge))
			(_port RCLK (posedge) (_code  13 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36469
			(_port RCLK (posedge) (_code  14 RENABLE))
			(_port RADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36470
			(_port RCLK (posedge) (_code  15 RENABLE))
			(_port RADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36471
			(_port RADDR7 (posedge))
			(_port RCLK (posedge) (_code  16 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36472
			(_port RADDR7 (negedge))
			(_port RCLK (posedge) (_code  17 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36473
			(_port RCLK (posedge) (_code  18 RENABLE))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36474
			(_port RCLK (posedge) (_code  19 RENABLE))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36475
			(_port RADDR6 (posedge))
			(_port RCLK (posedge) (_code  20 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36476
			(_port RADDR6 (negedge))
			(_port RCLK (posedge) (_code  21 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36477
			(_port RCLK (posedge) (_code  22 RENABLE))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36478
			(_port RCLK (posedge) (_code  23 RENABLE))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36479
			(_port RADDR5 (posedge))
			(_port RCLK (posedge) (_code  24 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36480
			(_port RADDR5 (negedge))
			(_port RCLK (posedge) (_code  25 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36481
			(_port RCLK (posedge) (_code  26 RENABLE))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36482
			(_port RCLK (posedge) (_code  27 RENABLE))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36483
			(_port RADDR4 (posedge))
			(_port RCLK (posedge) (_code  28 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36484
			(_port RADDR4 (negedge))
			(_port RCLK (posedge) (_code  29 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36485
			(_port RCLK (posedge) (_code  30 RENABLE))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36486
			(_port RCLK (posedge) (_code  31 RENABLE))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36487
			(_port RADDR3 (posedge))
			(_port RCLK (posedge) (_code  32 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36488
			(_port RADDR3 (negedge))
			(_port RCLK (posedge) (_code  33 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36489
			(_port RCLK (posedge) (_code  34 RENABLE))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36490
			(_port RCLK (posedge) (_code  35 RENABLE))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36491
			(_port RADDR2 (posedge))
			(_port RCLK (posedge) (_code  36 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36492
			(_port RADDR2 (negedge))
			(_port RCLK (posedge) (_code  37 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36493
			(_port RCLK (posedge) (_code  38 RENABLE))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36494
			(_port RCLK (posedge) (_code  39 RENABLE))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36495
			(_port RADDR1 (posedge))
			(_port RCLK (posedge) (_code  40 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36496
			(_port RADDR1 (negedge))
			(_port RCLK (posedge) (_code  41 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36497
			(_port RCLK (posedge) (_code  42 RENABLE))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36498
			(_port RCLK (posedge) (_code  43 RENABLE))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36499
			(_port RADDR0 (posedge))
			(_port RCLK (posedge) (_code  44 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36500
			(_port RADDR0 (negedge))
			(_port RCLK (posedge) (_code  45 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36501
			(_port RCLK (posedge) (_code  46 RENABLE))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36502
			(_port RCLK (posedge) (_code  47 RENABLE))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36504
			(_port REN (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36505
			(_port REN (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36506
			(_port RCLK (posedge))
			(_port REN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36507
			(_port RCLK (posedge))
			(_port REN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36510
			(_port WADDR8 (posedge))
			(_port WCLK (posedge) (_code  48 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36511
			(_port WADDR8 (negedge))
			(_port WCLK (posedge) (_code  49 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36512
			(_port WCLK (posedge) (_code  50 WENABLE))
			(_port WADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36513
			(_port WCLK (posedge) (_code  51 WENABLE))
			(_port WADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36514
			(_port WADDR7 (posedge))
			(_port WCLK (posedge) (_code  52 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36515
			(_port WADDR7 (negedge))
			(_port WCLK (posedge) (_code  53 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36516
			(_port WCLK (posedge) (_code  54 WENABLE))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36517
			(_port WCLK (posedge) (_code  55 WENABLE))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36518
			(_port WADDR6 (posedge))
			(_port WCLK (posedge) (_code  56 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36519
			(_port WADDR6 (negedge))
			(_port WCLK (posedge) (_code  57 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36520
			(_port WCLK (posedge) (_code  58 WENABLE))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36521
			(_port WCLK (posedge) (_code  59 WENABLE))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36522
			(_port WADDR5 (posedge))
			(_port WCLK (posedge) (_code  60 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36523
			(_port WADDR5 (negedge))
			(_port WCLK (posedge) (_code  61 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36524
			(_port WCLK (posedge) (_code  62 WENABLE))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36525
			(_port WCLK (posedge) (_code  63 WENABLE))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36526
			(_port WADDR4 (posedge))
			(_port WCLK (posedge) (_code  64 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36527
			(_port WADDR4 (negedge))
			(_port WCLK (posedge) (_code  65 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36528
			(_port WCLK (posedge) (_code  66 WENABLE))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36529
			(_port WCLK (posedge) (_code  67 WENABLE))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36530
			(_port WADDR3 (posedge))
			(_port WCLK (posedge) (_code  68 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36531
			(_port WADDR3 (negedge))
			(_port WCLK (posedge) (_code  69 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36532
			(_port WCLK (posedge) (_code  70 WENABLE))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36533
			(_port WCLK (posedge) (_code  71 WENABLE))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36534
			(_port WADDR2 (posedge))
			(_port WCLK (posedge) (_code  72 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36535
			(_port WADDR2 (negedge))
			(_port WCLK (posedge) (_code  73 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36536
			(_port WCLK (posedge) (_code  74 WENABLE))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36537
			(_port WCLK (posedge) (_code  75 WENABLE))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36538
			(_port WADDR1 (posedge))
			(_port WCLK (posedge) (_code  76 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36539
			(_port WADDR1 (negedge))
			(_port WCLK (posedge) (_code  77 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36540
			(_port WCLK (posedge) (_code  78 WENABLE))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36541
			(_port WCLK (posedge) (_code  79 WENABLE))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36542
			(_port WADDR0 (posedge))
			(_port WCLK (posedge) (_code  80 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36543
			(_port WADDR0 (negedge))
			(_port WCLK (posedge) (_code  81 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36544
			(_port WCLK (posedge) (_code  82 WENABLE))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36545
			(_port WCLK (posedge) (_code  83 WENABLE))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36547
			(_port WD17 (posedge))
			(_port WCLK (posedge) (_code  84 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36548
			(_port WD17 (negedge))
			(_port WCLK (posedge) (_code  85 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36549
			(_port WCLK (posedge) (_code  86 WENABLE))
			(_port WD17 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36550
			(_port WCLK (posedge) (_code  87 WENABLE))
			(_port WD17 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36551
			(_port WD16 (posedge))
			(_port WCLK (posedge) (_code  88 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36552
			(_port WD16 (negedge))
			(_port WCLK (posedge) (_code  89 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36553
			(_port WCLK (posedge) (_code  90 WENABLE))
			(_port WD16 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36554
			(_port WCLK (posedge) (_code  91 WENABLE))
			(_port WD16 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36555
			(_port WD15 (posedge))
			(_port WCLK (posedge) (_code  92 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36556
			(_port WD15 (negedge))
			(_port WCLK (posedge) (_code  93 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36557
			(_port WCLK (posedge) (_code  94 WENABLE))
			(_port WD15 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36558
			(_port WCLK (posedge) (_code  95 WENABLE))
			(_port WD15 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36559
			(_port WD14 (posedge))
			(_port WCLK (posedge) (_code  96 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36560
			(_port WD14 (negedge))
			(_port WCLK (posedge) (_code  97 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36561
			(_port WCLK (posedge) (_code  98 WENABLE))
			(_port WD14 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36562
			(_port WCLK (posedge) (_code  99 WENABLE))
			(_port WD14 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36563
			(_port WD13 (posedge))
			(_port WCLK (posedge) (_code  100 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36564
			(_port WD13 (negedge))
			(_port WCLK (posedge) (_code  101 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36565
			(_port WCLK (posedge) (_code  102 WENABLE))
			(_port WD13 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36566
			(_port WCLK (posedge) (_code  103 WENABLE))
			(_port WD13 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36567
			(_port WD12 (posedge))
			(_port WCLK (posedge) (_code  104 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36568
			(_port WD12 (negedge))
			(_port WCLK (posedge) (_code  105 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36569
			(_port WCLK (posedge) (_code  106 WENABLE))
			(_port WD12 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36570
			(_port WCLK (posedge) (_code  107 WENABLE))
			(_port WD12 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36571
			(_port WD11 (posedge))
			(_port WCLK (posedge) (_code  108 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36572
			(_port WD11 (negedge))
			(_port WCLK (posedge) (_code  109 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36573
			(_port WCLK (posedge) (_code  110 WENABLE))
			(_port WD11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36574
			(_port WCLK (posedge) (_code  111 WENABLE))
			(_port WD11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36575
			(_port WD10 (posedge))
			(_port WCLK (posedge) (_code  112 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36576
			(_port WD10 (negedge))
			(_port WCLK (posedge) (_code  113 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36577
			(_port WCLK (posedge) (_code  114 WENABLE))
			(_port WD10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36578
			(_port WCLK (posedge) (_code  115 WENABLE))
			(_port WD10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36579
			(_port WD9 (posedge))
			(_port WCLK (posedge) (_code  116 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36580
			(_port WD9 (negedge))
			(_port WCLK (posedge) (_code  117 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36581
			(_port WCLK (posedge) (_code  118 WENABLE))
			(_port WD9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36582
			(_port WCLK (posedge) (_code  119 WENABLE))
			(_port WD9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36584
			(_port WD8 (posedge))
			(_port WCLK (posedge) (_code  120 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36585
			(_port WD8 (negedge))
			(_port WCLK (posedge) (_code  121 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36586
			(_port WCLK (posedge) (_code  122 WENABLE))
			(_port WD8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36587
			(_port WCLK (posedge) (_code  123 WENABLE))
			(_port WD8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36588
			(_port WD7 (posedge))
			(_port WCLK (posedge) (_code  124 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36589
			(_port WD7 (negedge))
			(_port WCLK (posedge) (_code  125 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36590
			(_port WCLK (posedge) (_code  126 WENABLE))
			(_port WD7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36591
			(_port WCLK (posedge) (_code  127 WENABLE))
			(_port WD7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36592
			(_port WD6 (posedge))
			(_port WCLK (posedge) (_code  128 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36593
			(_port WD6 (negedge))
			(_port WCLK (posedge) (_code  129 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36594
			(_port WCLK (posedge) (_code  130 WENABLE))
			(_port WD6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36595
			(_port WCLK (posedge) (_code  131 WENABLE))
			(_port WD6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36596
			(_port WD5 (posedge))
			(_port WCLK (posedge) (_code  132 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36597
			(_port WD5 (negedge))
			(_port WCLK (posedge) (_code  133 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36598
			(_port WCLK (posedge) (_code  134 WENABLE))
			(_port WD5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36599
			(_port WCLK (posedge) (_code  135 WENABLE))
			(_port WD5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36600
			(_port WD4 (posedge))
			(_port WCLK (posedge) (_code  136 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36601
			(_port WD4 (negedge))
			(_port WCLK (posedge) (_code  137 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36602
			(_port WCLK (posedge) (_code  138 WENABLE))
			(_port WD4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36603
			(_port WCLK (posedge) (_code  139 WENABLE))
			(_port WD4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36604
			(_port WD3 (posedge))
			(_port WCLK (posedge) (_code  140 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36605
			(_port WD3 (negedge))
			(_port WCLK (posedge) (_code  141 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36606
			(_port WCLK (posedge) (_code  142 WENABLE))
			(_port WD3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36607
			(_port WCLK (posedge) (_code  143 WENABLE))
			(_port WD3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36608
			(_port WD2 (posedge))
			(_port WCLK (posedge) (_code  144 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36609
			(_port WD2 (negedge))
			(_port WCLK (posedge) (_code  145 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36610
			(_port WCLK (posedge) (_code  146 WENABLE))
			(_port WD2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36611
			(_port WCLK (posedge) (_code  147 WENABLE))
			(_port WD2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36612
			(_port WD1 (posedge))
			(_port WCLK (posedge) (_code  148 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36613
			(_port WD1 (negedge))
			(_port WCLK (posedge) (_code  149 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36614
			(_port WCLK (posedge) (_code  150 WENABLE))
			(_port WD1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36615
			(_port WCLK (posedge) (_code  151 WENABLE))
			(_port WD1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36616
			(_port WD0 (posedge))
			(_port WCLK (posedge) (_code  152 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36617
			(_port WD0 (negedge))
			(_port WCLK (posedge) (_code  153 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36618
			(_port WCLK (posedge) (_code  154 WENABLE))
			(_port WD0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36619
			(_port WCLK (posedge) (_code  155 WENABLE))
			(_port WD0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36621
			(_port WEN (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36622
			(_port WEN (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36623
			(_port WCLK (posedge))
			(_port WEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36624
			(_port WCLK (posedge))
			(_port WEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36626
			(_port RESET (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36627
			(_port RCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36629
			(_port RESET (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36630
			(_port WCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36632
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36633
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36634
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36635
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36636
			(_port WCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 20962 1268928372716 FIFO4K18
(_unit FIFO4K18
	(_specify
		(_specparam LibName string \igloo\)
		(_modpath parallel positive 0 37523
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 37524
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 37525
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 37526
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 37527
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 37528
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 37529
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 37530
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 37531
			(_port RCLK in posedge)
			(_port RD8 out posedge)
			(_datain RD8 in posedge)
		)
		(_modpath parallel positive 0 37532
			(_port RCLK in posedge)
			(_port RD9 out posedge)
			(_datain RD9 in posedge)
		)
		(_modpath parallel positive 0 37533
			(_port RCLK in posedge)
			(_port RD10 out posedge)
			(_datain RD10 in posedge)
		)
		(_modpath parallel positive 0 37534
			(_port RCLK in posedge)
			(_port RD11 out posedge)
			(_datain RD11 in posedge)
		)
		(_modpath parallel positive 0 37535
			(_port RCLK in posedge)
			(_port RD12 out posedge)
			(_datain RD12 in posedge)
		)
		(_modpath parallel positive 0 37536
			(_port RCLK in posedge)
			(_port RD13 out posedge)
			(_datain RD13 in posedge)
		)
		(_modpath parallel positive 0 37537
			(_port RCLK in posedge)
			(_port RD14 out posedge)
			(_datain RD14 in posedge)
		)
		(_modpath parallel positive 0 37538
			(_port RCLK in posedge)
			(_port RD15 out posedge)
			(_datain RD15 in posedge)
		)
		(_modpath parallel positive 0 37539
			(_port RCLK in posedge)
			(_port RD16 out posedge)
			(_datain RD16 in posedge)
		)
		(_modpath parallel positive 0 37540
			(_port RCLK in posedge)
			(_port RD17 out posedge)
			(_datain RD17 in posedge)
		)
		(_modpath parallel positive 0 37542
			(_port RCLK in posedge)
			(_port EMPTY out posedge)
		)
		(_modpath parallel positive 0 37544
			(_code  19 AEMPTYP)
			(_port RCLK in posedge)
			(_port AEMPTY out posedge)
		)
		(_modpath parallel positive 0 37546
			(_code  20 NT*AFULLP)
			(_port RCLK in posedge)
			(_port AFULL out posedge)
		)
		(_modpath parallel positive 0 37549
			(_code  21 NT*AEMPTYP)
			(_port WCLK in posedge)
			(_port AEMPTY out posedge)
		)
		(_modpath parallel positive 0 37551
			(_code  22 AFULLP)
			(_port WCLK in posedge)
			(_port AFULL out posedge)
		)
		(_modpath parallel positive 0 37552
			(_port WCLK in posedge)
			(_port FULL out posedge)
		)
		(_modpath parallel positive 0 37554
			(_port RESET in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel positive 0 37555
			(_port RESET in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 37556
			(_port RESET in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 37557
			(_port RESET in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 37558
			(_port RESET in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 37559
			(_port RESET in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 37560
			(_port RESET in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 37561
			(_port RESET in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 37562
			(_port RESET in negedge)
			(_port RD8 out negedge)
			(_datain RD8 in negedge)
		)
		(_modpath parallel positive 0 37563
			(_port RESET in negedge)
			(_port RD9 out negedge)
			(_datain RD9 in negedge)
		)
		(_modpath parallel positive 0 37564
			(_port RESET in negedge)
			(_port RD10 out negedge)
			(_datain RD10 in negedge)
		)
		(_modpath parallel positive 0 37565
			(_port RESET in negedge)
			(_port RD11 out negedge)
			(_datain RD11 in negedge)
		)
		(_modpath parallel positive 0 37566
			(_port RESET in negedge)
			(_port RD12 out negedge)
			(_datain RD12 in negedge)
		)
		(_modpath parallel positive 0 37567
			(_port RESET in negedge)
			(_port RD13 out negedge)
			(_datain RD13 in negedge)
		)
		(_modpath parallel positive 0 37568
			(_port RESET in negedge)
			(_port RD14 out negedge)
			(_datain RD14 in negedge)
		)
		(_modpath parallel positive 0 37569
			(_port RESET in negedge)
			(_port RD15 out negedge)
			(_datain RD15 in negedge)
		)
		(_modpath parallel positive 0 37570
			(_port RESET in negedge)
			(_port RD16 out negedge)
			(_datain RD16 in negedge)
		)
		(_modpath parallel positive 0 37571
			(_port RESET in negedge)
			(_port RD17 out negedge)
			(_datain RD17 in negedge)
		)
		(_modpath parallel positive 0 37573
			(_port RESET in negedge)
			(_port EMPTY out negedge)
		)
		(_modpath parallel positive 0 37574
			(_port RESET in negedge)
			(_port AEMPTY out negedge)
		)
		(_modpath parallel positive 0 37575
			(_port RESET in negedge)
			(_port FULL out negedge)
		)
		(_modpath parallel positive 0 37576
			(_port RESET in negedge)
			(_port AFULL out negedge)
		)
		(_tchk setup 0 37578
			(_port WD17 (posedge))
			(_port WCLK (posedge) (_code  23 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37579
			(_port WD17 (negedge))
			(_port WCLK (posedge) (_code  24 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37580
			(_port WCLK (posedge) (_code  25 WENABLE))
			(_port WD17 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37581
			(_port WCLK (posedge) (_code  26 WENABLE))
			(_port WD17 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37582
			(_port WD16 (posedge))
			(_port WCLK (posedge) (_code  27 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37583
			(_port WD16 (negedge))
			(_port WCLK (posedge) (_code  28 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37584
			(_port WCLK (posedge) (_code  29 WENABLE))
			(_port WD16 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37585
			(_port WCLK (posedge) (_code  30 WENABLE))
			(_port WD16 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37586
			(_port WD15 (posedge))
			(_port WCLK (posedge) (_code  31 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37587
			(_port WD15 (negedge))
			(_port WCLK (posedge) (_code  32 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37588
			(_port WCLK (posedge) (_code  33 WENABLE))
			(_port WD15 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37589
			(_port WCLK (posedge) (_code  34 WENABLE))
			(_port WD15 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37590
			(_port WD14 (posedge))
			(_port WCLK (posedge) (_code  35 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37591
			(_port WD14 (negedge))
			(_port WCLK (posedge) (_code  36 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37592
			(_port WCLK (posedge) (_code  37 WENABLE))
			(_port WD14 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37593
			(_port WCLK (posedge) (_code  38 WENABLE))
			(_port WD14 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37594
			(_port WD13 (posedge))
			(_port WCLK (posedge) (_code  39 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37595
			(_port WD13 (negedge))
			(_port WCLK (posedge) (_code  40 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37596
			(_port WCLK (posedge) (_code  41 WENABLE))
			(_port WD13 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37597
			(_port WCLK (posedge) (_code  42 WENABLE))
			(_port WD13 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37598
			(_port WD12 (posedge))
			(_port WCLK (posedge) (_code  43 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37599
			(_port WD12 (negedge))
			(_port WCLK (posedge) (_code  44 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37600
			(_port WCLK (posedge) (_code  45 WENABLE))
			(_port WD12 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37601
			(_port WCLK (posedge) (_code  46 WENABLE))
			(_port WD12 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37602
			(_port WD11 (posedge))
			(_port WCLK (posedge) (_code  47 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37603
			(_port WD11 (negedge))
			(_port WCLK (posedge) (_code  48 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37604
			(_port WCLK (posedge) (_code  49 WENABLE))
			(_port WD11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37605
			(_port WCLK (posedge) (_code  50 WENABLE))
			(_port WD11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37606
			(_port WD10 (posedge))
			(_port WCLK (posedge) (_code  51 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37607
			(_port WD10 (negedge))
			(_port WCLK (posedge) (_code  52 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37608
			(_port WCLK (posedge) (_code  53 WENABLE))
			(_port WD10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37609
			(_port WCLK (posedge) (_code  54 WENABLE))
			(_port WD10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37610
			(_port WD9 (posedge))
			(_port WCLK (posedge) (_code  55 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37611
			(_port WD9 (negedge))
			(_port WCLK (posedge) (_code  56 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37612
			(_port WCLK (posedge) (_code  57 WENABLE))
			(_port WD9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37613
			(_port WCLK (posedge) (_code  58 WENABLE))
			(_port WD9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37615
			(_port WD8 (posedge))
			(_port WCLK (posedge) (_code  59 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37616
			(_port WD8 (negedge))
			(_port WCLK (posedge) (_code  60 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37617
			(_port WCLK (posedge) (_code  61 WENABLE))
			(_port WD8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37618
			(_port WCLK (posedge) (_code  62 WENABLE))
			(_port WD8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37619
			(_port WD7 (posedge))
			(_port WCLK (posedge) (_code  63 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37620
			(_port WD7 (negedge))
			(_port WCLK (posedge) (_code  64 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37621
			(_port WCLK (posedge) (_code  65 WENABLE))
			(_port WD7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37622
			(_port WCLK (posedge) (_code  66 WENABLE))
			(_port WD7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37623
			(_port WD6 (posedge))
			(_port WCLK (posedge) (_code  67 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37624
			(_port WD6 (negedge))
			(_port WCLK (posedge) (_code  68 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37625
			(_port WCLK (posedge) (_code  69 WENABLE))
			(_port WD6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37626
			(_port WCLK (posedge) (_code  70 WENABLE))
			(_port WD6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37627
			(_port WD5 (posedge))
			(_port WCLK (posedge) (_code  71 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37628
			(_port WD5 (negedge))
			(_port WCLK (posedge) (_code  72 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37629
			(_port WCLK (posedge) (_code  73 WENABLE))
			(_port WD5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37630
			(_port WCLK (posedge) (_code  74 WENABLE))
			(_port WD5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37631
			(_port WD4 (posedge))
			(_port WCLK (posedge) (_code  75 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37632
			(_port WD4 (negedge))
			(_port WCLK (posedge) (_code  76 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37633
			(_port WCLK (posedge) (_code  77 WENABLE))
			(_port WD4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37634
			(_port WCLK (posedge) (_code  78 WENABLE))
			(_port WD4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37635
			(_port WD3 (posedge))
			(_port WCLK (posedge) (_code  79 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37636
			(_port WD3 (negedge))
			(_port WCLK (posedge) (_code  80 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37637
			(_port WCLK (posedge) (_code  81 WENABLE))
			(_port WD3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37638
			(_port WCLK (posedge) (_code  82 WENABLE))
			(_port WD3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37639
			(_port WD2 (posedge))
			(_port WCLK (posedge) (_code  83 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37640
			(_port WD2 (negedge))
			(_port WCLK (posedge) (_code  84 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37641
			(_port WCLK (posedge) (_code  85 WENABLE))
			(_port WD2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37642
			(_port WCLK (posedge) (_code  86 WENABLE))
			(_port WD2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37643
			(_port WD1 (posedge))
			(_port WCLK (posedge) (_code  87 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37644
			(_port WD1 (negedge))
			(_port WCLK (posedge) (_code  88 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37645
			(_port WCLK (posedge) (_code  89 WENABLE))
			(_port WD1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37646
			(_port WCLK (posedge) (_code  90 WENABLE))
			(_port WD1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37647
			(_port WD0 (posedge))
			(_port WCLK (posedge) (_code  91 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37648
			(_port WD0 (negedge))
			(_port WCLK (posedge) (_code  92 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37649
			(_port WCLK (posedge) (_code  93 WENABLE))
			(_port WD0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37650
			(_port WCLK (posedge) (_code  94 WENABLE))
			(_port WD0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37652
			(_port WEN (posedge))
			(_port WCLK (posedge) (_code  95 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37653
			(_port WEN (negedge))
			(_port WCLK (posedge) (_code  96 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37654
			(_port WCLK (posedge) (_code  97 RESET))
			(_port WEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37655
			(_port WCLK (posedge) (_code  98 RESET))
			(_port WEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37656
			(_port WBLK (posedge))
			(_port WCLK (posedge) (_code  99 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37657
			(_port WBLK (negedge))
			(_port WCLK (posedge) (_code  100 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37658
			(_port WCLK (posedge) (_code  101 RESET))
			(_port WBLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37659
			(_port WCLK (posedge) (_code  102 RESET))
			(_port WBLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37661
			(_port FSTOP (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37662
			(_port FSTOP (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37663
			(_port WCLK (posedge))
			(_port FSTOP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37664
			(_port WCLK (posedge))
			(_port FSTOP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37666
			(_port WW2 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37667
			(_port WW2 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37668
			(_port WCLK (posedge))
			(_port WW2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37669
			(_port WCLK (posedge))
			(_port WW2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37670
			(_port WW1 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37671
			(_port WW1 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37672
			(_port WCLK (posedge))
			(_port WW1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37673
			(_port WCLK (posedge))
			(_port WW1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37674
			(_port WW0 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37675
			(_port WW0 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37676
			(_port WCLK (posedge))
			(_port WW0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37677
			(_port WCLK (posedge))
			(_port WW0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37679
			(_port REN (posedge))
			(_port RCLK (posedge) (_code  103 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37680
			(_port REN (negedge))
			(_port RCLK (posedge) (_code  104 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37681
			(_port RCLK (posedge) (_code  105 RESET))
			(_port REN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37682
			(_port RCLK (posedge) (_code  106 RESET))
			(_port REN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37683
			(_port RBLK (posedge))
			(_port RCLK (posedge) (_code  107 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37684
			(_port RBLK (negedge))
			(_port RCLK (posedge) (_code  108 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37685
			(_port RCLK (posedge) (_code  109 RESET))
			(_port RBLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37686
			(_port RCLK (posedge) (_code  110 RESET))
			(_port RBLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37688
			(_port ESTOP (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37689
			(_port ESTOP (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37690
			(_port RCLK (posedge))
			(_port ESTOP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37691
			(_port RCLK (posedge))
			(_port ESTOP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37693
			(_port RW2 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37694
			(_port RW2 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37695
			(_port RCLK (posedge))
			(_port RW2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37696
			(_port RCLK (posedge))
			(_port RW2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37697
			(_port RW1 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37698
			(_port RW1 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37699
			(_port RCLK (posedge))
			(_port RW1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37700
			(_port RCLK (posedge))
			(_port RW1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37701
			(_port RW0 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37702
			(_port RW0 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37703
			(_port RCLK (posedge))
			(_port RW0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37704
			(_port RCLK (posedge))
			(_port RW0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37706
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37707
			(_port WCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37708
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37709
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 37711
			(_port RESET (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 37712
			(_port RESET (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37713
			(_port WCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37714
			(_port RCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37716
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 4147 1268928372733 UFROM
(_unit UFROM
	(_specify
		(_specparam PATHPULSE$CLK$DO7 real 0.1)
		(_specparam PATHPULSE$CLK$DO6 real 0.1)
		(_specparam PATHPULSE$CLK$DO5 real 0.1)
		(_specparam PATHPULSE$CLK$DO4 real 0.1)
		(_specparam PATHPULSE$CLK$DO3 real 0.1)
		(_specparam PATHPULSE$CLK$DO2 real 0.1)
		(_specparam PATHPULSE$CLK$DO1 real 0.1)
		(_specparam PATHPULSE$CLK$DO0 real 0.1)
		(_tchk setup 0 37860
			(_port ADDR6 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37861
			(_port ADDR6 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37862
			(_port CLK (posedge))
			(_port ADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37863
			(_port CLK (posedge))
			(_port ADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37865
			(_port ADDR5 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37866
			(_port ADDR5 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37867
			(_port CLK (posedge))
			(_port ADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37868
			(_port CLK (posedge))
			(_port ADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37870
			(_port ADDR4 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37871
			(_port ADDR4 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37872
			(_port CLK (posedge))
			(_port ADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37873
			(_port CLK (posedge))
			(_port ADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37875
			(_port ADDR3 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37876
			(_port ADDR3 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37877
			(_port CLK (posedge))
			(_port ADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37878
			(_port CLK (posedge))
			(_port ADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37880
			(_port ADDR2 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37881
			(_port ADDR2 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37882
			(_port CLK (posedge))
			(_port ADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37883
			(_port CLK (posedge))
			(_port ADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37885
			(_port ADDR1 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37886
			(_port ADDR1 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37887
			(_port CLK (posedge))
			(_port ADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37888
			(_port CLK (posedge))
			(_port ADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37890
			(_port ADDR0 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37891
			(_port ADDR0 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37892
			(_port CLK (posedge))
			(_port ADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37893
			(_port CLK (posedge))
			(_port ADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37897
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37898
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 37902
			(_port CLK in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 37903
			(_port CLK in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 37904
			(_port CLK in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 37905
			(_port CLK in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 37906
			(_port CLK in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 37907
			(_port CLK in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 37908
			(_port CLK in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 37909
			(_port CLK in )
			(_port DO0 out )
		)
	)
)
V 000038 56 4148 1268928372749 UFROMH
(_unit UFROMH
	(_specify
		(_specparam PATHPULSE$CLK$DO7 real 0.1)
		(_specparam PATHPULSE$CLK$DO6 real 0.1)
		(_specparam PATHPULSE$CLK$DO5 real 0.1)
		(_specparam PATHPULSE$CLK$DO4 real 0.1)
		(_specparam PATHPULSE$CLK$DO3 real 0.1)
		(_specparam PATHPULSE$CLK$DO2 real 0.1)
		(_specparam PATHPULSE$CLK$DO1 real 0.1)
		(_specparam PATHPULSE$CLK$DO0 real 0.1)
		(_tchk setup 0 38063
			(_port ADDR6 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38064
			(_port ADDR6 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38065
			(_port CLK (posedge))
			(_port ADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38066
			(_port CLK (posedge))
			(_port ADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38068
			(_port ADDR5 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38069
			(_port ADDR5 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38070
			(_port CLK (posedge))
			(_port ADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38071
			(_port CLK (posedge))
			(_port ADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38073
			(_port ADDR4 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38074
			(_port ADDR4 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38075
			(_port CLK (posedge))
			(_port ADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38076
			(_port CLK (posedge))
			(_port ADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38078
			(_port ADDR3 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38079
			(_port ADDR3 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38080
			(_port CLK (posedge))
			(_port ADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38081
			(_port CLK (posedge))
			(_port ADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38083
			(_port ADDR2 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38084
			(_port ADDR2 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38085
			(_port CLK (posedge))
			(_port ADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38086
			(_port CLK (posedge))
			(_port ADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38088
			(_port ADDR1 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38089
			(_port ADDR1 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38090
			(_port CLK (posedge))
			(_port ADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38091
			(_port CLK (posedge))
			(_port ADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38093
			(_port ADDR0 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38094
			(_port ADDR0 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38095
			(_port CLK (posedge))
			(_port ADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38096
			(_port CLK (posedge))
			(_port ADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38100
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38101
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 38105
			(_port CLK in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 38106
			(_port CLK in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 38107
			(_port CLK in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 38108
			(_port CLK in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 38109
			(_port CLK in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 38110
			(_port CLK in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 38111
			(_port CLK in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 38112
			(_port CLK in )
			(_port DO0 out )
		)
	)
)
V 000039 56 217 1268928372779 CLKDLYIO
(_unit CLKDLYIO
	(_specify
		(_specparam tpdLH_CLK_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK_to_GL integer (100 100 100))
		(_modpath parallel unknown 0 38565
			(_port CLK in )
			(_port GL out )
		)
	)
)
V 000040 56 218 1268928372784 CLKDLYINT
(_unit CLKDLYINT
	(_specify
		(_specparam tpdLH_CLK_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK_to_GL integer (100 100 100))
		(_modpath parallel unknown 0 38637
			(_port CLK in )
			(_port GL out )
		)
	)
)
V 000035 56 1348 1268928372827 PLL
(_unit PLL
	(_specify
		(_modpath parallel unknown 0 40588
			(_port CLKA in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 40589
			(_port EXTFB in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 40590
			(_port POWERDOWN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 40592
			(_port CLKA in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 40593
			(_port EXTFB in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 40594
			(_port POWERDOWN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 40596
			(_port CLKA in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 40597
			(_port EXTFB in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 40598
			(_port POWERDOWN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 40600
			(_port CLKA in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 40601
			(_port EXTFB in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 40602
			(_port POWERDOWN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 40604
			(_port CLKA in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 40605
			(_port EXTFB in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 40606
			(_port POWERDOWN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 40608
			(_port CLKA in )
			(_port LOCK out )
		)
	)
)
V 000038 56 1351 1268928372841 PLL_V2
(_unit PLL_V2
	(_specify
		(_modpath parallel unknown 0 40860
			(_port CLKA in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 40861
			(_port EXTFB in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 40862
			(_port POWERDOWN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 40864
			(_port CLKA in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 40865
			(_port EXTFB in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 40866
			(_port POWERDOWN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 40868
			(_port CLKA in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 40869
			(_port EXTFB in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 40870
			(_port POWERDOWN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 40872
			(_port CLKA in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 40873
			(_port EXTFB in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 40874
			(_port POWERDOWN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 40876
			(_port CLKA in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 40877
			(_port EXTFB in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 40878
			(_port POWERDOWN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 40880
			(_port CLKA in )
			(_port LOCK out )
		)
	)
)
V 000038 56 2779 1268928372850 DYNCCC
(_unit DYNCCC
	(_specify
		(_specparam LibName string \igloo\)
		(_modpath parallel unknown 0 41407
			(_port CLKA in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 41408
			(_port EXTFB in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 41409
			(_port POWERDOWN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 41411
			(_port CLKA in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 41412
			(_port EXTFB in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 41413
			(_port POWERDOWN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 41415
			(_port CLKA in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 41416
			(_port EXTFB in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 41417
			(_port POWERDOWN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 41419
			(_port CLKA in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 41420
			(_port EXTFB in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 41421
			(_port POWERDOWN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 41423
			(_port CLKA in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 41424
			(_port EXTFB in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 41425
			(_port POWERDOWN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 41427
			(_port CLKA in )
			(_port LOCK out )
		)
		(_modpath parallel positive 0 41433
			(_port SCLK in posedge)
			(_port SDOUT out posedge)
			(_datain SDOUT in posedge)
		)
		(_tchk setup 0 41437
			(_port SDIN (posedge))
			(_port SCLK (posedge) (_code  4 SSHIFT))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41438
			(_port SDIN (negedge))
			(_port SCLK (posedge) (_code  5 SSHIFT))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41439
			(_port SCLK (posedge) (_code  6 SSHIFT))
			(_port SDIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41440
			(_port SCLK (posedge) (_code  7 SSHIFT))
			(_port SDIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41444
			(_port SSHIFT (posedge))
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41445
			(_port SSHIFT (negedge))
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41446
			(_port SCLK (posedge))
			(_port SSHIFT (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41447
			(_port SCLK (posedge))
			(_port SSHIFT (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41451
			(_port SUPDATE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41452
			(_port SUPDATE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41453
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41454
			(_port SCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 2782 1268928372858 DYNCCC_V2
(_unit DYNCCC_V2
	(_specify
		(_specparam LibName string \igloo\)
		(_modpath parallel unknown 0 41951
			(_port CLKA in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 41952
			(_port EXTFB in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 41953
			(_port POWERDOWN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 41955
			(_port CLKA in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 41956
			(_port EXTFB in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 41957
			(_port POWERDOWN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 41959
			(_port CLKA in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 41960
			(_port EXTFB in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 41961
			(_port POWERDOWN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 41963
			(_port CLKA in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 41964
			(_port EXTFB in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 41965
			(_port POWERDOWN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 41967
			(_port CLKA in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 41968
			(_port EXTFB in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 41969
			(_port POWERDOWN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 41971
			(_port CLKA in )
			(_port LOCK out )
		)
		(_modpath parallel positive 0 41977
			(_port SCLK in posedge)
			(_port SDOUT out posedge)
			(_datain SDOUT in posedge)
		)
		(_tchk setup 0 41981
			(_port SDIN (posedge))
			(_port SCLK (posedge) (_code  4 SSHIFT))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41982
			(_port SDIN (negedge))
			(_port SCLK (posedge) (_code  5 SSHIFT))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41983
			(_port SCLK (posedge) (_code  6 SSHIFT))
			(_port SDIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41984
			(_port SCLK (posedge) (_code  7 SSHIFT))
			(_port SDIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41988
			(_port SSHIFT (posedge))
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41989
			(_port SSHIFT (negedge))
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41990
			(_port SCLK (posedge))
			(_port SSHIFT (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41991
			(_port SCLK (posedge))
			(_port SSHIFT (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41995
			(_port SUPDATE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41996
			(_port SUPDATE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41997
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41998
			(_port SCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 5345 1268928372863 UJTAG
(_unit UJTAG
	(_specify
		(_specparam LibName string \igloo\)
		(_modpath parallel positive 0 42168
			(_port TCK in negedge)
			(_port UIREG0 out negedge)
			(_datain UIREG0 in negedge)
		)
		(_modpath parallel positive 0 42169
			(_port TCK in negedge)
			(_port UIREG1 out negedge)
			(_datain UIREG1 in negedge)
		)
		(_modpath parallel positive 0 42170
			(_port TCK in negedge)
			(_port UIREG2 out negedge)
			(_datain UIREG2 in negedge)
		)
		(_modpath parallel positive 0 42171
			(_port TCK in negedge)
			(_port UIREG3 out negedge)
			(_datain UIREG3 in negedge)
		)
		(_modpath parallel positive 0 42172
			(_port TCK in negedge)
			(_port UIREG4 out negedge)
			(_datain UIREG4 in negedge)
		)
		(_modpath parallel positive 0 42173
			(_port TCK in negedge)
			(_port UIREG5 out negedge)
			(_datain UIREG5 in negedge)
		)
		(_modpath parallel positive 0 42174
			(_port TCK in negedge)
			(_port UIREG6 out negedge)
			(_datain UIREG6 in negedge)
		)
		(_modpath parallel positive 0 42175
			(_port TCK in negedge)
			(_port UIREG7 out negedge)
			(_datain UIREG7 in negedge)
		)
		(_modpath parallel positive 0 42177
			(_port TCK in posedge)
			(_port UDRCK out posedge)
		)
		(_modpath parallel positive 0 42178
			(_port TCK in negedge)
			(_port UDRCK out negedge)
		)
		(_modpath parallel positive 0 42180
			(_port TDI in posedge)
			(_port UTDI out posedge)
		)
		(_modpath parallel positive 0 42181
			(_port TDI in negedge)
			(_port UTDI out negedge)
		)
		(_modpath parallel positive 0 42183
			(_port TCK in negedge)
			(_port URSTB out negedge)
			(_datain URSTB in negedge)
		)
		(_modpath parallel positive 0 42184
			(_port TCK in negedge)
			(_port UDRSH out negedge)
			(_datain UDRSH in negedge)
		)
		(_modpath parallel positive 0 42185
			(_port TCK in negedge)
			(_port UDRCAP out negedge)
			(_datain UDRCAP in negedge)
		)
		(_modpath parallel positive 0 42186
			(_port TCK in negedge)
			(_port UDRUPD out negedge)
			(_datain UDRUPD in negedge)
		)
		(_modpath parallel positive 0 42188
			(_port TCK in negedge)
			(_port TDO out negedge)
			(_datain TDO in negedge)
		)
		(_modpath parallel positive 0 42190
			(_port TRSTB in negedge)
			(_port UIREG0 out negedge)
		)
		(_modpath parallel positive 0 42191
			(_port TRSTB in negedge)
			(_port UIREG1 out negedge)
		)
		(_modpath parallel positive 0 42192
			(_port TRSTB in negedge)
			(_port UIREG2 out negedge)
		)
		(_modpath parallel positive 0 42193
			(_port TRSTB in negedge)
			(_port UIREG3 out negedge)
		)
		(_modpath parallel positive 0 42194
			(_port TRSTB in negedge)
			(_port UIREG4 out negedge)
		)
		(_modpath parallel positive 0 42195
			(_port TRSTB in negedge)
			(_port UIREG5 out negedge)
		)
		(_modpath parallel positive 0 42196
			(_port TRSTB in negedge)
			(_port UIREG6 out negedge)
		)
		(_modpath parallel positive 0 42197
			(_port TRSTB in negedge)
			(_port UIREG7 out negedge)
		)
		(_modpath parallel positive 0 42199
			(_port TRSTB in negedge)
			(_port URSTB out negedge)
		)
		(_modpath parallel positive 0 42200
			(_port TRSTB in negedge)
			(_port UDRSH out negedge)
		)
		(_modpath parallel positive 0 42201
			(_port TRSTB in negedge)
			(_port UDRCAP out negedge)
		)
		(_modpath parallel positive 0 42202
			(_port TRSTB in negedge)
			(_port UDRUPD out negedge)
		)
		(_modpath parallel positive 0 42204
			(_port TRSTB in negedge)
			(_port TDO out negedge)
		)
		(_tchk setup 0 42206
			(_port TDI (posedge))
			(_port TCK (posedge) (_code  8 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42207
			(_port TDI (negedge))
			(_port TCK (posedge) (_code  9 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42208
			(_port TCK (posedge) (_code  10 TRSTB))
			(_port TDI (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42209
			(_port TCK (posedge) (_code  11 TRSTB))
			(_port TDI (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42211
			(_port TMS (posedge))
			(_port TCK (posedge) (_code  12 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42212
			(_port TMS (negedge))
			(_port TCK (posedge) (_code  13 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42213
			(_port TCK (posedge) (_code  14 TRSTB))
			(_port TMS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42214
			(_port TCK (posedge) (_code  15 TRSTB))
			(_port TMS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42216
			(_port UTDO (posedge))
			(_port TCK (negedge) (_code  16 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42217
			(_port UTDO (negedge))
			(_port TCK (negedge) (_code  17 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42218
			(_port TCK (negedge) (_code  18 TRSTB))
			(_port UTDO (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42219
			(_port TCK (negedge) (_code  19 TRSTB))
			(_port UTDO (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 42221
			(_port TRSTB (posedge))
			(_port TCK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42222
			(_port TCK (posedge))
			(_port TRSTB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42224
			(_port TRSTB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42225
			(_port TCK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42226
			(_port TCK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1059 1268928372893 PLL_DLY_SDF
(_unit PLL_DLY_SDF
	(_specify
		(_specparam PATHPULSE$GLAIN$GLA real 0.0)
		(_specparam PATHPULSE$GLBIN$GLB real 0.0)
		(_specparam PATHPULSE$GLCIN$GLC real 0.0)
		(_specparam PATHPULSE$YBIN$YB real 0.0)
		(_specparam PATHPULSE$YCIN$YC real 0.0)
		(_specparam PATHPULSE$LOCKIN$LOCK real 0.0)
		(_specparam PATHPULSE$VCOIN$PLLOUT real 0.0)
		(_specparam PATHPULSE$EXTFBIN$EXTFBOUT real 0.0)
		(_modpath parallel unknown 0 43345
			(_port GLAIN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 43348
			(_port GLBIN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 43351
			(_port GLCIN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 43354
			(_port YBIN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 43357
			(_port YCIN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 43360
			(_port LOCKIN in )
			(_port LOCK out )
		)
		(_modpath parallel unknown 0 43363
			(_port VCOIN in )
			(_port PLLOUT out )
		)
		(_modpath parallel unknown 0 43366
			(_port EXTFBIN in )
			(_port EXTFBOUT out )
		)
	)
)
